// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Mon Feb 16 19:46:17 2026
// Host        : Abishek running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ cnn_bd_cnn_accel_0_0_sim_netlist.v
// Design      : cnn_bd_cnn_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel
   (\FSM_onehot_rstate_reg[1] ,
    full_n_reg,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWLEN,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARLEN,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2] ,
    \FSM_onehot_wstate_reg[1] ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_AWVALID,
    full_n_reg_0,
    m_axi_gmem_WLAST,
    ap_clk,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    ap_rst_n,
    m_axi_gmem_RVALID,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY,
    m_axi_gmem_WREADY,
    D,
    m_axi_gmem_RRESP,
    m_axi_gmem_ARREADY,
    m_axi_gmem_AWREADY,
    m_axi_gmem_BVALID);
  output \FSM_onehot_rstate_reg[1] ;
  output full_n_reg;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]m_axi_gmem_AWLEN;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]m_axi_gmem_ARLEN;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2] ;
  output \FSM_onehot_wstate_reg[1] ;
  output s_axi_control_RVALID;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output [31:0]m_axi_gmem_WDATA;
  output [3:0]m_axi_gmem_WSTRB;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem_AWVALID;
  output full_n_reg_0;
  output m_axi_gmem_WLAST;
  input ap_clk;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input ap_rst_n;
  input m_axi_gmem_RVALID;
  input [4:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;
  input m_axi_gmem_WREADY;
  input [32:0]D;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_BVALID;

  wire [3:0]B;
  wire [32:0]D;
  wire \FSM_onehot_rstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[1] ;
  wire \FSM_onehot_wstate_reg[2] ;
  wire I_RREADY1;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY22;
  wire I_RREADY23;
  wire I_RREADY24;
  wire [3:0]add_ln27_1_reg_3294;
  wire add_ln27_1_reg_32940;
  wire add_ln27_1_reg_32941;
  wire \add_ln27_1_reg_3294[3]_i_2_n_1 ;
  wire [3:0]add_ln27_1_reg_3294_pp0_iter1_reg;
  wire add_ln27_reg_32590;
  wire \add_ln27_reg_3259[0]_i_3_n_1 ;
  wire \add_ln27_reg_3259[0]_i_4_n_1 ;
  wire \add_ln27_reg_3259[0]_i_5_n_1 ;
  wire \add_ln27_reg_3259[0]_i_6_n_1 ;
  wire \add_ln27_reg_3259[12]_i_2_n_1 ;
  wire \add_ln27_reg_3259[4]_i_2_n_1 ;
  wire \add_ln27_reg_3259[4]_i_3_n_1 ;
  wire \add_ln27_reg_3259[4]_i_4_n_1 ;
  wire \add_ln27_reg_3259[4]_i_5_n_1 ;
  wire \add_ln27_reg_3259[8]_i_2_n_1 ;
  wire \add_ln27_reg_3259[8]_i_3_n_1 ;
  wire \add_ln27_reg_3259[8]_i_4_n_1 ;
  wire \add_ln27_reg_3259[8]_i_5_n_1 ;
  wire [12:0]add_ln27_reg_3259_reg;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_1 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_2 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_3 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_4 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_5 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_6 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_7 ;
  wire \add_ln27_reg_3259_reg[0]_i_2_n_8 ;
  wire \add_ln27_reg_3259_reg[12]_i_1_n_8 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_1 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_2 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_3 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_4 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_5 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_6 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_7 ;
  wire \add_ln27_reg_3259_reg[4]_i_1_n_8 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_1 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_2 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_3 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_4 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_5 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_6 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_7 ;
  wire \add_ln27_reg_3259_reg[8]_i_1_n_8 ;
  wire [9:0]add_ln28_fu_2668_p2;
  wire [12:4]add_ln42_10_fu_1578_p2;
  wire [12:0]add_ln42_10_reg_3588;
  wire \add_ln42_10_reg_3588[11]_i_3_n_1 ;
  wire \add_ln42_10_reg_3588[11]_i_4_n_1 ;
  wire \add_ln42_10_reg_3588[11]_i_5_n_1 ;
  wire \add_ln42_10_reg_3588[12]_i_2_n_1 ;
  wire \add_ln42_10_reg_3588[7]_i_3_n_1 ;
  wire \add_ln42_10_reg_3588[7]_i_4_n_1 ;
  wire \add_ln42_10_reg_3588_reg[11]_i_1_n_1 ;
  wire \add_ln42_10_reg_3588_reg[11]_i_1_n_2 ;
  wire \add_ln42_10_reg_3588_reg[11]_i_1_n_3 ;
  wire \add_ln42_10_reg_3588_reg[11]_i_1_n_4 ;
  wire \add_ln42_10_reg_3588_reg[7]_i_1_n_1 ;
  wire \add_ln42_10_reg_3588_reg[7]_i_1_n_2 ;
  wire \add_ln42_10_reg_3588_reg[7]_i_1_n_3 ;
  wire \add_ln42_10_reg_3588_reg[7]_i_1_n_4 ;
  wire [12:4]add_ln42_11_fu_1583_p2;
  wire [12:0]add_ln42_11_reg_3593;
  wire \add_ln42_11_reg_3593[11]_i_2_n_1 ;
  wire \add_ln42_11_reg_3593[11]_i_3_n_1 ;
  wire \add_ln42_11_reg_3593[11]_i_4_n_1 ;
  wire \add_ln42_11_reg_3593[11]_i_5_n_1 ;
  wire \add_ln42_11_reg_3593[11]_i_6_n_1 ;
  wire \add_ln42_11_reg_3593[12]_i_2_n_1 ;
  wire \add_ln42_11_reg_3593[7]_i_2_n_1 ;
  wire \add_ln42_11_reg_3593[7]_i_3_n_1 ;
  wire \add_ln42_11_reg_3593[7]_i_4_n_1 ;
  wire \add_ln42_11_reg_3593_reg[11]_i_1_n_1 ;
  wire \add_ln42_11_reg_3593_reg[11]_i_1_n_2 ;
  wire \add_ln42_11_reg_3593_reg[11]_i_1_n_3 ;
  wire \add_ln42_11_reg_3593_reg[11]_i_1_n_4 ;
  wire \add_ln42_11_reg_3593_reg[7]_i_1_n_1 ;
  wire \add_ln42_11_reg_3593_reg[7]_i_1_n_2 ;
  wire \add_ln42_11_reg_3593_reg[7]_i_1_n_3 ;
  wire \add_ln42_11_reg_3593_reg[7]_i_1_n_4 ;
  wire [12:4]add_ln42_12_fu_1588_p2;
  wire [12:0]add_ln42_12_reg_3598;
  wire \add_ln42_12_reg_3598[11]_i_10_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_11_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_12_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_13_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_14_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_2_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_3_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_4_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_5_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_6_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_7_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_8_n_1 ;
  wire \add_ln42_12_reg_3598[11]_i_9_n_1 ;
  wire \add_ln42_12_reg_3598[12]_i_2_n_1 ;
  wire \add_ln42_12_reg_3598[7]_i_2_n_1 ;
  wire \add_ln42_12_reg_3598[7]_i_3_n_1 ;
  wire \add_ln42_12_reg_3598[7]_i_4_n_1 ;
  wire \add_ln42_12_reg_3598_reg[11]_i_1_n_1 ;
  wire \add_ln42_12_reg_3598_reg[11]_i_1_n_2 ;
  wire \add_ln42_12_reg_3598_reg[11]_i_1_n_3 ;
  wire \add_ln42_12_reg_3598_reg[11]_i_1_n_4 ;
  wire \add_ln42_12_reg_3598_reg[7]_i_1_n_1 ;
  wire \add_ln42_12_reg_3598_reg[7]_i_1_n_2 ;
  wire \add_ln42_12_reg_3598_reg[7]_i_1_n_3 ;
  wire \add_ln42_12_reg_3598_reg[7]_i_1_n_4 ;
  wire [31:1]add_ln42_13_fu_1863_p2;
  wire [31:1]add_ln42_13_reg_3671;
  wire \add_ln42_13_reg_3671[12]_i_3_n_1 ;
  wire \add_ln42_13_reg_3671[12]_i_4_n_1 ;
  wire \add_ln42_13_reg_3671[12]_i_5_n_1 ;
  wire \add_ln42_13_reg_3671[12]_i_6_n_1 ;
  wire \add_ln42_13_reg_3671[8]_i_2_n_1 ;
  wire \add_ln42_13_reg_3671[8]_i_4_n_1 ;
  wire \add_ln42_13_reg_3671[8]_i_5_n_1 ;
  wire \add_ln42_13_reg_3671_reg[12]_i_1_n_1 ;
  wire \add_ln42_13_reg_3671_reg[12]_i_1_n_2 ;
  wire \add_ln42_13_reg_3671_reg[12]_i_1_n_3 ;
  wire \add_ln42_13_reg_3671_reg[12]_i_1_n_4 ;
  wire \add_ln42_13_reg_3671_reg[4]_i_1_n_1 ;
  wire \add_ln42_13_reg_3671_reg[4]_i_1_n_2 ;
  wire \add_ln42_13_reg_3671_reg[4]_i_1_n_3 ;
  wire \add_ln42_13_reg_3671_reg[4]_i_1_n_4 ;
  wire \add_ln42_13_reg_3671_reg[8]_i_1_n_1 ;
  wire \add_ln42_13_reg_3671_reg[8]_i_1_n_2 ;
  wire \add_ln42_13_reg_3671_reg[8]_i_1_n_3 ;
  wire \add_ln42_13_reg_3671_reg[8]_i_1_n_4 ;
  wire [31:1]add_ln42_14_fu_1869_p2;
  wire [31:1]add_ln42_14_reg_3676;
  wire \add_ln42_14_reg_3676[12]_i_2_n_1 ;
  wire \add_ln42_14_reg_3676[12]_i_3_n_1 ;
  wire \add_ln42_14_reg_3676[12]_i_4_n_1 ;
  wire \add_ln42_14_reg_3676[12]_i_5_n_1 ;
  wire \add_ln42_14_reg_3676[12]_i_6_n_1 ;
  wire \add_ln42_14_reg_3676[8]_i_2_n_1 ;
  wire \add_ln42_14_reg_3676[8]_i_3_n_1 ;
  wire \add_ln42_14_reg_3676[8]_i_4_n_1 ;
  wire \add_ln42_14_reg_3676[8]_i_5_n_1 ;
  wire \add_ln42_14_reg_3676_reg[12]_i_1_n_1 ;
  wire \add_ln42_14_reg_3676_reg[12]_i_1_n_2 ;
  wire \add_ln42_14_reg_3676_reg[12]_i_1_n_3 ;
  wire \add_ln42_14_reg_3676_reg[12]_i_1_n_4 ;
  wire \add_ln42_14_reg_3676_reg[4]_i_1_n_1 ;
  wire \add_ln42_14_reg_3676_reg[4]_i_1_n_2 ;
  wire \add_ln42_14_reg_3676_reg[4]_i_1_n_3 ;
  wire \add_ln42_14_reg_3676_reg[4]_i_1_n_4 ;
  wire \add_ln42_14_reg_3676_reg[8]_i_1_n_1 ;
  wire \add_ln42_14_reg_3676_reg[8]_i_1_n_2 ;
  wire \add_ln42_14_reg_3676_reg[8]_i_1_n_3 ;
  wire \add_ln42_14_reg_3676_reg[8]_i_1_n_4 ;
  wire [31:1]add_ln42_15_fu_1875_p2;
  wire [31:1]add_ln42_15_reg_3681;
  wire \add_ln42_15_reg_3681[12]_i_2_n_1 ;
  wire \add_ln42_15_reg_3681[12]_i_6_n_1 ;
  wire \add_ln42_15_reg_3681[12]_i_7_n_1 ;
  wire \add_ln42_15_reg_3681[12]_i_8_n_1 ;
  wire \add_ln42_15_reg_3681[12]_i_9_n_1 ;
  wire \add_ln42_15_reg_3681[8]_i_2_n_1 ;
  wire \add_ln42_15_reg_3681[8]_i_3_n_1 ;
  wire \add_ln42_15_reg_3681[8]_i_4_n_1 ;
  wire \add_ln42_15_reg_3681[8]_i_5_n_1 ;
  wire \add_ln42_15_reg_3681_reg[12]_i_1_n_1 ;
  wire \add_ln42_15_reg_3681_reg[12]_i_1_n_2 ;
  wire \add_ln42_15_reg_3681_reg[12]_i_1_n_3 ;
  wire \add_ln42_15_reg_3681_reg[12]_i_1_n_4 ;
  wire \add_ln42_15_reg_3681_reg[4]_i_1_n_1 ;
  wire \add_ln42_15_reg_3681_reg[4]_i_1_n_2 ;
  wire \add_ln42_15_reg_3681_reg[4]_i_1_n_3 ;
  wire \add_ln42_15_reg_3681_reg[4]_i_1_n_4 ;
  wire \add_ln42_15_reg_3681_reg[8]_i_1_n_1 ;
  wire \add_ln42_15_reg_3681_reg[8]_i_1_n_2 ;
  wire \add_ln42_15_reg_3681_reg[8]_i_1_n_3 ;
  wire \add_ln42_15_reg_3681_reg[8]_i_1_n_4 ;
  wire [31:2]add_ln42_16_fu_1881_p2;
  wire [31:2]add_ln42_16_reg_3686;
  wire \add_ln42_16_reg_3686[12]_i_3_n_1 ;
  wire \add_ln42_16_reg_3686[12]_i_4_n_1 ;
  wire \add_ln42_16_reg_3686[12]_i_5_n_1 ;
  wire \add_ln42_16_reg_3686[12]_i_6_n_1 ;
  wire \add_ln42_16_reg_3686[8]_i_2_n_1 ;
  wire \add_ln42_16_reg_3686[8]_i_4_n_1 ;
  wire \add_ln42_16_reg_3686[8]_i_5_n_1 ;
  wire \add_ln42_16_reg_3686_reg[12]_i_1_n_1 ;
  wire \add_ln42_16_reg_3686_reg[12]_i_1_n_2 ;
  wire \add_ln42_16_reg_3686_reg[12]_i_1_n_3 ;
  wire \add_ln42_16_reg_3686_reg[12]_i_1_n_4 ;
  wire \add_ln42_16_reg_3686_reg[4]_i_1_n_1 ;
  wire \add_ln42_16_reg_3686_reg[4]_i_1_n_2 ;
  wire \add_ln42_16_reg_3686_reg[4]_i_1_n_3 ;
  wire \add_ln42_16_reg_3686_reg[4]_i_1_n_4 ;
  wire \add_ln42_16_reg_3686_reg[8]_i_1_n_1 ;
  wire \add_ln42_16_reg_3686_reg[8]_i_1_n_2 ;
  wire \add_ln42_16_reg_3686_reg[8]_i_1_n_3 ;
  wire \add_ln42_16_reg_3686_reg[8]_i_1_n_4 ;
  wire [31:2]add_ln42_17_fu_1887_p2;
  wire [31:2]add_ln42_17_reg_3691;
  wire \add_ln42_17_reg_3691[12]_i_2_n_1 ;
  wire \add_ln42_17_reg_3691[12]_i_3_n_1 ;
  wire \add_ln42_17_reg_3691[12]_i_4_n_1 ;
  wire \add_ln42_17_reg_3691[12]_i_5_n_1 ;
  wire \add_ln42_17_reg_3691[12]_i_6_n_1 ;
  wire \add_ln42_17_reg_3691[8]_i_2_n_1 ;
  wire \add_ln42_17_reg_3691[8]_i_3_n_1 ;
  wire \add_ln42_17_reg_3691[8]_i_4_n_1 ;
  wire \add_ln42_17_reg_3691[8]_i_5_n_1 ;
  wire \add_ln42_17_reg_3691_reg[12]_i_1_n_1 ;
  wire \add_ln42_17_reg_3691_reg[12]_i_1_n_2 ;
  wire \add_ln42_17_reg_3691_reg[12]_i_1_n_3 ;
  wire \add_ln42_17_reg_3691_reg[12]_i_1_n_4 ;
  wire \add_ln42_17_reg_3691_reg[4]_i_1_n_1 ;
  wire \add_ln42_17_reg_3691_reg[4]_i_1_n_2 ;
  wire \add_ln42_17_reg_3691_reg[4]_i_1_n_3 ;
  wire \add_ln42_17_reg_3691_reg[4]_i_1_n_4 ;
  wire \add_ln42_17_reg_3691_reg[8]_i_1_n_1 ;
  wire \add_ln42_17_reg_3691_reg[8]_i_1_n_2 ;
  wire \add_ln42_17_reg_3691_reg[8]_i_1_n_3 ;
  wire \add_ln42_17_reg_3691_reg[8]_i_1_n_4 ;
  wire [31:2]add_ln42_18_fu_1893_p2;
  wire [31:2]add_ln42_18_reg_3696;
  wire \add_ln42_18_reg_3696[12]_i_2_n_1 ;
  wire \add_ln42_18_reg_3696[12]_i_6_n_1 ;
  wire \add_ln42_18_reg_3696[12]_i_7_n_1 ;
  wire \add_ln42_18_reg_3696[12]_i_8_n_1 ;
  wire \add_ln42_18_reg_3696[12]_i_9_n_1 ;
  wire \add_ln42_18_reg_3696[8]_i_2_n_1 ;
  wire \add_ln42_18_reg_3696[8]_i_3_n_1 ;
  wire \add_ln42_18_reg_3696[8]_i_4_n_1 ;
  wire \add_ln42_18_reg_3696[8]_i_5_n_1 ;
  wire \add_ln42_18_reg_3696_reg[12]_i_1_n_1 ;
  wire \add_ln42_18_reg_3696_reg[12]_i_1_n_2 ;
  wire \add_ln42_18_reg_3696_reg[12]_i_1_n_3 ;
  wire \add_ln42_18_reg_3696_reg[12]_i_1_n_4 ;
  wire \add_ln42_18_reg_3696_reg[4]_i_1_n_1 ;
  wire \add_ln42_18_reg_3696_reg[4]_i_1_n_2 ;
  wire \add_ln42_18_reg_3696_reg[4]_i_1_n_3 ;
  wire \add_ln42_18_reg_3696_reg[4]_i_1_n_4 ;
  wire \add_ln42_18_reg_3696_reg[8]_i_1_n_1 ;
  wire \add_ln42_18_reg_3696_reg[8]_i_1_n_2 ;
  wire \add_ln42_18_reg_3696_reg[8]_i_1_n_3 ;
  wire \add_ln42_18_reg_3696_reg[8]_i_1_n_4 ;
  wire [31:1]add_ln42_19_fu_1899_p2;
  wire [31:0]add_ln42_19_reg_3701;
  wire \add_ln42_19_reg_3701[12]_i_3_n_1 ;
  wire \add_ln42_19_reg_3701[12]_i_4_n_1 ;
  wire \add_ln42_19_reg_3701[12]_i_5_n_1 ;
  wire \add_ln42_19_reg_3701[12]_i_6_n_1 ;
  wire \add_ln42_19_reg_3701[8]_i_2_n_1 ;
  wire \add_ln42_19_reg_3701[8]_i_4_n_1 ;
  wire \add_ln42_19_reg_3701[8]_i_5_n_1 ;
  wire \add_ln42_19_reg_3701_reg[12]_i_1_n_1 ;
  wire \add_ln42_19_reg_3701_reg[12]_i_1_n_2 ;
  wire \add_ln42_19_reg_3701_reg[12]_i_1_n_3 ;
  wire \add_ln42_19_reg_3701_reg[12]_i_1_n_4 ;
  wire \add_ln42_19_reg_3701_reg[4]_i_1_n_1 ;
  wire \add_ln42_19_reg_3701_reg[4]_i_1_n_2 ;
  wire \add_ln42_19_reg_3701_reg[4]_i_1_n_3 ;
  wire \add_ln42_19_reg_3701_reg[4]_i_1_n_4 ;
  wire \add_ln42_19_reg_3701_reg[8]_i_1_n_1 ;
  wire \add_ln42_19_reg_3701_reg[8]_i_1_n_2 ;
  wire \add_ln42_19_reg_3701_reg[8]_i_1_n_3 ;
  wire \add_ln42_19_reg_3701_reg[8]_i_1_n_4 ;
  wire [31:0]add_ln42_20_fu_1905_p2;
  wire [31:0]add_ln42_20_reg_3706;
  wire \add_ln42_20_reg_3706[12]_i_2_n_1 ;
  wire \add_ln42_20_reg_3706[12]_i_3_n_1 ;
  wire \add_ln42_20_reg_3706[12]_i_4_n_1 ;
  wire \add_ln42_20_reg_3706[12]_i_5_n_1 ;
  wire \add_ln42_20_reg_3706[12]_i_6_n_1 ;
  wire \add_ln42_20_reg_3706[8]_i_2_n_1 ;
  wire \add_ln42_20_reg_3706[8]_i_3_n_1 ;
  wire \add_ln42_20_reg_3706[8]_i_4_n_1 ;
  wire \add_ln42_20_reg_3706[8]_i_5_n_1 ;
  wire \add_ln42_20_reg_3706_reg[12]_i_1_n_1 ;
  wire \add_ln42_20_reg_3706_reg[12]_i_1_n_2 ;
  wire \add_ln42_20_reg_3706_reg[12]_i_1_n_3 ;
  wire \add_ln42_20_reg_3706_reg[12]_i_1_n_4 ;
  wire \add_ln42_20_reg_3706_reg[4]_i_1_n_1 ;
  wire \add_ln42_20_reg_3706_reg[4]_i_1_n_2 ;
  wire \add_ln42_20_reg_3706_reg[4]_i_1_n_3 ;
  wire \add_ln42_20_reg_3706_reg[4]_i_1_n_4 ;
  wire \add_ln42_20_reg_3706_reg[8]_i_1_n_1 ;
  wire \add_ln42_20_reg_3706_reg[8]_i_1_n_2 ;
  wire \add_ln42_20_reg_3706_reg[8]_i_1_n_3 ;
  wire \add_ln42_20_reg_3706_reg[8]_i_1_n_4 ;
  wire [31:0]add_ln42_21_fu_1911_p2;
  wire [31:0]add_ln42_21_reg_3711;
  wire \add_ln42_21_reg_3711[12]_i_2_n_1 ;
  wire \add_ln42_21_reg_3711[12]_i_6_n_1 ;
  wire \add_ln42_21_reg_3711[12]_i_7_n_1 ;
  wire \add_ln42_21_reg_3711[12]_i_8_n_1 ;
  wire \add_ln42_21_reg_3711[12]_i_9_n_1 ;
  wire \add_ln42_21_reg_3711[8]_i_2_n_1 ;
  wire \add_ln42_21_reg_3711[8]_i_3_n_1 ;
  wire \add_ln42_21_reg_3711[8]_i_4_n_1 ;
  wire \add_ln42_21_reg_3711[8]_i_5_n_1 ;
  wire \add_ln42_21_reg_3711_reg[12]_i_1_n_1 ;
  wire \add_ln42_21_reg_3711_reg[12]_i_1_n_2 ;
  wire \add_ln42_21_reg_3711_reg[12]_i_1_n_3 ;
  wire \add_ln42_21_reg_3711_reg[12]_i_1_n_4 ;
  wire \add_ln42_21_reg_3711_reg[4]_i_1_n_1 ;
  wire \add_ln42_21_reg_3711_reg[4]_i_1_n_2 ;
  wire \add_ln42_21_reg_3711_reg[4]_i_1_n_3 ;
  wire \add_ln42_21_reg_3711_reg[4]_i_1_n_4 ;
  wire \add_ln42_21_reg_3711_reg[8]_i_1_n_1 ;
  wire \add_ln42_21_reg_3711_reg[8]_i_1_n_2 ;
  wire \add_ln42_21_reg_3711_reg[8]_i_1_n_3 ;
  wire \add_ln42_21_reg_3711_reg[8]_i_1_n_4 ;
  wire [4:3]add_ln42_32_fu_1440_p2;
  wire \add_ln42_32_reg_3548[0]_i_1_n_1 ;
  wire \add_ln42_32_reg_3548[2]_i_1_n_1 ;
  wire [4:2]add_ln42_5_fu_1425_p2;
  wire [4:1]add_ln42_9_fu_1006_p2;
  wire [15:0]add_ln47_10_fu_2908_p2;
  wire [15:0]add_ln47_10_reg_4462;
  wire \add_ln47_10_reg_4462[11]_i_2_n_1 ;
  wire \add_ln47_10_reg_4462[11]_i_3_n_1 ;
  wire \add_ln47_10_reg_4462[11]_i_4_n_1 ;
  wire \add_ln47_10_reg_4462[11]_i_5_n_1 ;
  wire \add_ln47_10_reg_4462[15]_i_3_n_1 ;
  wire \add_ln47_10_reg_4462[15]_i_4_n_1 ;
  wire \add_ln47_10_reg_4462[15]_i_5_n_1 ;
  wire \add_ln47_10_reg_4462[15]_i_6_n_1 ;
  wire \add_ln47_10_reg_4462[3]_i_2_n_1 ;
  wire \add_ln47_10_reg_4462[3]_i_3_n_1 ;
  wire \add_ln47_10_reg_4462[3]_i_4_n_1 ;
  wire \add_ln47_10_reg_4462[3]_i_5_n_1 ;
  wire \add_ln47_10_reg_4462[7]_i_2_n_1 ;
  wire \add_ln47_10_reg_4462[7]_i_3_n_1 ;
  wire \add_ln47_10_reg_4462[7]_i_4_n_1 ;
  wire \add_ln47_10_reg_4462[7]_i_5_n_1 ;
  wire \add_ln47_10_reg_4462_reg[11]_i_1_n_1 ;
  wire \add_ln47_10_reg_4462_reg[11]_i_1_n_2 ;
  wire \add_ln47_10_reg_4462_reg[11]_i_1_n_3 ;
  wire \add_ln47_10_reg_4462_reg[11]_i_1_n_4 ;
  wire \add_ln47_10_reg_4462_reg[15]_i_2_n_2 ;
  wire \add_ln47_10_reg_4462_reg[15]_i_2_n_3 ;
  wire \add_ln47_10_reg_4462_reg[15]_i_2_n_4 ;
  wire \add_ln47_10_reg_4462_reg[3]_i_1_n_1 ;
  wire \add_ln47_10_reg_4462_reg[3]_i_1_n_2 ;
  wire \add_ln47_10_reg_4462_reg[3]_i_1_n_3 ;
  wire \add_ln47_10_reg_4462_reg[3]_i_1_n_4 ;
  wire \add_ln47_10_reg_4462_reg[7]_i_1_n_1 ;
  wire \add_ln47_10_reg_4462_reg[7]_i_1_n_2 ;
  wire \add_ln47_10_reg_4462_reg[7]_i_1_n_3 ;
  wire \add_ln47_10_reg_4462_reg[7]_i_1_n_4 ;
  wire [16:0]add_ln47_11_fu_2932_p2;
  wire [16:0]add_ln47_11_reg_4482;
  wire \add_ln47_11_reg_4482[11]_i_2_n_1 ;
  wire \add_ln47_11_reg_4482[11]_i_3_n_1 ;
  wire \add_ln47_11_reg_4482[11]_i_4_n_1 ;
  wire \add_ln47_11_reg_4482[11]_i_5_n_1 ;
  wire \add_ln47_11_reg_4482[15]_i_2_n_1 ;
  wire \add_ln47_11_reg_4482[15]_i_3_n_1 ;
  wire \add_ln47_11_reg_4482[15]_i_4_n_1 ;
  wire \add_ln47_11_reg_4482[15]_i_5_n_1 ;
  wire \add_ln47_11_reg_4482[15]_i_6_n_1 ;
  wire \add_ln47_11_reg_4482[3]_i_2_n_1 ;
  wire \add_ln47_11_reg_4482[3]_i_3_n_1 ;
  wire \add_ln47_11_reg_4482[3]_i_4_n_1 ;
  wire \add_ln47_11_reg_4482[3]_i_5_n_1 ;
  wire \add_ln47_11_reg_4482[7]_i_2_n_1 ;
  wire \add_ln47_11_reg_4482[7]_i_3_n_1 ;
  wire \add_ln47_11_reg_4482[7]_i_4_n_1 ;
  wire \add_ln47_11_reg_4482[7]_i_5_n_1 ;
  wire \add_ln47_11_reg_4482_reg[11]_i_1_n_1 ;
  wire \add_ln47_11_reg_4482_reg[11]_i_1_n_2 ;
  wire \add_ln47_11_reg_4482_reg[11]_i_1_n_3 ;
  wire \add_ln47_11_reg_4482_reg[11]_i_1_n_4 ;
  wire \add_ln47_11_reg_4482_reg[15]_i_1_n_1 ;
  wire \add_ln47_11_reg_4482_reg[15]_i_1_n_2 ;
  wire \add_ln47_11_reg_4482_reg[15]_i_1_n_3 ;
  wire \add_ln47_11_reg_4482_reg[15]_i_1_n_4 ;
  wire \add_ln47_11_reg_4482_reg[3]_i_1_n_1 ;
  wire \add_ln47_11_reg_4482_reg[3]_i_1_n_2 ;
  wire \add_ln47_11_reg_4482_reg[3]_i_1_n_3 ;
  wire \add_ln47_11_reg_4482_reg[3]_i_1_n_4 ;
  wire \add_ln47_11_reg_4482_reg[7]_i_1_n_1 ;
  wire \add_ln47_11_reg_4482_reg[7]_i_1_n_2 ;
  wire \add_ln47_11_reg_4482_reg[7]_i_1_n_3 ;
  wire \add_ln47_11_reg_4482_reg[7]_i_1_n_4 ;
  wire [17:0]add_ln47_12_fu_2999_p2;
  wire [17:0]add_ln47_12_reg_4548;
  wire \add_ln47_12_reg_4548[11]_i_10_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_3_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_4_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_5_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_6_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_7_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_8_n_1 ;
  wire \add_ln47_12_reg_4548[11]_i_9_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_10_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_11_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_3_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_4_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_5_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_6_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_7_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_8_n_1 ;
  wire \add_ln47_12_reg_4548[15]_i_9_n_1 ;
  wire \add_ln47_12_reg_4548[17]_i_4_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_10_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_3_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_4_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_5_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_6_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_7_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_8_n_1 ;
  wire \add_ln47_12_reg_4548[3]_i_9_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_10_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_3_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_4_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_5_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_6_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_7_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_8_n_1 ;
  wire \add_ln47_12_reg_4548[7]_i_9_n_1 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_1_n_1 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_1_n_2 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_1_n_3 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_1_n_4 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_2_n_1 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_2_n_2 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_2_n_3 ;
  wire \add_ln47_12_reg_4548_reg[11]_i_2_n_4 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_1_n_1 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_1_n_2 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_1_n_3 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_1_n_4 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_2_n_1 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_2_n_2 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_2_n_3 ;
  wire \add_ln47_12_reg_4548_reg[15]_i_2_n_4 ;
  wire \add_ln47_12_reg_4548_reg[17]_i_2_n_4 ;
  wire \add_ln47_12_reg_4548_reg[17]_i_3_n_4 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_1_n_1 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_1_n_2 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_1_n_3 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_1_n_4 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_2_n_1 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_2_n_2 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_2_n_3 ;
  wire \add_ln47_12_reg_4548_reg[3]_i_2_n_4 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_1_n_1 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_1_n_2 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_1_n_3 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_1_n_4 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_2_n_1 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_2_n_2 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_2_n_3 ;
  wire \add_ln47_12_reg_4548_reg[7]_i_2_n_4 ;
  wire add_ln47_13_reg_3924_reg_n_100;
  wire add_ln47_13_reg_3924_reg_n_101;
  wire add_ln47_13_reg_3924_reg_n_102;
  wire add_ln47_13_reg_3924_reg_n_103;
  wire add_ln47_13_reg_3924_reg_n_104;
  wire add_ln47_13_reg_3924_reg_n_105;
  wire add_ln47_13_reg_3924_reg_n_106;
  wire add_ln47_13_reg_3924_reg_n_92;
  wire add_ln47_13_reg_3924_reg_n_93;
  wire add_ln47_13_reg_3924_reg_n_94;
  wire add_ln47_13_reg_3924_reg_n_95;
  wire add_ln47_13_reg_3924_reg_n_96;
  wire add_ln47_13_reg_3924_reg_n_97;
  wire add_ln47_13_reg_3924_reg_n_98;
  wire add_ln47_13_reg_3924_reg_n_99;
  wire add_ln47_14_reg_4309_reg_n_100;
  wire add_ln47_14_reg_4309_reg_n_101;
  wire add_ln47_14_reg_4309_reg_n_102;
  wire add_ln47_14_reg_4309_reg_n_103;
  wire add_ln47_14_reg_4309_reg_n_104;
  wire add_ln47_14_reg_4309_reg_n_105;
  wire add_ln47_14_reg_4309_reg_n_106;
  wire add_ln47_14_reg_4309_reg_n_91;
  wire add_ln47_14_reg_4309_reg_n_92;
  wire add_ln47_14_reg_4309_reg_n_93;
  wire add_ln47_14_reg_4309_reg_n_94;
  wire add_ln47_14_reg_4309_reg_n_95;
  wire add_ln47_14_reg_4309_reg_n_96;
  wire add_ln47_14_reg_4309_reg_n_97;
  wire add_ln47_14_reg_4309_reg_n_98;
  wire add_ln47_14_reg_4309_reg_n_99;
  wire add_ln47_15_reg_4008_reg_n_100;
  wire add_ln47_15_reg_4008_reg_n_101;
  wire add_ln47_15_reg_4008_reg_n_102;
  wire add_ln47_15_reg_4008_reg_n_103;
  wire add_ln47_15_reg_4008_reg_n_104;
  wire add_ln47_15_reg_4008_reg_n_105;
  wire add_ln47_15_reg_4008_reg_n_106;
  wire add_ln47_15_reg_4008_reg_n_92;
  wire add_ln47_15_reg_4008_reg_n_93;
  wire add_ln47_15_reg_4008_reg_n_94;
  wire add_ln47_15_reg_4008_reg_n_95;
  wire add_ln47_15_reg_4008_reg_n_96;
  wire add_ln47_15_reg_4008_reg_n_97;
  wire add_ln47_15_reg_4008_reg_n_98;
  wire add_ln47_15_reg_4008_reg_n_99;
  wire add_ln47_16_reg_4057_reg_n_100;
  wire add_ln47_16_reg_4057_reg_n_101;
  wire add_ln47_16_reg_4057_reg_n_102;
  wire add_ln47_16_reg_4057_reg_n_103;
  wire add_ln47_16_reg_4057_reg_n_104;
  wire add_ln47_16_reg_4057_reg_n_105;
  wire add_ln47_16_reg_4057_reg_n_106;
  wire add_ln47_16_reg_4057_reg_n_92;
  wire add_ln47_16_reg_4057_reg_n_93;
  wire add_ln47_16_reg_4057_reg_n_94;
  wire add_ln47_16_reg_4057_reg_n_95;
  wire add_ln47_16_reg_4057_reg_n_96;
  wire add_ln47_16_reg_4057_reg_n_97;
  wire add_ln47_16_reg_4057_reg_n_98;
  wire add_ln47_16_reg_4057_reg_n_99;
  wire [15:0]add_ln47_17_fu_2566_p2;
  wire [15:0]add_ln47_17_reg_4092;
  wire \add_ln47_17_reg_4092[11]_i_2_n_1 ;
  wire \add_ln47_17_reg_4092[11]_i_3_n_1 ;
  wire \add_ln47_17_reg_4092[11]_i_4_n_1 ;
  wire \add_ln47_17_reg_4092[11]_i_5_n_1 ;
  wire \add_ln47_17_reg_4092[15]_i_2_n_1 ;
  wire \add_ln47_17_reg_4092[15]_i_3_n_1 ;
  wire \add_ln47_17_reg_4092[15]_i_4_n_1 ;
  wire \add_ln47_17_reg_4092[15]_i_5_n_1 ;
  wire \add_ln47_17_reg_4092[3]_i_2_n_1 ;
  wire \add_ln47_17_reg_4092[3]_i_3_n_1 ;
  wire \add_ln47_17_reg_4092[3]_i_4_n_1 ;
  wire \add_ln47_17_reg_4092[3]_i_5_n_1 ;
  wire \add_ln47_17_reg_4092[7]_i_2_n_1 ;
  wire \add_ln47_17_reg_4092[7]_i_3_n_1 ;
  wire \add_ln47_17_reg_4092[7]_i_4_n_1 ;
  wire \add_ln47_17_reg_4092[7]_i_5_n_1 ;
  wire \add_ln47_17_reg_4092_reg[11]_i_1_n_1 ;
  wire \add_ln47_17_reg_4092_reg[11]_i_1_n_2 ;
  wire \add_ln47_17_reg_4092_reg[11]_i_1_n_3 ;
  wire \add_ln47_17_reg_4092_reg[11]_i_1_n_4 ;
  wire \add_ln47_17_reg_4092_reg[15]_i_1_n_2 ;
  wire \add_ln47_17_reg_4092_reg[15]_i_1_n_3 ;
  wire \add_ln47_17_reg_4092_reg[15]_i_1_n_4 ;
  wire \add_ln47_17_reg_4092_reg[3]_i_1_n_1 ;
  wire \add_ln47_17_reg_4092_reg[3]_i_1_n_2 ;
  wire \add_ln47_17_reg_4092_reg[3]_i_1_n_3 ;
  wire \add_ln47_17_reg_4092_reg[3]_i_1_n_4 ;
  wire \add_ln47_17_reg_4092_reg[7]_i_1_n_1 ;
  wire \add_ln47_17_reg_4092_reg[7]_i_1_n_2 ;
  wire \add_ln47_17_reg_4092_reg[7]_i_1_n_3 ;
  wire \add_ln47_17_reg_4092_reg[7]_i_1_n_4 ;
  wire [16:0]add_ln47_18_fu_2788_p2;
  wire \add_ln47_18_reg_4355[11]_i_2_n_1 ;
  wire \add_ln47_18_reg_4355[11]_i_3_n_1 ;
  wire \add_ln47_18_reg_4355[11]_i_4_n_1 ;
  wire \add_ln47_18_reg_4355[11]_i_5_n_1 ;
  wire \add_ln47_18_reg_4355[15]_i_2_n_1 ;
  wire \add_ln47_18_reg_4355[15]_i_3_n_1 ;
  wire \add_ln47_18_reg_4355[15]_i_4_n_1 ;
  wire \add_ln47_18_reg_4355[15]_i_5_n_1 ;
  wire \add_ln47_18_reg_4355[15]_i_6_n_1 ;
  wire \add_ln47_18_reg_4355[3]_i_2_n_1 ;
  wire \add_ln47_18_reg_4355[3]_i_3_n_1 ;
  wire \add_ln47_18_reg_4355[3]_i_4_n_1 ;
  wire \add_ln47_18_reg_4355[3]_i_5_n_1 ;
  wire \add_ln47_18_reg_4355[7]_i_2_n_1 ;
  wire \add_ln47_18_reg_4355[7]_i_3_n_1 ;
  wire \add_ln47_18_reg_4355[7]_i_4_n_1 ;
  wire \add_ln47_18_reg_4355[7]_i_5_n_1 ;
  wire \add_ln47_18_reg_4355_reg[11]_i_1_n_1 ;
  wire \add_ln47_18_reg_4355_reg[11]_i_1_n_2 ;
  wire \add_ln47_18_reg_4355_reg[11]_i_1_n_3 ;
  wire \add_ln47_18_reg_4355_reg[11]_i_1_n_4 ;
  wire \add_ln47_18_reg_4355_reg[15]_i_1_n_1 ;
  wire \add_ln47_18_reg_4355_reg[15]_i_1_n_2 ;
  wire \add_ln47_18_reg_4355_reg[15]_i_1_n_3 ;
  wire \add_ln47_18_reg_4355_reg[15]_i_1_n_4 ;
  wire \add_ln47_18_reg_4355_reg[3]_i_1_n_1 ;
  wire \add_ln47_18_reg_4355_reg[3]_i_1_n_2 ;
  wire \add_ln47_18_reg_4355_reg[3]_i_1_n_3 ;
  wire \add_ln47_18_reg_4355_reg[3]_i_1_n_4 ;
  wire \add_ln47_18_reg_4355_reg[7]_i_1_n_1 ;
  wire \add_ln47_18_reg_4355_reg[7]_i_1_n_2 ;
  wire \add_ln47_18_reg_4355_reg[7]_i_1_n_3 ;
  wire \add_ln47_18_reg_4355_reg[7]_i_1_n_4 ;
  wire \add_ln47_18_reg_4355_reg_n_1_[0] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[10] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[11] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[12] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[13] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[14] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[15] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[16] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[1] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[2] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[3] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[4] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[5] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[6] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[7] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[8] ;
  wire \add_ln47_18_reg_4355_reg_n_1_[9] ;
  wire add_ln47_19_reg_4147_reg_n_100;
  wire add_ln47_19_reg_4147_reg_n_101;
  wire add_ln47_19_reg_4147_reg_n_102;
  wire add_ln47_19_reg_4147_reg_n_103;
  wire add_ln47_19_reg_4147_reg_n_104;
  wire add_ln47_19_reg_4147_reg_n_105;
  wire add_ln47_19_reg_4147_reg_n_106;
  wire add_ln47_19_reg_4147_reg_n_92;
  wire add_ln47_19_reg_4147_reg_n_93;
  wire add_ln47_19_reg_4147_reg_n_94;
  wire add_ln47_19_reg_4147_reg_n_95;
  wire add_ln47_19_reg_4147_reg_n_96;
  wire add_ln47_19_reg_4147_reg_n_97;
  wire add_ln47_19_reg_4147_reg_n_98;
  wire add_ln47_19_reg_4147_reg_n_99;
  wire add_ln47_1_reg_45430;
  wire add_ln47_1_reg_4543_reg_n_100;
  wire add_ln47_1_reg_4543_reg_n_101;
  wire add_ln47_1_reg_4543_reg_n_102;
  wire add_ln47_1_reg_4543_reg_n_103;
  wire add_ln47_1_reg_4543_reg_n_104;
  wire add_ln47_1_reg_4543_reg_n_105;
  wire add_ln47_1_reg_4543_reg_n_106;
  wire add_ln47_1_reg_4543_reg_n_91;
  wire add_ln47_1_reg_4543_reg_n_92;
  wire add_ln47_1_reg_4543_reg_n_93;
  wire add_ln47_1_reg_4543_reg_n_94;
  wire add_ln47_1_reg_4543_reg_n_95;
  wire add_ln47_1_reg_4543_reg_n_96;
  wire add_ln47_1_reg_4543_reg_n_97;
  wire add_ln47_1_reg_4543_reg_n_98;
  wire add_ln47_1_reg_4543_reg_n_99;
  wire add_ln47_20_reg_4361_reg_n_100;
  wire add_ln47_20_reg_4361_reg_n_101;
  wire add_ln47_20_reg_4361_reg_n_102;
  wire add_ln47_20_reg_4361_reg_n_103;
  wire add_ln47_20_reg_4361_reg_n_104;
  wire add_ln47_20_reg_4361_reg_n_105;
  wire add_ln47_20_reg_4361_reg_n_106;
  wire add_ln47_20_reg_4361_reg_n_91;
  wire add_ln47_20_reg_4361_reg_n_92;
  wire add_ln47_20_reg_4361_reg_n_93;
  wire add_ln47_20_reg_4361_reg_n_94;
  wire add_ln47_20_reg_4361_reg_n_95;
  wire add_ln47_20_reg_4361_reg_n_96;
  wire add_ln47_20_reg_4361_reg_n_97;
  wire add_ln47_20_reg_4361_reg_n_98;
  wire add_ln47_20_reg_4361_reg_n_99;
  wire add_ln47_21_reg_4197_reg_n_100;
  wire add_ln47_21_reg_4197_reg_n_101;
  wire add_ln47_21_reg_4197_reg_n_102;
  wire add_ln47_21_reg_4197_reg_n_103;
  wire add_ln47_21_reg_4197_reg_n_104;
  wire add_ln47_21_reg_4197_reg_n_105;
  wire add_ln47_21_reg_4197_reg_n_106;
  wire add_ln47_21_reg_4197_reg_n_92;
  wire add_ln47_21_reg_4197_reg_n_93;
  wire add_ln47_21_reg_4197_reg_n_94;
  wire add_ln47_21_reg_4197_reg_n_95;
  wire add_ln47_21_reg_4197_reg_n_96;
  wire add_ln47_21_reg_4197_reg_n_97;
  wire add_ln47_21_reg_4197_reg_n_98;
  wire add_ln47_21_reg_4197_reg_n_99;
  wire add_ln47_22_reg_45530;
  wire add_ln47_22_reg_4553_reg_n_100;
  wire add_ln47_22_reg_4553_reg_n_101;
  wire add_ln47_22_reg_4553_reg_n_102;
  wire add_ln47_22_reg_4553_reg_n_103;
  wire add_ln47_22_reg_4553_reg_n_104;
  wire add_ln47_22_reg_4553_reg_n_105;
  wire add_ln47_22_reg_4553_reg_n_106;
  wire add_ln47_22_reg_4553_reg_n_93;
  wire add_ln47_22_reg_4553_reg_n_94;
  wire add_ln47_22_reg_4553_reg_n_95;
  wire add_ln47_22_reg_4553_reg_n_96;
  wire add_ln47_22_reg_4553_reg_n_97;
  wire add_ln47_22_reg_4553_reg_n_98;
  wire add_ln47_22_reg_4553_reg_n_99;
  wire [16:0]add_ln47_24_fu_3028_p2;
  wire [16:0]add_ln47_24_reg_4563;
  wire \add_ln47_24_reg_4563[11]_i_2_n_1 ;
  wire \add_ln47_24_reg_4563[11]_i_3_n_1 ;
  wire \add_ln47_24_reg_4563[11]_i_4_n_1 ;
  wire \add_ln47_24_reg_4563[11]_i_5_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_10_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_11_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_12_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_13_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_14_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_15_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_3_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_4_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_5_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_6_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_8_n_1 ;
  wire \add_ln47_24_reg_4563[15]_i_9_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_10_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_2_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_3_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_4_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_5_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_7_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_8_n_1 ;
  wire \add_ln47_24_reg_4563[3]_i_9_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_10_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_2_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_3_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_4_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_5_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_7_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_8_n_1 ;
  wire \add_ln47_24_reg_4563[7]_i_9_n_1 ;
  wire \add_ln47_24_reg_4563_reg[11]_i_1_n_1 ;
  wire \add_ln47_24_reg_4563_reg[11]_i_1_n_2 ;
  wire \add_ln47_24_reg_4563_reg[11]_i_1_n_3 ;
  wire \add_ln47_24_reg_4563_reg[11]_i_1_n_4 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_1_n_1 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_1_n_2 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_1_n_3 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_1_n_4 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_2_n_1 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_2_n_3 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_2_n_4 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_7_n_1 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_7_n_2 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_7_n_3 ;
  wire \add_ln47_24_reg_4563_reg[15]_i_7_n_4 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_1_n_1 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_1_n_2 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_1_n_3 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_1_n_4 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_6_n_1 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_6_n_2 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_6_n_3 ;
  wire \add_ln47_24_reg_4563_reg[3]_i_6_n_4 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_1_n_1 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_1_n_2 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_1_n_3 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_1_n_4 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_6_n_1 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_6_n_2 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_6_n_3 ;
  wire \add_ln47_24_reg_4563_reg[7]_i_6_n_4 ;
  wire [18:18]add_ln47_26_fu_3061_p2;
  wire add_ln47_2_reg_4477_reg_n_100;
  wire add_ln47_2_reg_4477_reg_n_101;
  wire add_ln47_2_reg_4477_reg_n_102;
  wire add_ln47_2_reg_4477_reg_n_103;
  wire add_ln47_2_reg_4477_reg_n_104;
  wire add_ln47_2_reg_4477_reg_n_105;
  wire add_ln47_2_reg_4477_reg_n_106;
  wire add_ln47_2_reg_4477_reg_n_92;
  wire add_ln47_2_reg_4477_reg_n_93;
  wire add_ln47_2_reg_4477_reg_n_94;
  wire add_ln47_2_reg_4477_reg_n_95;
  wire add_ln47_2_reg_4477_reg_n_96;
  wire add_ln47_2_reg_4477_reg_n_97;
  wire add_ln47_2_reg_4477_reg_n_98;
  wire add_ln47_2_reg_4477_reg_n_99;
  wire add_ln47_3_reg_4503_reg_n_100;
  wire add_ln47_3_reg_4503_reg_n_101;
  wire add_ln47_3_reg_4503_reg_n_102;
  wire add_ln47_3_reg_4503_reg_n_103;
  wire add_ln47_3_reg_4503_reg_n_104;
  wire add_ln47_3_reg_4503_reg_n_105;
  wire add_ln47_3_reg_4503_reg_n_106;
  wire add_ln47_3_reg_4503_reg_n_92;
  wire add_ln47_3_reg_4503_reg_n_93;
  wire add_ln47_3_reg_4503_reg_n_94;
  wire add_ln47_3_reg_4503_reg_n_95;
  wire add_ln47_3_reg_4503_reg_n_96;
  wire add_ln47_3_reg_4503_reg_n_97;
  wire add_ln47_3_reg_4503_reg_n_98;
  wire add_ln47_3_reg_4503_reg_n_99;
  wire [15:0]add_ln47_4_fu_2957_p2;
  wire [15:0]add_ln47_4_reg_4523;
  wire \add_ln47_4_reg_4523[11]_i_2_n_1 ;
  wire \add_ln47_4_reg_4523[11]_i_3_n_1 ;
  wire \add_ln47_4_reg_4523[11]_i_4_n_1 ;
  wire \add_ln47_4_reg_4523[11]_i_5_n_1 ;
  wire \add_ln47_4_reg_4523[15]_i_2_n_1 ;
  wire \add_ln47_4_reg_4523[15]_i_3_n_1 ;
  wire \add_ln47_4_reg_4523[15]_i_4_n_1 ;
  wire \add_ln47_4_reg_4523[15]_i_5_n_1 ;
  wire \add_ln47_4_reg_4523[3]_i_2_n_1 ;
  wire \add_ln47_4_reg_4523[3]_i_3_n_1 ;
  wire \add_ln47_4_reg_4523[3]_i_4_n_1 ;
  wire \add_ln47_4_reg_4523[3]_i_5_n_1 ;
  wire \add_ln47_4_reg_4523[7]_i_2_n_1 ;
  wire \add_ln47_4_reg_4523[7]_i_3_n_1 ;
  wire \add_ln47_4_reg_4523[7]_i_4_n_1 ;
  wire \add_ln47_4_reg_4523[7]_i_5_n_1 ;
  wire \add_ln47_4_reg_4523_reg[11]_i_1_n_1 ;
  wire \add_ln47_4_reg_4523_reg[11]_i_1_n_2 ;
  wire \add_ln47_4_reg_4523_reg[11]_i_1_n_3 ;
  wire \add_ln47_4_reg_4523_reg[11]_i_1_n_4 ;
  wire \add_ln47_4_reg_4523_reg[15]_i_1_n_2 ;
  wire \add_ln47_4_reg_4523_reg[15]_i_1_n_3 ;
  wire \add_ln47_4_reg_4523_reg[15]_i_1_n_4 ;
  wire \add_ln47_4_reg_4523_reg[3]_i_1_n_1 ;
  wire \add_ln47_4_reg_4523_reg[3]_i_1_n_2 ;
  wire \add_ln47_4_reg_4523_reg[3]_i_1_n_3 ;
  wire \add_ln47_4_reg_4523_reg[3]_i_1_n_4 ;
  wire \add_ln47_4_reg_4523_reg[7]_i_1_n_1 ;
  wire \add_ln47_4_reg_4523_reg[7]_i_1_n_2 ;
  wire \add_ln47_4_reg_4523_reg[7]_i_1_n_3 ;
  wire \add_ln47_4_reg_4523_reg[7]_i_1_n_4 ;
  wire add_ln47_6_reg_4386_reg_n_100;
  wire add_ln47_6_reg_4386_reg_n_101;
  wire add_ln47_6_reg_4386_reg_n_102;
  wire add_ln47_6_reg_4386_reg_n_103;
  wire add_ln47_6_reg_4386_reg_n_104;
  wire add_ln47_6_reg_4386_reg_n_105;
  wire add_ln47_6_reg_4386_reg_n_106;
  wire add_ln47_6_reg_4386_reg_n_92;
  wire add_ln47_6_reg_4386_reg_n_93;
  wire add_ln47_6_reg_4386_reg_n_94;
  wire add_ln47_6_reg_4386_reg_n_95;
  wire add_ln47_6_reg_4386_reg_n_96;
  wire add_ln47_6_reg_4386_reg_n_97;
  wire add_ln47_6_reg_4386_reg_n_98;
  wire add_ln47_6_reg_4386_reg_n_99;
  wire add_ln47_7_reg_4457_reg_n_100;
  wire add_ln47_7_reg_4457_reg_n_101;
  wire add_ln47_7_reg_4457_reg_n_102;
  wire add_ln47_7_reg_4457_reg_n_103;
  wire add_ln47_7_reg_4457_reg_n_104;
  wire add_ln47_7_reg_4457_reg_n_105;
  wire add_ln47_7_reg_4457_reg_n_106;
  wire add_ln47_7_reg_4457_reg_n_91;
  wire add_ln47_7_reg_4457_reg_n_92;
  wire add_ln47_7_reg_4457_reg_n_93;
  wire add_ln47_7_reg_4457_reg_n_94;
  wire add_ln47_7_reg_4457_reg_n_95;
  wire add_ln47_7_reg_4457_reg_n_96;
  wire add_ln47_7_reg_4457_reg_n_97;
  wire add_ln47_7_reg_4457_reg_n_98;
  wire add_ln47_7_reg_4457_reg_n_99;
  wire add_ln47_8_reg_4412_reg_n_100;
  wire add_ln47_8_reg_4412_reg_n_101;
  wire add_ln47_8_reg_4412_reg_n_102;
  wire add_ln47_8_reg_4412_reg_n_103;
  wire add_ln47_8_reg_4412_reg_n_104;
  wire add_ln47_8_reg_4412_reg_n_105;
  wire add_ln47_8_reg_4412_reg_n_106;
  wire add_ln47_8_reg_4412_reg_n_92;
  wire add_ln47_8_reg_4412_reg_n_93;
  wire add_ln47_8_reg_4412_reg_n_94;
  wire add_ln47_8_reg_4412_reg_n_95;
  wire add_ln47_8_reg_4412_reg_n_96;
  wire add_ln47_8_reg_4412_reg_n_97;
  wire add_ln47_8_reg_4412_reg_n_98;
  wire add_ln47_8_reg_4412_reg_n_99;
  wire add_ln47_9_reg_4432_reg_n_100;
  wire add_ln47_9_reg_4432_reg_n_101;
  wire add_ln47_9_reg_4432_reg_n_102;
  wire add_ln47_9_reg_4432_reg_n_103;
  wire add_ln47_9_reg_4432_reg_n_104;
  wire add_ln47_9_reg_4432_reg_n_105;
  wire add_ln47_9_reg_4432_reg_n_106;
  wire add_ln47_9_reg_4432_reg_n_92;
  wire add_ln47_9_reg_4432_reg_n_93;
  wire add_ln47_9_reg_4432_reg_n_94;
  wire add_ln47_9_reg_4432_reg_n_95;
  wire add_ln47_9_reg_4432_reg_n_96;
  wire add_ln47_9_reg_4432_reg_n_97;
  wire add_ln47_9_reg_4432_reg_n_98;
  wire add_ln47_9_reg_4432_reg_n_99;
  wire add_ln47_reg_45380;
  wire add_ln47_reg_4538_reg_n_100;
  wire add_ln47_reg_4538_reg_n_101;
  wire add_ln47_reg_4538_reg_n_102;
  wire add_ln47_reg_4538_reg_n_103;
  wire add_ln47_reg_4538_reg_n_104;
  wire add_ln47_reg_4538_reg_n_105;
  wire add_ln47_reg_4538_reg_n_106;
  wire add_ln47_reg_4538_reg_n_92;
  wire add_ln47_reg_4538_reg_n_93;
  wire add_ln47_reg_4538_reg_n_94;
  wire add_ln47_reg_4538_reg_n_95;
  wire add_ln47_reg_4538_reg_n_96;
  wire add_ln47_reg_4538_reg_n_97;
  wire add_ln47_reg_4538_reg_n_98;
  wire add_ln47_reg_4538_reg_n_99;
  wire [14:7]add_ln53_fu_3075_p2;
  wire add_ln59_25_reg_42580;
  wire [13:2]add_ln59_27_fu_2818_p2;
  wire add_ln59_3_reg_34460;
  wire [13:2]add_ln59_fu_2737_p2;
  wire [13:1]add_ln59_reg_4314;
  wire add_ln59_reg_43140;
  wire \add_ln59_reg_4314[13]_i_3_n_1 ;
  wire \add_ln59_reg_4314[13]_i_4_n_1 ;
  wire \add_ln59_reg_4314[13]_i_5_n_1 ;
  wire \add_ln59_reg_4314[13]_i_6_n_1 ;
  wire \add_ln59_reg_4314[13]_i_7_n_1 ;
  wire \add_ln59_reg_4314[5]_i_2_n_1 ;
  wire \add_ln59_reg_4314[5]_i_3_n_1 ;
  wire \add_ln59_reg_4314[5]_i_4_n_1 ;
  wire \add_ln59_reg_4314[5]_i_5_n_1 ;
  wire \add_ln59_reg_4314[9]_i_2_n_1 ;
  wire \add_ln59_reg_4314[9]_i_3_n_1 ;
  wire \add_ln59_reg_4314[9]_i_4_n_1 ;
  wire \add_ln59_reg_4314_reg[13]_i_2_n_2 ;
  wire \add_ln59_reg_4314_reg[13]_i_2_n_3 ;
  wire \add_ln59_reg_4314_reg[13]_i_2_n_4 ;
  wire \add_ln59_reg_4314_reg[5]_i_1_n_1 ;
  wire \add_ln59_reg_4314_reg[5]_i_1_n_2 ;
  wire \add_ln59_reg_4314_reg[5]_i_1_n_3 ;
  wire \add_ln59_reg_4314_reg[5]_i_1_n_4 ;
  wire \add_ln59_reg_4314_reg[9]_i_1_n_1 ;
  wire \add_ln59_reg_4314_reg[9]_i_1_n_2 ;
  wire \add_ln59_reg_4314_reg[9]_i_1_n_3 ;
  wire \add_ln59_reg_4314_reg[9]_i_1_n_4 ;
  wire and_ln59_fu_1001_p2;
  wire and_ln59_reg_3327;
  wire and_ln59_reg_3327_pp0_iter1_reg;
  wire \ap_CS_fsm[1]_i_2_n_1 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp0_stage1;
  wire ap_CS_fsm_pp0_stage10;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage15;
  wire ap_CS_fsm_pp0_stage16;
  wire ap_CS_fsm_pp0_stage17;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage2;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage21;
  wire ap_CS_fsm_pp0_stage22;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage3;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg_n_1_[0] ;
  wire ap_CS_fsm_state51;
  wire [28:0]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg_n_1;
  wire [4:0]ap_phi_mux_i_0_phi_fu_820_p4;
  wire [12:0]ap_phi_mux_indvar_flatten135_phi_fu_784_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_read/rs_rdata/load_p1 ;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire cnn_accel_control_s_axi_U_n_66;
  wire cnn_accel_gmem_m_axi_U_n_12;
  wire cnn_accel_gmem_m_axi_U_n_13;
  wire cnn_accel_gmem_m_axi_U_n_132;
  wire cnn_accel_gmem_m_axi_U_n_14;
  wire cnn_accel_gmem_m_axi_U_n_15;
  wire cnn_accel_gmem_m_axi_U_n_153;
  wire cnn_accel_gmem_m_axi_U_n_159;
  wire cnn_accel_gmem_m_axi_U_n_16;
  wire cnn_accel_gmem_m_axi_U_n_17;
  wire cnn_accel_gmem_m_axi_U_n_176;
  wire cnn_accel_gmem_m_axi_U_n_18;
  wire cnn_accel_gmem_m_axi_U_n_183;
  wire cnn_accel_gmem_m_axi_U_n_185;
  wire cnn_accel_gmem_m_axi_U_n_19;
  wire cnn_accel_gmem_m_axi_U_n_191;
  wire cnn_accel_gmem_m_axi_U_n_192;
  wire cnn_accel_gmem_m_axi_U_n_194;
  wire cnn_accel_gmem_m_axi_U_n_20;
  wire cnn_accel_gmem_m_axi_U_n_21;
  wire cnn_accel_gmem_m_axi_U_n_22;
  wire cnn_accel_gmem_m_axi_U_n_228;
  wire cnn_accel_gmem_m_axi_U_n_229;
  wire cnn_accel_gmem_m_axi_U_n_23;
  wire cnn_accel_gmem_m_axi_U_n_238;
  wire cnn_accel_gmem_m_axi_U_n_239;
  wire cnn_accel_gmem_m_axi_U_n_24;
  wire cnn_accel_gmem_m_axi_U_n_240;
  wire cnn_accel_gmem_m_axi_U_n_241;
  wire cnn_accel_gmem_m_axi_U_n_242;
  wire cnn_accel_gmem_m_axi_U_n_243;
  wire cnn_accel_gmem_m_axi_U_n_244;
  wire cnn_accel_gmem_m_axi_U_n_245;
  wire cnn_accel_gmem_m_axi_U_n_246;
  wire cnn_accel_gmem_m_axi_U_n_247;
  wire cnn_accel_gmem_m_axi_U_n_248;
  wire cnn_accel_gmem_m_axi_U_n_249;
  wire cnn_accel_gmem_m_axi_U_n_25;
  wire cnn_accel_gmem_m_axi_U_n_250;
  wire cnn_accel_gmem_m_axi_U_n_251;
  wire cnn_accel_gmem_m_axi_U_n_252;
  wire cnn_accel_gmem_m_axi_U_n_253;
  wire cnn_accel_gmem_m_axi_U_n_254;
  wire cnn_accel_gmem_m_axi_U_n_255;
  wire cnn_accel_gmem_m_axi_U_n_256;
  wire cnn_accel_gmem_m_axi_U_n_257;
  wire cnn_accel_gmem_m_axi_U_n_258;
  wire cnn_accel_gmem_m_axi_U_n_259;
  wire cnn_accel_gmem_m_axi_U_n_26;
  wire cnn_accel_gmem_m_axi_U_n_260;
  wire cnn_accel_gmem_m_axi_U_n_261;
  wire cnn_accel_gmem_m_axi_U_n_262;
  wire cnn_accel_gmem_m_axi_U_n_263;
  wire cnn_accel_gmem_m_axi_U_n_264;
  wire cnn_accel_gmem_m_axi_U_n_27;
  wire cnn_accel_gmem_m_axi_U_n_272;
  wire cnn_accel_gmem_m_axi_U_n_273;
  wire cnn_accel_gmem_m_axi_U_n_274;
  wire cnn_accel_gmem_m_axi_U_n_275;
  wire cnn_accel_gmem_m_axi_U_n_276;
  wire cnn_accel_gmem_m_axi_U_n_277;
  wire cnn_accel_gmem_m_axi_U_n_278;
  wire cnn_accel_gmem_m_axi_U_n_279;
  wire cnn_accel_gmem_m_axi_U_n_28;
  wire cnn_accel_gmem_m_axi_U_n_280;
  wire cnn_accel_gmem_m_axi_U_n_281;
  wire cnn_accel_gmem_m_axi_U_n_282;
  wire cnn_accel_gmem_m_axi_U_n_283;
  wire cnn_accel_gmem_m_axi_U_n_284;
  wire cnn_accel_gmem_m_axi_U_n_285;
  wire cnn_accel_gmem_m_axi_U_n_286;
  wire cnn_accel_gmem_m_axi_U_n_287;
  wire cnn_accel_gmem_m_axi_U_n_288;
  wire cnn_accel_gmem_m_axi_U_n_289;
  wire cnn_accel_gmem_m_axi_U_n_29;
  wire cnn_accel_gmem_m_axi_U_n_290;
  wire cnn_accel_gmem_m_axi_U_n_291;
  wire cnn_accel_gmem_m_axi_U_n_292;
  wire cnn_accel_gmem_m_axi_U_n_293;
  wire cnn_accel_gmem_m_axi_U_n_30;
  wire cnn_accel_gmem_m_axi_U_n_31;
  wire cnn_accel_gmem_m_axi_U_n_32;
  wire cnn_accel_gmem_m_axi_U_n_33;
  wire cnn_accel_gmem_m_axi_U_n_34;
  wire cnn_accel_gmem_m_axi_U_n_36;
  wire cnn_accel_gmem_m_axi_U_n_37;
  wire cnn_accel_gmem_m_axi_U_n_38;
  wire cnn_accel_gmem_m_axi_U_n_39;
  wire cnn_accel_gmem_m_axi_U_n_40;
  wire cnn_accel_gmem_m_axi_U_n_41;
  wire cnn_accel_gmem_m_axi_U_n_42;
  wire cnn_accel_gmem_m_axi_U_n_43;
  wire cnn_accel_gmem_m_axi_U_n_44;
  wire cnn_accel_gmem_m_axi_U_n_45;
  wire cnn_accel_gmem_m_axi_U_n_46;
  wire cnn_accel_gmem_m_axi_U_n_47;
  wire cnn_accel_gmem_m_axi_U_n_48;
  wire cnn_accel_gmem_m_axi_U_n_49;
  wire cnn_accel_gmem_m_axi_U_n_50;
  wire cnn_accel_gmem_m_axi_U_n_51;
  wire cnn_accel_gmem_m_axi_U_n_52;
  wire cnn_accel_gmem_m_axi_U_n_53;
  wire cnn_accel_gmem_m_axi_U_n_54;
  wire cnn_accel_gmem_m_axi_U_n_55;
  wire cnn_accel_gmem_m_axi_U_n_56;
  wire cnn_accel_gmem_m_axi_U_n_57;
  wire cnn_accel_gmem_m_axi_U_n_58;
  wire cnn_accel_gmem_m_axi_U_n_59;
  wire cnn_accel_gmem_m_axi_U_n_60;
  wire cnn_accel_gmem_m_axi_U_n_61;
  wire cnn_accel_mac_mulg8j_U12_n_1;
  wire cnn_accel_mac_mulg8j_U12_n_10;
  wire cnn_accel_mac_mulg8j_U12_n_11;
  wire cnn_accel_mac_mulg8j_U12_n_12;
  wire cnn_accel_mac_mulg8j_U12_n_13;
  wire cnn_accel_mac_mulg8j_U12_n_14;
  wire cnn_accel_mac_mulg8j_U12_n_15;
  wire cnn_accel_mac_mulg8j_U12_n_16;
  wire cnn_accel_mac_mulg8j_U12_n_17;
  wire cnn_accel_mac_mulg8j_U12_n_18;
  wire cnn_accel_mac_mulg8j_U12_n_19;
  wire cnn_accel_mac_mulg8j_U12_n_2;
  wire cnn_accel_mac_mulg8j_U12_n_20;
  wire cnn_accel_mac_mulg8j_U12_n_21;
  wire cnn_accel_mac_mulg8j_U12_n_22;
  wire cnn_accel_mac_mulg8j_U12_n_23;
  wire cnn_accel_mac_mulg8j_U12_n_24;
  wire cnn_accel_mac_mulg8j_U12_n_25;
  wire cnn_accel_mac_mulg8j_U12_n_26;
  wire cnn_accel_mac_mulg8j_U12_n_27;
  wire cnn_accel_mac_mulg8j_U12_n_28;
  wire cnn_accel_mac_mulg8j_U12_n_29;
  wire cnn_accel_mac_mulg8j_U12_n_3;
  wire cnn_accel_mac_mulg8j_U12_n_30;
  wire cnn_accel_mac_mulg8j_U12_n_31;
  wire cnn_accel_mac_mulg8j_U12_n_32;
  wire cnn_accel_mac_mulg8j_U12_n_33;
  wire cnn_accel_mac_mulg8j_U12_n_34;
  wire cnn_accel_mac_mulg8j_U12_n_35;
  wire cnn_accel_mac_mulg8j_U12_n_36;
  wire cnn_accel_mac_mulg8j_U12_n_37;
  wire cnn_accel_mac_mulg8j_U12_n_38;
  wire cnn_accel_mac_mulg8j_U12_n_39;
  wire cnn_accel_mac_mulg8j_U12_n_4;
  wire cnn_accel_mac_mulg8j_U12_n_40;
  wire cnn_accel_mac_mulg8j_U12_n_41;
  wire cnn_accel_mac_mulg8j_U12_n_42;
  wire cnn_accel_mac_mulg8j_U12_n_43;
  wire cnn_accel_mac_mulg8j_U12_n_44;
  wire cnn_accel_mac_mulg8j_U12_n_45;
  wire cnn_accel_mac_mulg8j_U12_n_46;
  wire cnn_accel_mac_mulg8j_U12_n_47;
  wire cnn_accel_mac_mulg8j_U12_n_48;
  wire cnn_accel_mac_mulg8j_U12_n_5;
  wire cnn_accel_mac_mulg8j_U12_n_6;
  wire cnn_accel_mac_mulg8j_U12_n_7;
  wire cnn_accel_mac_mulg8j_U12_n_8;
  wire cnn_accel_mac_mulg8j_U12_n_9;
  wire cnn_accel_mac_mulg8j_U13_n_1;
  wire cnn_accel_mac_mulg8j_U13_n_10;
  wire cnn_accel_mac_mulg8j_U13_n_11;
  wire cnn_accel_mac_mulg8j_U13_n_12;
  wire cnn_accel_mac_mulg8j_U13_n_13;
  wire cnn_accel_mac_mulg8j_U13_n_14;
  wire cnn_accel_mac_mulg8j_U13_n_15;
  wire cnn_accel_mac_mulg8j_U13_n_16;
  wire cnn_accel_mac_mulg8j_U13_n_17;
  wire cnn_accel_mac_mulg8j_U13_n_18;
  wire cnn_accel_mac_mulg8j_U13_n_19;
  wire cnn_accel_mac_mulg8j_U13_n_2;
  wire cnn_accel_mac_mulg8j_U13_n_20;
  wire cnn_accel_mac_mulg8j_U13_n_21;
  wire cnn_accel_mac_mulg8j_U13_n_22;
  wire cnn_accel_mac_mulg8j_U13_n_23;
  wire cnn_accel_mac_mulg8j_U13_n_24;
  wire cnn_accel_mac_mulg8j_U13_n_25;
  wire cnn_accel_mac_mulg8j_U13_n_26;
  wire cnn_accel_mac_mulg8j_U13_n_27;
  wire cnn_accel_mac_mulg8j_U13_n_28;
  wire cnn_accel_mac_mulg8j_U13_n_29;
  wire cnn_accel_mac_mulg8j_U13_n_3;
  wire cnn_accel_mac_mulg8j_U13_n_30;
  wire cnn_accel_mac_mulg8j_U13_n_31;
  wire cnn_accel_mac_mulg8j_U13_n_32;
  wire cnn_accel_mac_mulg8j_U13_n_33;
  wire cnn_accel_mac_mulg8j_U13_n_34;
  wire cnn_accel_mac_mulg8j_U13_n_35;
  wire cnn_accel_mac_mulg8j_U13_n_36;
  wire cnn_accel_mac_mulg8j_U13_n_37;
  wire cnn_accel_mac_mulg8j_U13_n_38;
  wire cnn_accel_mac_mulg8j_U13_n_39;
  wire cnn_accel_mac_mulg8j_U13_n_4;
  wire cnn_accel_mac_mulg8j_U13_n_40;
  wire cnn_accel_mac_mulg8j_U13_n_41;
  wire cnn_accel_mac_mulg8j_U13_n_42;
  wire cnn_accel_mac_mulg8j_U13_n_43;
  wire cnn_accel_mac_mulg8j_U13_n_44;
  wire cnn_accel_mac_mulg8j_U13_n_45;
  wire cnn_accel_mac_mulg8j_U13_n_46;
  wire cnn_accel_mac_mulg8j_U13_n_47;
  wire cnn_accel_mac_mulg8j_U13_n_48;
  wire cnn_accel_mac_mulg8j_U13_n_5;
  wire cnn_accel_mac_mulg8j_U13_n_6;
  wire cnn_accel_mac_mulg8j_U13_n_7;
  wire cnn_accel_mac_mulg8j_U13_n_8;
  wire cnn_accel_mac_mulg8j_U13_n_9;
  wire cnn_accel_mac_mulg8j_U14_n_1;
  wire cnn_accel_mac_mulg8j_U14_n_10;
  wire cnn_accel_mac_mulg8j_U14_n_11;
  wire cnn_accel_mac_mulg8j_U14_n_12;
  wire cnn_accel_mac_mulg8j_U14_n_13;
  wire cnn_accel_mac_mulg8j_U14_n_14;
  wire cnn_accel_mac_mulg8j_U14_n_15;
  wire cnn_accel_mac_mulg8j_U14_n_16;
  wire cnn_accel_mac_mulg8j_U14_n_17;
  wire cnn_accel_mac_mulg8j_U14_n_18;
  wire cnn_accel_mac_mulg8j_U14_n_19;
  wire cnn_accel_mac_mulg8j_U14_n_2;
  wire cnn_accel_mac_mulg8j_U14_n_20;
  wire cnn_accel_mac_mulg8j_U14_n_21;
  wire cnn_accel_mac_mulg8j_U14_n_22;
  wire cnn_accel_mac_mulg8j_U14_n_23;
  wire cnn_accel_mac_mulg8j_U14_n_24;
  wire cnn_accel_mac_mulg8j_U14_n_25;
  wire cnn_accel_mac_mulg8j_U14_n_26;
  wire cnn_accel_mac_mulg8j_U14_n_27;
  wire cnn_accel_mac_mulg8j_U14_n_28;
  wire cnn_accel_mac_mulg8j_U14_n_29;
  wire cnn_accel_mac_mulg8j_U14_n_3;
  wire cnn_accel_mac_mulg8j_U14_n_30;
  wire cnn_accel_mac_mulg8j_U14_n_31;
  wire cnn_accel_mac_mulg8j_U14_n_32;
  wire cnn_accel_mac_mulg8j_U14_n_33;
  wire cnn_accel_mac_mulg8j_U14_n_34;
  wire cnn_accel_mac_mulg8j_U14_n_35;
  wire cnn_accel_mac_mulg8j_U14_n_36;
  wire cnn_accel_mac_mulg8j_U14_n_37;
  wire cnn_accel_mac_mulg8j_U14_n_38;
  wire cnn_accel_mac_mulg8j_U14_n_39;
  wire cnn_accel_mac_mulg8j_U14_n_4;
  wire cnn_accel_mac_mulg8j_U14_n_40;
  wire cnn_accel_mac_mulg8j_U14_n_41;
  wire cnn_accel_mac_mulg8j_U14_n_42;
  wire cnn_accel_mac_mulg8j_U14_n_43;
  wire cnn_accel_mac_mulg8j_U14_n_44;
  wire cnn_accel_mac_mulg8j_U14_n_45;
  wire cnn_accel_mac_mulg8j_U14_n_46;
  wire cnn_accel_mac_mulg8j_U14_n_47;
  wire cnn_accel_mac_mulg8j_U14_n_48;
  wire cnn_accel_mac_mulg8j_U14_n_5;
  wire cnn_accel_mac_mulg8j_U14_n_6;
  wire cnn_accel_mac_mulg8j_U14_n_7;
  wire cnn_accel_mac_mulg8j_U14_n_8;
  wire cnn_accel_mac_mulg8j_U14_n_9;
  wire cnn_accel_mac_mulg8j_U16_n_1;
  wire cnn_accel_mac_mulg8j_U16_n_10;
  wire cnn_accel_mac_mulg8j_U16_n_11;
  wire cnn_accel_mac_mulg8j_U16_n_12;
  wire cnn_accel_mac_mulg8j_U16_n_13;
  wire cnn_accel_mac_mulg8j_U16_n_14;
  wire cnn_accel_mac_mulg8j_U16_n_15;
  wire cnn_accel_mac_mulg8j_U16_n_16;
  wire cnn_accel_mac_mulg8j_U16_n_17;
  wire cnn_accel_mac_mulg8j_U16_n_18;
  wire cnn_accel_mac_mulg8j_U16_n_19;
  wire cnn_accel_mac_mulg8j_U16_n_2;
  wire cnn_accel_mac_mulg8j_U16_n_20;
  wire cnn_accel_mac_mulg8j_U16_n_21;
  wire cnn_accel_mac_mulg8j_U16_n_22;
  wire cnn_accel_mac_mulg8j_U16_n_23;
  wire cnn_accel_mac_mulg8j_U16_n_24;
  wire cnn_accel_mac_mulg8j_U16_n_25;
  wire cnn_accel_mac_mulg8j_U16_n_26;
  wire cnn_accel_mac_mulg8j_U16_n_27;
  wire cnn_accel_mac_mulg8j_U16_n_28;
  wire cnn_accel_mac_mulg8j_U16_n_29;
  wire cnn_accel_mac_mulg8j_U16_n_3;
  wire cnn_accel_mac_mulg8j_U16_n_30;
  wire cnn_accel_mac_mulg8j_U16_n_31;
  wire cnn_accel_mac_mulg8j_U16_n_32;
  wire cnn_accel_mac_mulg8j_U16_n_33;
  wire cnn_accel_mac_mulg8j_U16_n_34;
  wire cnn_accel_mac_mulg8j_U16_n_35;
  wire cnn_accel_mac_mulg8j_U16_n_36;
  wire cnn_accel_mac_mulg8j_U16_n_37;
  wire cnn_accel_mac_mulg8j_U16_n_38;
  wire cnn_accel_mac_mulg8j_U16_n_39;
  wire cnn_accel_mac_mulg8j_U16_n_4;
  wire cnn_accel_mac_mulg8j_U16_n_40;
  wire cnn_accel_mac_mulg8j_U16_n_41;
  wire cnn_accel_mac_mulg8j_U16_n_42;
  wire cnn_accel_mac_mulg8j_U16_n_43;
  wire cnn_accel_mac_mulg8j_U16_n_44;
  wire cnn_accel_mac_mulg8j_U16_n_45;
  wire cnn_accel_mac_mulg8j_U16_n_46;
  wire cnn_accel_mac_mulg8j_U16_n_47;
  wire cnn_accel_mac_mulg8j_U16_n_48;
  wire cnn_accel_mac_mulg8j_U16_n_5;
  wire cnn_accel_mac_mulg8j_U16_n_6;
  wire cnn_accel_mac_mulg8j_U16_n_7;
  wire cnn_accel_mac_mulg8j_U16_n_8;
  wire cnn_accel_mac_mulg8j_U16_n_9;
  wire cnn_accel_mac_mulg8j_U17_n_1;
  wire cnn_accel_mac_mulg8j_U17_n_10;
  wire cnn_accel_mac_mulg8j_U17_n_11;
  wire cnn_accel_mac_mulg8j_U17_n_12;
  wire cnn_accel_mac_mulg8j_U17_n_13;
  wire cnn_accel_mac_mulg8j_U17_n_14;
  wire cnn_accel_mac_mulg8j_U17_n_15;
  wire cnn_accel_mac_mulg8j_U17_n_16;
  wire cnn_accel_mac_mulg8j_U17_n_17;
  wire cnn_accel_mac_mulg8j_U17_n_18;
  wire cnn_accel_mac_mulg8j_U17_n_19;
  wire cnn_accel_mac_mulg8j_U17_n_2;
  wire cnn_accel_mac_mulg8j_U17_n_20;
  wire cnn_accel_mac_mulg8j_U17_n_21;
  wire cnn_accel_mac_mulg8j_U17_n_22;
  wire cnn_accel_mac_mulg8j_U17_n_23;
  wire cnn_accel_mac_mulg8j_U17_n_24;
  wire cnn_accel_mac_mulg8j_U17_n_25;
  wire cnn_accel_mac_mulg8j_U17_n_26;
  wire cnn_accel_mac_mulg8j_U17_n_27;
  wire cnn_accel_mac_mulg8j_U17_n_28;
  wire cnn_accel_mac_mulg8j_U17_n_29;
  wire cnn_accel_mac_mulg8j_U17_n_3;
  wire cnn_accel_mac_mulg8j_U17_n_30;
  wire cnn_accel_mac_mulg8j_U17_n_31;
  wire cnn_accel_mac_mulg8j_U17_n_32;
  wire cnn_accel_mac_mulg8j_U17_n_33;
  wire cnn_accel_mac_mulg8j_U17_n_34;
  wire cnn_accel_mac_mulg8j_U17_n_35;
  wire cnn_accel_mac_mulg8j_U17_n_36;
  wire cnn_accel_mac_mulg8j_U17_n_37;
  wire cnn_accel_mac_mulg8j_U17_n_38;
  wire cnn_accel_mac_mulg8j_U17_n_39;
  wire cnn_accel_mac_mulg8j_U17_n_4;
  wire cnn_accel_mac_mulg8j_U17_n_40;
  wire cnn_accel_mac_mulg8j_U17_n_41;
  wire cnn_accel_mac_mulg8j_U17_n_42;
  wire cnn_accel_mac_mulg8j_U17_n_43;
  wire cnn_accel_mac_mulg8j_U17_n_44;
  wire cnn_accel_mac_mulg8j_U17_n_45;
  wire cnn_accel_mac_mulg8j_U17_n_46;
  wire cnn_accel_mac_mulg8j_U17_n_47;
  wire cnn_accel_mac_mulg8j_U17_n_48;
  wire cnn_accel_mac_mulg8j_U17_n_5;
  wire cnn_accel_mac_mulg8j_U17_n_6;
  wire cnn_accel_mac_mulg8j_U17_n_7;
  wire cnn_accel_mac_mulg8j_U17_n_8;
  wire cnn_accel_mac_mulg8j_U17_n_9;
  wire cnn_accel_mac_mulg8j_U18_n_1;
  wire cnn_accel_mac_mulg8j_U18_n_10;
  wire cnn_accel_mac_mulg8j_U18_n_11;
  wire cnn_accel_mac_mulg8j_U18_n_12;
  wire cnn_accel_mac_mulg8j_U18_n_13;
  wire cnn_accel_mac_mulg8j_U18_n_14;
  wire cnn_accel_mac_mulg8j_U18_n_15;
  wire cnn_accel_mac_mulg8j_U18_n_16;
  wire cnn_accel_mac_mulg8j_U18_n_17;
  wire cnn_accel_mac_mulg8j_U18_n_18;
  wire cnn_accel_mac_mulg8j_U18_n_19;
  wire cnn_accel_mac_mulg8j_U18_n_2;
  wire cnn_accel_mac_mulg8j_U18_n_20;
  wire cnn_accel_mac_mulg8j_U18_n_21;
  wire cnn_accel_mac_mulg8j_U18_n_22;
  wire cnn_accel_mac_mulg8j_U18_n_23;
  wire cnn_accel_mac_mulg8j_U18_n_24;
  wire cnn_accel_mac_mulg8j_U18_n_25;
  wire cnn_accel_mac_mulg8j_U18_n_26;
  wire cnn_accel_mac_mulg8j_U18_n_27;
  wire cnn_accel_mac_mulg8j_U18_n_28;
  wire cnn_accel_mac_mulg8j_U18_n_29;
  wire cnn_accel_mac_mulg8j_U18_n_3;
  wire cnn_accel_mac_mulg8j_U18_n_30;
  wire cnn_accel_mac_mulg8j_U18_n_31;
  wire cnn_accel_mac_mulg8j_U18_n_32;
  wire cnn_accel_mac_mulg8j_U18_n_33;
  wire cnn_accel_mac_mulg8j_U18_n_34;
  wire cnn_accel_mac_mulg8j_U18_n_35;
  wire cnn_accel_mac_mulg8j_U18_n_36;
  wire cnn_accel_mac_mulg8j_U18_n_37;
  wire cnn_accel_mac_mulg8j_U18_n_38;
  wire cnn_accel_mac_mulg8j_U18_n_39;
  wire cnn_accel_mac_mulg8j_U18_n_4;
  wire cnn_accel_mac_mulg8j_U18_n_40;
  wire cnn_accel_mac_mulg8j_U18_n_41;
  wire cnn_accel_mac_mulg8j_U18_n_42;
  wire cnn_accel_mac_mulg8j_U18_n_43;
  wire cnn_accel_mac_mulg8j_U18_n_44;
  wire cnn_accel_mac_mulg8j_U18_n_45;
  wire cnn_accel_mac_mulg8j_U18_n_46;
  wire cnn_accel_mac_mulg8j_U18_n_47;
  wire cnn_accel_mac_mulg8j_U18_n_48;
  wire cnn_accel_mac_mulg8j_U18_n_5;
  wire cnn_accel_mac_mulg8j_U18_n_6;
  wire cnn_accel_mac_mulg8j_U18_n_7;
  wire cnn_accel_mac_mulg8j_U18_n_8;
  wire cnn_accel_mac_mulg8j_U18_n_9;
  wire cnn_accel_mac_mulg8j_U5_n_1;
  wire cnn_accel_mac_mulg8j_U5_n_10;
  wire cnn_accel_mac_mulg8j_U5_n_11;
  wire cnn_accel_mac_mulg8j_U5_n_12;
  wire cnn_accel_mac_mulg8j_U5_n_13;
  wire cnn_accel_mac_mulg8j_U5_n_14;
  wire cnn_accel_mac_mulg8j_U5_n_15;
  wire cnn_accel_mac_mulg8j_U5_n_16;
  wire cnn_accel_mac_mulg8j_U5_n_17;
  wire cnn_accel_mac_mulg8j_U5_n_18;
  wire cnn_accel_mac_mulg8j_U5_n_19;
  wire cnn_accel_mac_mulg8j_U5_n_2;
  wire cnn_accel_mac_mulg8j_U5_n_20;
  wire cnn_accel_mac_mulg8j_U5_n_21;
  wire cnn_accel_mac_mulg8j_U5_n_22;
  wire cnn_accel_mac_mulg8j_U5_n_23;
  wire cnn_accel_mac_mulg8j_U5_n_24;
  wire cnn_accel_mac_mulg8j_U5_n_25;
  wire cnn_accel_mac_mulg8j_U5_n_26;
  wire cnn_accel_mac_mulg8j_U5_n_27;
  wire cnn_accel_mac_mulg8j_U5_n_28;
  wire cnn_accel_mac_mulg8j_U5_n_29;
  wire cnn_accel_mac_mulg8j_U5_n_3;
  wire cnn_accel_mac_mulg8j_U5_n_30;
  wire cnn_accel_mac_mulg8j_U5_n_31;
  wire cnn_accel_mac_mulg8j_U5_n_32;
  wire cnn_accel_mac_mulg8j_U5_n_33;
  wire cnn_accel_mac_mulg8j_U5_n_34;
  wire cnn_accel_mac_mulg8j_U5_n_35;
  wire cnn_accel_mac_mulg8j_U5_n_36;
  wire cnn_accel_mac_mulg8j_U5_n_37;
  wire cnn_accel_mac_mulg8j_U5_n_38;
  wire cnn_accel_mac_mulg8j_U5_n_39;
  wire cnn_accel_mac_mulg8j_U5_n_4;
  wire cnn_accel_mac_mulg8j_U5_n_40;
  wire cnn_accel_mac_mulg8j_U5_n_41;
  wire cnn_accel_mac_mulg8j_U5_n_42;
  wire cnn_accel_mac_mulg8j_U5_n_43;
  wire cnn_accel_mac_mulg8j_U5_n_44;
  wire cnn_accel_mac_mulg8j_U5_n_45;
  wire cnn_accel_mac_mulg8j_U5_n_46;
  wire cnn_accel_mac_mulg8j_U5_n_47;
  wire cnn_accel_mac_mulg8j_U5_n_48;
  wire cnn_accel_mac_mulg8j_U5_n_5;
  wire cnn_accel_mac_mulg8j_U5_n_6;
  wire cnn_accel_mac_mulg8j_U5_n_7;
  wire cnn_accel_mac_mulg8j_U5_n_8;
  wire cnn_accel_mac_mulg8j_U5_n_9;
  wire cnn_accel_mac_mulg8j_U6_n_1;
  wire cnn_accel_mac_mulg8j_U6_n_10;
  wire cnn_accel_mac_mulg8j_U6_n_11;
  wire cnn_accel_mac_mulg8j_U6_n_12;
  wire cnn_accel_mac_mulg8j_U6_n_13;
  wire cnn_accel_mac_mulg8j_U6_n_14;
  wire cnn_accel_mac_mulg8j_U6_n_15;
  wire cnn_accel_mac_mulg8j_U6_n_16;
  wire cnn_accel_mac_mulg8j_U6_n_17;
  wire cnn_accel_mac_mulg8j_U6_n_18;
  wire cnn_accel_mac_mulg8j_U6_n_19;
  wire cnn_accel_mac_mulg8j_U6_n_2;
  wire cnn_accel_mac_mulg8j_U6_n_20;
  wire cnn_accel_mac_mulg8j_U6_n_21;
  wire cnn_accel_mac_mulg8j_U6_n_22;
  wire cnn_accel_mac_mulg8j_U6_n_23;
  wire cnn_accel_mac_mulg8j_U6_n_24;
  wire cnn_accel_mac_mulg8j_U6_n_25;
  wire cnn_accel_mac_mulg8j_U6_n_26;
  wire cnn_accel_mac_mulg8j_U6_n_27;
  wire cnn_accel_mac_mulg8j_U6_n_28;
  wire cnn_accel_mac_mulg8j_U6_n_29;
  wire cnn_accel_mac_mulg8j_U6_n_3;
  wire cnn_accel_mac_mulg8j_U6_n_30;
  wire cnn_accel_mac_mulg8j_U6_n_31;
  wire cnn_accel_mac_mulg8j_U6_n_32;
  wire cnn_accel_mac_mulg8j_U6_n_33;
  wire cnn_accel_mac_mulg8j_U6_n_34;
  wire cnn_accel_mac_mulg8j_U6_n_35;
  wire cnn_accel_mac_mulg8j_U6_n_36;
  wire cnn_accel_mac_mulg8j_U6_n_37;
  wire cnn_accel_mac_mulg8j_U6_n_38;
  wire cnn_accel_mac_mulg8j_U6_n_39;
  wire cnn_accel_mac_mulg8j_U6_n_4;
  wire cnn_accel_mac_mulg8j_U6_n_40;
  wire cnn_accel_mac_mulg8j_U6_n_41;
  wire cnn_accel_mac_mulg8j_U6_n_42;
  wire cnn_accel_mac_mulg8j_U6_n_43;
  wire cnn_accel_mac_mulg8j_U6_n_44;
  wire cnn_accel_mac_mulg8j_U6_n_45;
  wire cnn_accel_mac_mulg8j_U6_n_46;
  wire cnn_accel_mac_mulg8j_U6_n_47;
  wire cnn_accel_mac_mulg8j_U6_n_48;
  wire cnn_accel_mac_mulg8j_U6_n_5;
  wire cnn_accel_mac_mulg8j_U6_n_6;
  wire cnn_accel_mac_mulg8j_U6_n_7;
  wire cnn_accel_mac_mulg8j_U6_n_8;
  wire cnn_accel_mac_mulg8j_U6_n_9;
  wire cnn_accel_mac_mulg8j_U7_n_1;
  wire cnn_accel_mac_mulg8j_U7_n_10;
  wire cnn_accel_mac_mulg8j_U7_n_11;
  wire cnn_accel_mac_mulg8j_U7_n_12;
  wire cnn_accel_mac_mulg8j_U7_n_13;
  wire cnn_accel_mac_mulg8j_U7_n_14;
  wire cnn_accel_mac_mulg8j_U7_n_15;
  wire cnn_accel_mac_mulg8j_U7_n_16;
  wire cnn_accel_mac_mulg8j_U7_n_17;
  wire cnn_accel_mac_mulg8j_U7_n_18;
  wire cnn_accel_mac_mulg8j_U7_n_19;
  wire cnn_accel_mac_mulg8j_U7_n_2;
  wire cnn_accel_mac_mulg8j_U7_n_20;
  wire cnn_accel_mac_mulg8j_U7_n_21;
  wire cnn_accel_mac_mulg8j_U7_n_22;
  wire cnn_accel_mac_mulg8j_U7_n_23;
  wire cnn_accel_mac_mulg8j_U7_n_24;
  wire cnn_accel_mac_mulg8j_U7_n_25;
  wire cnn_accel_mac_mulg8j_U7_n_26;
  wire cnn_accel_mac_mulg8j_U7_n_27;
  wire cnn_accel_mac_mulg8j_U7_n_28;
  wire cnn_accel_mac_mulg8j_U7_n_29;
  wire cnn_accel_mac_mulg8j_U7_n_3;
  wire cnn_accel_mac_mulg8j_U7_n_30;
  wire cnn_accel_mac_mulg8j_U7_n_31;
  wire cnn_accel_mac_mulg8j_U7_n_32;
  wire cnn_accel_mac_mulg8j_U7_n_33;
  wire cnn_accel_mac_mulg8j_U7_n_34;
  wire cnn_accel_mac_mulg8j_U7_n_35;
  wire cnn_accel_mac_mulg8j_U7_n_36;
  wire cnn_accel_mac_mulg8j_U7_n_37;
  wire cnn_accel_mac_mulg8j_U7_n_38;
  wire cnn_accel_mac_mulg8j_U7_n_39;
  wire cnn_accel_mac_mulg8j_U7_n_4;
  wire cnn_accel_mac_mulg8j_U7_n_40;
  wire cnn_accel_mac_mulg8j_U7_n_41;
  wire cnn_accel_mac_mulg8j_U7_n_42;
  wire cnn_accel_mac_mulg8j_U7_n_43;
  wire cnn_accel_mac_mulg8j_U7_n_44;
  wire cnn_accel_mac_mulg8j_U7_n_45;
  wire cnn_accel_mac_mulg8j_U7_n_46;
  wire cnn_accel_mac_mulg8j_U7_n_47;
  wire cnn_accel_mac_mulg8j_U7_n_48;
  wire cnn_accel_mac_mulg8j_U7_n_5;
  wire cnn_accel_mac_mulg8j_U7_n_6;
  wire cnn_accel_mac_mulg8j_U7_n_7;
  wire cnn_accel_mac_mulg8j_U7_n_8;
  wire cnn_accel_mac_mulg8j_U7_n_9;
  wire cnn_accel_mac_mulg8j_U8_n_1;
  wire cnn_accel_mac_mulg8j_U8_n_10;
  wire cnn_accel_mac_mulg8j_U8_n_11;
  wire cnn_accel_mac_mulg8j_U8_n_12;
  wire cnn_accel_mac_mulg8j_U8_n_13;
  wire cnn_accel_mac_mulg8j_U8_n_14;
  wire cnn_accel_mac_mulg8j_U8_n_15;
  wire cnn_accel_mac_mulg8j_U8_n_16;
  wire cnn_accel_mac_mulg8j_U8_n_17;
  wire cnn_accel_mac_mulg8j_U8_n_18;
  wire cnn_accel_mac_mulg8j_U8_n_19;
  wire cnn_accel_mac_mulg8j_U8_n_2;
  wire cnn_accel_mac_mulg8j_U8_n_20;
  wire cnn_accel_mac_mulg8j_U8_n_21;
  wire cnn_accel_mac_mulg8j_U8_n_22;
  wire cnn_accel_mac_mulg8j_U8_n_23;
  wire cnn_accel_mac_mulg8j_U8_n_24;
  wire cnn_accel_mac_mulg8j_U8_n_25;
  wire cnn_accel_mac_mulg8j_U8_n_26;
  wire cnn_accel_mac_mulg8j_U8_n_27;
  wire cnn_accel_mac_mulg8j_U8_n_28;
  wire cnn_accel_mac_mulg8j_U8_n_29;
  wire cnn_accel_mac_mulg8j_U8_n_3;
  wire cnn_accel_mac_mulg8j_U8_n_30;
  wire cnn_accel_mac_mulg8j_U8_n_31;
  wire cnn_accel_mac_mulg8j_U8_n_32;
  wire cnn_accel_mac_mulg8j_U8_n_33;
  wire cnn_accel_mac_mulg8j_U8_n_34;
  wire cnn_accel_mac_mulg8j_U8_n_35;
  wire cnn_accel_mac_mulg8j_U8_n_36;
  wire cnn_accel_mac_mulg8j_U8_n_37;
  wire cnn_accel_mac_mulg8j_U8_n_38;
  wire cnn_accel_mac_mulg8j_U8_n_39;
  wire cnn_accel_mac_mulg8j_U8_n_4;
  wire cnn_accel_mac_mulg8j_U8_n_40;
  wire cnn_accel_mac_mulg8j_U8_n_41;
  wire cnn_accel_mac_mulg8j_U8_n_42;
  wire cnn_accel_mac_mulg8j_U8_n_43;
  wire cnn_accel_mac_mulg8j_U8_n_44;
  wire cnn_accel_mac_mulg8j_U8_n_45;
  wire cnn_accel_mac_mulg8j_U8_n_46;
  wire cnn_accel_mac_mulg8j_U8_n_47;
  wire cnn_accel_mac_mulg8j_U8_n_48;
  wire cnn_accel_mac_mulg8j_U8_n_5;
  wire cnn_accel_mac_mulg8j_U8_n_6;
  wire cnn_accel_mac_mulg8j_U8_n_7;
  wire cnn_accel_mac_mulg8j_U8_n_8;
  wire cnn_accel_mac_mulg8j_U8_n_9;
  wire cnn_accel_mac_mulg8j_U9_n_1;
  wire cnn_accel_mac_mulg8j_U9_n_10;
  wire cnn_accel_mac_mulg8j_U9_n_11;
  wire cnn_accel_mac_mulg8j_U9_n_12;
  wire cnn_accel_mac_mulg8j_U9_n_13;
  wire cnn_accel_mac_mulg8j_U9_n_14;
  wire cnn_accel_mac_mulg8j_U9_n_15;
  wire cnn_accel_mac_mulg8j_U9_n_16;
  wire cnn_accel_mac_mulg8j_U9_n_17;
  wire cnn_accel_mac_mulg8j_U9_n_18;
  wire cnn_accel_mac_mulg8j_U9_n_19;
  wire cnn_accel_mac_mulg8j_U9_n_2;
  wire cnn_accel_mac_mulg8j_U9_n_20;
  wire cnn_accel_mac_mulg8j_U9_n_21;
  wire cnn_accel_mac_mulg8j_U9_n_22;
  wire cnn_accel_mac_mulg8j_U9_n_23;
  wire cnn_accel_mac_mulg8j_U9_n_24;
  wire cnn_accel_mac_mulg8j_U9_n_25;
  wire cnn_accel_mac_mulg8j_U9_n_26;
  wire cnn_accel_mac_mulg8j_U9_n_27;
  wire cnn_accel_mac_mulg8j_U9_n_28;
  wire cnn_accel_mac_mulg8j_U9_n_29;
  wire cnn_accel_mac_mulg8j_U9_n_3;
  wire cnn_accel_mac_mulg8j_U9_n_30;
  wire cnn_accel_mac_mulg8j_U9_n_31;
  wire cnn_accel_mac_mulg8j_U9_n_32;
  wire cnn_accel_mac_mulg8j_U9_n_33;
  wire cnn_accel_mac_mulg8j_U9_n_34;
  wire cnn_accel_mac_mulg8j_U9_n_35;
  wire cnn_accel_mac_mulg8j_U9_n_36;
  wire cnn_accel_mac_mulg8j_U9_n_37;
  wire cnn_accel_mac_mulg8j_U9_n_38;
  wire cnn_accel_mac_mulg8j_U9_n_39;
  wire cnn_accel_mac_mulg8j_U9_n_4;
  wire cnn_accel_mac_mulg8j_U9_n_40;
  wire cnn_accel_mac_mulg8j_U9_n_41;
  wire cnn_accel_mac_mulg8j_U9_n_42;
  wire cnn_accel_mac_mulg8j_U9_n_43;
  wire cnn_accel_mac_mulg8j_U9_n_44;
  wire cnn_accel_mac_mulg8j_U9_n_45;
  wire cnn_accel_mac_mulg8j_U9_n_46;
  wire cnn_accel_mac_mulg8j_U9_n_47;
  wire cnn_accel_mac_mulg8j_U9_n_48;
  wire cnn_accel_mac_mulg8j_U9_n_5;
  wire cnn_accel_mac_mulg8j_U9_n_6;
  wire cnn_accel_mac_mulg8j_U9_n_7;
  wire cnn_accel_mac_mulg8j_U9_n_8;
  wire cnn_accel_mac_mulg8j_U9_n_9;
  wire cnn_accel_mul_11nfYi_U4_n_1;
  wire cnn_accel_mul_11nfYi_U4_n_10;
  wire cnn_accel_mul_11nfYi_U4_n_11;
  wire cnn_accel_mul_11nfYi_U4_n_2;
  wire cnn_accel_mul_11nfYi_U4_n_3;
  wire cnn_accel_mul_11nfYi_U4_n_4;
  wire cnn_accel_mul_11nfYi_U4_n_5;
  wire cnn_accel_mul_11nfYi_U4_n_6;
  wire cnn_accel_mul_11nfYi_U4_n_7;
  wire cnn_accel_mul_11nfYi_U4_n_8;
  wire cnn_accel_mul_11nfYi_U4_n_9;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [12:0]empty_4_reg_3954;
  wire \empty_5_reg_3974[0]_i_2_n_1 ;
  wire \empty_5_reg_3974[0]_i_3_n_1 ;
  wire \empty_5_reg_3974[0]_i_4_n_1 ;
  wire \empty_5_reg_3974_reg_n_1_[0] ;
  wire [12:0]empty_7_reg_3978;
  wire \empty_8_reg_4013[0]_i_2_n_1 ;
  wire \empty_8_reg_4013[0]_i_3_n_1 ;
  wire \empty_8_reg_4013[0]_i_4_n_1 ;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire \empty_8_reg_4013_reg_n_1_[0] ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARADDR1134_out;
  wire gmem_ARADDR1179_out;
  wire gmem_ARADDR1183_out;
  wire gmem_ARADDR1187_out;
  wire gmem_ARADDR3;
  wire gmem_ARADDR3180_out;
  wire gmem_ARADDR387_out;
  wire gmem_ARADDR392_out;
  wire [6:0]gmem_RDATA;
  wire [31:1]gmem_addr_10_reg_3742;
  wire \gmem_addr_10_reg_3742[11]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[11]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[11]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[11]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[15]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[15]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[15]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[15]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[19]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[19]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[19]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[19]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[23]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[23]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[23]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[23]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[27]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[27]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[27]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[27]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[31]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[31]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[31]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[31]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[3]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[3]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[3]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[3]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742[7]_i_2_n_1 ;
  wire \gmem_addr_10_reg_3742[7]_i_3_n_1 ;
  wire \gmem_addr_10_reg_3742[7]_i_4_n_1 ;
  wire \gmem_addr_10_reg_3742[7]_i_5_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[11]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[11]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[11]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[11]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[15]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[15]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[15]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[15]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[19]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[19]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[19]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[19]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[23]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[23]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[23]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[23]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[27]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[27]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[27]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[27]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[31]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[31]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[31]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[3]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[3]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[3]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[3]_i_1_n_4 ;
  wire \gmem_addr_10_reg_3742_reg[7]_i_1_n_1 ;
  wire \gmem_addr_10_reg_3742_reg[7]_i_1_n_2 ;
  wire \gmem_addr_10_reg_3742_reg[7]_i_1_n_3 ;
  wire \gmem_addr_10_reg_3742_reg[7]_i_1_n_4 ;
  wire [31:1]gmem_addr_11_reg_3748;
  wire \gmem_addr_11_reg_3748[11]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[11]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[11]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[11]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[15]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[15]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[15]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[15]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[19]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[19]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[19]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[19]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[23]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[23]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[23]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[23]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[27]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[27]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[27]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[27]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[31]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[31]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[31]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[31]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[3]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[3]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[3]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[3]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748[7]_i_2_n_1 ;
  wire \gmem_addr_11_reg_3748[7]_i_3_n_1 ;
  wire \gmem_addr_11_reg_3748[7]_i_4_n_1 ;
  wire \gmem_addr_11_reg_3748[7]_i_5_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[11]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[11]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[11]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[11]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[15]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[15]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[15]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[15]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[19]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[19]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[19]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[19]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[23]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[23]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[23]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[23]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[27]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[27]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[27]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[27]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[31]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[31]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[31]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[3]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[3]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[3]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[3]_i_1_n_4 ;
  wire \gmem_addr_11_reg_3748_reg[7]_i_1_n_1 ;
  wire \gmem_addr_11_reg_3748_reg[7]_i_1_n_2 ;
  wire \gmem_addr_11_reg_3748_reg[7]_i_1_n_3 ;
  wire \gmem_addr_11_reg_3748_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_12_reg_3754;
  wire \gmem_addr_12_reg_3754[11]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[11]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[11]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[11]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[15]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[15]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[15]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[15]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[19]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[19]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[19]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[19]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[23]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[23]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[23]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[23]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[27]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[27]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[27]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[27]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[31]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[31]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[31]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[31]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[3]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[3]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[3]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[3]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754[7]_i_2_n_1 ;
  wire \gmem_addr_12_reg_3754[7]_i_3_n_1 ;
  wire \gmem_addr_12_reg_3754[7]_i_4_n_1 ;
  wire \gmem_addr_12_reg_3754[7]_i_5_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[11]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[11]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[11]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[11]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[15]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[15]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[15]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[15]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[19]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[19]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[19]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[19]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[23]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[23]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[23]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[23]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[27]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[27]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[27]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[27]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[31]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[31]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[31]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[3]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[3]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[3]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[3]_i_1_n_4 ;
  wire \gmem_addr_12_reg_3754_reg[7]_i_1_n_1 ;
  wire \gmem_addr_12_reg_3754_reg[7]_i_1_n_2 ;
  wire \gmem_addr_12_reg_3754_reg[7]_i_1_n_3 ;
  wire \gmem_addr_12_reg_3754_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_13_reg_3760;
  wire \gmem_addr_13_reg_3760[11]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[11]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[11]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[11]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[15]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[15]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[15]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[15]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[19]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[19]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[19]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[19]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[23]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[23]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[23]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[23]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[27]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[27]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[27]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[27]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[31]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[31]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[31]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[31]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[3]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[3]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[3]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[3]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760[7]_i_2_n_1 ;
  wire \gmem_addr_13_reg_3760[7]_i_3_n_1 ;
  wire \gmem_addr_13_reg_3760[7]_i_4_n_1 ;
  wire \gmem_addr_13_reg_3760[7]_i_5_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[11]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[11]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[11]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[11]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[15]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[15]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[15]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[15]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[19]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[19]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[19]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[19]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[23]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[23]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[23]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[23]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[27]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[27]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[27]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[27]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[31]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[31]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[31]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[3]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[3]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[3]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[3]_i_1_n_4 ;
  wire \gmem_addr_13_reg_3760_reg[7]_i_1_n_1 ;
  wire \gmem_addr_13_reg_3760_reg[7]_i_1_n_2 ;
  wire \gmem_addr_13_reg_3760_reg[7]_i_1_n_3 ;
  wire \gmem_addr_13_reg_3760_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_14_reg_3766;
  wire \gmem_addr_14_reg_3766[11]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[11]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[11]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[11]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[15]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[15]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[15]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[15]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[19]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[19]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[19]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[19]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[23]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[23]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[23]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[23]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[27]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[27]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[27]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[27]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[31]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[31]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[31]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[31]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[3]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[3]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[3]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[3]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766[7]_i_2_n_1 ;
  wire \gmem_addr_14_reg_3766[7]_i_3_n_1 ;
  wire \gmem_addr_14_reg_3766[7]_i_4_n_1 ;
  wire \gmem_addr_14_reg_3766[7]_i_5_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[11]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[11]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[11]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[11]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[15]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[15]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[15]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[15]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[19]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[19]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[19]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[19]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[23]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[23]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[23]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[23]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[27]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[27]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[27]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[27]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[31]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[31]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[31]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[3]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[3]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[3]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[3]_i_1_n_4 ;
  wire \gmem_addr_14_reg_3766_reg[7]_i_1_n_1 ;
  wire \gmem_addr_14_reg_3766_reg[7]_i_1_n_2 ;
  wire \gmem_addr_14_reg_3766_reg[7]_i_1_n_3 ;
  wire \gmem_addr_14_reg_3766_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_15_reg_3772;
  wire \gmem_addr_15_reg_3772[11]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[11]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[11]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[11]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[15]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[15]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[15]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[15]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[19]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[19]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[19]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[19]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[23]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[23]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[23]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[23]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[27]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[27]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[27]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[27]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[31]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[31]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[31]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[31]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[3]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[3]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[3]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[3]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772[7]_i_2_n_1 ;
  wire \gmem_addr_15_reg_3772[7]_i_3_n_1 ;
  wire \gmem_addr_15_reg_3772[7]_i_4_n_1 ;
  wire \gmem_addr_15_reg_3772[7]_i_5_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[11]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[11]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[11]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[11]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[15]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[15]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[15]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[15]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[19]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[19]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[19]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[19]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[23]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[23]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[23]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[23]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[27]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[27]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[27]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[27]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[31]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[31]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[31]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[3]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[3]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[3]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[3]_i_1_n_4 ;
  wire \gmem_addr_15_reg_3772_reg[7]_i_1_n_1 ;
  wire \gmem_addr_15_reg_3772_reg[7]_i_1_n_2 ;
  wire \gmem_addr_15_reg_3772_reg[7]_i_1_n_3 ;
  wire \gmem_addr_15_reg_3772_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_16_reg_3778;
  wire \gmem_addr_16_reg_3778[11]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[11]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[11]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[11]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[15]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[15]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[15]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[15]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[19]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[19]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[19]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[19]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[23]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[23]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[23]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[23]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[27]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[27]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[27]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[27]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[31]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[31]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[31]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[31]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[3]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[3]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[3]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[3]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778[7]_i_2_n_1 ;
  wire \gmem_addr_16_reg_3778[7]_i_3_n_1 ;
  wire \gmem_addr_16_reg_3778[7]_i_4_n_1 ;
  wire \gmem_addr_16_reg_3778[7]_i_5_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[11]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[11]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[11]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[11]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[15]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[15]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[15]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[15]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[19]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[19]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[19]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[19]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[23]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[23]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[23]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[23]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[27]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[27]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[27]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[27]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[31]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[31]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[31]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[3]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[3]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[3]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[3]_i_1_n_4 ;
  wire \gmem_addr_16_reg_3778_reg[7]_i_1_n_1 ;
  wire \gmem_addr_16_reg_3778_reg[7]_i_1_n_2 ;
  wire \gmem_addr_16_reg_3778_reg[7]_i_1_n_3 ;
  wire \gmem_addr_16_reg_3778_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_17_reg_3784;
  wire \gmem_addr_17_reg_3784[11]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[11]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[11]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[11]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[15]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[15]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[15]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[15]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[19]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[19]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[19]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[19]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[23]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[23]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[23]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[23]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[27]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[27]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[27]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[27]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[31]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[31]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[31]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[31]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[3]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[3]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[3]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[3]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784[7]_i_2_n_1 ;
  wire \gmem_addr_17_reg_3784[7]_i_3_n_1 ;
  wire \gmem_addr_17_reg_3784[7]_i_4_n_1 ;
  wire \gmem_addr_17_reg_3784[7]_i_5_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[11]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[11]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[11]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[11]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[15]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[15]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[15]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[15]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[19]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[19]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[19]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[19]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[23]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[23]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[23]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[23]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[27]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[27]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[27]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[27]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[31]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[31]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[31]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[3]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[3]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[3]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[3]_i_1_n_4 ;
  wire \gmem_addr_17_reg_3784_reg[7]_i_1_n_1 ;
  wire \gmem_addr_17_reg_3784_reg[7]_i_1_n_2 ;
  wire \gmem_addr_17_reg_3784_reg[7]_i_1_n_3 ;
  wire \gmem_addr_17_reg_3784_reg[7]_i_1_n_4 ;
  wire gmem_addr_18_read_reg_43040;
  wire [31:0]gmem_addr_18_reg_3790;
  wire \gmem_addr_18_reg_3790[11]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[11]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[11]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[11]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_10_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_11_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_12_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_6_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_8_n_1 ;
  wire \gmem_addr_18_reg_3790[15]_i_9_n_1 ;
  wire \gmem_addr_18_reg_3790[19]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[19]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[19]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[19]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[23]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[23]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[23]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[23]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[27]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[27]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[27]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[27]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[31]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[31]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[31]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[31]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[3]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[3]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[3]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[3]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[7]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790[7]_i_3_n_1 ;
  wire \gmem_addr_18_reg_3790[7]_i_4_n_1 ;
  wire \gmem_addr_18_reg_3790[7]_i_5_n_1 ;
  wire \gmem_addr_18_reg_3790[7]_i_7_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[11]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[11]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[11]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[11]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_2_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_2_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_2_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_7_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_7_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_7_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[15]_i_7_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[19]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[19]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[19]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[19]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[23]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[23]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[23]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[23]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[27]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[27]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[27]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[27]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[31]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[31]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[31]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[3]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[3]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[3]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[3]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_1_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_1_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_1_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_1_n_4 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_6_n_1 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_6_n_2 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_6_n_3 ;
  wire \gmem_addr_18_reg_3790_reg[7]_i_6_n_4 ;
  wire [31:0]gmem_addr_19_reg_3796;
  wire \gmem_addr_19_reg_3796[11]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[11]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[11]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[11]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_10_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_11_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_12_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_6_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_8_n_1 ;
  wire \gmem_addr_19_reg_3796[15]_i_9_n_1 ;
  wire \gmem_addr_19_reg_3796[19]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[19]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[19]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[19]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[23]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[23]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[23]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[23]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[27]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[27]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[27]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[27]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[31]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[31]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[31]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[31]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[3]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[3]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[3]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[3]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[7]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796[7]_i_3_n_1 ;
  wire \gmem_addr_19_reg_3796[7]_i_4_n_1 ;
  wire \gmem_addr_19_reg_3796[7]_i_5_n_1 ;
  wire \gmem_addr_19_reg_3796[7]_i_7_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[11]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[11]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[11]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[11]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_2_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_2_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_2_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_7_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_7_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_7_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[15]_i_7_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[19]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[19]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[19]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[19]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[23]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[23]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[23]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[23]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[27]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[27]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[27]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[27]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[31]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[31]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[31]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[3]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[3]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[3]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[3]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_1_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_1_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_1_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_1_n_4 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_6_n_1 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_6_n_2 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_6_n_3 ;
  wire \gmem_addr_19_reg_3796_reg[7]_i_6_n_4 ;
  wire [31:0]gmem_addr_1_reg_3457;
  wire \gmem_addr_1_reg_3457[11]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[11]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[11]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[11]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_10_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_11_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_12_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_13_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_6_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_7_n_1 ;
  wire \gmem_addr_1_reg_3457[15]_i_9_n_1 ;
  wire \gmem_addr_1_reg_3457[19]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[19]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[19]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[19]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[23]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[23]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[23]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[23]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[27]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[27]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[27]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[27]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[31]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[31]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[31]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[31]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[3]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[3]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[3]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[3]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457[7]_i_2_n_1 ;
  wire \gmem_addr_1_reg_3457[7]_i_3_n_1 ;
  wire \gmem_addr_1_reg_3457[7]_i_4_n_1 ;
  wire \gmem_addr_1_reg_3457[7]_i_5_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[11]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[11]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[11]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[11]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_3_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_3_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_3_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_8_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_8_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_8_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[15]_i_8_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[19]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[19]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[19]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[19]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[23]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[23]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[23]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[23]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[27]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[27]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[27]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[27]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[31]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[31]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[31]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[3]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[3]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[3]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[3]_i_1_n_4 ;
  wire \gmem_addr_1_reg_3457_reg[7]_i_1_n_1 ;
  wire \gmem_addr_1_reg_3457_reg[7]_i_1_n_2 ;
  wire \gmem_addr_1_reg_3457_reg[7]_i_1_n_3 ;
  wire \gmem_addr_1_reg_3457_reg[7]_i_1_n_4 ;
  wire gmem_addr_20_read_reg_43810;
  wire [31:0]gmem_addr_20_reg_3802;
  wire \gmem_addr_20_reg_3802[11]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[11]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[11]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[11]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_10_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_11_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_12_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_6_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_8_n_1 ;
  wire \gmem_addr_20_reg_3802[15]_i_9_n_1 ;
  wire \gmem_addr_20_reg_3802[19]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[19]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[19]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[19]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[23]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[23]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[23]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[23]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[27]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[27]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[27]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[27]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[31]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[31]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[31]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[31]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[3]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[3]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[3]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[3]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[7]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802[7]_i_3_n_1 ;
  wire \gmem_addr_20_reg_3802[7]_i_4_n_1 ;
  wire \gmem_addr_20_reg_3802[7]_i_5_n_1 ;
  wire \gmem_addr_20_reg_3802[7]_i_7_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[11]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[11]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[11]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[11]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_2_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_2_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_2_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_7_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_7_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_7_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[15]_i_7_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[19]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[19]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[19]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[19]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[23]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[23]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[23]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[23]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[27]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[27]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[27]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[27]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[31]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[31]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[31]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[3]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[3]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[3]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[3]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_1_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_1_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_1_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_1_n_4 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_6_n_1 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_6_n_2 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_6_n_3 ;
  wire \gmem_addr_20_reg_3802_reg[7]_i_6_n_4 ;
  wire [31:1]gmem_addr_21_reg_3808;
  wire \gmem_addr_21_reg_3808[11]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[11]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[11]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[11]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_10_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_11_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_12_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_6_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_8_n_1 ;
  wire \gmem_addr_21_reg_3808[15]_i_9_n_1 ;
  wire \gmem_addr_21_reg_3808[19]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[19]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[19]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[19]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[23]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[23]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[23]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[23]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[27]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[27]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[27]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[27]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[31]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[31]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[31]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[31]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[3]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[3]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[3]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[3]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[7]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808[7]_i_3_n_1 ;
  wire \gmem_addr_21_reg_3808[7]_i_4_n_1 ;
  wire \gmem_addr_21_reg_3808[7]_i_5_n_1 ;
  wire \gmem_addr_21_reg_3808[7]_i_7_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[11]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[11]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[11]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[11]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_2_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_2_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_2_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_7_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_7_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_7_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[15]_i_7_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[19]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[19]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[19]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[19]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[23]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[23]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[23]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[23]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[27]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[27]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[27]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[27]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[31]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[31]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[31]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[3]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[3]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[3]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[3]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_1_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_1_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_1_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_1_n_4 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_6_n_1 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_6_n_2 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_6_n_3 ;
  wire \gmem_addr_21_reg_3808_reg[7]_i_6_n_4 ;
  wire [31:1]gmem_addr_22_reg_3814;
  wire \gmem_addr_22_reg_3814[11]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[11]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[11]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[11]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_10_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_11_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_12_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_6_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_8_n_1 ;
  wire \gmem_addr_22_reg_3814[15]_i_9_n_1 ;
  wire \gmem_addr_22_reg_3814[19]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[19]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[19]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[19]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[23]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[23]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[23]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[23]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[27]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[27]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[27]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[27]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[31]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[31]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[31]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[31]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[3]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[3]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[3]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[3]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[7]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814[7]_i_3_n_1 ;
  wire \gmem_addr_22_reg_3814[7]_i_4_n_1 ;
  wire \gmem_addr_22_reg_3814[7]_i_5_n_1 ;
  wire \gmem_addr_22_reg_3814[7]_i_7_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[11]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[11]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[11]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[11]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_2_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_2_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_2_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_7_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_7_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_7_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[15]_i_7_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[19]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[19]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[19]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[19]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[23]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[23]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[23]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[23]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[27]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[27]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[27]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[27]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[31]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[31]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[31]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[3]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[3]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[3]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[3]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_1_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_1_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_1_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_1_n_4 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_6_n_1 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_6_n_2 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_6_n_3 ;
  wire \gmem_addr_22_reg_3814_reg[7]_i_6_n_4 ;
  wire [31:1]gmem_addr_23_reg_3820;
  wire \gmem_addr_23_reg_3820[11]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[11]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[11]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[11]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_10_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_11_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_12_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_6_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_8_n_1 ;
  wire \gmem_addr_23_reg_3820[15]_i_9_n_1 ;
  wire \gmem_addr_23_reg_3820[19]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[19]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[19]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[19]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[23]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[23]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[23]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[23]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[27]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[27]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[27]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[27]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[31]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[31]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[31]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[31]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[3]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[3]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[3]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[3]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[7]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820[7]_i_3_n_1 ;
  wire \gmem_addr_23_reg_3820[7]_i_4_n_1 ;
  wire \gmem_addr_23_reg_3820[7]_i_5_n_1 ;
  wire \gmem_addr_23_reg_3820[7]_i_7_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[11]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[11]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[11]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[11]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_2_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_2_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_2_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_7_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_7_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_7_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[15]_i_7_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[19]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[19]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[19]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[19]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[23]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[23]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[23]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[23]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[27]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[27]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[27]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[27]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[31]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[31]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[31]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[3]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[3]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[3]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[3]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_1_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_1_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_1_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_1_n_4 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_6_n_1 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_6_n_2 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_6_n_3 ;
  wire \gmem_addr_23_reg_3820_reg[7]_i_6_n_4 ;
  wire [31:0]gmem_addr_24_reg_3826;
  wire \gmem_addr_24_reg_3826[11]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[11]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[11]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[11]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_10_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_11_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_12_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_6_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_8_n_1 ;
  wire \gmem_addr_24_reg_3826[15]_i_9_n_1 ;
  wire \gmem_addr_24_reg_3826[19]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[19]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[19]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[19]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[23]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[23]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[23]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[23]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[27]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[27]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[27]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[27]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[31]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[31]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[31]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[31]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[3]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[3]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[3]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[3]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[7]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826[7]_i_3_n_1 ;
  wire \gmem_addr_24_reg_3826[7]_i_4_n_1 ;
  wire \gmem_addr_24_reg_3826[7]_i_5_n_1 ;
  wire \gmem_addr_24_reg_3826[7]_i_7_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[11]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[11]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[11]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[11]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_2_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_2_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_2_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_7_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_7_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_7_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[15]_i_7_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[19]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[19]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[19]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[19]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[23]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[23]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[23]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[23]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[27]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[27]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[27]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[27]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[31]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[31]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[31]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[3]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[3]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[3]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[3]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_1_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_1_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_1_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_1_n_4 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_6_n_1 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_6_n_2 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_6_n_3 ;
  wire \gmem_addr_24_reg_3826_reg[7]_i_6_n_4 ;
  wire [31:0]gmem_addr_25_reg_3832;
  wire \gmem_addr_25_reg_3832[11]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[11]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[11]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[11]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_10_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_11_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_12_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_6_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_8_n_1 ;
  wire \gmem_addr_25_reg_3832[15]_i_9_n_1 ;
  wire \gmem_addr_25_reg_3832[19]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[19]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[19]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[19]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[23]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[23]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[23]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[23]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[27]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[27]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[27]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[27]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[31]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[31]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[31]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[31]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[3]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[3]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[3]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[3]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[7]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832[7]_i_3_n_1 ;
  wire \gmem_addr_25_reg_3832[7]_i_4_n_1 ;
  wire \gmem_addr_25_reg_3832[7]_i_5_n_1 ;
  wire \gmem_addr_25_reg_3832[7]_i_7_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[11]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[11]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[11]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[11]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_2_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_2_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_2_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_7_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_7_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_7_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[15]_i_7_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[19]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[19]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[19]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[19]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[23]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[23]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[23]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[23]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[27]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[27]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[27]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[27]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[31]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[31]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[31]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[3]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[3]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[3]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[3]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_1_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_1_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_1_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_1_n_4 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_6_n_1 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_6_n_2 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_6_n_3 ;
  wire \gmem_addr_25_reg_3832_reg[7]_i_6_n_4 ;
  wire [31:0]gmem_addr_26_reg_3838;
  wire \gmem_addr_26_reg_3838[11]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[11]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[11]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[11]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_10_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_11_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_12_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_6_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_8_n_1 ;
  wire \gmem_addr_26_reg_3838[15]_i_9_n_1 ;
  wire \gmem_addr_26_reg_3838[19]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[19]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[19]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[19]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[23]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[23]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[23]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[23]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[27]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[27]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[27]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[27]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[31]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[31]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[31]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[31]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[3]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[3]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[3]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[3]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[7]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838[7]_i_3_n_1 ;
  wire \gmem_addr_26_reg_3838[7]_i_4_n_1 ;
  wire \gmem_addr_26_reg_3838[7]_i_5_n_1 ;
  wire \gmem_addr_26_reg_3838[7]_i_7_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[11]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[11]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[11]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[11]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_2_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_2_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_2_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_7_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_7_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_7_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[15]_i_7_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[19]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[19]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[19]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[19]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[23]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[23]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[23]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[23]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[27]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[27]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[27]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[27]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[31]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[31]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[31]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[3]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[3]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[3]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[3]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_1_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_1_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_1_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_1_n_4 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_6_n_1 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_6_n_2 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_6_n_3 ;
  wire \gmem_addr_26_reg_3838_reg[7]_i_6_n_4 ;
  wire [31:0]gmem_addr_27_reg_4391;
  wire \gmem_addr_27_reg_4391[12]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[12]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[12]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[12]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[12]_i_7_n_1 ;
  wire \gmem_addr_27_reg_4391[12]_i_8_n_1 ;
  wire \gmem_addr_27_reg_4391[12]_i_9_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_10_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_11_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_12_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_13_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_14_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_6_n_1 ;
  wire \gmem_addr_27_reg_4391[16]_i_7_n_1 ;
  wire \gmem_addr_27_reg_4391[20]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[20]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[20]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[20]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[24]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[24]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[24]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[24]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[28]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[28]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[28]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[28]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[31]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[31]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[31]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[4]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[4]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[4]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[4]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_10_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_2_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_3_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_4_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_5_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_7_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_8_n_1 ;
  wire \gmem_addr_27_reg_4391[8]_i_9_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_6_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_6_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_6_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[12]_i_6_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_8_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_8_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[16]_i_8_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[20]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[20]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[20]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[20]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[24]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[24]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[24]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[24]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[28]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[28]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[28]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[28]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[31]_i_2_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[31]_i_2_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[4]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[4]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[4]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[4]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_1_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_1_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_1_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_1_n_4 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_6_n_1 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_6_n_2 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_6_n_3 ;
  wire \gmem_addr_27_reg_4391_reg[8]_i_6_n_4 ;
  wire [31:0]gmem_addr_2_reg_3505;
  wire \gmem_addr_2_reg_3505[11]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[11]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[11]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[11]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_10_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_11_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_12_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_13_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_6_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_7_n_1 ;
  wire \gmem_addr_2_reg_3505[15]_i_9_n_1 ;
  wire \gmem_addr_2_reg_3505[19]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[19]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[19]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[19]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[23]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[23]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[23]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[23]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[27]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[27]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[27]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[27]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[31]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[31]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[31]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[31]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[3]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[3]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[3]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[3]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505[7]_i_2_n_1 ;
  wire \gmem_addr_2_reg_3505[7]_i_3_n_1 ;
  wire \gmem_addr_2_reg_3505[7]_i_4_n_1 ;
  wire \gmem_addr_2_reg_3505[7]_i_5_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[11]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[11]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[11]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[11]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_3_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_3_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_3_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_8_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_8_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_8_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[15]_i_8_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[19]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[19]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[19]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[19]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[23]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[23]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[23]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[23]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[27]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[27]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[27]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[27]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[31]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[31]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[31]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[3]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[3]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[3]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[3]_i_1_n_4 ;
  wire \gmem_addr_2_reg_3505_reg[7]_i_1_n_1 ;
  wire \gmem_addr_2_reg_3505_reg[7]_i_1_n_2 ;
  wire \gmem_addr_2_reg_3505_reg[7]_i_1_n_3 ;
  wire \gmem_addr_2_reg_3505_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_3_reg_3521;
  wire \gmem_addr_3_reg_3521[11]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[11]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[11]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[11]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_10_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_11_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_12_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_13_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_6_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_7_n_1 ;
  wire \gmem_addr_3_reg_3521[15]_i_9_n_1 ;
  wire \gmem_addr_3_reg_3521[19]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[19]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[19]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[19]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[23]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[23]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[23]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[23]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[27]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[27]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[27]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[27]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[31]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[31]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[31]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[31]_i_6_n_1 ;
  wire \gmem_addr_3_reg_3521[3]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[3]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[3]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[3]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521[7]_i_2_n_1 ;
  wire \gmem_addr_3_reg_3521[7]_i_3_n_1 ;
  wire \gmem_addr_3_reg_3521[7]_i_4_n_1 ;
  wire \gmem_addr_3_reg_3521[7]_i_5_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[11]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[11]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[11]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[11]_i_1_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_1_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_3_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_3_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_3_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_8_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_8_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_8_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[15]_i_8_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[19]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[19]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[19]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[19]_i_1_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[23]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[23]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[23]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[23]_i_1_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[27]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[27]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[27]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[27]_i_1_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[31]_i_2_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[31]_i_2_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[31]_i_2_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[3]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[3]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[3]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[3]_i_1_n_4 ;
  wire \gmem_addr_3_reg_3521_reg[7]_i_1_n_1 ;
  wire \gmem_addr_3_reg_3521_reg[7]_i_1_n_2 ;
  wire \gmem_addr_3_reg_3521_reg[7]_i_1_n_3 ;
  wire \gmem_addr_3_reg_3521_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_4_reg_3554;
  wire \gmem_addr_4_reg_3554[11]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[11]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[11]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[11]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_10_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_11_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_12_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_13_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_6_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_7_n_1 ;
  wire \gmem_addr_4_reg_3554[15]_i_9_n_1 ;
  wire \gmem_addr_4_reg_3554[19]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[19]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[19]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[19]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[23]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[23]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[23]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[23]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[27]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[27]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[27]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[27]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[31]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[31]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[31]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[31]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[3]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[3]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[3]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[3]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554[7]_i_2_n_1 ;
  wire \gmem_addr_4_reg_3554[7]_i_3_n_1 ;
  wire \gmem_addr_4_reg_3554[7]_i_4_n_1 ;
  wire \gmem_addr_4_reg_3554[7]_i_5_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[11]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[11]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[11]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[11]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_3_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_3_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_3_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_8_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_8_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_8_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[15]_i_8_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[19]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[19]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[19]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[19]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[23]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[23]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[23]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[23]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[27]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[27]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[27]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[27]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[31]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[31]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[31]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[3]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[3]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[3]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[3]_i_1_n_4 ;
  wire \gmem_addr_4_reg_3554_reg[7]_i_1_n_1 ;
  wire \gmem_addr_4_reg_3554_reg[7]_i_1_n_2 ;
  wire \gmem_addr_4_reg_3554_reg[7]_i_1_n_3 ;
  wire \gmem_addr_4_reg_3554_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_5_reg_3560;
  wire \gmem_addr_5_reg_3560[11]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[11]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[11]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[11]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_10_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_11_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_12_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_13_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_6_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_7_n_1 ;
  wire \gmem_addr_5_reg_3560[15]_i_9_n_1 ;
  wire \gmem_addr_5_reg_3560[19]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[19]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[19]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[19]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[23]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[23]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[23]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[23]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[27]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[27]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[27]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[27]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[31]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[31]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[31]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[31]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[3]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[3]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[3]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[3]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560[7]_i_2_n_1 ;
  wire \gmem_addr_5_reg_3560[7]_i_3_n_1 ;
  wire \gmem_addr_5_reg_3560[7]_i_4_n_1 ;
  wire \gmem_addr_5_reg_3560[7]_i_5_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[11]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[11]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[11]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[11]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_3_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_3_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_3_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_8_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_8_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_8_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[15]_i_8_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[19]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[19]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[19]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[19]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[23]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[23]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[23]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[23]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[27]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[27]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[27]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[27]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[31]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[31]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[31]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[3]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[3]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[3]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[3]_i_1_n_4 ;
  wire \gmem_addr_5_reg_3560_reg[7]_i_1_n_1 ;
  wire \gmem_addr_5_reg_3560_reg[7]_i_1_n_2 ;
  wire \gmem_addr_5_reg_3560_reg[7]_i_1_n_3 ;
  wire \gmem_addr_5_reg_3560_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_6_reg_3613;
  wire \gmem_addr_6_reg_3613[11]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[11]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[11]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[11]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[15]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[15]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[15]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[15]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[15]_i_6_n_1 ;
  wire \gmem_addr_6_reg_3613[19]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[19]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[19]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[19]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[23]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[23]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[23]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[23]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[27]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[27]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[27]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[27]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[31]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[31]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[31]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[31]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[3]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[3]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[3]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[3]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613[7]_i_2_n_1 ;
  wire \gmem_addr_6_reg_3613[7]_i_3_n_1 ;
  wire \gmem_addr_6_reg_3613[7]_i_4_n_1 ;
  wire \gmem_addr_6_reg_3613[7]_i_5_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[11]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[11]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[11]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[11]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[15]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[15]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[15]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[15]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[19]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[19]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[19]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[19]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[23]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[23]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[23]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[23]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[27]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[27]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[27]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[27]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[31]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[31]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[31]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[3]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[3]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[3]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[3]_i_1_n_4 ;
  wire \gmem_addr_6_reg_3613_reg[7]_i_1_n_1 ;
  wire \gmem_addr_6_reg_3613_reg[7]_i_1_n_2 ;
  wire \gmem_addr_6_reg_3613_reg[7]_i_1_n_3 ;
  wire \gmem_addr_6_reg_3613_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_7_reg_3619;
  wire \gmem_addr_7_reg_3619[11]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[11]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[11]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[11]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[15]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[15]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[15]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[15]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[15]_i_6_n_1 ;
  wire \gmem_addr_7_reg_3619[19]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[19]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[19]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[19]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[23]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[23]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[23]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[23]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[27]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[27]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[27]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[27]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[31]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[31]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[31]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[31]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[3]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[3]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[3]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[3]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619[7]_i_2_n_1 ;
  wire \gmem_addr_7_reg_3619[7]_i_3_n_1 ;
  wire \gmem_addr_7_reg_3619[7]_i_4_n_1 ;
  wire \gmem_addr_7_reg_3619[7]_i_5_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[11]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[11]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[11]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[11]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[15]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[15]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[15]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[15]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[19]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[19]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[19]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[19]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[23]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[23]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[23]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[23]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[27]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[27]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[27]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[27]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[31]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[31]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[31]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[3]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[3]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[3]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[3]_i_1_n_4 ;
  wire \gmem_addr_7_reg_3619_reg[7]_i_1_n_1 ;
  wire \gmem_addr_7_reg_3619_reg[7]_i_1_n_2 ;
  wire \gmem_addr_7_reg_3619_reg[7]_i_1_n_3 ;
  wire \gmem_addr_7_reg_3619_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_8_reg_3625;
  wire \gmem_addr_8_reg_3625[11]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[11]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[11]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[11]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[15]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[15]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[15]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[15]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[15]_i_6_n_1 ;
  wire \gmem_addr_8_reg_3625[19]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[19]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[19]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[19]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[23]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[23]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[23]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[23]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[27]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[27]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[27]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[27]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[31]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[31]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[31]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[31]_i_6_n_1 ;
  wire \gmem_addr_8_reg_3625[3]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[3]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[3]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[3]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625[7]_i_2_n_1 ;
  wire \gmem_addr_8_reg_3625[7]_i_3_n_1 ;
  wire \gmem_addr_8_reg_3625[7]_i_4_n_1 ;
  wire \gmem_addr_8_reg_3625[7]_i_5_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[11]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[11]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[11]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[11]_i_1_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[15]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[15]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[15]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[15]_i_1_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[19]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[19]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[19]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[19]_i_1_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[23]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[23]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[23]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[23]_i_1_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[27]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[27]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[27]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[27]_i_1_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[31]_i_2_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[31]_i_2_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[31]_i_2_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[3]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[3]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[3]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[3]_i_1_n_4 ;
  wire \gmem_addr_8_reg_3625_reg[7]_i_1_n_1 ;
  wire \gmem_addr_8_reg_3625_reg[7]_i_1_n_2 ;
  wire \gmem_addr_8_reg_3625_reg[7]_i_1_n_3 ;
  wire \gmem_addr_8_reg_3625_reg[7]_i_1_n_4 ;
  wire [31:1]gmem_addr_9_reg_3736;
  wire \gmem_addr_9_reg_3736[11]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[11]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[11]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[11]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[15]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[15]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[15]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[15]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[19]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[19]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[19]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[19]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[23]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[23]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[23]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[23]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[27]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[27]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[27]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[27]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[31]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[31]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[31]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[31]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[3]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[3]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[3]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[3]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736[7]_i_2_n_1 ;
  wire \gmem_addr_9_reg_3736[7]_i_3_n_1 ;
  wire \gmem_addr_9_reg_3736[7]_i_4_n_1 ;
  wire \gmem_addr_9_reg_3736[7]_i_5_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[11]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[11]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[11]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[11]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[15]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[15]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[15]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[15]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[19]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[19]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[19]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[19]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[23]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[23]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[23]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[23]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[27]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[27]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[27]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[27]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[31]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[31]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[31]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[3]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[3]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[3]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[3]_i_1_n_4 ;
  wire \gmem_addr_9_reg_3736_reg[7]_i_1_n_1 ;
  wire \gmem_addr_9_reg_3736_reg[7]_i_1_n_2 ;
  wire \gmem_addr_9_reg_3736_reg[7]_i_1_n_3 ;
  wire \gmem_addr_9_reg_3736_reg[7]_i_1_n_4 ;
  wire [31:0]gmem_addr_reg_3423;
  wire \gmem_addr_reg_3423[11]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[11]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[11]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[11]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_10_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_11_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_12_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_13_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_6_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_7_n_1 ;
  wire \gmem_addr_reg_3423[15]_i_9_n_1 ;
  wire \gmem_addr_reg_3423[19]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[19]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[19]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[19]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[23]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[23]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[23]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[23]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[27]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[27]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[27]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[27]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[31]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[31]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[31]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[31]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[3]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[3]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[3]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[3]_i_5_n_1 ;
  wire \gmem_addr_reg_3423[7]_i_2_n_1 ;
  wire \gmem_addr_reg_3423[7]_i_3_n_1 ;
  wire \gmem_addr_reg_3423[7]_i_4_n_1 ;
  wire \gmem_addr_reg_3423[7]_i_5_n_1 ;
  wire \gmem_addr_reg_3423_reg[11]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[11]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[11]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[11]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[15]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[15]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[15]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[15]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[15]_i_3_n_2 ;
  wire \gmem_addr_reg_3423_reg[15]_i_3_n_3 ;
  wire \gmem_addr_reg_3423_reg[15]_i_3_n_4 ;
  wire \gmem_addr_reg_3423_reg[15]_i_8_n_1 ;
  wire \gmem_addr_reg_3423_reg[15]_i_8_n_2 ;
  wire \gmem_addr_reg_3423_reg[15]_i_8_n_3 ;
  wire \gmem_addr_reg_3423_reg[15]_i_8_n_4 ;
  wire \gmem_addr_reg_3423_reg[19]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[19]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[19]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[19]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[23]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[23]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[23]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[23]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[27]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[27]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[27]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[27]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[31]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[31]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[31]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[3]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[3]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[3]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[3]_i_1_n_4 ;
  wire \gmem_addr_reg_3423_reg[7]_i_1_n_1 ;
  wire \gmem_addr_reg_3423_reg[7]_i_1_n_2 ;
  wire \gmem_addr_reg_3423_reg[7]_i_1_n_3 ;
  wire \gmem_addr_reg_3423_reg[7]_i_1_n_4 ;
  wire grp_fu_1084_ce;
  wire [12:0]grp_fu_1084_p2;
  wire grp_fu_2685_ce;
  wire grp_fu_2714_ce;
  wire grp_fu_3096_ce;
  wire grp_fu_3103_ce;
  wire grp_fu_3110_ce;
  wire grp_fu_3117_ce;
  wire grp_fu_3124_ce;
  wire grp_fu_3139_ce;
  wire grp_fu_3147_ce;
  wire grp_fu_3154_ce;
  wire grp_fu_3161_ce;
  wire grp_fu_3176_ce;
  wire grp_fu_3197_ce;
  wire grp_fu_3205_ce;
  wire grp_fu_936_ce;
  wire [12:0]grp_fu_936_p2;
  wire i_0_reg_816;
  wire [0:0]i_fu_1243_p2;
  wire icmp_ln27_fu_898_p2;
  wire \icmp_ln27_reg_3255[0]_i_3_n_1 ;
  wire \icmp_ln27_reg_3255[0]_i_4_n_1 ;
  wire \icmp_ln27_reg_3255_pp0_iter1_reg_reg_n_1_[0] ;
  wire \icmp_ln27_reg_3255_reg_n_1_[0] ;
  wire icmp_ln28_fu_910_p2;
  wire icmp_ln28_reg_3265;
  wire \icmp_ln28_reg_3265[0]_i_3_n_1 ;
  wire \icmp_ln28_reg_3265[0]_i_4_n_1 ;
  wire \icmp_ln28_reg_3265[0]_i_5_n_1 ;
  wire \icmp_ln28_reg_3265[0]_i_6_n_1 ;
  wire icmp_ln28_reg_3265_pp0_iter1_reg;
  wire \icmp_ln29_reg_3301[0]_i_2_n_1 ;
  wire \icmp_ln29_reg_3301[0]_i_3_n_1 ;
  wire \icmp_ln29_reg_3301_reg_n_1_[0] ;
  wire [12:0]indvar_flatten135_reg_780;
  wire [9:0]indvar_flatten_reg_804;
  wire [31:0]input_V;
  wire interrupt;
  wire [4:0]j_0_reg_828;
  wire [4:0]j_reg_3429;
  wire \j_reg_3429[0]_i_1_n_1 ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire [3:0]m_axi_gmem_ARLEN;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire [3:0]m_axi_gmem_AWLEN;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [13:2]mul_ln59_1_reg_4324;
  wire [13:3]mul_ln59_reg_4273;
  wire [3:0]oc_0_reg_792;
  wire [31:0]output_V;
  wire [13:3]p;
  wire [6:2]p_1_in;
  wire [31:0]p_cast109_reg_3213;
  wire [31:0]p_cast_reg_3218;
  wire reg_8400;
  wire reg_8440;
  wire reg_8520;
  wire reg_8560;
  wire reg_8600;
  wire reg_8640;
  wire reg_8680;
  wire reg_8720;
  wire reg_8760;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [4:0]select_ln28_11_fu_2660_p3;
  wire [4:0]select_ln28_11_reg_4223;
  wire select_ln28_12_reg_4238;
  wire \select_ln28_12_reg_4238[9]_i_3_n_1 ;
  wire \select_ln28_12_reg_4238_reg_n_1_[0] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[1] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[2] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[3] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[4] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[5] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[6] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[7] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[8] ;
  wire \select_ln28_12_reg_4238_reg_n_1_[9] ;
  wire [8:8]select_ln28_1_fu_1054_p3;
  wire \select_ln28_1_reg_3364[10]_i_1_n_1 ;
  wire \select_ln28_1_reg_3364[11]_i_1_n_1 ;
  wire \select_ln28_1_reg_3364[5]_i_1_n_1 ;
  wire \select_ln28_1_reg_3364[6]_i_1_n_1 ;
  wire \select_ln28_1_reg_3364[7]_i_1_n_1 ;
  wire \select_ln28_1_reg_3364[9]_i_1_n_1 ;
  wire [6:0]select_ln28_1_reg_3364_reg;
  wire [11:5]select_ln28_2_reg_3492;
  wire \select_ln28_2_reg_3492[10]_i_1_n_1 ;
  wire \select_ln28_2_reg_3492[5]_i_1_n_1 ;
  wire \select_ln28_2_reg_3492[6]_i_1_n_1 ;
  wire \select_ln28_2_reg_3492[9]_i_1_n_1 ;
  wire [10:6]select_ln28_3_fu_1571_p3;
  wire [11:7]select_ln28_4_fu_1790_p3;
  wire [11:7]select_ln28_5_fu_1803_p3;
  wire [11:7]select_ln28_6_fu_1816_p3;
  wire \select_ln28_7_reg_3651[10]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651[11]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651[5]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651[6]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651[7]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651[8]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651[9]_i_1_n_1 ;
  wire \select_ln28_7_reg_3651_reg_n_1_[10] ;
  wire \select_ln28_7_reg_3651_reg_n_1_[11] ;
  wire \select_ln28_7_reg_3651_reg_n_1_[5] ;
  wire \select_ln28_7_reg_3651_reg_n_1_[6] ;
  wire \select_ln28_7_reg_3651_reg_n_1_[7] ;
  wire \select_ln28_7_reg_3651_reg_n_1_[8] ;
  wire \select_ln28_7_reg_3651_reg_n_1_[9] ;
  wire \select_ln28_8_reg_3656[10]_i_1_n_1 ;
  wire \select_ln28_8_reg_3656[11]_i_1_n_1 ;
  wire \select_ln28_8_reg_3656[5]_i_1_n_1 ;
  wire \select_ln28_8_reg_3656[6]_i_1_n_1 ;
  wire \select_ln28_8_reg_3656[7]_i_1_n_1 ;
  wire \select_ln28_8_reg_3656[8]_i_1_n_1 ;
  wire \select_ln28_8_reg_3656[9]_i_1_n_1 ;
  wire [6:0]select_ln28_8_reg_3656_reg;
  wire \select_ln28_9_reg_3661[10]_i_1_n_1 ;
  wire \select_ln28_9_reg_3661[11]_i_1_n_1 ;
  wire \select_ln28_9_reg_3661[5]_i_1_n_1 ;
  wire \select_ln28_9_reg_3661[6]_i_1_n_1 ;
  wire \select_ln28_9_reg_3661[7]_i_1_n_1 ;
  wire \select_ln28_9_reg_3661[8]_i_1_n_1 ;
  wire \select_ln28_9_reg_3661[9]_i_1_n_1 ;
  wire [4:0]select_ln28_fu_1046_p3;
  wire [4:1]select_ln28_reg_3358;
  wire select_ln53_reg_4579;
  wire \select_ln53_reg_4579_reg_n_1_[0] ;
  wire \select_ln53_reg_4579_reg_n_1_[1] ;
  wire \select_ln53_reg_4579_reg_n_1_[2] ;
  wire \select_ln53_reg_4579_reg_n_1_[3] ;
  wire \select_ln53_reg_4579_reg_n_1_[4] ;
  wire \select_ln53_reg_4579_reg_n_1_[5] ;
  wire \select_ln53_reg_4579_reg_n_1_[6] ;
  wire \select_ln53_reg_4579_reg_n_1_[7] ;
  wire [3:0]select_ln59_1_fu_2641_p3;
  wire [2:0]select_ln59_1_reg_4202;
  wire [3:3]select_ln59_1_reg_4202__0;
  wire [11:11]select_ln59_2_fu_2797_p3;
  wire select_ln59_reg_3286;
  wire \select_ln59_reg_3286_reg_n_1_[0] ;
  wire \select_ln59_reg_3286_reg_n_1_[1] ;
  wire \select_ln59_reg_3286_reg_n_1_[2] ;
  wire \select_ln59_reg_3286_reg_n_1_[3] ;
  wire \select_ln59_reg_3286_reg_n_1_[4] ;
  wire [31:1]sext_ln180_fu_2856_p1;
  wire [31:0]sext_ln215_10_fu_1983_p1;
  wire [31:0]sext_ln215_11_fu_2001_p1;
  wire [31:1]sext_ln215_12_fu_2019_p1;
  wire [31:1]sext_ln215_13_fu_2037_p1;
  wire [31:1]sext_ln215_14_fu_2055_p1;
  wire [31:0]sext_ln215_15_fu_2073_p1;
  wire [31:0]sext_ln215_16_fu_2091_p1;
  wire [31:0]sext_ln215_17_fu_2109_p1;
  wire [31:1]sext_ln215_18_fu_2138_p1;
  wire [31:1]sext_ln215_19_fu_2167_p1;
  wire [31:0]sext_ln215_1_fu_1206_p1;
  wire [31:1]sext_ln215_20_fu_2196_p1;
  wire [31:1]sext_ln215_21_fu_2225_p1;
  wire [31:1]sext_ln215_22_fu_2254_p1;
  wire [31:1]sext_ln215_23_fu_2283_p1;
  wire [31:0]sext_ln215_24_fu_2312_p1;
  wire [31:0]sext_ln215_25_fu_2341_p1;
  wire [31:0]sext_ln215_26_fu_2370_p1;
  wire [31:0]sext_ln215_2_fu_1358_p1;
  wire [31:0]sext_ln215_3_fu_1394_p1;
  wire [31:0]sext_ln215_4_fu_1462_p1;
  wire [31:0]sext_ln215_5_fu_1489_p1;
  wire [31:0]sext_ln215_6_fu_1614_p1;
  wire [31:0]sext_ln215_7_fu_1636_p1;
  wire [31:0]sext_ln215_8_fu_1658_p1;
  wire [31:0]sext_ln215_9_fu_1965_p1;
  wire [31:0]sext_ln215_fu_1139_p1;
  wire [11:5]sext_ln28_3_fu_1936_p1;
  wire [13:13]sext_ln28_fu_2831_p1;
  wire [6:0]sext_ln42_12_reg_3451;
  wire [12:5]sext_ln42_13_fu_1193_p1;
  wire [6:0]sext_ln42_16_reg_3499;
  wire [12:5]sext_ln42_17_fu_1345_p1;
  wire [12:5]sext_ln42_18_fu_1381_p1;
  wire [12:5]sext_ln42_19_fu_1449_p1;
  wire [12:5]sext_ln42_20_fu_1476_p1;
  wire [12:2]sext_ln42_24_fu_2125_p1;
  wire [12:2]sext_ln42_25_fu_2154_p1;
  wire [12:2]sext_ln42_26_fu_2183_p1;
  wire [12:3]sext_ln42_27_fu_2212_p1;
  wire [12:3]sext_ln42_28_fu_2241_p1;
  wire [12:3]sext_ln42_29_fu_2270_p1;
  wire [12:3]sext_ln42_30_fu_2299_p1;
  wire [12:3]sext_ln42_31_fu_2328_p1;
  wire [12:3]sext_ln42_32_fu_2357_p1;
  wire [6:0]sext_ln42_8_reg_3417;
  wire [12:5]sext_ln42_9_fu_1126_p1;
  wire [14:0]sext_ln47_24_fu_3024_p1;
  wire [16:0]sext_ln47_26_fu_3053_p1;
  wire [15:0]sext_ln47_6_fu_2987_p1;
  wire [10:1]sext_ln59_fu_2734_p1;
  wire [4:0]shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg;
  wire [4:1]shl_ln42_5_dup_reg_3347_reg;
  wire [4:1]shl_ln_reg_3306_reg;
  wire [6:1]sub_ln42_1_fu_1078_p2;
  wire [6:0]sub_ln42_1_reg_3371;
  wire \sub_ln42_1_reg_3371[5]_i_2_n_1 ;
  wire [6:1]sub_ln42_2_fu_1170_p2;
  wire [6:0]sub_ln42_2_reg_3434;
  wire \sub_ln42_2_reg_3434[5]_i_1_n_1 ;
  wire [6:1]sub_ln42_3_fu_1237_p2;
  wire [6:0]sub_ln42_3_reg_3463;
  wire [11:6]sub_ln42_4_fu_1273_p2;
  wire \sub_ln42_4_reg_3470[8]_i_1_n_1 ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[10] ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[11] ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[5] ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[6] ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[7] ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[8] ;
  wire \sub_ln42_4_reg_3470_reg_n_1_[9] ;
  wire [11:6]sub_ln42_5_fu_1521_p2;
  wire \sub_ln42_5_reg_3566_reg_n_1_[10] ;
  wire \sub_ln42_5_reg_3566_reg_n_1_[11] ;
  wire \sub_ln42_5_reg_3566_reg_n_1_[5] ;
  wire \sub_ln42_5_reg_3566_reg_n_1_[6] ;
  wire \sub_ln42_5_reg_3566_reg_n_1_[7] ;
  wire \sub_ln42_5_reg_3566_reg_n_1_[8] ;
  wire \sub_ln42_5_reg_3566_reg_n_1_[9] ;
  wire [11:6]sub_ln42_6_fu_1035_p2;
  wire \sub_ln42_6_reg_3352[10]_i_1_n_1 ;
  wire \sub_ln42_6_reg_3352[8]_i_1_n_1 ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[10] ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[11] ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[5] ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[6] ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[7] ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[8] ;
  wire \sub_ln42_6_reg_3352_reg_n_1_[9] ;
  wire [11:6]sub_ln42_7_fu_1324_p2;
  wire \sub_ln42_7_reg_3486_reg_n_1_[10] ;
  wire \sub_ln42_7_reg_3486_reg_n_1_[11] ;
  wire \sub_ln42_7_reg_3486_reg_n_1_[5] ;
  wire \sub_ln42_7_reg_3486_reg_n_1_[6] ;
  wire \sub_ln42_7_reg_3486_reg_n_1_[7] ;
  wire \sub_ln42_7_reg_3486_reg_n_1_[8] ;
  wire \sub_ln42_7_reg_3486_reg_n_1_[9] ;
  wire [11:6]sub_ln42_8_fu_1565_p2;
  wire \sub_ln42_8_reg_3582_reg_n_1_[10] ;
  wire \sub_ln42_8_reg_3582_reg_n_1_[11] ;
  wire \sub_ln42_8_reg_3582_reg_n_1_[5] ;
  wire \sub_ln42_8_reg_3582_reg_n_1_[6] ;
  wire \sub_ln42_8_reg_3582_reg_n_1_[7] ;
  wire \sub_ln42_8_reg_3582_reg_n_1_[8] ;
  wire \sub_ln42_8_reg_3582_reg_n_1_[9] ;
  wire [11:7]sub_ln42_fu_966_p2;
  wire \sub_ln42_reg_3311[6]_i_1_n_1 ;
  wire \sub_ln42_reg_3311[8]_i_1_n_1 ;
  wire \sub_ln42_reg_3311[9]_i_1_n_1 ;
  wire \sub_ln42_reg_3311_reg_n_1_[10] ;
  wire \sub_ln42_reg_3311_reg_n_1_[11] ;
  wire \sub_ln42_reg_3311_reg_n_1_[5] ;
  wire \sub_ln42_reg_3311_reg_n_1_[6] ;
  wire \sub_ln42_reg_3311_reg_n_1_[7] ;
  wire \sub_ln42_reg_3311_reg_n_1_[8] ;
  wire \sub_ln42_reg_3311_reg_n_1_[9] ;
  wire [10:1]sub_ln59_1_fu_2764_p2;
  wire \sub_ln59_1_reg_4335[10]_i_3_n_1 ;
  wire \sub_ln59_1_reg_4335[10]_i_4_n_1 ;
  wire \sub_ln59_1_reg_4335[4]_i_2_n_1 ;
  wire \sub_ln59_1_reg_4335[4]_i_3_n_1 ;
  wire \sub_ln59_1_reg_4335[4]_i_4_n_1 ;
  wire \sub_ln59_1_reg_4335[4]_i_5_n_1 ;
  wire \sub_ln59_1_reg_4335[8]_i_2_n_1 ;
  wire \sub_ln59_1_reg_4335[8]_i_3_n_1 ;
  wire \sub_ln59_1_reg_4335[8]_i_4_n_1 ;
  wire \sub_ln59_1_reg_4335[8]_i_5_n_1 ;
  wire \sub_ln59_1_reg_4335[8]_i_6_n_1 ;
  wire [9:0]sub_ln59_1_reg_4335_reg;
  wire sub_ln59_1_reg_4335_reg0;
  wire \sub_ln59_1_reg_4335_reg[10]_i_2_n_4 ;
  wire \sub_ln59_1_reg_4335_reg[4]_i_1_n_1 ;
  wire \sub_ln59_1_reg_4335_reg[4]_i_1_n_2 ;
  wire \sub_ln59_1_reg_4335_reg[4]_i_1_n_3 ;
  wire \sub_ln59_1_reg_4335_reg[4]_i_1_n_4 ;
  wire \sub_ln59_1_reg_4335_reg[8]_i_1_n_1 ;
  wire \sub_ln59_1_reg_4335_reg[8]_i_1_n_2 ;
  wire \sub_ln59_1_reg_4335_reg[8]_i_1_n_3 ;
  wire \sub_ln59_1_reg_4335_reg[8]_i_1_n_4 ;
  wire [10:1]sub_ln59_fu_1419_p2;
  wire \sub_ln59_reg_3527[10]_i_3_n_1 ;
  wire \sub_ln59_reg_3527[10]_i_4_n_1 ;
  wire \sub_ln59_reg_3527[4]_i_2_n_1 ;
  wire \sub_ln59_reg_3527[4]_i_3_n_1 ;
  wire \sub_ln59_reg_3527[4]_i_4_n_1 ;
  wire \sub_ln59_reg_3527[4]_i_5_n_1 ;
  wire \sub_ln59_reg_3527[8]_i_2_n_1 ;
  wire \sub_ln59_reg_3527[8]_i_3_n_1 ;
  wire \sub_ln59_reg_3527[8]_i_4_n_1 ;
  wire \sub_ln59_reg_3527[8]_i_5_n_1 ;
  wire \sub_ln59_reg_3527[8]_i_6_n_1 ;
  wire sub_ln59_reg_3527_reg0;
  wire \sub_ln59_reg_3527_reg[10]_i_2_n_4 ;
  wire \sub_ln59_reg_3527_reg[4]_i_1_n_1 ;
  wire \sub_ln59_reg_3527_reg[4]_i_1_n_2 ;
  wire \sub_ln59_reg_3527_reg[4]_i_1_n_3 ;
  wire \sub_ln59_reg_3527_reg[4]_i_1_n_4 ;
  wire \sub_ln59_reg_3527_reg[8]_i_1_n_1 ;
  wire \sub_ln59_reg_3527_reg[8]_i_1_n_2 ;
  wire \sub_ln59_reg_3527_reg[8]_i_1_n_3 ;
  wire \sub_ln59_reg_3527_reg[8]_i_1_n_4 ;
  wire [7:0]tmp_1_reg_4574;
  wire \tmp_1_reg_4574[0]_i_10_n_1 ;
  wire \tmp_1_reg_4574[0]_i_11_n_1 ;
  wire \tmp_1_reg_4574[0]_i_12_n_1 ;
  wire \tmp_1_reg_4574[0]_i_13_n_1 ;
  wire \tmp_1_reg_4574[0]_i_14_n_1 ;
  wire \tmp_1_reg_4574[0]_i_15_n_1 ;
  wire \tmp_1_reg_4574[0]_i_16_n_1 ;
  wire \tmp_1_reg_4574[0]_i_17_n_1 ;
  wire \tmp_1_reg_4574[0]_i_3_n_1 ;
  wire \tmp_1_reg_4574[0]_i_4_n_1 ;
  wire \tmp_1_reg_4574[0]_i_5_n_1 ;
  wire \tmp_1_reg_4574[0]_i_6_n_1 ;
  wire \tmp_1_reg_4574[0]_i_7_n_1 ;
  wire \tmp_1_reg_4574[0]_i_8_n_1 ;
  wire \tmp_1_reg_4574[0]_i_9_n_1 ;
  wire \tmp_1_reg_4574[4]_i_2_n_1 ;
  wire \tmp_1_reg_4574[4]_i_3_n_1 ;
  wire \tmp_1_reg_4574[4]_i_4_n_1 ;
  wire \tmp_1_reg_4574[4]_i_5_n_1 ;
  wire \tmp_1_reg_4574[4]_i_6_n_1 ;
  wire \tmp_1_reg_4574[4]_i_7_n_1 ;
  wire \tmp_1_reg_4574[4]_i_8_n_1 ;
  wire \tmp_1_reg_4574[4]_i_9_n_1 ;
  wire \tmp_1_reg_4574[7]_i_2_n_1 ;
  wire \tmp_1_reg_4574[7]_i_3_n_1 ;
  wire \tmp_1_reg_4574[7]_i_4_n_1 ;
  wire \tmp_1_reg_4574[7]_i_5_n_1 ;
  wire \tmp_1_reg_4574[7]_i_6_n_1 ;
  wire \tmp_1_reg_4574_reg[0]_i_1_n_1 ;
  wire \tmp_1_reg_4574_reg[0]_i_1_n_2 ;
  wire \tmp_1_reg_4574_reg[0]_i_1_n_3 ;
  wire \tmp_1_reg_4574_reg[0]_i_1_n_4 ;
  wire \tmp_1_reg_4574_reg[0]_i_2_n_1 ;
  wire \tmp_1_reg_4574_reg[0]_i_2_n_2 ;
  wire \tmp_1_reg_4574_reg[0]_i_2_n_3 ;
  wire \tmp_1_reg_4574_reg[0]_i_2_n_4 ;
  wire \tmp_1_reg_4574_reg[4]_i_1_n_1 ;
  wire \tmp_1_reg_4574_reg[4]_i_1_n_2 ;
  wire \tmp_1_reg_4574_reg[4]_i_1_n_3 ;
  wire \tmp_1_reg_4574_reg[4]_i_1_n_4 ;
  wire \tmp_1_reg_4574_reg[7]_i_1_n_3 ;
  wire \tmp_1_reg_4574_reg[7]_i_1_n_4 ;
  wire tmp_2_reg_4569;
  wire \tmp_2_reg_4569[0]_i_10_n_1 ;
  wire \tmp_2_reg_4569[0]_i_11_n_1 ;
  wire \tmp_2_reg_4569[0]_i_13_n_1 ;
  wire \tmp_2_reg_4569[0]_i_14_n_1 ;
  wire \tmp_2_reg_4569[0]_i_16_n_1 ;
  wire \tmp_2_reg_4569[0]_i_17_n_1 ;
  wire \tmp_2_reg_4569[0]_i_18_n_1 ;
  wire \tmp_2_reg_4569[0]_i_19_n_1 ;
  wire \tmp_2_reg_4569[0]_i_21_n_1 ;
  wire \tmp_2_reg_4569[0]_i_22_n_1 ;
  wire \tmp_2_reg_4569[0]_i_23_n_1 ;
  wire \tmp_2_reg_4569[0]_i_24_n_1 ;
  wire \tmp_2_reg_4569[0]_i_26_n_1 ;
  wire \tmp_2_reg_4569[0]_i_27_n_1 ;
  wire \tmp_2_reg_4569[0]_i_28_n_1 ;
  wire \tmp_2_reg_4569[0]_i_29_n_1 ;
  wire \tmp_2_reg_4569[0]_i_31_n_1 ;
  wire \tmp_2_reg_4569[0]_i_32_n_1 ;
  wire \tmp_2_reg_4569[0]_i_33_n_1 ;
  wire \tmp_2_reg_4569[0]_i_34_n_1 ;
  wire \tmp_2_reg_4569[0]_i_35_n_1 ;
  wire \tmp_2_reg_4569[0]_i_36_n_1 ;
  wire \tmp_2_reg_4569[0]_i_37_n_1 ;
  wire \tmp_2_reg_4569[0]_i_38_n_1 ;
  wire \tmp_2_reg_4569[0]_i_40_n_1 ;
  wire \tmp_2_reg_4569[0]_i_41_n_1 ;
  wire \tmp_2_reg_4569[0]_i_42_n_1 ;
  wire \tmp_2_reg_4569[0]_i_43_n_1 ;
  wire \tmp_2_reg_4569[0]_i_44_n_1 ;
  wire \tmp_2_reg_4569[0]_i_45_n_1 ;
  wire \tmp_2_reg_4569[0]_i_46_n_1 ;
  wire \tmp_2_reg_4569[0]_i_47_n_1 ;
  wire \tmp_2_reg_4569[0]_i_5_n_1 ;
  wire \tmp_2_reg_4569[0]_i_6_n_1 ;
  wire \tmp_2_reg_4569[0]_i_8_n_1 ;
  wire \tmp_2_reg_4569[0]_i_9_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_12_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_12_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_12_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_12_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_15_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_15_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_15_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_15_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_20_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_20_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_20_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_20_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_25_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_25_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_25_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_25_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_2_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_2_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_30_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_30_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_30_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_30_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_39_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_39_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_39_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_39_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_3_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_3_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_3_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_3_n_4 ;
  wire \tmp_2_reg_4569_reg[0]_i_4_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_7_n_1 ;
  wire \tmp_2_reg_4569_reg[0]_i_7_n_2 ;
  wire \tmp_2_reg_4569_reg[0]_i_7_n_3 ;
  wire \tmp_2_reg_4569_reg[0]_i_7_n_4 ;
  wire [14:0]trunc_ln47_fu_3005_p1;
  wire [14:0]trunc_ln47_reg_4558;
  wire \trunc_ln47_reg_4558[11]_i_2_n_1 ;
  wire \trunc_ln47_reg_4558[11]_i_3_n_1 ;
  wire \trunc_ln47_reg_4558[11]_i_4_n_1 ;
  wire \trunc_ln47_reg_4558[11]_i_5_n_1 ;
  wire \trunc_ln47_reg_4558[14]_i_2_n_1 ;
  wire \trunc_ln47_reg_4558[14]_i_3_n_1 ;
  wire \trunc_ln47_reg_4558[14]_i_4_n_1 ;
  wire \trunc_ln47_reg_4558[3]_i_2_n_1 ;
  wire \trunc_ln47_reg_4558[3]_i_3_n_1 ;
  wire \trunc_ln47_reg_4558[3]_i_4_n_1 ;
  wire \trunc_ln47_reg_4558[3]_i_5_n_1 ;
  wire \trunc_ln47_reg_4558[7]_i_2_n_1 ;
  wire \trunc_ln47_reg_4558[7]_i_3_n_1 ;
  wire \trunc_ln47_reg_4558[7]_i_4_n_1 ;
  wire \trunc_ln47_reg_4558[7]_i_5_n_1 ;
  wire \trunc_ln47_reg_4558_reg[11]_i_1_n_1 ;
  wire \trunc_ln47_reg_4558_reg[11]_i_1_n_2 ;
  wire \trunc_ln47_reg_4558_reg[11]_i_1_n_3 ;
  wire \trunc_ln47_reg_4558_reg[11]_i_1_n_4 ;
  wire \trunc_ln47_reg_4558_reg[14]_i_1_n_3 ;
  wire \trunc_ln47_reg_4558_reg[14]_i_1_n_4 ;
  wire \trunc_ln47_reg_4558_reg[3]_i_1_n_1 ;
  wire \trunc_ln47_reg_4558_reg[3]_i_1_n_2 ;
  wire \trunc_ln47_reg_4558_reg[3]_i_1_n_3 ;
  wire \trunc_ln47_reg_4558_reg[3]_i_1_n_4 ;
  wire \trunc_ln47_reg_4558_reg[7]_i_1_n_1 ;
  wire \trunc_ln47_reg_4558_reg[7]_i_1_n_2 ;
  wire \trunc_ln47_reg_4558_reg[7]_i_1_n_3 ;
  wire \trunc_ln47_reg_4558_reg[7]_i_1_n_4 ;
  wire [11:7]zext_ln42_11_fu_1550_p1;
  wire [6:3]zext_ln42_12_fu_1166_p1;
  wire [11:7]zext_ln42_3_fu_1506_p1;
  wire [11:7]zext_ln42_fu_962_p1;
  wire [3:0]\NLW_add_ln27_reg_3259_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln27_reg_3259_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_10_reg_3588_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_10_reg_3588_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_11_reg_3593_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_11_reg_3593_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_12_reg_3598_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_12_reg_3598_reg[12]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_13_reg_3671_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_13_reg_3671_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln42_13_reg_3671_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_14_reg_3676_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_14_reg_3676_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln42_14_reg_3676_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_15_reg_3681_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_15_reg_3681_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln42_15_reg_3681_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_16_reg_3686_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_16_reg_3686_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln42_16_reg_3686_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_17_reg_3691_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_17_reg_3691_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln42_17_reg_3691_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_18_reg_3696_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_18_reg_3696_reg[31]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_add_ln42_18_reg_3696_reg[4]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_19_reg_3701_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_19_reg_3701_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_20_reg_3706_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_20_reg_3706_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln42_21_reg_3711_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln42_21_reg_3711_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_add_ln47_10_reg_4462_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln47_11_reg_4482_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_11_reg_4482_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_12_reg_4548_reg[17]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln47_12_reg_4548_reg[17]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_12_reg_4548_reg[17]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln47_12_reg_4548_reg[17]_i_3_O_UNCONNECTED ;
  wire NLW_add_ln47_13_reg_3924_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_13_reg_3924_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_13_reg_3924_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_13_reg_3924_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_13_reg_3924_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_13_reg_3924_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_13_reg_3924_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_13_reg_3924_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_13_reg_3924_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_13_reg_3924_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_13_reg_3924_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_14_reg_4309_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_14_reg_4309_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_14_reg_4309_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_14_reg_4309_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_14_reg_4309_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_14_reg_4309_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_14_reg_4309_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_14_reg_4309_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_14_reg_4309_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_add_ln47_14_reg_4309_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_14_reg_4309_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_15_reg_4008_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_15_reg_4008_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_15_reg_4008_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_15_reg_4008_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_15_reg_4008_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_15_reg_4008_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_15_reg_4008_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_15_reg_4008_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_15_reg_4008_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_15_reg_4008_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_15_reg_4008_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_16_reg_4057_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_16_reg_4057_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_16_reg_4057_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_16_reg_4057_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_16_reg_4057_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_16_reg_4057_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_16_reg_4057_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_16_reg_4057_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_16_reg_4057_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_16_reg_4057_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_16_reg_4057_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln47_17_reg_4092_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln47_18_reg_4355_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_18_reg_4355_reg[16]_i_1_O_UNCONNECTED ;
  wire NLW_add_ln47_19_reg_4147_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_19_reg_4147_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_19_reg_4147_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_19_reg_4147_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_19_reg_4147_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_19_reg_4147_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_19_reg_4147_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_19_reg_4147_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_19_reg_4147_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_19_reg_4147_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_19_reg_4147_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_1_reg_4543_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_1_reg_4543_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_1_reg_4543_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_1_reg_4543_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_1_reg_4543_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_1_reg_4543_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_1_reg_4543_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_1_reg_4543_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_1_reg_4543_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_add_ln47_1_reg_4543_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_1_reg_4543_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_20_reg_4361_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_20_reg_4361_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_20_reg_4361_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_20_reg_4361_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_20_reg_4361_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_20_reg_4361_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_20_reg_4361_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_20_reg_4361_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_20_reg_4361_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_add_ln47_20_reg_4361_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_20_reg_4361_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_21_reg_4197_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_21_reg_4197_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_21_reg_4197_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_21_reg_4197_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_21_reg_4197_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_21_reg_4197_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_21_reg_4197_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_21_reg_4197_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_21_reg_4197_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_21_reg_4197_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_21_reg_4197_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_22_reg_4553_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_22_reg_4553_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_22_reg_4553_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_22_reg_4553_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_22_reg_4553_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_22_reg_4553_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_22_reg_4553_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_22_reg_4553_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_22_reg_4553_reg_CARRYOUT_UNCONNECTED;
  wire [47:14]NLW_add_ln47_22_reg_4553_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_22_reg_4553_reg_PCOUT_UNCONNECTED;
  wire [2:2]\NLW_add_ln47_24_reg_4563_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln47_24_reg_4563_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_add_ln47_24_reg_4563_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln47_24_reg_4563_reg[16]_i_2_O_UNCONNECTED ;
  wire NLW_add_ln47_2_reg_4477_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_2_reg_4477_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_2_reg_4477_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_2_reg_4477_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_2_reg_4477_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_2_reg_4477_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_2_reg_4477_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_2_reg_4477_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_2_reg_4477_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_2_reg_4477_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_2_reg_4477_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_3_reg_4503_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_3_reg_4503_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_3_reg_4503_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_3_reg_4503_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_3_reg_4503_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_3_reg_4503_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_3_reg_4503_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_3_reg_4503_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_3_reg_4503_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_3_reg_4503_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_3_reg_4503_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln47_4_reg_4523_reg[15]_i_1_CO_UNCONNECTED ;
  wire NLW_add_ln47_6_reg_4386_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_6_reg_4386_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_6_reg_4386_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_6_reg_4386_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_6_reg_4386_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_6_reg_4386_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_6_reg_4386_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_6_reg_4386_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_6_reg_4386_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_6_reg_4386_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_6_reg_4386_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_7_reg_4457_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_7_reg_4457_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_7_reg_4457_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_7_reg_4457_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_7_reg_4457_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_7_reg_4457_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_7_reg_4457_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_7_reg_4457_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_7_reg_4457_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_add_ln47_7_reg_4457_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_7_reg_4457_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_8_reg_4412_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_8_reg_4412_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_8_reg_4412_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_8_reg_4412_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_8_reg_4412_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_8_reg_4412_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_8_reg_4412_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_8_reg_4412_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_8_reg_4412_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_8_reg_4412_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_8_reg_4412_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_9_reg_4432_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_9_reg_4432_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_9_reg_4432_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_9_reg_4432_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_9_reg_4432_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_9_reg_4432_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_9_reg_4432_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_9_reg_4432_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_9_reg_4432_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_9_reg_4432_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_9_reg_4432_reg_PCOUT_UNCONNECTED;
  wire NLW_add_ln47_reg_4538_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_add_ln47_reg_4538_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_add_ln47_reg_4538_reg_OVERFLOW_UNCONNECTED;
  wire NLW_add_ln47_reg_4538_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_add_ln47_reg_4538_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_add_ln47_reg_4538_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_add_ln47_reg_4538_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_add_ln47_reg_4538_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_add_ln47_reg_4538_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_add_ln47_reg_4538_reg_P_UNCONNECTED;
  wire [47:0]NLW_add_ln47_reg_4538_reg_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_add_ln59_reg_4314_reg[13]_i_2_CO_UNCONNECTED ;
  wire [0:0]\NLW_add_ln59_reg_4314_reg[5]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_10_reg_3742_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_10_reg_3742_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_11_reg_3748_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_11_reg_3748_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_12_reg_3754_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_12_reg_3754_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_13_reg_3760_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_13_reg_3760_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_14_reg_3766_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_14_reg_3766_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_15_reg_3772_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_16_reg_3778_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_17_reg_3784_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_18_reg_3790_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_18_reg_3790_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_18_reg_3790_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_18_reg_3790_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_18_reg_3790_reg[7]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_19_reg_3796_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_19_reg_3796_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_19_reg_3796_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_19_reg_3796_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_19_reg_3796_reg[7]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_3457_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_3457_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_1_reg_3457_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_1_reg_3457_reg[3]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_20_reg_3802_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_20_reg_3802_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_20_reg_3802_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_20_reg_3802_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_20_reg_3802_reg[7]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_21_reg_3808_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_21_reg_3808_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_21_reg_3808_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_21_reg_3808_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_21_reg_3808_reg[7]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_22_reg_3814_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_22_reg_3814_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_22_reg_3814_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_22_reg_3814_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_22_reg_3814_reg[7]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_23_reg_3820_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_23_reg_3820_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_23_reg_3820_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_23_reg_3820_reg[3]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_23_reg_3820_reg[7]_i_6_O_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_24_reg_3826_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_24_reg_3826_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_24_reg_3826_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_25_reg_3832_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_25_reg_3832_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_25_reg_3832_reg[31]_i_1_CO_UNCONNECTED ;
  wire [2:2]\NLW_gmem_addr_26_reg_3838_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_26_reg_3838_reg[15]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_26_reg_3838_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_27_reg_4391_reg[16]_i_8_CO_UNCONNECTED ;
  wire [3:2]\NLW_gmem_addr_27_reg_4391_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_27_reg_4391_reg[31]_i_2_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_27_reg_4391_reg[4]_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_27_reg_4391_reg[8]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_3505_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_2_reg_3505_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_2_reg_3505_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_2_reg_3505_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_3521_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_3_reg_3521_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_3_reg_3521_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_3554_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_4_reg_3554_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_4_reg_3554_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_5_reg_3560_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_5_reg_3560_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_5_reg_3560_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_6_reg_3613_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_7_reg_3619_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_8_reg_3625_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_9_reg_3736_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_9_reg_3736_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_3423_reg[15]_i_3_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_reg_3423_reg[15]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_gmem_addr_reg_3423_reg[31]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gmem_addr_reg_3423_reg[3]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln59_1_reg_4335_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln59_1_reg_4335_reg[10]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_sub_ln59_reg_3527_reg[10]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_sub_ln59_reg_3527_reg[10]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_tmp_1_reg_4574_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_1_reg_4574_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_1_reg_4574_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_reg_4574_reg[7]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_4569_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_2_reg_4569_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_4569_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_4569_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_4569_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_4569_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_2_reg_4569_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_4569_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_trunc_ln47_reg_4558_reg[14]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_trunc_ln47_reg_4558_reg[14]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'h51555D55)) 
    \add_ln27_1_reg_3294[0]_i_1 
       (.I0(oc_0_reg_792[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(select_ln59_1_reg_4202[0]),
        .O(B[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln27_1_reg_3294[1]_i_1 
       (.I0(select_ln59_1_reg_4202[0]),
        .I1(oc_0_reg_792[0]),
        .I2(select_ln59_1_reg_4202[1]),
        .I3(\ap_CS_fsm[1]_i_2_n_1 ),
        .I4(oc_0_reg_792[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln27_1_reg_3294[2]_i_1 
       (.I0(oc_0_reg_792[1]),
        .I1(select_ln59_1_reg_4202[1]),
        .I2(B[0]),
        .I3(select_ln59_1_reg_4202[2]),
        .I4(\ap_CS_fsm[1]_i_2_n_1 ),
        .I5(oc_0_reg_792[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hF5F5F30C0A0AF30C)) 
    \add_ln27_1_reg_3294[3]_i_1 
       (.I0(oc_0_reg_792[2]),
        .I1(select_ln59_1_reg_4202[2]),
        .I2(\add_ln27_1_reg_3294[3]_i_2_n_1 ),
        .I3(select_ln59_1_reg_4202__0),
        .I4(\ap_CS_fsm[1]_i_2_n_1 ),
        .I5(oc_0_reg_792[3]),
        .O(B[3]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \add_ln27_1_reg_3294[3]_i_2 
       (.I0(select_ln59_1_reg_4202[0]),
        .I1(oc_0_reg_792[0]),
        .I2(select_ln59_1_reg_4202[1]),
        .I3(\ap_CS_fsm[1]_i_2_n_1 ),
        .I4(oc_0_reg_792[1]),
        .O(\add_ln27_1_reg_3294[3]_i_2_n_1 ));
  FDRE \add_ln27_1_reg_3294_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(add_ln27_1_reg_3294[0]),
        .Q(add_ln27_1_reg_3294_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(add_ln27_1_reg_3294[1]),
        .Q(add_ln27_1_reg_3294_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(add_ln27_1_reg_3294[2]),
        .Q(add_ln27_1_reg_3294_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(add_ln27_1_reg_3294[3]),
        .Q(add_ln27_1_reg_3294_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(B[0]),
        .Q(add_ln27_1_reg_3294[0]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(B[1]),
        .Q(add_ln27_1_reg_3294[1]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(B[2]),
        .Q(add_ln27_1_reg_3294[2]),
        .R(1'b0));
  FDRE \add_ln27_1_reg_3294_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(B[3]),
        .Q(add_ln27_1_reg_3294[3]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[0]_i_3 
       (.I0(indvar_flatten135_reg_780[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[3]),
        .O(\add_ln27_reg_3259[0]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[0]_i_4 
       (.I0(indvar_flatten135_reg_780[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[2]),
        .O(\add_ln27_reg_3259[0]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[0]_i_5 
       (.I0(indvar_flatten135_reg_780[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[1]),
        .O(\add_ln27_reg_3259[0]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'h0400F7FF)) 
    \add_ln27_reg_3259[0]_i_6 
       (.I0(add_ln27_reg_3259_reg[0]),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_1),
        .I4(indvar_flatten135_reg_780[0]),
        .O(\add_ln27_reg_3259[0]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[12]_i_2 
       (.I0(indvar_flatten135_reg_780[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[12]),
        .O(\add_ln27_reg_3259[12]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[4]_i_2 
       (.I0(indvar_flatten135_reg_780[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[7]),
        .O(\add_ln27_reg_3259[4]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[4]_i_3 
       (.I0(indvar_flatten135_reg_780[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[6]),
        .O(\add_ln27_reg_3259[4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[4]_i_4 
       (.I0(indvar_flatten135_reg_780[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[5]),
        .O(\add_ln27_reg_3259[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[4]_i_5 
       (.I0(indvar_flatten135_reg_780[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[4]),
        .O(\add_ln27_reg_3259[4]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[8]_i_2 
       (.I0(indvar_flatten135_reg_780[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[11]),
        .O(\add_ln27_reg_3259[8]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[8]_i_3 
       (.I0(indvar_flatten135_reg_780[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[10]),
        .O(\add_ln27_reg_3259[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[8]_i_4 
       (.I0(indvar_flatten135_reg_780[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[9]),
        .O(\add_ln27_reg_3259[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln27_reg_3259[8]_i_5 
       (.I0(indvar_flatten135_reg_780[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(add_ln27_reg_3259_reg[8]),
        .O(\add_ln27_reg_3259[8]_i_5_n_1 ));
  FDRE \add_ln27_reg_3259_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[0]_i_2_n_8 ),
        .Q(add_ln27_reg_3259_reg[0]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_3259_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\add_ln27_reg_3259_reg[0]_i_2_n_1 ,\add_ln27_reg_3259_reg[0]_i_2_n_2 ,\add_ln27_reg_3259_reg[0]_i_2_n_3 ,\add_ln27_reg_3259_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\add_ln27_reg_3259_reg[0]_i_2_n_5 ,\add_ln27_reg_3259_reg[0]_i_2_n_6 ,\add_ln27_reg_3259_reg[0]_i_2_n_7 ,\add_ln27_reg_3259_reg[0]_i_2_n_8 }),
        .S({\add_ln27_reg_3259[0]_i_3_n_1 ,\add_ln27_reg_3259[0]_i_4_n_1 ,\add_ln27_reg_3259[0]_i_5_n_1 ,\add_ln27_reg_3259[0]_i_6_n_1 }));
  FDRE \add_ln27_reg_3259_reg[10] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[8]_i_1_n_6 ),
        .Q(add_ln27_reg_3259_reg[10]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[11] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[8]_i_1_n_5 ),
        .Q(add_ln27_reg_3259_reg[11]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[12] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[12]_i_1_n_8 ),
        .Q(add_ln27_reg_3259_reg[12]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_3259_reg[12]_i_1 
       (.CI(\add_ln27_reg_3259_reg[8]_i_1_n_1 ),
        .CO(\NLW_add_ln27_reg_3259_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln27_reg_3259_reg[12]_i_1_O_UNCONNECTED [3:1],\add_ln27_reg_3259_reg[12]_i_1_n_8 }),
        .S({1'b0,1'b0,1'b0,\add_ln27_reg_3259[12]_i_2_n_1 }));
  FDRE \add_ln27_reg_3259_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[0]_i_2_n_7 ),
        .Q(add_ln27_reg_3259_reg[1]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[0]_i_2_n_6 ),
        .Q(add_ln27_reg_3259_reg[2]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[0]_i_2_n_5 ),
        .Q(add_ln27_reg_3259_reg[3]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[4] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[4]_i_1_n_8 ),
        .Q(add_ln27_reg_3259_reg[4]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_3259_reg[4]_i_1 
       (.CI(\add_ln27_reg_3259_reg[0]_i_2_n_1 ),
        .CO({\add_ln27_reg_3259_reg[4]_i_1_n_1 ,\add_ln27_reg_3259_reg[4]_i_1_n_2 ,\add_ln27_reg_3259_reg[4]_i_1_n_3 ,\add_ln27_reg_3259_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln27_reg_3259_reg[4]_i_1_n_5 ,\add_ln27_reg_3259_reg[4]_i_1_n_6 ,\add_ln27_reg_3259_reg[4]_i_1_n_7 ,\add_ln27_reg_3259_reg[4]_i_1_n_8 }),
        .S({\add_ln27_reg_3259[4]_i_2_n_1 ,\add_ln27_reg_3259[4]_i_3_n_1 ,\add_ln27_reg_3259[4]_i_4_n_1 ,\add_ln27_reg_3259[4]_i_5_n_1 }));
  FDRE \add_ln27_reg_3259_reg[5] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[4]_i_1_n_7 ),
        .Q(add_ln27_reg_3259_reg[5]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[6] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[4]_i_1_n_6 ),
        .Q(add_ln27_reg_3259_reg[6]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[7] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[4]_i_1_n_5 ),
        .Q(add_ln27_reg_3259_reg[7]),
        .R(1'b0));
  FDRE \add_ln27_reg_3259_reg[8] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[8]_i_1_n_8 ),
        .Q(add_ln27_reg_3259_reg[8]),
        .R(1'b0));
  CARRY4 \add_ln27_reg_3259_reg[8]_i_1 
       (.CI(\add_ln27_reg_3259_reg[4]_i_1_n_1 ),
        .CO({\add_ln27_reg_3259_reg[8]_i_1_n_1 ,\add_ln27_reg_3259_reg[8]_i_1_n_2 ,\add_ln27_reg_3259_reg[8]_i_1_n_3 ,\add_ln27_reg_3259_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\add_ln27_reg_3259_reg[8]_i_1_n_5 ,\add_ln27_reg_3259_reg[8]_i_1_n_6 ,\add_ln27_reg_3259_reg[8]_i_1_n_7 ,\add_ln27_reg_3259_reg[8]_i_1_n_8 }),
        .S({\add_ln27_reg_3259[8]_i_2_n_1 ,\add_ln27_reg_3259[8]_i_3_n_1 ,\add_ln27_reg_3259[8]_i_4_n_1 ,\add_ln27_reg_3259[8]_i_5_n_1 }));
  FDRE \add_ln27_reg_3259_reg[9] 
       (.C(ap_clk),
        .CE(add_ln27_reg_32590),
        .D(\add_ln27_reg_3259_reg[8]_i_1_n_7 ),
        .Q(add_ln27_reg_3259_reg[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0F11)) 
    \add_ln42_10_reg_3588[11]_i_2 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .O(select_ln28_3_fu_1571_p3[10]));
  LUT6 #(
    .INIT(64'h0FDD0FEEF0DDF0EE)) 
    \add_ln42_10_reg_3588[11]_i_3 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(sub_ln42_5_fu_1521_p2[11]),
        .I5(sub_ln42_8_fu_1565_p2[11]),
        .O(\add_ln42_10_reg_3588[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF0EEF0DD0FEE0FDD)) 
    \add_ln42_10_reg_3588[11]_i_4 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I5(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .O(\add_ln42_10_reg_3588[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF0EEF0DD0FEE0FDD)) 
    \add_ln42_10_reg_3588[11]_i_5 
       (.I0(\add_ln42_12_reg_3598[11]_i_13_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_14_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I5(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .O(\add_ln42_10_reg_3588[11]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2227)) 
    \add_ln42_10_reg_3588[11]_i_6 
       (.I0(and_ln59_reg_3327),
        .I1(\add_ln42_12_reg_3598[11]_i_14_n_1 ),
        .I2(icmp_ln28_reg_3265),
        .I3(\add_ln42_12_reg_3598[11]_i_13_n_1 ),
        .O(select_ln28_3_fu_1571_p3[8]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_10_reg_3588[12]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(sub_ln42_5_fu_1521_p2[11]),
        .I2(and_ln59_reg_3327),
        .I3(sub_ln42_8_fu_1565_p2[11]),
        .O(\add_ln42_10_reg_3588[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000FABEFABE)) 
    \add_ln42_10_reg_3588[7]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[8]),
        .I2(zext_ln42_3_fu_1506_p1[9]),
        .I3(zext_ln42_3_fu_1506_p1[7]),
        .I4(sub_ln42_8_fu_1565_p2[7]),
        .I5(and_ln59_reg_3327),
        .O(select_ln28_3_fu_1571_p3[7]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_10_reg_3588[7]_i_3 
       (.I0(select_ln28_3_fu_1571_p3[6]),
        .I1(sext_ln42_8_reg_3417[6]),
        .O(\add_ln42_10_reg_3588[7]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_10_reg_3588[7]_i_4 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[7]),
        .I2(and_ln59_reg_3327),
        .I3(zext_ln42_11_fu_1550_p1[7]),
        .I4(sext_ln42_8_reg_3417[5]),
        .O(\add_ln42_10_reg_3588[7]_i_4_n_1 ));
  FDRE \add_ln42_10_reg_3588_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_8_reg_3417[0]),
        .Q(add_ln42_10_reg_3588[0]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[10]),
        .Q(add_ln42_10_reg_3588[10]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[11]),
        .Q(add_ln42_10_reg_3588[11]),
        .R(1'b0));
  CARRY4 \add_ln42_10_reg_3588_reg[11]_i_1 
       (.CI(\add_ln42_10_reg_3588_reg[7]_i_1_n_1 ),
        .CO({\add_ln42_10_reg_3588_reg[11]_i_1_n_1 ,\add_ln42_10_reg_3588_reg[11]_i_1_n_2 ,\add_ln42_10_reg_3588_reg[11]_i_1_n_3 ,\add_ln42_10_reg_3588_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({select_ln28_3_fu_1571_p3[10],\add_ln42_12_reg_3598[11]_i_3_n_1 ,\add_ln42_12_reg_3598[11]_i_4_n_1 ,1'b1}),
        .O(add_ln42_10_fu_1578_p2[11:8]),
        .S({\add_ln42_10_reg_3588[11]_i_3_n_1 ,\add_ln42_10_reg_3588[11]_i_4_n_1 ,\add_ln42_10_reg_3588[11]_i_5_n_1 ,select_ln28_3_fu_1571_p3[8]}));
  FDRE \add_ln42_10_reg_3588_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[12]),
        .Q(add_ln42_10_reg_3588[12]),
        .R(1'b0));
  CARRY4 \add_ln42_10_reg_3588_reg[12]_i_1 
       (.CI(\add_ln42_10_reg_3588_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln42_10_reg_3588_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_10_reg_3588_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln42_10_fu_1578_p2[12]}),
        .S({1'b0,1'b0,1'b0,\add_ln42_10_reg_3588[12]_i_2_n_1 }));
  FDRE \add_ln42_10_reg_3588_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_8_reg_3417[1]),
        .Q(add_ln42_10_reg_3588[1]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_8_reg_3417[2]),
        .Q(add_ln42_10_reg_3588[2]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_8_reg_3417[3]),
        .Q(add_ln42_10_reg_3588[3]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[4]),
        .Q(add_ln42_10_reg_3588[4]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[5]),
        .Q(add_ln42_10_reg_3588[5]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[6]),
        .Q(add_ln42_10_reg_3588[6]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[7]),
        .Q(add_ln42_10_reg_3588[7]),
        .R(1'b0));
  CARRY4 \add_ln42_10_reg_3588_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_10_reg_3588_reg[7]_i_1_n_1 ,\add_ln42_10_reg_3588_reg[7]_i_1_n_2 ,\add_ln42_10_reg_3588_reg[7]_i_1_n_3 ,\add_ln42_10_reg_3588_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln42_8_reg_3417[6:5],1'b0}),
        .O(add_ln42_10_fu_1578_p2[7:4]),
        .S({select_ln28_3_fu_1571_p3[7],\add_ln42_10_reg_3588[7]_i_3_n_1 ,\add_ln42_10_reg_3588[7]_i_4_n_1 ,sext_ln42_8_reg_3417[4]}));
  FDRE \add_ln42_10_reg_3588_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[8]),
        .Q(add_ln42_10_reg_3588[8]),
        .R(1'b0));
  FDRE \add_ln42_10_reg_3588_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_10_fu_1578_p2[9]),
        .Q(add_ln42_10_reg_3588[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0F11)) 
    \add_ln42_11_reg_3593[11]_i_2 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .O(\add_ln42_11_reg_3593[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0FDD0FEEF0DDF0EE)) 
    \add_ln42_11_reg_3593[11]_i_3 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(sub_ln42_5_fu_1521_p2[11]),
        .I5(sub_ln42_8_fu_1565_p2[11]),
        .O(\add_ln42_11_reg_3593[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hF0EEF0DD0FEE0FDD)) 
    \add_ln42_11_reg_3593[11]_i_4 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I5(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .O(\add_ln42_11_reg_3593[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF0EEF0DD0FEE0FDD)) 
    \add_ln42_11_reg_3593[11]_i_5 
       (.I0(\add_ln42_12_reg_3598[11]_i_13_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_14_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I5(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .O(\add_ln42_11_reg_3593[11]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h2227)) 
    \add_ln42_11_reg_3593[11]_i_6 
       (.I0(and_ln59_reg_3327),
        .I1(\add_ln42_12_reg_3598[11]_i_14_n_1 ),
        .I2(icmp_ln28_reg_3265),
        .I3(\add_ln42_12_reg_3598[11]_i_13_n_1 ),
        .O(\add_ln42_11_reg_3593[11]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_11_reg_3593[12]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(sub_ln42_5_fu_1521_p2[11]),
        .I2(and_ln59_reg_3327),
        .I3(sub_ln42_8_fu_1565_p2[11]),
        .O(\add_ln42_11_reg_3593[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000FABEFABE)) 
    \add_ln42_11_reg_3593[7]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[8]),
        .I2(zext_ln42_3_fu_1506_p1[9]),
        .I3(zext_ln42_3_fu_1506_p1[7]),
        .I4(sub_ln42_8_fu_1565_p2[7]),
        .I5(and_ln59_reg_3327),
        .O(\add_ln42_11_reg_3593[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_11_reg_3593[7]_i_3 
       (.I0(select_ln28_3_fu_1571_p3[6]),
        .I1(sext_ln42_12_reg_3451[6]),
        .O(\add_ln42_11_reg_3593[7]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_11_reg_3593[7]_i_4 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[7]),
        .I2(and_ln59_reg_3327),
        .I3(zext_ln42_11_fu_1550_p1[7]),
        .I4(sext_ln42_12_reg_3451[5]),
        .O(\add_ln42_11_reg_3593[7]_i_4_n_1 ));
  FDRE \add_ln42_11_reg_3593_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_12_reg_3451[0]),
        .Q(add_ln42_11_reg_3593[0]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[10]),
        .Q(add_ln42_11_reg_3593[10]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[11]),
        .Q(add_ln42_11_reg_3593[11]),
        .R(1'b0));
  CARRY4 \add_ln42_11_reg_3593_reg[11]_i_1 
       (.CI(\add_ln42_11_reg_3593_reg[7]_i_1_n_1 ),
        .CO({\add_ln42_11_reg_3593_reg[11]_i_1_n_1 ,\add_ln42_11_reg_3593_reg[11]_i_1_n_2 ,\add_ln42_11_reg_3593_reg[11]_i_1_n_3 ,\add_ln42_11_reg_3593_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_11_reg_3593[11]_i_2_n_1 ,\add_ln42_12_reg_3598[11]_i_3_n_1 ,\add_ln42_12_reg_3598[11]_i_4_n_1 ,1'b1}),
        .O(add_ln42_11_fu_1583_p2[11:8]),
        .S({\add_ln42_11_reg_3593[11]_i_3_n_1 ,\add_ln42_11_reg_3593[11]_i_4_n_1 ,\add_ln42_11_reg_3593[11]_i_5_n_1 ,\add_ln42_11_reg_3593[11]_i_6_n_1 }));
  FDRE \add_ln42_11_reg_3593_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[12]),
        .Q(add_ln42_11_reg_3593[12]),
        .R(1'b0));
  CARRY4 \add_ln42_11_reg_3593_reg[12]_i_1 
       (.CI(\add_ln42_11_reg_3593_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln42_11_reg_3593_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_11_reg_3593_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln42_11_fu_1583_p2[12]}),
        .S({1'b0,1'b0,1'b0,\add_ln42_11_reg_3593[12]_i_2_n_1 }));
  FDRE \add_ln42_11_reg_3593_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_12_reg_3451[1]),
        .Q(add_ln42_11_reg_3593[1]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_12_reg_3451[2]),
        .Q(add_ln42_11_reg_3593[2]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_12_reg_3451[3]),
        .Q(add_ln42_11_reg_3593[3]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[4]),
        .Q(add_ln42_11_reg_3593[4]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[5]),
        .Q(add_ln42_11_reg_3593[5]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[6]),
        .Q(add_ln42_11_reg_3593[6]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[7]),
        .Q(add_ln42_11_reg_3593[7]),
        .R(1'b0));
  CARRY4 \add_ln42_11_reg_3593_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_11_reg_3593_reg[7]_i_1_n_1 ,\add_ln42_11_reg_3593_reg[7]_i_1_n_2 ,\add_ln42_11_reg_3593_reg[7]_i_1_n_3 ,\add_ln42_11_reg_3593_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln42_12_reg_3451[6:5],1'b0}),
        .O(add_ln42_11_fu_1583_p2[7:4]),
        .S({\add_ln42_11_reg_3593[7]_i_2_n_1 ,\add_ln42_11_reg_3593[7]_i_3_n_1 ,\add_ln42_11_reg_3593[7]_i_4_n_1 ,sext_ln42_12_reg_3451[4]}));
  FDRE \add_ln42_11_reg_3593_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[8]),
        .Q(add_ln42_11_reg_3593[8]),
        .R(1'b0));
  FDRE \add_ln42_11_reg_3593_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_11_fu_1583_p2[9]),
        .Q(add_ln42_11_reg_3593[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hEEAA557F)) 
    \add_ln42_12_reg_3598[11]_i_10 
       (.I0(zext_ln42_11_fu_1550_p1[10]),
        .I1(zext_ln42_11_fu_1550_p1[8]),
        .I2(zext_ln42_11_fu_1550_p1[7]),
        .I3(zext_ln42_11_fu_1550_p1[9]),
        .I4(zext_ln42_11_fu_1550_p1[11]),
        .O(\add_ln42_12_reg_3598[11]_i_10_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h65655999)) 
    \add_ln42_12_reg_3598[11]_i_11 
       (.I0(zext_ln42_3_fu_1506_p1[11]),
        .I1(zext_ln42_3_fu_1506_p1[10]),
        .I2(zext_ln42_3_fu_1506_p1[8]),
        .I3(zext_ln42_3_fu_1506_p1[7]),
        .I4(zext_ln42_3_fu_1506_p1[9]),
        .O(\add_ln42_12_reg_3598[11]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h65655999)) 
    \add_ln42_12_reg_3598[11]_i_12 
       (.I0(zext_ln42_11_fu_1550_p1[11]),
        .I1(zext_ln42_11_fu_1550_p1[10]),
        .I2(zext_ln42_11_fu_1550_p1[8]),
        .I3(zext_ln42_11_fu_1550_p1[7]),
        .I4(zext_ln42_11_fu_1550_p1[9]),
        .O(\add_ln42_12_reg_3598[11]_i_12_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h6695)) 
    \add_ln42_12_reg_3598[11]_i_13 
       (.I0(zext_ln42_3_fu_1506_p1[10]),
        .I1(zext_ln42_3_fu_1506_p1[8]),
        .I2(zext_ln42_3_fu_1506_p1[7]),
        .I3(zext_ln42_3_fu_1506_p1[9]),
        .O(\add_ln42_12_reg_3598[11]_i_13_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h6695)) 
    \add_ln42_12_reg_3598[11]_i_14 
       (.I0(zext_ln42_11_fu_1550_p1[10]),
        .I1(zext_ln42_11_fu_1550_p1[8]),
        .I2(zext_ln42_11_fu_1550_p1[7]),
        .I3(zext_ln42_11_fu_1550_p1[9]),
        .O(\add_ln42_12_reg_3598[11]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'h0F11)) 
    \add_ln42_12_reg_3598[11]_i_2 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .O(\add_ln42_12_reg_3598[11]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \add_ln42_12_reg_3598[11]_i_3 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .O(\add_ln42_12_reg_3598[11]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hF0EE)) 
    \add_ln42_12_reg_3598[11]_i_4 
       (.I0(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .I3(and_ln59_reg_3327),
        .O(\add_ln42_12_reg_3598[11]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0FDD0FEEF0DDF0EE)) 
    \add_ln42_12_reg_3598[11]_i_5 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(sub_ln42_5_fu_1521_p2[11]),
        .I5(sub_ln42_8_fu_1565_p2[11]),
        .O(\add_ln42_12_reg_3598[11]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF0EEF0DD0FEE0FDD)) 
    \add_ln42_12_reg_3598[11]_i_6 
       (.I0(\add_ln42_12_reg_3598[11]_i_9_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_10_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I5(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .O(\add_ln42_12_reg_3598[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF0EEF0DD0FEE0FDD)) 
    \add_ln42_12_reg_3598[11]_i_7 
       (.I0(\add_ln42_12_reg_3598[11]_i_13_n_1 ),
        .I1(icmp_ln28_reg_3265),
        .I2(\add_ln42_12_reg_3598[11]_i_14_n_1 ),
        .I3(and_ln59_reg_3327),
        .I4(\add_ln42_12_reg_3598[11]_i_11_n_1 ),
        .I5(\add_ln42_12_reg_3598[11]_i_12_n_1 ),
        .O(\add_ln42_12_reg_3598[11]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h2227)) 
    \add_ln42_12_reg_3598[11]_i_8 
       (.I0(and_ln59_reg_3327),
        .I1(\add_ln42_12_reg_3598[11]_i_14_n_1 ),
        .I2(icmp_ln28_reg_3265),
        .I3(\add_ln42_12_reg_3598[11]_i_13_n_1 ),
        .O(\add_ln42_12_reg_3598[11]_i_8_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'hEEAA557F)) 
    \add_ln42_12_reg_3598[11]_i_9 
       (.I0(zext_ln42_3_fu_1506_p1[10]),
        .I1(zext_ln42_3_fu_1506_p1[8]),
        .I2(zext_ln42_3_fu_1506_p1[7]),
        .I3(zext_ln42_3_fu_1506_p1[9]),
        .I4(zext_ln42_3_fu_1506_p1[11]),
        .O(\add_ln42_12_reg_3598[11]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_12_reg_3598[12]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(sub_ln42_5_fu_1521_p2[11]),
        .I2(and_ln59_reg_3327),
        .I3(sub_ln42_8_fu_1565_p2[11]),
        .O(\add_ln42_12_reg_3598[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000FABEFABE)) 
    \add_ln42_12_reg_3598[7]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[8]),
        .I2(zext_ln42_3_fu_1506_p1[9]),
        .I3(zext_ln42_3_fu_1506_p1[7]),
        .I4(sub_ln42_8_fu_1565_p2[7]),
        .I5(and_ln59_reg_3327),
        .O(\add_ln42_12_reg_3598[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_12_reg_3598[7]_i_3 
       (.I0(select_ln28_3_fu_1571_p3[6]),
        .I1(sext_ln42_16_reg_3499[6]),
        .O(\add_ln42_12_reg_3598[7]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_12_reg_3598[7]_i_4 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[7]),
        .I2(and_ln59_reg_3327),
        .I3(zext_ln42_11_fu_1550_p1[7]),
        .I4(sext_ln42_16_reg_3499[5]),
        .O(\add_ln42_12_reg_3598[7]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h00FFFF00BEBEBEBE)) 
    \add_ln42_12_reg_3598[7]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(zext_ln42_3_fu_1506_p1[7]),
        .I2(zext_ln42_3_fu_1506_p1[8]),
        .I3(zext_ln42_11_fu_1550_p1[7]),
        .I4(zext_ln42_11_fu_1550_p1[8]),
        .I5(and_ln59_reg_3327),
        .O(select_ln28_3_fu_1571_p3[6]));
  FDRE \add_ln42_12_reg_3598_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_16_reg_3499[0]),
        .Q(add_ln42_12_reg_3598[0]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[10]),
        .Q(add_ln42_12_reg_3598[10]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[11]),
        .Q(add_ln42_12_reg_3598[11]),
        .R(1'b0));
  CARRY4 \add_ln42_12_reg_3598_reg[11]_i_1 
       (.CI(\add_ln42_12_reg_3598_reg[7]_i_1_n_1 ),
        .CO({\add_ln42_12_reg_3598_reg[11]_i_1_n_1 ,\add_ln42_12_reg_3598_reg[11]_i_1_n_2 ,\add_ln42_12_reg_3598_reg[11]_i_1_n_3 ,\add_ln42_12_reg_3598_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_12_reg_3598[11]_i_2_n_1 ,\add_ln42_12_reg_3598[11]_i_3_n_1 ,\add_ln42_12_reg_3598[11]_i_4_n_1 ,1'b1}),
        .O(add_ln42_12_fu_1588_p2[11:8]),
        .S({\add_ln42_12_reg_3598[11]_i_5_n_1 ,\add_ln42_12_reg_3598[11]_i_6_n_1 ,\add_ln42_12_reg_3598[11]_i_7_n_1 ,\add_ln42_12_reg_3598[11]_i_8_n_1 }));
  FDRE \add_ln42_12_reg_3598_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[12]),
        .Q(add_ln42_12_reg_3598[12]),
        .R(1'b0));
  CARRY4 \add_ln42_12_reg_3598_reg[12]_i_1 
       (.CI(\add_ln42_12_reg_3598_reg[11]_i_1_n_1 ),
        .CO(\NLW_add_ln42_12_reg_3598_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_12_reg_3598_reg[12]_i_1_O_UNCONNECTED [3:1],add_ln42_12_fu_1588_p2[12]}),
        .S({1'b0,1'b0,1'b0,\add_ln42_12_reg_3598[12]_i_2_n_1 }));
  FDRE \add_ln42_12_reg_3598_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_16_reg_3499[1]),
        .Q(add_ln42_12_reg_3598[1]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_16_reg_3499[2]),
        .Q(add_ln42_12_reg_3598[2]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sext_ln42_16_reg_3499[3]),
        .Q(add_ln42_12_reg_3598[3]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[4]),
        .Q(add_ln42_12_reg_3598[4]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[5]),
        .Q(add_ln42_12_reg_3598[5]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[6]),
        .Q(add_ln42_12_reg_3598[6]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[7]),
        .Q(add_ln42_12_reg_3598[7]),
        .R(1'b0));
  CARRY4 \add_ln42_12_reg_3598_reg[7]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_12_reg_3598_reg[7]_i_1_n_1 ,\add_ln42_12_reg_3598_reg[7]_i_1_n_2 ,\add_ln42_12_reg_3598_reg[7]_i_1_n_3 ,\add_ln42_12_reg_3598_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln42_16_reg_3499[6:5],1'b0}),
        .O(add_ln42_12_fu_1588_p2[7:4]),
        .S({\add_ln42_12_reg_3598[7]_i_2_n_1 ,\add_ln42_12_reg_3598[7]_i_3_n_1 ,\add_ln42_12_reg_3598[7]_i_4_n_1 ,sext_ln42_16_reg_3499[4]}));
  FDRE \add_ln42_12_reg_3598_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[8]),
        .Q(add_ln42_12_reg_3598[8]),
        .R(1'b0));
  FDRE \add_ln42_12_reg_3598_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(add_ln42_12_fu_1588_p2[9]),
        .Q(add_ln42_12_reg_3598[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_13_reg_3671[12]_i_2 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_4_fu_1790_p3[11]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_13_reg_3671[12]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .O(\add_ln42_13_reg_3671[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_13_reg_3671[12]_i_4 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .O(\add_ln42_13_reg_3671[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_13_reg_3671[12]_i_5 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .O(\add_ln42_13_reg_3671[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_13_reg_3671[12]_i_6 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .O(\add_ln42_13_reg_3671[12]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_13_reg_3671[8]_i_2 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_13_reg_3671[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_13_reg_3671[8]_i_3 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[7] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[7] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_4_fu_1790_p3[7]));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_13_reg_3671[8]_i_4 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[6] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[6] ),
        .I4(sub_ln42_1_reg_3371[6]),
        .O(\add_ln42_13_reg_3671[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_13_reg_3671[8]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .I4(sub_ln42_1_reg_3371[5]),
        .O(\add_ln42_13_reg_3671[8]_i_5_n_1 ));
  FDRE \add_ln42_13_reg_3671_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[10]),
        .Q(add_ln42_13_reg_3671[10]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[11]),
        .Q(add_ln42_13_reg_3671[11]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[12]),
        .Q(add_ln42_13_reg_3671[12]),
        .R(1'b0));
  CARRY4 \add_ln42_13_reg_3671_reg[12]_i_1 
       (.CI(\add_ln42_13_reg_3671_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_13_reg_3671_reg[12]_i_1_n_1 ,\add_ln42_13_reg_3671_reg[12]_i_1_n_2 ,\add_ln42_13_reg_3671_reg[12]_i_1_n_3 ,\add_ln42_13_reg_3671_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(select_ln28_4_fu_1790_p3[11:8]),
        .O(add_ln42_13_fu_1863_p2[12:9]),
        .S({\add_ln42_13_reg_3671[12]_i_3_n_1 ,\add_ln42_13_reg_3671[12]_i_4_n_1 ,\add_ln42_13_reg_3671[12]_i_5_n_1 ,\add_ln42_13_reg_3671[12]_i_6_n_1 }));
  FDRE \add_ln42_13_reg_3671_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[1]),
        .Q(add_ln42_13_reg_3671[1]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[2]),
        .Q(add_ln42_13_reg_3671[2]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[31]),
        .Q(add_ln42_13_reg_3671[31]),
        .R(1'b0));
  CARRY4 \add_ln42_13_reg_3671_reg[31]_i_1 
       (.CI(\add_ln42_13_reg_3671_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_13_reg_3671_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_13_reg_3671_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_13_fu_1863_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_13_reg_3671_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[3]),
        .Q(add_ln42_13_reg_3671[3]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[4]),
        .Q(add_ln42_13_reg_3671[4]),
        .R(1'b0));
  CARRY4 \add_ln42_13_reg_3671_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_13_reg_3671_reg[4]_i_1_n_1 ,\add_ln42_13_reg_3671_reg[4]_i_1_n_2 ,\add_ln42_13_reg_3671_reg[4]_i_1_n_3 ,\add_ln42_13_reg_3671_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_1_reg_3371[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_13_fu_1863_p2[4:2],\NLW_add_ln42_13_reg_3671_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(sub_ln42_1_reg_3371[4:1]));
  FDRE \add_ln42_13_reg_3671_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[5]),
        .Q(add_ln42_13_reg_3671[5]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[6]),
        .Q(add_ln42_13_reg_3671[6]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[7]),
        .Q(add_ln42_13_reg_3671[7]),
        .R(1'b0));
  FDRE \add_ln42_13_reg_3671_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[8]),
        .Q(add_ln42_13_reg_3671[8]),
        .R(1'b0));
  CARRY4 \add_ln42_13_reg_3671_reg[8]_i_1 
       (.CI(\add_ln42_13_reg_3671_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_13_reg_3671_reg[8]_i_1_n_1 ,\add_ln42_13_reg_3671_reg[8]_i_1_n_2 ,\add_ln42_13_reg_3671_reg[8]_i_1_n_3 ,\add_ln42_13_reg_3671_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_1_reg_3371[6:5]}),
        .O(add_ln42_13_fu_1863_p2[8:5]),
        .S({\add_ln42_13_reg_3671[8]_i_2_n_1 ,select_ln28_4_fu_1790_p3[7],\add_ln42_13_reg_3671[8]_i_4_n_1 ,\add_ln42_13_reg_3671[8]_i_5_n_1 }));
  FDRE \add_ln42_13_reg_3671_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_13_fu_1863_p2[9]),
        .Q(add_ln42_13_reg_3671[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_14_reg_3676[12]_i_2 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_14_reg_3676[12]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_14_reg_3676[12]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .O(\add_ln42_14_reg_3676[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_14_reg_3676[12]_i_4 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .O(\add_ln42_14_reg_3676[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_14_reg_3676[12]_i_5 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .O(\add_ln42_14_reg_3676[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_14_reg_3676[12]_i_6 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .O(\add_ln42_14_reg_3676[12]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_14_reg_3676[8]_i_2 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_14_reg_3676[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_14_reg_3676[8]_i_3 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[7] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[7] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_14_reg_3676[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_14_reg_3676[8]_i_4 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[6] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[6] ),
        .I4(sub_ln42_2_reg_3434[6]),
        .O(\add_ln42_14_reg_3676[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_14_reg_3676[8]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .I4(sub_ln42_2_reg_3434[5]),
        .O(\add_ln42_14_reg_3676[8]_i_5_n_1 ));
  FDRE \add_ln42_14_reg_3676_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[10]),
        .Q(add_ln42_14_reg_3676[10]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[11]),
        .Q(add_ln42_14_reg_3676[11]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[12]),
        .Q(add_ln42_14_reg_3676[12]),
        .R(1'b0));
  CARRY4 \add_ln42_14_reg_3676_reg[12]_i_1 
       (.CI(\add_ln42_14_reg_3676_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_14_reg_3676_reg[12]_i_1_n_1 ,\add_ln42_14_reg_3676_reg[12]_i_1_n_2 ,\add_ln42_14_reg_3676_reg[12]_i_1_n_3 ,\add_ln42_14_reg_3676_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_14_reg_3676[12]_i_2_n_1 ,select_ln28_4_fu_1790_p3[10:8]}),
        .O(add_ln42_14_fu_1869_p2[12:9]),
        .S({\add_ln42_14_reg_3676[12]_i_3_n_1 ,\add_ln42_14_reg_3676[12]_i_4_n_1 ,\add_ln42_14_reg_3676[12]_i_5_n_1 ,\add_ln42_14_reg_3676[12]_i_6_n_1 }));
  FDRE \add_ln42_14_reg_3676_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[1]),
        .Q(add_ln42_14_reg_3676[1]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[2]),
        .Q(add_ln42_14_reg_3676[2]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[31]),
        .Q(add_ln42_14_reg_3676[31]),
        .R(1'b0));
  CARRY4 \add_ln42_14_reg_3676_reg[31]_i_1 
       (.CI(\add_ln42_14_reg_3676_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_14_reg_3676_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_14_reg_3676_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_14_fu_1869_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_14_reg_3676_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[3]),
        .Q(add_ln42_14_reg_3676[3]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[4]),
        .Q(add_ln42_14_reg_3676[4]),
        .R(1'b0));
  CARRY4 \add_ln42_14_reg_3676_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_14_reg_3676_reg[4]_i_1_n_1 ,\add_ln42_14_reg_3676_reg[4]_i_1_n_2 ,\add_ln42_14_reg_3676_reg[4]_i_1_n_3 ,\add_ln42_14_reg_3676_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_2_reg_3434[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_14_fu_1869_p2[4:2],\NLW_add_ln42_14_reg_3676_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(sub_ln42_2_reg_3434[4:1]));
  FDRE \add_ln42_14_reg_3676_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[5]),
        .Q(add_ln42_14_reg_3676[5]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[6]),
        .Q(add_ln42_14_reg_3676[6]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[7]),
        .Q(add_ln42_14_reg_3676[7]),
        .R(1'b0));
  FDRE \add_ln42_14_reg_3676_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[8]),
        .Q(add_ln42_14_reg_3676[8]),
        .R(1'b0));
  CARRY4 \add_ln42_14_reg_3676_reg[8]_i_1 
       (.CI(\add_ln42_14_reg_3676_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_14_reg_3676_reg[8]_i_1_n_1 ,\add_ln42_14_reg_3676_reg[8]_i_1_n_2 ,\add_ln42_14_reg_3676_reg[8]_i_1_n_3 ,\add_ln42_14_reg_3676_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_2_reg_3434[6:5]}),
        .O(add_ln42_14_fu_1869_p2[8:5]),
        .S({\add_ln42_14_reg_3676[8]_i_2_n_1 ,\add_ln42_14_reg_3676[8]_i_3_n_1 ,\add_ln42_14_reg_3676[8]_i_4_n_1 ,\add_ln42_14_reg_3676[8]_i_5_n_1 }));
  FDRE \add_ln42_14_reg_3676_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_14_fu_1869_p2[9]),
        .Q(add_ln42_14_reg_3676[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_15_reg_3681[12]_i_2 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_15_reg_3681[12]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_15_reg_3681[12]_i_3 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_4_fu_1790_p3[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_15_reg_3681[12]_i_4 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_4_fu_1790_p3[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_15_reg_3681[12]_i_5 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_4_fu_1790_p3[8]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_15_reg_3681[12]_i_6 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .O(\add_ln42_15_reg_3681[12]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_15_reg_3681[12]_i_7 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .O(\add_ln42_15_reg_3681[12]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_15_reg_3681[12]_i_8 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .O(\add_ln42_15_reg_3681[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_15_reg_3681[12]_i_9 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I1(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .O(\add_ln42_15_reg_3681[12]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_15_reg_3681[8]_i_2 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_15_reg_3681[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_15_reg_3681[8]_i_3 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[7] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_reg_3311_reg_n_1_[7] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_15_reg_3681[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_15_reg_3681[8]_i_4 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[6] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[6] ),
        .I4(sub_ln42_3_reg_3463[6]),
        .O(\add_ln42_15_reg_3681[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_15_reg_3681[8]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .I4(sub_ln42_3_reg_3463[5]),
        .O(\add_ln42_15_reg_3681[8]_i_5_n_1 ));
  FDRE \add_ln42_15_reg_3681_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[10]),
        .Q(add_ln42_15_reg_3681[10]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[11]),
        .Q(add_ln42_15_reg_3681[11]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[12]),
        .Q(add_ln42_15_reg_3681[12]),
        .R(1'b0));
  CARRY4 \add_ln42_15_reg_3681_reg[12]_i_1 
       (.CI(\add_ln42_15_reg_3681_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_15_reg_3681_reg[12]_i_1_n_1 ,\add_ln42_15_reg_3681_reg[12]_i_1_n_2 ,\add_ln42_15_reg_3681_reg[12]_i_1_n_3 ,\add_ln42_15_reg_3681_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_15_reg_3681[12]_i_2_n_1 ,select_ln28_4_fu_1790_p3[10:8]}),
        .O(add_ln42_15_fu_1875_p2[12:9]),
        .S({\add_ln42_15_reg_3681[12]_i_6_n_1 ,\add_ln42_15_reg_3681[12]_i_7_n_1 ,\add_ln42_15_reg_3681[12]_i_8_n_1 ,\add_ln42_15_reg_3681[12]_i_9_n_1 }));
  FDRE \add_ln42_15_reg_3681_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[1]),
        .Q(add_ln42_15_reg_3681[1]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[2]),
        .Q(add_ln42_15_reg_3681[2]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[31]),
        .Q(add_ln42_15_reg_3681[31]),
        .R(1'b0));
  CARRY4 \add_ln42_15_reg_3681_reg[31]_i_1 
       (.CI(\add_ln42_15_reg_3681_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_15_reg_3681_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_15_reg_3681_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_15_fu_1875_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_15_reg_3681_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[3]),
        .Q(add_ln42_15_reg_3681[3]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[4]),
        .Q(add_ln42_15_reg_3681[4]),
        .R(1'b0));
  CARRY4 \add_ln42_15_reg_3681_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_15_reg_3681_reg[4]_i_1_n_1 ,\add_ln42_15_reg_3681_reg[4]_i_1_n_2 ,\add_ln42_15_reg_3681_reg[4]_i_1_n_3 ,\add_ln42_15_reg_3681_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_3_reg_3463[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_15_fu_1875_p2[4:2],\NLW_add_ln42_15_reg_3681_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(sub_ln42_3_reg_3463[4:1]));
  FDRE \add_ln42_15_reg_3681_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[5]),
        .Q(add_ln42_15_reg_3681[5]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[6]),
        .Q(add_ln42_15_reg_3681[6]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[7]),
        .Q(add_ln42_15_reg_3681[7]),
        .R(1'b0));
  FDRE \add_ln42_15_reg_3681_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[8]),
        .Q(add_ln42_15_reg_3681[8]),
        .R(1'b0));
  CARRY4 \add_ln42_15_reg_3681_reg[8]_i_1 
       (.CI(\add_ln42_15_reg_3681_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_15_reg_3681_reg[8]_i_1_n_1 ,\add_ln42_15_reg_3681_reg[8]_i_1_n_2 ,\add_ln42_15_reg_3681_reg[8]_i_1_n_3 ,\add_ln42_15_reg_3681_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_3_reg_3463[6:5]}),
        .O(add_ln42_15_fu_1875_p2[8:5]),
        .S({\add_ln42_15_reg_3681[8]_i_2_n_1 ,\add_ln42_15_reg_3681[8]_i_3_n_1 ,\add_ln42_15_reg_3681[8]_i_4_n_1 ,\add_ln42_15_reg_3681[8]_i_5_n_1 }));
  FDRE \add_ln42_15_reg_3681_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_15_fu_1875_p2[9]),
        .Q(add_ln42_15_reg_3681[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_16_reg_3686[12]_i_2 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_5_fu_1803_p3[11]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_16_reg_3686[12]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .O(\add_ln42_16_reg_3686[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_16_reg_3686[12]_i_4 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .O(\add_ln42_16_reg_3686[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_16_reg_3686[12]_i_5 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .O(\add_ln42_16_reg_3686[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_16_reg_3686[12]_i_6 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .O(\add_ln42_16_reg_3686[12]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_16_reg_3686[8]_i_2 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_16_reg_3686[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_16_reg_3686[8]_i_3 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[7] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[7] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_5_fu_1803_p3[7]));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_16_reg_3686[8]_i_4 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[6] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[6] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_1_reg_3371[6]),
        .O(\add_ln42_16_reg_3686[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_16_reg_3686[8]_i_5 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[5] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[5] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_1_reg_3371[5]),
        .O(\add_ln42_16_reg_3686[8]_i_5_n_1 ));
  FDRE \add_ln42_16_reg_3686_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[10]),
        .Q(add_ln42_16_reg_3686[10]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[11]),
        .Q(add_ln42_16_reg_3686[11]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[12]),
        .Q(add_ln42_16_reg_3686[12]),
        .R(1'b0));
  CARRY4 \add_ln42_16_reg_3686_reg[12]_i_1 
       (.CI(\add_ln42_16_reg_3686_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_16_reg_3686_reg[12]_i_1_n_1 ,\add_ln42_16_reg_3686_reg[12]_i_1_n_2 ,\add_ln42_16_reg_3686_reg[12]_i_1_n_3 ,\add_ln42_16_reg_3686_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(select_ln28_5_fu_1803_p3[11:8]),
        .O(add_ln42_16_fu_1881_p2[12:9]),
        .S({\add_ln42_16_reg_3686[12]_i_3_n_1 ,\add_ln42_16_reg_3686[12]_i_4_n_1 ,\add_ln42_16_reg_3686[12]_i_5_n_1 ,\add_ln42_16_reg_3686[12]_i_6_n_1 }));
  FDRE \add_ln42_16_reg_3686_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[2]),
        .Q(add_ln42_16_reg_3686[2]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[31]),
        .Q(add_ln42_16_reg_3686[31]),
        .R(1'b0));
  CARRY4 \add_ln42_16_reg_3686_reg[31]_i_1 
       (.CI(\add_ln42_16_reg_3686_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_16_reg_3686_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_16_reg_3686_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_16_fu_1881_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_16_reg_3686_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[3]),
        .Q(add_ln42_16_reg_3686[3]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[4]),
        .Q(add_ln42_16_reg_3686[4]),
        .R(1'b0));
  CARRY4 \add_ln42_16_reg_3686_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_16_reg_3686_reg[4]_i_1_n_1 ,\add_ln42_16_reg_3686_reg[4]_i_1_n_2 ,\add_ln42_16_reg_3686_reg[4]_i_1_n_3 ,\add_ln42_16_reg_3686_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_1_reg_3371[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_16_fu_1881_p2[4:2],\NLW_add_ln42_16_reg_3686_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(sub_ln42_1_reg_3371[4:1]));
  FDRE \add_ln42_16_reg_3686_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[5]),
        .Q(add_ln42_16_reg_3686[5]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[6]),
        .Q(add_ln42_16_reg_3686[6]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[7]),
        .Q(add_ln42_16_reg_3686[7]),
        .R(1'b0));
  FDRE \add_ln42_16_reg_3686_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[8]),
        .Q(add_ln42_16_reg_3686[8]),
        .R(1'b0));
  CARRY4 \add_ln42_16_reg_3686_reg[8]_i_1 
       (.CI(\add_ln42_16_reg_3686_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_16_reg_3686_reg[8]_i_1_n_1 ,\add_ln42_16_reg_3686_reg[8]_i_1_n_2 ,\add_ln42_16_reg_3686_reg[8]_i_1_n_3 ,\add_ln42_16_reg_3686_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_1_reg_3371[6:5]}),
        .O(add_ln42_16_fu_1881_p2[8:5]),
        .S({\add_ln42_16_reg_3686[8]_i_2_n_1 ,select_ln28_5_fu_1803_p3[7],\add_ln42_16_reg_3686[8]_i_4_n_1 ,\add_ln42_16_reg_3686[8]_i_5_n_1 }));
  FDRE \add_ln42_16_reg_3686_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_16_fu_1881_p2[9]),
        .Q(add_ln42_16_reg_3686[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_17_reg_3691[12]_i_2 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_17_reg_3691[12]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_17_reg_3691[12]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .O(\add_ln42_17_reg_3691[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_17_reg_3691[12]_i_4 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .O(\add_ln42_17_reg_3691[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_17_reg_3691[12]_i_5 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .O(\add_ln42_17_reg_3691[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_17_reg_3691[12]_i_6 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .O(\add_ln42_17_reg_3691[12]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_17_reg_3691[8]_i_2 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_17_reg_3691[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_17_reg_3691[8]_i_3 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[7] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[7] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_17_reg_3691[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_17_reg_3691[8]_i_4 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[6] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[6] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_2_reg_3434[6]),
        .O(\add_ln42_17_reg_3691[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_17_reg_3691[8]_i_5 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[5] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[5] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_2_reg_3434[5]),
        .O(\add_ln42_17_reg_3691[8]_i_5_n_1 ));
  FDRE \add_ln42_17_reg_3691_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[10]),
        .Q(add_ln42_17_reg_3691[10]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[11]),
        .Q(add_ln42_17_reg_3691[11]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[12]),
        .Q(add_ln42_17_reg_3691[12]),
        .R(1'b0));
  CARRY4 \add_ln42_17_reg_3691_reg[12]_i_1 
       (.CI(\add_ln42_17_reg_3691_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_17_reg_3691_reg[12]_i_1_n_1 ,\add_ln42_17_reg_3691_reg[12]_i_1_n_2 ,\add_ln42_17_reg_3691_reg[12]_i_1_n_3 ,\add_ln42_17_reg_3691_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_17_reg_3691[12]_i_2_n_1 ,select_ln28_5_fu_1803_p3[10:8]}),
        .O(add_ln42_17_fu_1887_p2[12:9]),
        .S({\add_ln42_17_reg_3691[12]_i_3_n_1 ,\add_ln42_17_reg_3691[12]_i_4_n_1 ,\add_ln42_17_reg_3691[12]_i_5_n_1 ,\add_ln42_17_reg_3691[12]_i_6_n_1 }));
  FDRE \add_ln42_17_reg_3691_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[2]),
        .Q(add_ln42_17_reg_3691[2]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[31]),
        .Q(add_ln42_17_reg_3691[31]),
        .R(1'b0));
  CARRY4 \add_ln42_17_reg_3691_reg[31]_i_1 
       (.CI(\add_ln42_17_reg_3691_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_17_reg_3691_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_17_reg_3691_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_17_fu_1887_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_17_reg_3691_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[3]),
        .Q(add_ln42_17_reg_3691[3]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[4]),
        .Q(add_ln42_17_reg_3691[4]),
        .R(1'b0));
  CARRY4 \add_ln42_17_reg_3691_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_17_reg_3691_reg[4]_i_1_n_1 ,\add_ln42_17_reg_3691_reg[4]_i_1_n_2 ,\add_ln42_17_reg_3691_reg[4]_i_1_n_3 ,\add_ln42_17_reg_3691_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_2_reg_3434[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_17_fu_1887_p2[4:2],\NLW_add_ln42_17_reg_3691_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(sub_ln42_2_reg_3434[4:1]));
  FDRE \add_ln42_17_reg_3691_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[5]),
        .Q(add_ln42_17_reg_3691[5]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[6]),
        .Q(add_ln42_17_reg_3691[6]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[7]),
        .Q(add_ln42_17_reg_3691[7]),
        .R(1'b0));
  FDRE \add_ln42_17_reg_3691_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[8]),
        .Q(add_ln42_17_reg_3691[8]),
        .R(1'b0));
  CARRY4 \add_ln42_17_reg_3691_reg[8]_i_1 
       (.CI(\add_ln42_17_reg_3691_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_17_reg_3691_reg[8]_i_1_n_1 ,\add_ln42_17_reg_3691_reg[8]_i_1_n_2 ,\add_ln42_17_reg_3691_reg[8]_i_1_n_3 ,\add_ln42_17_reg_3691_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_2_reg_3434[6:5]}),
        .O(add_ln42_17_fu_1887_p2[8:5]),
        .S({\add_ln42_17_reg_3691[8]_i_2_n_1 ,\add_ln42_17_reg_3691[8]_i_3_n_1 ,\add_ln42_17_reg_3691[8]_i_4_n_1 ,\add_ln42_17_reg_3691[8]_i_5_n_1 }));
  FDRE \add_ln42_17_reg_3691_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_17_fu_1887_p2[9]),
        .Q(add_ln42_17_reg_3691[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_18_reg_3696[12]_i_2 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_18_reg_3696[12]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_18_reg_3696[12]_i_3 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_5_fu_1803_p3[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_18_reg_3696[12]_i_4 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_5_fu_1803_p3[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_18_reg_3696[12]_i_5 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_5_fu_1803_p3[8]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_18_reg_3696[12]_i_6 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .O(\add_ln42_18_reg_3696[12]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_18_reg_3696[12]_i_7 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .O(\add_ln42_18_reg_3696[12]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_18_reg_3696[12]_i_8 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .O(\add_ln42_18_reg_3696[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_18_reg_3696[12]_i_9 
       (.I0(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I1(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .O(\add_ln42_18_reg_3696[12]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_18_reg_3696[8]_i_2 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_18_reg_3696[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_18_reg_3696[8]_i_3 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[7] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[7] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_18_reg_3696[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_18_reg_3696[8]_i_4 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[6] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[6] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_3_reg_3463[6]),
        .O(\add_ln42_18_reg_3696[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_18_reg_3696[8]_i_5 
       (.I0(\sub_ln42_7_reg_3486_reg_n_1_[5] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_4_reg_3470_reg_n_1_[5] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_3_reg_3463[5]),
        .O(\add_ln42_18_reg_3696[8]_i_5_n_1 ));
  FDRE \add_ln42_18_reg_3696_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[10]),
        .Q(add_ln42_18_reg_3696[10]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[11]),
        .Q(add_ln42_18_reg_3696[11]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[12]),
        .Q(add_ln42_18_reg_3696[12]),
        .R(1'b0));
  CARRY4 \add_ln42_18_reg_3696_reg[12]_i_1 
       (.CI(\add_ln42_18_reg_3696_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_18_reg_3696_reg[12]_i_1_n_1 ,\add_ln42_18_reg_3696_reg[12]_i_1_n_2 ,\add_ln42_18_reg_3696_reg[12]_i_1_n_3 ,\add_ln42_18_reg_3696_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_18_reg_3696[12]_i_2_n_1 ,select_ln28_5_fu_1803_p3[10:8]}),
        .O(add_ln42_18_fu_1893_p2[12:9]),
        .S({\add_ln42_18_reg_3696[12]_i_6_n_1 ,\add_ln42_18_reg_3696[12]_i_7_n_1 ,\add_ln42_18_reg_3696[12]_i_8_n_1 ,\add_ln42_18_reg_3696[12]_i_9_n_1 }));
  FDRE \add_ln42_18_reg_3696_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[2]),
        .Q(add_ln42_18_reg_3696[2]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[31]),
        .Q(add_ln42_18_reg_3696[31]),
        .R(1'b0));
  CARRY4 \add_ln42_18_reg_3696_reg[31]_i_1 
       (.CI(\add_ln42_18_reg_3696_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_18_reg_3696_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_18_reg_3696_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_18_fu_1893_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_18_reg_3696_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[3]),
        .Q(add_ln42_18_reg_3696[3]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[4]),
        .Q(add_ln42_18_reg_3696[4]),
        .R(1'b0));
  CARRY4 \add_ln42_18_reg_3696_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_18_reg_3696_reg[4]_i_1_n_1 ,\add_ln42_18_reg_3696_reg[4]_i_1_n_2 ,\add_ln42_18_reg_3696_reg[4]_i_1_n_3 ,\add_ln42_18_reg_3696_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_3_reg_3463[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_18_fu_1893_p2[4:2],\NLW_add_ln42_18_reg_3696_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S(sub_ln42_3_reg_3463[4:1]));
  FDRE \add_ln42_18_reg_3696_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[5]),
        .Q(add_ln42_18_reg_3696[5]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[6]),
        .Q(add_ln42_18_reg_3696[6]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[7]),
        .Q(add_ln42_18_reg_3696[7]),
        .R(1'b0));
  FDRE \add_ln42_18_reg_3696_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[8]),
        .Q(add_ln42_18_reg_3696[8]),
        .R(1'b0));
  CARRY4 \add_ln42_18_reg_3696_reg[8]_i_1 
       (.CI(\add_ln42_18_reg_3696_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_18_reg_3696_reg[8]_i_1_n_1 ,\add_ln42_18_reg_3696_reg[8]_i_1_n_2 ,\add_ln42_18_reg_3696_reg[8]_i_1_n_3 ,\add_ln42_18_reg_3696_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_3_reg_3463[6:5]}),
        .O(add_ln42_18_fu_1893_p2[8:5]),
        .S({\add_ln42_18_reg_3696[8]_i_2_n_1 ,\add_ln42_18_reg_3696[8]_i_3_n_1 ,\add_ln42_18_reg_3696[8]_i_4_n_1 ,\add_ln42_18_reg_3696[8]_i_5_n_1 }));
  FDRE \add_ln42_18_reg_3696_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_18_fu_1893_p2[9]),
        .Q(add_ln42_18_reg_3696[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_19_reg_3701[12]_i_2 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_6_fu_1816_p3[11]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_19_reg_3701[12]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .O(\add_ln42_19_reg_3701[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_19_reg_3701[12]_i_4 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .O(\add_ln42_19_reg_3701[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_19_reg_3701[12]_i_5 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .O(\add_ln42_19_reg_3701[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_19_reg_3701[12]_i_6 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .O(\add_ln42_19_reg_3701[12]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_19_reg_3701[1]_i_1 
       (.I0(sub_ln42_1_reg_3371[0]),
        .I1(sub_ln42_1_reg_3371[1]),
        .O(add_ln42_19_fu_1899_p2[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_19_reg_3701[8]_i_2 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_19_reg_3701[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \add_ln42_19_reg_3701[8]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[7] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[7] ),
        .O(select_ln28_6_fu_1816_p3[7]));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_19_reg_3701[8]_i_4 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[6] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[6] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_1_reg_3371[6]),
        .O(\add_ln42_19_reg_3701[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_19_reg_3701[8]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[5] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[5] ),
        .I4(sub_ln42_1_reg_3371[5]),
        .O(\add_ln42_19_reg_3701[8]_i_5_n_1 ));
  FDRE \add_ln42_19_reg_3701_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\j_reg_3429[0]_i_1_n_1 ),
        .Q(add_ln42_19_reg_3701[0]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[10]),
        .Q(add_ln42_19_reg_3701[10]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[11]),
        .Q(add_ln42_19_reg_3701[11]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[12]),
        .Q(add_ln42_19_reg_3701[12]),
        .R(1'b0));
  CARRY4 \add_ln42_19_reg_3701_reg[12]_i_1 
       (.CI(\add_ln42_19_reg_3701_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_19_reg_3701_reg[12]_i_1_n_1 ,\add_ln42_19_reg_3701_reg[12]_i_1_n_2 ,\add_ln42_19_reg_3701_reg[12]_i_1_n_3 ,\add_ln42_19_reg_3701_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(select_ln28_6_fu_1816_p3[11:8]),
        .O(add_ln42_19_fu_1899_p2[12:9]),
        .S({\add_ln42_19_reg_3701[12]_i_3_n_1 ,\add_ln42_19_reg_3701[12]_i_4_n_1 ,\add_ln42_19_reg_3701[12]_i_5_n_1 ,\add_ln42_19_reg_3701[12]_i_6_n_1 }));
  FDRE \add_ln42_19_reg_3701_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[1]),
        .Q(add_ln42_19_reg_3701[1]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[2]),
        .Q(add_ln42_19_reg_3701[2]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[31]),
        .Q(add_ln42_19_reg_3701[31]),
        .R(1'b0));
  CARRY4 \add_ln42_19_reg_3701_reg[31]_i_1 
       (.CI(\add_ln42_19_reg_3701_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_19_reg_3701_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_19_reg_3701_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_19_fu_1899_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_19_reg_3701_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[3]),
        .Q(add_ln42_19_reg_3701[3]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[4]),
        .Q(add_ln42_19_reg_3701[4]),
        .R(1'b0));
  CARRY4 \add_ln42_19_reg_3701_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_19_reg_3701_reg[4]_i_1_n_1 ,\add_ln42_19_reg_3701_reg[4]_i_1_n_2 ,\add_ln42_19_reg_3701_reg[4]_i_1_n_3 ,\add_ln42_19_reg_3701_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_1_reg_3371[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_19_fu_1899_p2[4:2],add_ln42_13_fu_1863_p2[1]}),
        .S(sub_ln42_1_reg_3371[4:1]));
  FDRE \add_ln42_19_reg_3701_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[5]),
        .Q(add_ln42_19_reg_3701[5]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[6]),
        .Q(add_ln42_19_reg_3701[6]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[7]),
        .Q(add_ln42_19_reg_3701[7]),
        .R(1'b0));
  FDRE \add_ln42_19_reg_3701_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[8]),
        .Q(add_ln42_19_reg_3701[8]),
        .R(1'b0));
  CARRY4 \add_ln42_19_reg_3701_reg[8]_i_1 
       (.CI(\add_ln42_19_reg_3701_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_19_reg_3701_reg[8]_i_1_n_1 ,\add_ln42_19_reg_3701_reg[8]_i_1_n_2 ,\add_ln42_19_reg_3701_reg[8]_i_1_n_3 ,\add_ln42_19_reg_3701_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_1_reg_3371[6:5]}),
        .O(add_ln42_19_fu_1899_p2[8:5]),
        .S({\add_ln42_19_reg_3701[8]_i_2_n_1 ,select_ln28_6_fu_1816_p3[7],\add_ln42_19_reg_3701[8]_i_4_n_1 ,\add_ln42_19_reg_3701[8]_i_5_n_1 }));
  FDRE \add_ln42_19_reg_3701_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_19_fu_1899_p2[9]),
        .Q(add_ln42_19_reg_3701[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln42_20_reg_3706[0]_i_1 
       (.I0(sub_ln42_2_reg_3434[0]),
        .O(add_ln42_20_fu_1905_p2[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_20_reg_3706[12]_i_2 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_20_reg_3706[12]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_20_reg_3706[12]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .O(\add_ln42_20_reg_3706[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_20_reg_3706[12]_i_4 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .O(\add_ln42_20_reg_3706[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_20_reg_3706[12]_i_5 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .O(\add_ln42_20_reg_3706[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_20_reg_3706[12]_i_6 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .O(\add_ln42_20_reg_3706[12]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_20_reg_3706[1]_i_1 
       (.I0(sub_ln42_2_reg_3434[0]),
        .I1(sub_ln42_2_reg_3434[1]),
        .O(add_ln42_20_fu_1905_p2[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_20_reg_3706[8]_i_2 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_20_reg_3706[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \add_ln42_20_reg_3706[8]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[7] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[7] ),
        .O(\add_ln42_20_reg_3706[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_20_reg_3706[8]_i_4 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[6] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[6] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_2_reg_3434[6]),
        .O(\add_ln42_20_reg_3706[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_20_reg_3706[8]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[5] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[5] ),
        .I4(sub_ln42_2_reg_3434[5]),
        .O(\add_ln42_20_reg_3706[8]_i_5_n_1 ));
  FDRE \add_ln42_20_reg_3706_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[0]),
        .Q(add_ln42_20_reg_3706[0]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[10]),
        .Q(add_ln42_20_reg_3706[10]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[11]),
        .Q(add_ln42_20_reg_3706[11]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[12]),
        .Q(add_ln42_20_reg_3706[12]),
        .R(1'b0));
  CARRY4 \add_ln42_20_reg_3706_reg[12]_i_1 
       (.CI(\add_ln42_20_reg_3706_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_20_reg_3706_reg[12]_i_1_n_1 ,\add_ln42_20_reg_3706_reg[12]_i_1_n_2 ,\add_ln42_20_reg_3706_reg[12]_i_1_n_3 ,\add_ln42_20_reg_3706_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_20_reg_3706[12]_i_2_n_1 ,select_ln28_6_fu_1816_p3[10:8]}),
        .O(add_ln42_20_fu_1905_p2[12:9]),
        .S({\add_ln42_20_reg_3706[12]_i_3_n_1 ,\add_ln42_20_reg_3706[12]_i_4_n_1 ,\add_ln42_20_reg_3706[12]_i_5_n_1 ,\add_ln42_20_reg_3706[12]_i_6_n_1 }));
  FDRE \add_ln42_20_reg_3706_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[1]),
        .Q(add_ln42_20_reg_3706[1]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[2]),
        .Q(add_ln42_20_reg_3706[2]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[31]),
        .Q(add_ln42_20_reg_3706[31]),
        .R(1'b0));
  CARRY4 \add_ln42_20_reg_3706_reg[31]_i_1 
       (.CI(\add_ln42_20_reg_3706_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_20_reg_3706_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_20_reg_3706_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_20_fu_1905_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_20_reg_3706_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[3]),
        .Q(add_ln42_20_reg_3706[3]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[4]),
        .Q(add_ln42_20_reg_3706[4]),
        .R(1'b0));
  CARRY4 \add_ln42_20_reg_3706_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_20_reg_3706_reg[4]_i_1_n_1 ,\add_ln42_20_reg_3706_reg[4]_i_1_n_2 ,\add_ln42_20_reg_3706_reg[4]_i_1_n_3 ,\add_ln42_20_reg_3706_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_2_reg_3434[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_20_fu_1905_p2[4:2],add_ln42_14_fu_1869_p2[1]}),
        .S(sub_ln42_2_reg_3434[4:1]));
  FDRE \add_ln42_20_reg_3706_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[5]),
        .Q(add_ln42_20_reg_3706[5]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[6]),
        .Q(add_ln42_20_reg_3706[6]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[7]),
        .Q(add_ln42_20_reg_3706[7]),
        .R(1'b0));
  FDRE \add_ln42_20_reg_3706_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[8]),
        .Q(add_ln42_20_reg_3706[8]),
        .R(1'b0));
  CARRY4 \add_ln42_20_reg_3706_reg[8]_i_1 
       (.CI(\add_ln42_20_reg_3706_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_20_reg_3706_reg[8]_i_1_n_1 ,\add_ln42_20_reg_3706_reg[8]_i_1_n_2 ,\add_ln42_20_reg_3706_reg[8]_i_1_n_3 ,\add_ln42_20_reg_3706_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_2_reg_3434[6:5]}),
        .O(add_ln42_20_fu_1905_p2[8:5]),
        .S({\add_ln42_20_reg_3706[8]_i_2_n_1 ,\add_ln42_20_reg_3706[8]_i_3_n_1 ,\add_ln42_20_reg_3706[8]_i_4_n_1 ,\add_ln42_20_reg_3706[8]_i_5_n_1 }));
  FDRE \add_ln42_20_reg_3706_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_20_fu_1905_p2[9]),
        .Q(add_ln42_20_reg_3706[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln42_21_reg_3711[0]_i_1 
       (.I0(sub_ln42_3_reg_3463[0]),
        .O(add_ln42_21_fu_1911_p2[0]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_21_reg_3711[12]_i_2 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_21_reg_3711[12]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_21_reg_3711[12]_i_3 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_6_fu_1816_p3[10]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_21_reg_3711[12]_i_4 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_6_fu_1816_p3[9]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_21_reg_3711[12]_i_5 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(select_ln28_6_fu_1816_p3[8]));
  LUT4 #(
    .INIT(16'h0BFB)) 
    \add_ln42_21_reg_3711[12]_i_6 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .O(\add_ln42_21_reg_3711[12]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_21_reg_3711[12]_i_7 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .O(\add_ln42_21_reg_3711[12]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_21_reg_3711[12]_i_8 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .O(\add_ln42_21_reg_3711[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hCCCCFAF53333FAF5)) 
    \add_ln42_21_reg_3711[12]_i_9 
       (.I0(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I1(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I2(icmp_ln28_reg_3265),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .O(\add_ln42_21_reg_3711[12]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_21_reg_3711[1]_i_1 
       (.I0(sub_ln42_3_reg_3463[0]),
        .I1(sub_ln42_3_reg_3463[1]),
        .O(add_ln42_21_fu_1911_p2[1]));
  LUT4 #(
    .INIT(16'h88B8)) 
    \add_ln42_21_reg_3711[8]_i_2 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .I3(icmp_ln28_reg_3265),
        .O(\add_ln42_21_reg_3711[8]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFE0E)) 
    \add_ln42_21_reg_3711[8]_i_3 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[7] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[7] ),
        .O(\add_ln42_21_reg_3711[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h4447BBB8)) 
    \add_ln42_21_reg_3711[8]_i_4 
       (.I0(\sub_ln42_8_reg_3582_reg_n_1_[6] ),
        .I1(and_ln59_reg_3327),
        .I2(\sub_ln42_5_reg_3566_reg_n_1_[6] ),
        .I3(icmp_ln28_reg_3265),
        .I4(sub_ln42_3_reg_3463[6]),
        .O(\add_ln42_21_reg_3711[8]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h0BFBF404)) 
    \add_ln42_21_reg_3711[8]_i_5 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_5_reg_3566_reg_n_1_[5] ),
        .I2(and_ln59_reg_3327),
        .I3(\sub_ln42_8_reg_3582_reg_n_1_[5] ),
        .I4(sub_ln42_3_reg_3463[5]),
        .O(\add_ln42_21_reg_3711[8]_i_5_n_1 ));
  FDRE \add_ln42_21_reg_3711_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[0]),
        .Q(add_ln42_21_reg_3711[0]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[10]),
        .Q(add_ln42_21_reg_3711[10]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[11]),
        .Q(add_ln42_21_reg_3711[11]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[12]),
        .Q(add_ln42_21_reg_3711[12]),
        .R(1'b0));
  CARRY4 \add_ln42_21_reg_3711_reg[12]_i_1 
       (.CI(\add_ln42_21_reg_3711_reg[8]_i_1_n_1 ),
        .CO({\add_ln42_21_reg_3711_reg[12]_i_1_n_1 ,\add_ln42_21_reg_3711_reg[12]_i_1_n_2 ,\add_ln42_21_reg_3711_reg[12]_i_1_n_3 ,\add_ln42_21_reg_3711_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln42_21_reg_3711[12]_i_2_n_1 ,select_ln28_6_fu_1816_p3[10:8]}),
        .O(add_ln42_21_fu_1911_p2[12:9]),
        .S({\add_ln42_21_reg_3711[12]_i_6_n_1 ,\add_ln42_21_reg_3711[12]_i_7_n_1 ,\add_ln42_21_reg_3711[12]_i_8_n_1 ,\add_ln42_21_reg_3711[12]_i_9_n_1 }));
  FDRE \add_ln42_21_reg_3711_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[1]),
        .Q(add_ln42_21_reg_3711[1]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[2]),
        .Q(add_ln42_21_reg_3711[2]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[31]),
        .Q(add_ln42_21_reg_3711[31]),
        .R(1'b0));
  CARRY4 \add_ln42_21_reg_3711_reg[31]_i_1 
       (.CI(\add_ln42_21_reg_3711_reg[12]_i_1_n_1 ),
        .CO(\NLW_add_ln42_21_reg_3711_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln42_21_reg_3711_reg[31]_i_1_O_UNCONNECTED [3:1],add_ln42_21_fu_1911_p2[31]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln42_21_reg_3711_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[3]),
        .Q(add_ln42_21_reg_3711[3]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[4]),
        .Q(add_ln42_21_reg_3711[4]),
        .R(1'b0));
  CARRY4 \add_ln42_21_reg_3711_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\add_ln42_21_reg_3711_reg[4]_i_1_n_1 ,\add_ln42_21_reg_3711_reg[4]_i_1_n_2 ,\add_ln42_21_reg_3711_reg[4]_i_1_n_3 ,\add_ln42_21_reg_3711_reg[4]_i_1_n_4 }),
        .CYINIT(sub_ln42_3_reg_3463[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({add_ln42_21_fu_1911_p2[4:2],add_ln42_15_fu_1875_p2[1]}),
        .S(sub_ln42_3_reg_3463[4:1]));
  FDRE \add_ln42_21_reg_3711_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[5]),
        .Q(add_ln42_21_reg_3711[5]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[6]),
        .Q(add_ln42_21_reg_3711[6]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[7]),
        .Q(add_ln42_21_reg_3711[7]),
        .R(1'b0));
  FDRE \add_ln42_21_reg_3711_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[8]),
        .Q(add_ln42_21_reg_3711[8]),
        .R(1'b0));
  CARRY4 \add_ln42_21_reg_3711_reg[8]_i_1 
       (.CI(\add_ln42_21_reg_3711_reg[4]_i_1_n_1 ),
        .CO({\add_ln42_21_reg_3711_reg[8]_i_1_n_1 ,\add_ln42_21_reg_3711_reg[8]_i_1_n_2 ,\add_ln42_21_reg_3711_reg[8]_i_1_n_3 ,\add_ln42_21_reg_3711_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,sub_ln42_3_reg_3463[6:5]}),
        .O(add_ln42_21_fu_1911_p2[8:5]),
        .S({\add_ln42_21_reg_3711[8]_i_2_n_1 ,\add_ln42_21_reg_3711[8]_i_3_n_1 ,\add_ln42_21_reg_3711[8]_i_4_n_1 ,\add_ln42_21_reg_3711[8]_i_5_n_1 }));
  FDRE \add_ln42_21_reg_3711_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(add_ln42_21_fu_1911_p2[9]),
        .Q(add_ln42_21_reg_3711[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln42_32_reg_3548[0]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[0] ),
        .O(\add_ln42_32_reg_3548[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln42_32_reg_3548[1]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .O(sub_ln42_7_fu_1324_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \add_ln42_32_reg_3548[2]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .O(\add_ln42_32_reg_3548[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h56AA)) 
    \add_ln42_32_reg_3548[3]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[2] ),
        .O(add_ln42_32_fu_1440_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h6A6A6AAA)) 
    \add_ln42_32_reg_3548[4]_i_2 
       (.I0(\select_ln59_reg_3286_reg_n_1_[4] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[1] ),
        .O(add_ln42_32_fu_1440_p2[4]));
  FDRE \add_ln42_32_reg_3548_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(\add_ln42_32_reg_3548[0]_i_1_n_1 ),
        .Q(zext_ln42_11_fu_1550_p1[7]),
        .R(1'b0));
  FDRE \add_ln42_32_reg_3548_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sub_ln42_7_fu_1324_p2[6]),
        .Q(zext_ln42_11_fu_1550_p1[8]),
        .R(1'b0));
  FDRE \add_ln42_32_reg_3548_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(\add_ln42_32_reg_3548[2]_i_1_n_1 ),
        .Q(zext_ln42_11_fu_1550_p1[9]),
        .R(1'b0));
  FDRE \add_ln42_32_reg_3548_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(add_ln42_32_fu_1440_p2[3]),
        .Q(zext_ln42_11_fu_1550_p1[10]),
        .R(1'b0));
  FDRE \add_ln42_32_reg_3548_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(add_ln42_32_fu_1440_p2[4]),
        .Q(zext_ln42_11_fu_1550_p1[11]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln42_5_reg_3532[1]_i_1 
       (.I0(zext_ln42_fu_962_p1[8]),
        .O(sub_ln42_4_fu_1273_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln42_5_reg_3532[2]_i_1 
       (.I0(zext_ln42_fu_962_p1[8]),
        .I1(zext_ln42_fu_962_p1[9]),
        .O(add_ln42_5_fu_1425_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \add_ln42_5_reg_3532[3]_i_1 
       (.I0(zext_ln42_fu_962_p1[10]),
        .I1(zext_ln42_fu_962_p1[9]),
        .I2(zext_ln42_fu_962_p1[8]),
        .O(add_ln42_5_fu_1425_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \add_ln42_5_reg_3532[4]_i_2 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(zext_ln42_fu_962_p1[10]),
        .I2(zext_ln42_fu_962_p1[8]),
        .I3(zext_ln42_fu_962_p1[9]),
        .O(add_ln42_5_fu_1425_p2[4]));
  FDRE \add_ln42_5_reg_3532_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR387_out),
        .D(zext_ln42_fu_962_p1[7]),
        .Q(zext_ln42_3_fu_1506_p1[7]),
        .R(1'b0));
  FDRE \add_ln42_5_reg_3532_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR387_out),
        .D(sub_ln42_4_fu_1273_p2[6]),
        .Q(zext_ln42_3_fu_1506_p1[8]),
        .R(1'b0));
  FDRE \add_ln42_5_reg_3532_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR387_out),
        .D(add_ln42_5_fu_1425_p2[2]),
        .Q(zext_ln42_3_fu_1506_p1[9]),
        .R(1'b0));
  FDRE \add_ln42_5_reg_3532_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR387_out),
        .D(add_ln42_5_fu_1425_p2[3]),
        .Q(zext_ln42_3_fu_1506_p1[10]),
        .R(1'b0));
  FDRE \add_ln42_5_reg_3532_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR387_out),
        .D(add_ln42_5_fu_1425_p2[4]),
        .Q(zext_ln42_3_fu_1506_p1[11]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[11]_i_2 
       (.I0(add_ln47_8_reg_4412_reg_n_95),
        .I1(add_ln47_9_reg_4432_reg_n_95),
        .O(\add_ln47_10_reg_4462[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[11]_i_3 
       (.I0(add_ln47_8_reg_4412_reg_n_96),
        .I1(add_ln47_9_reg_4432_reg_n_96),
        .O(\add_ln47_10_reg_4462[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[11]_i_4 
       (.I0(add_ln47_8_reg_4412_reg_n_97),
        .I1(add_ln47_9_reg_4432_reg_n_97),
        .O(\add_ln47_10_reg_4462[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[11]_i_5 
       (.I0(add_ln47_8_reg_4412_reg_n_98),
        .I1(add_ln47_9_reg_4432_reg_n_98),
        .O(\add_ln47_10_reg_4462[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_10_reg_4462[15]_i_3 
       (.I0(add_ln47_8_reg_4412_reg_n_92),
        .O(\add_ln47_10_reg_4462[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[15]_i_4 
       (.I0(add_ln47_8_reg_4412_reg_n_92),
        .I1(add_ln47_9_reg_4432_reg_n_92),
        .O(\add_ln47_10_reg_4462[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[15]_i_5 
       (.I0(add_ln47_8_reg_4412_reg_n_93),
        .I1(add_ln47_9_reg_4432_reg_n_93),
        .O(\add_ln47_10_reg_4462[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[15]_i_6 
       (.I0(add_ln47_8_reg_4412_reg_n_94),
        .I1(add_ln47_9_reg_4432_reg_n_94),
        .O(\add_ln47_10_reg_4462[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[3]_i_2 
       (.I0(add_ln47_8_reg_4412_reg_n_103),
        .I1(add_ln47_9_reg_4432_reg_n_103),
        .O(\add_ln47_10_reg_4462[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[3]_i_3 
       (.I0(add_ln47_8_reg_4412_reg_n_104),
        .I1(add_ln47_9_reg_4432_reg_n_104),
        .O(\add_ln47_10_reg_4462[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[3]_i_4 
       (.I0(add_ln47_8_reg_4412_reg_n_105),
        .I1(add_ln47_9_reg_4432_reg_n_105),
        .O(\add_ln47_10_reg_4462[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[3]_i_5 
       (.I0(add_ln47_8_reg_4412_reg_n_106),
        .I1(add_ln47_9_reg_4432_reg_n_106),
        .O(\add_ln47_10_reg_4462[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[7]_i_2 
       (.I0(add_ln47_8_reg_4412_reg_n_99),
        .I1(add_ln47_9_reg_4432_reg_n_99),
        .O(\add_ln47_10_reg_4462[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[7]_i_3 
       (.I0(add_ln47_8_reg_4412_reg_n_100),
        .I1(add_ln47_9_reg_4432_reg_n_100),
        .O(\add_ln47_10_reg_4462[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[7]_i_4 
       (.I0(add_ln47_8_reg_4412_reg_n_101),
        .I1(add_ln47_9_reg_4432_reg_n_101),
        .O(\add_ln47_10_reg_4462[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_10_reg_4462[7]_i_5 
       (.I0(add_ln47_8_reg_4412_reg_n_102),
        .I1(add_ln47_9_reg_4432_reg_n_102),
        .O(\add_ln47_10_reg_4462[7]_i_5_n_1 ));
  FDRE \add_ln47_10_reg_4462_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[0]),
        .Q(add_ln47_10_reg_4462[0]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[10]),
        .Q(add_ln47_10_reg_4462[10]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[11]),
        .Q(add_ln47_10_reg_4462[11]),
        .R(1'b0));
  CARRY4 \add_ln47_10_reg_4462_reg[11]_i_1 
       (.CI(\add_ln47_10_reg_4462_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_10_reg_4462_reg[11]_i_1_n_1 ,\add_ln47_10_reg_4462_reg[11]_i_1_n_2 ,\add_ln47_10_reg_4462_reg[11]_i_1_n_3 ,\add_ln47_10_reg_4462_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_8_reg_4412_reg_n_95,add_ln47_8_reg_4412_reg_n_96,add_ln47_8_reg_4412_reg_n_97,add_ln47_8_reg_4412_reg_n_98}),
        .O(add_ln47_10_fu_2908_p2[11:8]),
        .S({\add_ln47_10_reg_4462[11]_i_2_n_1 ,\add_ln47_10_reg_4462[11]_i_3_n_1 ,\add_ln47_10_reg_4462[11]_i_4_n_1 ,\add_ln47_10_reg_4462[11]_i_5_n_1 }));
  FDRE \add_ln47_10_reg_4462_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[12]),
        .Q(add_ln47_10_reg_4462[12]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[13]),
        .Q(add_ln47_10_reg_4462[13]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[14]),
        .Q(add_ln47_10_reg_4462[14]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[15]),
        .Q(add_ln47_10_reg_4462[15]),
        .R(1'b0));
  CARRY4 \add_ln47_10_reg_4462_reg[15]_i_2 
       (.CI(\add_ln47_10_reg_4462_reg[11]_i_1_n_1 ),
        .CO({\NLW_add_ln47_10_reg_4462_reg[15]_i_2_CO_UNCONNECTED [3],\add_ln47_10_reg_4462_reg[15]_i_2_n_2 ,\add_ln47_10_reg_4462_reg[15]_i_2_n_3 ,\add_ln47_10_reg_4462_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln47_10_reg_4462[15]_i_3_n_1 ,add_ln47_8_reg_4412_reg_n_93,add_ln47_8_reg_4412_reg_n_94}),
        .O(add_ln47_10_fu_2908_p2[15:12]),
        .S({1'b1,\add_ln47_10_reg_4462[15]_i_4_n_1 ,\add_ln47_10_reg_4462[15]_i_5_n_1 ,\add_ln47_10_reg_4462[15]_i_6_n_1 }));
  FDRE \add_ln47_10_reg_4462_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[1]),
        .Q(add_ln47_10_reg_4462[1]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[2]),
        .Q(add_ln47_10_reg_4462[2]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[3]),
        .Q(add_ln47_10_reg_4462[3]),
        .R(1'b0));
  CARRY4 \add_ln47_10_reg_4462_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_10_reg_4462_reg[3]_i_1_n_1 ,\add_ln47_10_reg_4462_reg[3]_i_1_n_2 ,\add_ln47_10_reg_4462_reg[3]_i_1_n_3 ,\add_ln47_10_reg_4462_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_8_reg_4412_reg_n_103,add_ln47_8_reg_4412_reg_n_104,add_ln47_8_reg_4412_reg_n_105,add_ln47_8_reg_4412_reg_n_106}),
        .O(add_ln47_10_fu_2908_p2[3:0]),
        .S({\add_ln47_10_reg_4462[3]_i_2_n_1 ,\add_ln47_10_reg_4462[3]_i_3_n_1 ,\add_ln47_10_reg_4462[3]_i_4_n_1 ,\add_ln47_10_reg_4462[3]_i_5_n_1 }));
  FDRE \add_ln47_10_reg_4462_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[4]),
        .Q(add_ln47_10_reg_4462[4]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[5]),
        .Q(add_ln47_10_reg_4462[5]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[6]),
        .Q(add_ln47_10_reg_4462[6]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[7]),
        .Q(add_ln47_10_reg_4462[7]),
        .R(1'b0));
  CARRY4 \add_ln47_10_reg_4462_reg[7]_i_1 
       (.CI(\add_ln47_10_reg_4462_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_10_reg_4462_reg[7]_i_1_n_1 ,\add_ln47_10_reg_4462_reg[7]_i_1_n_2 ,\add_ln47_10_reg_4462_reg[7]_i_1_n_3 ,\add_ln47_10_reg_4462_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_8_reg_4412_reg_n_99,add_ln47_8_reg_4412_reg_n_100,add_ln47_8_reg_4412_reg_n_101,add_ln47_8_reg_4412_reg_n_102}),
        .O(add_ln47_10_fu_2908_p2[7:4]),
        .S({\add_ln47_10_reg_4462[7]_i_2_n_1 ,\add_ln47_10_reg_4462[7]_i_3_n_1 ,\add_ln47_10_reg_4462[7]_i_4_n_1 ,\add_ln47_10_reg_4462[7]_i_5_n_1 }));
  FDRE \add_ln47_10_reg_4462_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[8]),
        .Q(add_ln47_10_reg_4462[8]),
        .R(1'b0));
  FDRE \add_ln47_10_reg_4462_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_30),
        .D(add_ln47_10_fu_2908_p2[9]),
        .Q(add_ln47_10_reg_4462[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[11]_i_2 
       (.I0(add_ln47_7_reg_4457_reg_n_95),
        .I1(add_ln47_10_reg_4462[11]),
        .O(\add_ln47_11_reg_4482[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[11]_i_3 
       (.I0(add_ln47_7_reg_4457_reg_n_96),
        .I1(add_ln47_10_reg_4462[10]),
        .O(\add_ln47_11_reg_4482[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[11]_i_4 
       (.I0(add_ln47_7_reg_4457_reg_n_97),
        .I1(add_ln47_10_reg_4462[9]),
        .O(\add_ln47_11_reg_4482[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[11]_i_5 
       (.I0(add_ln47_7_reg_4457_reg_n_98),
        .I1(add_ln47_10_reg_4462[8]),
        .O(\add_ln47_11_reg_4482[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_11_reg_4482[15]_i_2 
       (.I0(add_ln47_7_reg_4457_reg_n_91),
        .O(\add_ln47_11_reg_4482[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[15]_i_3 
       (.I0(add_ln47_7_reg_4457_reg_n_91),
        .I1(add_ln47_10_reg_4462[15]),
        .O(\add_ln47_11_reg_4482[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[15]_i_4 
       (.I0(add_ln47_7_reg_4457_reg_n_92),
        .I1(add_ln47_10_reg_4462[14]),
        .O(\add_ln47_11_reg_4482[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[15]_i_5 
       (.I0(add_ln47_7_reg_4457_reg_n_93),
        .I1(add_ln47_10_reg_4462[13]),
        .O(\add_ln47_11_reg_4482[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[15]_i_6 
       (.I0(add_ln47_7_reg_4457_reg_n_94),
        .I1(add_ln47_10_reg_4462[12]),
        .O(\add_ln47_11_reg_4482[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[3]_i_2 
       (.I0(add_ln47_7_reg_4457_reg_n_103),
        .I1(add_ln47_10_reg_4462[3]),
        .O(\add_ln47_11_reg_4482[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[3]_i_3 
       (.I0(add_ln47_7_reg_4457_reg_n_104),
        .I1(add_ln47_10_reg_4462[2]),
        .O(\add_ln47_11_reg_4482[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[3]_i_4 
       (.I0(add_ln47_7_reg_4457_reg_n_105),
        .I1(add_ln47_10_reg_4462[1]),
        .O(\add_ln47_11_reg_4482[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[3]_i_5 
       (.I0(add_ln47_7_reg_4457_reg_n_106),
        .I1(add_ln47_10_reg_4462[0]),
        .O(\add_ln47_11_reg_4482[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[7]_i_2 
       (.I0(add_ln47_7_reg_4457_reg_n_99),
        .I1(add_ln47_10_reg_4462[7]),
        .O(\add_ln47_11_reg_4482[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[7]_i_3 
       (.I0(add_ln47_7_reg_4457_reg_n_100),
        .I1(add_ln47_10_reg_4462[6]),
        .O(\add_ln47_11_reg_4482[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[7]_i_4 
       (.I0(add_ln47_7_reg_4457_reg_n_101),
        .I1(add_ln47_10_reg_4462[5]),
        .O(\add_ln47_11_reg_4482[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_11_reg_4482[7]_i_5 
       (.I0(add_ln47_7_reg_4457_reg_n_102),
        .I1(add_ln47_10_reg_4462[4]),
        .O(\add_ln47_11_reg_4482[7]_i_5_n_1 ));
  FDRE \add_ln47_11_reg_4482_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[0]),
        .Q(add_ln47_11_reg_4482[0]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[10]),
        .Q(add_ln47_11_reg_4482[10]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[11]),
        .Q(add_ln47_11_reg_4482[11]),
        .R(1'b0));
  CARRY4 \add_ln47_11_reg_4482_reg[11]_i_1 
       (.CI(\add_ln47_11_reg_4482_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_11_reg_4482_reg[11]_i_1_n_1 ,\add_ln47_11_reg_4482_reg[11]_i_1_n_2 ,\add_ln47_11_reg_4482_reg[11]_i_1_n_3 ,\add_ln47_11_reg_4482_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_7_reg_4457_reg_n_95,add_ln47_7_reg_4457_reg_n_96,add_ln47_7_reg_4457_reg_n_97,add_ln47_7_reg_4457_reg_n_98}),
        .O(add_ln47_11_fu_2932_p2[11:8]),
        .S({\add_ln47_11_reg_4482[11]_i_2_n_1 ,\add_ln47_11_reg_4482[11]_i_3_n_1 ,\add_ln47_11_reg_4482[11]_i_4_n_1 ,\add_ln47_11_reg_4482[11]_i_5_n_1 }));
  FDRE \add_ln47_11_reg_4482_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[12]),
        .Q(add_ln47_11_reg_4482[12]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[13]),
        .Q(add_ln47_11_reg_4482[13]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[14]),
        .Q(add_ln47_11_reg_4482[14]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[15]),
        .Q(add_ln47_11_reg_4482[15]),
        .R(1'b0));
  CARRY4 \add_ln47_11_reg_4482_reg[15]_i_1 
       (.CI(\add_ln47_11_reg_4482_reg[11]_i_1_n_1 ),
        .CO({\add_ln47_11_reg_4482_reg[15]_i_1_n_1 ,\add_ln47_11_reg_4482_reg[15]_i_1_n_2 ,\add_ln47_11_reg_4482_reg[15]_i_1_n_3 ,\add_ln47_11_reg_4482_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_11_reg_4482[15]_i_2_n_1 ,add_ln47_7_reg_4457_reg_n_92,add_ln47_7_reg_4457_reg_n_93,add_ln47_7_reg_4457_reg_n_94}),
        .O(add_ln47_11_fu_2932_p2[15:12]),
        .S({\add_ln47_11_reg_4482[15]_i_3_n_1 ,\add_ln47_11_reg_4482[15]_i_4_n_1 ,\add_ln47_11_reg_4482[15]_i_5_n_1 ,\add_ln47_11_reg_4482[15]_i_6_n_1 }));
  FDRE \add_ln47_11_reg_4482_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[16]),
        .Q(add_ln47_11_reg_4482[16]),
        .R(1'b0));
  CARRY4 \add_ln47_11_reg_4482_reg[16]_i_2 
       (.CI(\add_ln47_11_reg_4482_reg[15]_i_1_n_1 ),
        .CO(\NLW_add_ln47_11_reg_4482_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln47_11_reg_4482_reg[16]_i_2_O_UNCONNECTED [3:1],add_ln47_11_fu_2932_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln47_11_reg_4482_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[1]),
        .Q(add_ln47_11_reg_4482[1]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[2]),
        .Q(add_ln47_11_reg_4482[2]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[3]),
        .Q(add_ln47_11_reg_4482[3]),
        .R(1'b0));
  CARRY4 \add_ln47_11_reg_4482_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_11_reg_4482_reg[3]_i_1_n_1 ,\add_ln47_11_reg_4482_reg[3]_i_1_n_2 ,\add_ln47_11_reg_4482_reg[3]_i_1_n_3 ,\add_ln47_11_reg_4482_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_7_reg_4457_reg_n_103,add_ln47_7_reg_4457_reg_n_104,add_ln47_7_reg_4457_reg_n_105,add_ln47_7_reg_4457_reg_n_106}),
        .O(add_ln47_11_fu_2932_p2[3:0]),
        .S({\add_ln47_11_reg_4482[3]_i_2_n_1 ,\add_ln47_11_reg_4482[3]_i_3_n_1 ,\add_ln47_11_reg_4482[3]_i_4_n_1 ,\add_ln47_11_reg_4482[3]_i_5_n_1 }));
  FDRE \add_ln47_11_reg_4482_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[4]),
        .Q(add_ln47_11_reg_4482[4]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[5]),
        .Q(add_ln47_11_reg_4482[5]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[6]),
        .Q(add_ln47_11_reg_4482[6]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[7]),
        .Q(add_ln47_11_reg_4482[7]),
        .R(1'b0));
  CARRY4 \add_ln47_11_reg_4482_reg[7]_i_1 
       (.CI(\add_ln47_11_reg_4482_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_11_reg_4482_reg[7]_i_1_n_1 ,\add_ln47_11_reg_4482_reg[7]_i_1_n_2 ,\add_ln47_11_reg_4482_reg[7]_i_1_n_3 ,\add_ln47_11_reg_4482_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_7_reg_4457_reg_n_99,add_ln47_7_reg_4457_reg_n_100,add_ln47_7_reg_4457_reg_n_101,add_ln47_7_reg_4457_reg_n_102}),
        .O(add_ln47_11_fu_2932_p2[7:4]),
        .S({\add_ln47_11_reg_4482[7]_i_2_n_1 ,\add_ln47_11_reg_4482[7]_i_3_n_1 ,\add_ln47_11_reg_4482[7]_i_4_n_1 ,\add_ln47_11_reg_4482[7]_i_5_n_1 }));
  FDRE \add_ln47_11_reg_4482_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[8]),
        .Q(add_ln47_11_reg_4482[8]),
        .R(1'b0));
  FDRE \add_ln47_11_reg_4482_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_28),
        .D(add_ln47_11_fu_2932_p2[9]),
        .Q(add_ln47_11_reg_4482[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_10 
       (.I0(add_ln47_1_reg_4543_reg_n_98),
        .I1(add_ln47_4_reg_4523[8]),
        .O(\add_ln47_12_reg_4548[11]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_3 
       (.I0(sext_ln47_6_fu_2987_p1[11]),
        .I1(add_ln47_11_reg_4482[11]),
        .O(\add_ln47_12_reg_4548[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_4 
       (.I0(sext_ln47_6_fu_2987_p1[10]),
        .I1(add_ln47_11_reg_4482[10]),
        .O(\add_ln47_12_reg_4548[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_5 
       (.I0(sext_ln47_6_fu_2987_p1[9]),
        .I1(add_ln47_11_reg_4482[9]),
        .O(\add_ln47_12_reg_4548[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_6 
       (.I0(sext_ln47_6_fu_2987_p1[8]),
        .I1(add_ln47_11_reg_4482[8]),
        .O(\add_ln47_12_reg_4548[11]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_7 
       (.I0(add_ln47_1_reg_4543_reg_n_95),
        .I1(add_ln47_4_reg_4523[11]),
        .O(\add_ln47_12_reg_4548[11]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_8 
       (.I0(add_ln47_1_reg_4543_reg_n_96),
        .I1(add_ln47_4_reg_4523[10]),
        .O(\add_ln47_12_reg_4548[11]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[11]_i_9 
       (.I0(add_ln47_1_reg_4543_reg_n_97),
        .I1(add_ln47_4_reg_4523[9]),
        .O(\add_ln47_12_reg_4548[11]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_10 
       (.I0(add_ln47_1_reg_4543_reg_n_93),
        .I1(add_ln47_4_reg_4523[13]),
        .O(\add_ln47_12_reg_4548[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_11 
       (.I0(add_ln47_1_reg_4543_reg_n_94),
        .I1(add_ln47_4_reg_4523[12]),
        .O(\add_ln47_12_reg_4548[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_3 
       (.I0(sext_ln47_6_fu_2987_p1[15]),
        .I1(add_ln47_11_reg_4482[15]),
        .O(\add_ln47_12_reg_4548[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_4 
       (.I0(sext_ln47_6_fu_2987_p1[14]),
        .I1(add_ln47_11_reg_4482[14]),
        .O(\add_ln47_12_reg_4548[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_5 
       (.I0(sext_ln47_6_fu_2987_p1[13]),
        .I1(add_ln47_11_reg_4482[13]),
        .O(\add_ln47_12_reg_4548[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_6 
       (.I0(sext_ln47_6_fu_2987_p1[12]),
        .I1(add_ln47_11_reg_4482[12]),
        .O(\add_ln47_12_reg_4548[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_12_reg_4548[15]_i_7 
       (.I0(add_ln47_1_reg_4543_reg_n_91),
        .O(\add_ln47_12_reg_4548[15]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_8 
       (.I0(add_ln47_1_reg_4543_reg_n_91),
        .I1(add_ln47_4_reg_4523[15]),
        .O(\add_ln47_12_reg_4548[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[15]_i_9 
       (.I0(add_ln47_1_reg_4543_reg_n_92),
        .I1(add_ln47_4_reg_4523[14]),
        .O(\add_ln47_12_reg_4548[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_12_reg_4548[17]_i_4 
       (.I0(\add_ln47_12_reg_4548_reg[17]_i_3_n_4 ),
        .I1(add_ln47_11_reg_4482[16]),
        .O(\add_ln47_12_reg_4548[17]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_10 
       (.I0(add_ln47_1_reg_4543_reg_n_106),
        .I1(add_ln47_4_reg_4523[0]),
        .O(\add_ln47_12_reg_4548[3]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_3 
       (.I0(sext_ln47_6_fu_2987_p1[3]),
        .I1(add_ln47_11_reg_4482[3]),
        .O(\add_ln47_12_reg_4548[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_4 
       (.I0(sext_ln47_6_fu_2987_p1[2]),
        .I1(add_ln47_11_reg_4482[2]),
        .O(\add_ln47_12_reg_4548[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_5 
       (.I0(sext_ln47_6_fu_2987_p1[1]),
        .I1(add_ln47_11_reg_4482[1]),
        .O(\add_ln47_12_reg_4548[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_6 
       (.I0(sext_ln47_6_fu_2987_p1[0]),
        .I1(add_ln47_11_reg_4482[0]),
        .O(\add_ln47_12_reg_4548[3]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_7 
       (.I0(add_ln47_1_reg_4543_reg_n_103),
        .I1(add_ln47_4_reg_4523[3]),
        .O(\add_ln47_12_reg_4548[3]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_8 
       (.I0(add_ln47_1_reg_4543_reg_n_104),
        .I1(add_ln47_4_reg_4523[2]),
        .O(\add_ln47_12_reg_4548[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[3]_i_9 
       (.I0(add_ln47_1_reg_4543_reg_n_105),
        .I1(add_ln47_4_reg_4523[1]),
        .O(\add_ln47_12_reg_4548[3]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_10 
       (.I0(add_ln47_1_reg_4543_reg_n_102),
        .I1(add_ln47_4_reg_4523[4]),
        .O(\add_ln47_12_reg_4548[7]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_3 
       (.I0(sext_ln47_6_fu_2987_p1[7]),
        .I1(add_ln47_11_reg_4482[7]),
        .O(\add_ln47_12_reg_4548[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_4 
       (.I0(sext_ln47_6_fu_2987_p1[6]),
        .I1(add_ln47_11_reg_4482[6]),
        .O(\add_ln47_12_reg_4548[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_5 
       (.I0(sext_ln47_6_fu_2987_p1[5]),
        .I1(add_ln47_11_reg_4482[5]),
        .O(\add_ln47_12_reg_4548[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_6 
       (.I0(sext_ln47_6_fu_2987_p1[4]),
        .I1(add_ln47_11_reg_4482[4]),
        .O(\add_ln47_12_reg_4548[7]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_7 
       (.I0(add_ln47_1_reg_4543_reg_n_99),
        .I1(add_ln47_4_reg_4523[7]),
        .O(\add_ln47_12_reg_4548[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_8 
       (.I0(add_ln47_1_reg_4543_reg_n_100),
        .I1(add_ln47_4_reg_4523[6]),
        .O(\add_ln47_12_reg_4548[7]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_12_reg_4548[7]_i_9 
       (.I0(add_ln47_1_reg_4543_reg_n_101),
        .I1(add_ln47_4_reg_4523[5]),
        .O(\add_ln47_12_reg_4548[7]_i_9_n_1 ));
  FDRE \add_ln47_12_reg_4548_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[0]),
        .Q(add_ln47_12_reg_4548[0]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[10]),
        .Q(add_ln47_12_reg_4548[10]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[11]),
        .Q(add_ln47_12_reg_4548[11]),
        .R(1'b0));
  CARRY4 \add_ln47_12_reg_4548_reg[11]_i_1 
       (.CI(\add_ln47_12_reg_4548_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_12_reg_4548_reg[11]_i_1_n_1 ,\add_ln47_12_reg_4548_reg[11]_i_1_n_2 ,\add_ln47_12_reg_4548_reg[11]_i_1_n_3 ,\add_ln47_12_reg_4548_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(sext_ln47_6_fu_2987_p1[11:8]),
        .O(add_ln47_12_fu_2999_p2[11:8]),
        .S({\add_ln47_12_reg_4548[11]_i_3_n_1 ,\add_ln47_12_reg_4548[11]_i_4_n_1 ,\add_ln47_12_reg_4548[11]_i_5_n_1 ,\add_ln47_12_reg_4548[11]_i_6_n_1 }));
  CARRY4 \add_ln47_12_reg_4548_reg[11]_i_2 
       (.CI(\add_ln47_12_reg_4548_reg[7]_i_2_n_1 ),
        .CO({\add_ln47_12_reg_4548_reg[11]_i_2_n_1 ,\add_ln47_12_reg_4548_reg[11]_i_2_n_2 ,\add_ln47_12_reg_4548_reg[11]_i_2_n_3 ,\add_ln47_12_reg_4548_reg[11]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_1_reg_4543_reg_n_95,add_ln47_1_reg_4543_reg_n_96,add_ln47_1_reg_4543_reg_n_97,add_ln47_1_reg_4543_reg_n_98}),
        .O(sext_ln47_6_fu_2987_p1[11:8]),
        .S({\add_ln47_12_reg_4548[11]_i_7_n_1 ,\add_ln47_12_reg_4548[11]_i_8_n_1 ,\add_ln47_12_reg_4548[11]_i_9_n_1 ,\add_ln47_12_reg_4548[11]_i_10_n_1 }));
  FDRE \add_ln47_12_reg_4548_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[12]),
        .Q(add_ln47_12_reg_4548[12]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[13]),
        .Q(add_ln47_12_reg_4548[13]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[14]),
        .Q(add_ln47_12_reg_4548[14]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[15]),
        .Q(add_ln47_12_reg_4548[15]),
        .R(1'b0));
  CARRY4 \add_ln47_12_reg_4548_reg[15]_i_1 
       (.CI(\add_ln47_12_reg_4548_reg[11]_i_1_n_1 ),
        .CO({\add_ln47_12_reg_4548_reg[15]_i_1_n_1 ,\add_ln47_12_reg_4548_reg[15]_i_1_n_2 ,\add_ln47_12_reg_4548_reg[15]_i_1_n_3 ,\add_ln47_12_reg_4548_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(sext_ln47_6_fu_2987_p1[15:12]),
        .O(add_ln47_12_fu_2999_p2[15:12]),
        .S({\add_ln47_12_reg_4548[15]_i_3_n_1 ,\add_ln47_12_reg_4548[15]_i_4_n_1 ,\add_ln47_12_reg_4548[15]_i_5_n_1 ,\add_ln47_12_reg_4548[15]_i_6_n_1 }));
  CARRY4 \add_ln47_12_reg_4548_reg[15]_i_2 
       (.CI(\add_ln47_12_reg_4548_reg[11]_i_2_n_1 ),
        .CO({\add_ln47_12_reg_4548_reg[15]_i_2_n_1 ,\add_ln47_12_reg_4548_reg[15]_i_2_n_2 ,\add_ln47_12_reg_4548_reg[15]_i_2_n_3 ,\add_ln47_12_reg_4548_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_12_reg_4548[15]_i_7_n_1 ,add_ln47_1_reg_4543_reg_n_92,add_ln47_1_reg_4543_reg_n_93,add_ln47_1_reg_4543_reg_n_94}),
        .O(sext_ln47_6_fu_2987_p1[15:12]),
        .S({\add_ln47_12_reg_4548[15]_i_8_n_1 ,\add_ln47_12_reg_4548[15]_i_9_n_1 ,\add_ln47_12_reg_4548[15]_i_10_n_1 ,\add_ln47_12_reg_4548[15]_i_11_n_1 }));
  FDRE \add_ln47_12_reg_4548_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[16]),
        .Q(add_ln47_12_reg_4548[16]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[17]),
        .Q(add_ln47_12_reg_4548[17]),
        .R(1'b0));
  CARRY4 \add_ln47_12_reg_4548_reg[17]_i_2 
       (.CI(\add_ln47_12_reg_4548_reg[15]_i_1_n_1 ),
        .CO({\NLW_add_ln47_12_reg_4548_reg[17]_i_2_CO_UNCONNECTED [3:1],\add_ln47_12_reg_4548_reg[17]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\add_ln47_12_reg_4548_reg[17]_i_3_n_4 }),
        .O({\NLW_add_ln47_12_reg_4548_reg[17]_i_2_O_UNCONNECTED [3:2],add_ln47_12_fu_2999_p2[17:16]}),
        .S({1'b0,1'b0,1'b1,\add_ln47_12_reg_4548[17]_i_4_n_1 }));
  CARRY4 \add_ln47_12_reg_4548_reg[17]_i_3 
       (.CI(\add_ln47_12_reg_4548_reg[15]_i_2_n_1 ),
        .CO({\NLW_add_ln47_12_reg_4548_reg[17]_i_3_CO_UNCONNECTED [3:1],\add_ln47_12_reg_4548_reg[17]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln47_12_reg_4548_reg[17]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln47_12_reg_4548_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[1]),
        .Q(add_ln47_12_reg_4548[1]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[2]),
        .Q(add_ln47_12_reg_4548[2]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[3]),
        .Q(add_ln47_12_reg_4548[3]),
        .R(1'b0));
  CARRY4 \add_ln47_12_reg_4548_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_12_reg_4548_reg[3]_i_1_n_1 ,\add_ln47_12_reg_4548_reg[3]_i_1_n_2 ,\add_ln47_12_reg_4548_reg[3]_i_1_n_3 ,\add_ln47_12_reg_4548_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(sext_ln47_6_fu_2987_p1[3:0]),
        .O(add_ln47_12_fu_2999_p2[3:0]),
        .S({\add_ln47_12_reg_4548[3]_i_3_n_1 ,\add_ln47_12_reg_4548[3]_i_4_n_1 ,\add_ln47_12_reg_4548[3]_i_5_n_1 ,\add_ln47_12_reg_4548[3]_i_6_n_1 }));
  CARRY4 \add_ln47_12_reg_4548_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\add_ln47_12_reg_4548_reg[3]_i_2_n_1 ,\add_ln47_12_reg_4548_reg[3]_i_2_n_2 ,\add_ln47_12_reg_4548_reg[3]_i_2_n_3 ,\add_ln47_12_reg_4548_reg[3]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_1_reg_4543_reg_n_103,add_ln47_1_reg_4543_reg_n_104,add_ln47_1_reg_4543_reg_n_105,add_ln47_1_reg_4543_reg_n_106}),
        .O(sext_ln47_6_fu_2987_p1[3:0]),
        .S({\add_ln47_12_reg_4548[3]_i_7_n_1 ,\add_ln47_12_reg_4548[3]_i_8_n_1 ,\add_ln47_12_reg_4548[3]_i_9_n_1 ,\add_ln47_12_reg_4548[3]_i_10_n_1 }));
  FDRE \add_ln47_12_reg_4548_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[4]),
        .Q(add_ln47_12_reg_4548[4]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[5]),
        .Q(add_ln47_12_reg_4548[5]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[6]),
        .Q(add_ln47_12_reg_4548[6]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[7]),
        .Q(add_ln47_12_reg_4548[7]),
        .R(1'b0));
  CARRY4 \add_ln47_12_reg_4548_reg[7]_i_1 
       (.CI(\add_ln47_12_reg_4548_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_12_reg_4548_reg[7]_i_1_n_1 ,\add_ln47_12_reg_4548_reg[7]_i_1_n_2 ,\add_ln47_12_reg_4548_reg[7]_i_1_n_3 ,\add_ln47_12_reg_4548_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(sext_ln47_6_fu_2987_p1[7:4]),
        .O(add_ln47_12_fu_2999_p2[7:4]),
        .S({\add_ln47_12_reg_4548[7]_i_3_n_1 ,\add_ln47_12_reg_4548[7]_i_4_n_1 ,\add_ln47_12_reg_4548[7]_i_5_n_1 ,\add_ln47_12_reg_4548[7]_i_6_n_1 }));
  CARRY4 \add_ln47_12_reg_4548_reg[7]_i_2 
       (.CI(\add_ln47_12_reg_4548_reg[3]_i_2_n_1 ),
        .CO({\add_ln47_12_reg_4548_reg[7]_i_2_n_1 ,\add_ln47_12_reg_4548_reg[7]_i_2_n_2 ,\add_ln47_12_reg_4548_reg[7]_i_2_n_3 ,\add_ln47_12_reg_4548_reg[7]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_1_reg_4543_reg_n_99,add_ln47_1_reg_4543_reg_n_100,add_ln47_1_reg_4543_reg_n_101,add_ln47_1_reg_4543_reg_n_102}),
        .O(sext_ln47_6_fu_2987_p1[7:4]),
        .S({\add_ln47_12_reg_4548[7]_i_7_n_1 ,\add_ln47_12_reg_4548[7]_i_8_n_1 ,\add_ln47_12_reg_4548[7]_i_9_n_1 ,\add_ln47_12_reg_4548[7]_i_10_n_1 }));
  FDRE \add_ln47_12_reg_4548_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[8]),
        .Q(add_ln47_12_reg_4548[8]),
        .R(1'b0));
  FDRE \add_ln47_12_reg_4548_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(add_ln47_12_fu_2999_p2[9]),
        .Q(add_ln47_12_reg_4548[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_13_reg_3924_reg
       (.A({cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_13_reg_3924_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_13_reg_3924_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_13_reg_3924_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_13_reg_3924_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_54),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(cnn_accel_gmem_m_axi_U_n_19),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_56),
        .CEP(gmem_ARADDR1134_out),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_13_reg_3924_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_13_reg_3924_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_13_reg_3924_reg_P_UNCONNECTED[47:15],add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_93,add_ln47_13_reg_3924_reg_n_94,add_ln47_13_reg_3924_reg_n_95,add_ln47_13_reg_3924_reg_n_96,add_ln47_13_reg_3924_reg_n_97,add_ln47_13_reg_3924_reg_n_98,add_ln47_13_reg_3924_reg_n_99,add_ln47_13_reg_3924_reg_n_100,add_ln47_13_reg_3924_reg_n_101,add_ln47_13_reg_3924_reg_n_102,add_ln47_13_reg_3924_reg_n_103,add_ln47_13_reg_3924_reg_n_104,add_ln47_13_reg_3924_reg_n_105,add_ln47_13_reg_3924_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_13_reg_3924_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_13_reg_3924_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U5_n_1,cnn_accel_mac_mulg8j_U5_n_2,cnn_accel_mac_mulg8j_U5_n_3,cnn_accel_mac_mulg8j_U5_n_4,cnn_accel_mac_mulg8j_U5_n_5,cnn_accel_mac_mulg8j_U5_n_6,cnn_accel_mac_mulg8j_U5_n_7,cnn_accel_mac_mulg8j_U5_n_8,cnn_accel_mac_mulg8j_U5_n_9,cnn_accel_mac_mulg8j_U5_n_10,cnn_accel_mac_mulg8j_U5_n_11,cnn_accel_mac_mulg8j_U5_n_12,cnn_accel_mac_mulg8j_U5_n_13,cnn_accel_mac_mulg8j_U5_n_14,cnn_accel_mac_mulg8j_U5_n_15,cnn_accel_mac_mulg8j_U5_n_16,cnn_accel_mac_mulg8j_U5_n_17,cnn_accel_mac_mulg8j_U5_n_18,cnn_accel_mac_mulg8j_U5_n_19,cnn_accel_mac_mulg8j_U5_n_20,cnn_accel_mac_mulg8j_U5_n_21,cnn_accel_mac_mulg8j_U5_n_22,cnn_accel_mac_mulg8j_U5_n_23,cnn_accel_mac_mulg8j_U5_n_24,cnn_accel_mac_mulg8j_U5_n_25,cnn_accel_mac_mulg8j_U5_n_26,cnn_accel_mac_mulg8j_U5_n_27,cnn_accel_mac_mulg8j_U5_n_28,cnn_accel_mac_mulg8j_U5_n_29,cnn_accel_mac_mulg8j_U5_n_30,cnn_accel_mac_mulg8j_U5_n_31,cnn_accel_mac_mulg8j_U5_n_32,cnn_accel_mac_mulg8j_U5_n_33,cnn_accel_mac_mulg8j_U5_n_34,cnn_accel_mac_mulg8j_U5_n_35,cnn_accel_mac_mulg8j_U5_n_36,cnn_accel_mac_mulg8j_U5_n_37,cnn_accel_mac_mulg8j_U5_n_38,cnn_accel_mac_mulg8j_U5_n_39,cnn_accel_mac_mulg8j_U5_n_40,cnn_accel_mac_mulg8j_U5_n_41,cnn_accel_mac_mulg8j_U5_n_42,cnn_accel_mac_mulg8j_U5_n_43,cnn_accel_mac_mulg8j_U5_n_44,cnn_accel_mac_mulg8j_U5_n_45,cnn_accel_mac_mulg8j_U5_n_46,cnn_accel_mac_mulg8j_U5_n_47,cnn_accel_mac_mulg8j_U5_n_48}),
        .PCOUT(NLW_add_ln47_13_reg_3924_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_13_reg_3924_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_14_reg_4309_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_14_reg_4309_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_257,gmem_RDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_14_reg_4309_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_92,add_ln47_13_reg_3924_reg_n_93,add_ln47_13_reg_3924_reg_n_94,add_ln47_13_reg_3924_reg_n_95,add_ln47_13_reg_3924_reg_n_96,add_ln47_13_reg_3924_reg_n_97,add_ln47_13_reg_3924_reg_n_98,add_ln47_13_reg_3924_reg_n_99,add_ln47_13_reg_3924_reg_n_100,add_ln47_13_reg_3924_reg_n_101,add_ln47_13_reg_3924_reg_n_102,add_ln47_13_reg_3924_reg_n_103,add_ln47_13_reg_3924_reg_n_104,add_ln47_13_reg_3924_reg_n_105,add_ln47_13_reg_3924_reg_n_106}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_14_reg_4309_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_14_reg_4309_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(cnn_accel_gmem_m_axi_U_n_34),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cnn_accel_gmem_m_axi_U_n_48),
        .CEB2(cnn_accel_gmem_m_axi_U_n_34),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_34),
        .CEP(gmem_ARADDR1183_out),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_14_reg_4309_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_14_reg_4309_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_14_reg_4309_reg_P_UNCONNECTED[47:16],add_ln47_14_reg_4309_reg_n_91,add_ln47_14_reg_4309_reg_n_92,add_ln47_14_reg_4309_reg_n_93,add_ln47_14_reg_4309_reg_n_94,add_ln47_14_reg_4309_reg_n_95,add_ln47_14_reg_4309_reg_n_96,add_ln47_14_reg_4309_reg_n_97,add_ln47_14_reg_4309_reg_n_98,add_ln47_14_reg_4309_reg_n_99,add_ln47_14_reg_4309_reg_n_100,add_ln47_14_reg_4309_reg_n_101,add_ln47_14_reg_4309_reg_n_102,add_ln47_14_reg_4309_reg_n_103,add_ln47_14_reg_4309_reg_n_104,add_ln47_14_reg_4309_reg_n_105,add_ln47_14_reg_4309_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_14_reg_4309_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_14_reg_4309_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln47_14_reg_4309_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_14_reg_4309_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_15_reg_4008_reg
       (.A({cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_274,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_15_reg_4008_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_15_reg_4008_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_15_reg_4008_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_15_reg_4008_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_56),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8520),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_13),
        .CEP(cnn_accel_gmem_m_axi_U_n_57),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_15_reg_4008_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_15_reg_4008_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_15_reg_4008_reg_P_UNCONNECTED[47:15],add_ln47_15_reg_4008_reg_n_92,add_ln47_15_reg_4008_reg_n_93,add_ln47_15_reg_4008_reg_n_94,add_ln47_15_reg_4008_reg_n_95,add_ln47_15_reg_4008_reg_n_96,add_ln47_15_reg_4008_reg_n_97,add_ln47_15_reg_4008_reg_n_98,add_ln47_15_reg_4008_reg_n_99,add_ln47_15_reg_4008_reg_n_100,add_ln47_15_reg_4008_reg_n_101,add_ln47_15_reg_4008_reg_n_102,add_ln47_15_reg_4008_reg_n_103,add_ln47_15_reg_4008_reg_n_104,add_ln47_15_reg_4008_reg_n_105,add_ln47_15_reg_4008_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_15_reg_4008_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_15_reg_4008_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U6_n_1,cnn_accel_mac_mulg8j_U6_n_2,cnn_accel_mac_mulg8j_U6_n_3,cnn_accel_mac_mulg8j_U6_n_4,cnn_accel_mac_mulg8j_U6_n_5,cnn_accel_mac_mulg8j_U6_n_6,cnn_accel_mac_mulg8j_U6_n_7,cnn_accel_mac_mulg8j_U6_n_8,cnn_accel_mac_mulg8j_U6_n_9,cnn_accel_mac_mulg8j_U6_n_10,cnn_accel_mac_mulg8j_U6_n_11,cnn_accel_mac_mulg8j_U6_n_12,cnn_accel_mac_mulg8j_U6_n_13,cnn_accel_mac_mulg8j_U6_n_14,cnn_accel_mac_mulg8j_U6_n_15,cnn_accel_mac_mulg8j_U6_n_16,cnn_accel_mac_mulg8j_U6_n_17,cnn_accel_mac_mulg8j_U6_n_18,cnn_accel_mac_mulg8j_U6_n_19,cnn_accel_mac_mulg8j_U6_n_20,cnn_accel_mac_mulg8j_U6_n_21,cnn_accel_mac_mulg8j_U6_n_22,cnn_accel_mac_mulg8j_U6_n_23,cnn_accel_mac_mulg8j_U6_n_24,cnn_accel_mac_mulg8j_U6_n_25,cnn_accel_mac_mulg8j_U6_n_26,cnn_accel_mac_mulg8j_U6_n_27,cnn_accel_mac_mulg8j_U6_n_28,cnn_accel_mac_mulg8j_U6_n_29,cnn_accel_mac_mulg8j_U6_n_30,cnn_accel_mac_mulg8j_U6_n_31,cnn_accel_mac_mulg8j_U6_n_32,cnn_accel_mac_mulg8j_U6_n_33,cnn_accel_mac_mulg8j_U6_n_34,cnn_accel_mac_mulg8j_U6_n_35,cnn_accel_mac_mulg8j_U6_n_36,cnn_accel_mac_mulg8j_U6_n_37,cnn_accel_mac_mulg8j_U6_n_38,cnn_accel_mac_mulg8j_U6_n_39,cnn_accel_mac_mulg8j_U6_n_40,cnn_accel_mac_mulg8j_U6_n_41,cnn_accel_mac_mulg8j_U6_n_42,cnn_accel_mac_mulg8j_U6_n_43,cnn_accel_mac_mulg8j_U6_n_44,cnn_accel_mac_mulg8j_U6_n_45,cnn_accel_mac_mulg8j_U6_n_46,cnn_accel_mac_mulg8j_U6_n_47,cnn_accel_mac_mulg8j_U6_n_48}),
        .PCOUT(NLW_add_ln47_15_reg_4008_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_15_reg_4008_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_16_reg_4057_reg
       (.A({cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_276,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_16_reg_4057_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_16_reg_4057_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_16_reg_4057_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_16_reg_4057_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_58),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8640),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_41),
        .CEP(cnn_accel_gmem_m_axi_U_n_49),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_16_reg_4057_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_16_reg_4057_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_16_reg_4057_reg_P_UNCONNECTED[47:15],add_ln47_16_reg_4057_reg_n_92,add_ln47_16_reg_4057_reg_n_93,add_ln47_16_reg_4057_reg_n_94,add_ln47_16_reg_4057_reg_n_95,add_ln47_16_reg_4057_reg_n_96,add_ln47_16_reg_4057_reg_n_97,add_ln47_16_reg_4057_reg_n_98,add_ln47_16_reg_4057_reg_n_99,add_ln47_16_reg_4057_reg_n_100,add_ln47_16_reg_4057_reg_n_101,add_ln47_16_reg_4057_reg_n_102,add_ln47_16_reg_4057_reg_n_103,add_ln47_16_reg_4057_reg_n_104,add_ln47_16_reg_4057_reg_n_105,add_ln47_16_reg_4057_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_16_reg_4057_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_16_reg_4057_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U7_n_1,cnn_accel_mac_mulg8j_U7_n_2,cnn_accel_mac_mulg8j_U7_n_3,cnn_accel_mac_mulg8j_U7_n_4,cnn_accel_mac_mulg8j_U7_n_5,cnn_accel_mac_mulg8j_U7_n_6,cnn_accel_mac_mulg8j_U7_n_7,cnn_accel_mac_mulg8j_U7_n_8,cnn_accel_mac_mulg8j_U7_n_9,cnn_accel_mac_mulg8j_U7_n_10,cnn_accel_mac_mulg8j_U7_n_11,cnn_accel_mac_mulg8j_U7_n_12,cnn_accel_mac_mulg8j_U7_n_13,cnn_accel_mac_mulg8j_U7_n_14,cnn_accel_mac_mulg8j_U7_n_15,cnn_accel_mac_mulg8j_U7_n_16,cnn_accel_mac_mulg8j_U7_n_17,cnn_accel_mac_mulg8j_U7_n_18,cnn_accel_mac_mulg8j_U7_n_19,cnn_accel_mac_mulg8j_U7_n_20,cnn_accel_mac_mulg8j_U7_n_21,cnn_accel_mac_mulg8j_U7_n_22,cnn_accel_mac_mulg8j_U7_n_23,cnn_accel_mac_mulg8j_U7_n_24,cnn_accel_mac_mulg8j_U7_n_25,cnn_accel_mac_mulg8j_U7_n_26,cnn_accel_mac_mulg8j_U7_n_27,cnn_accel_mac_mulg8j_U7_n_28,cnn_accel_mac_mulg8j_U7_n_29,cnn_accel_mac_mulg8j_U7_n_30,cnn_accel_mac_mulg8j_U7_n_31,cnn_accel_mac_mulg8j_U7_n_32,cnn_accel_mac_mulg8j_U7_n_33,cnn_accel_mac_mulg8j_U7_n_34,cnn_accel_mac_mulg8j_U7_n_35,cnn_accel_mac_mulg8j_U7_n_36,cnn_accel_mac_mulg8j_U7_n_37,cnn_accel_mac_mulg8j_U7_n_38,cnn_accel_mac_mulg8j_U7_n_39,cnn_accel_mac_mulg8j_U7_n_40,cnn_accel_mac_mulg8j_U7_n_41,cnn_accel_mac_mulg8j_U7_n_42,cnn_accel_mac_mulg8j_U7_n_43,cnn_accel_mac_mulg8j_U7_n_44,cnn_accel_mac_mulg8j_U7_n_45,cnn_accel_mac_mulg8j_U7_n_46,cnn_accel_mac_mulg8j_U7_n_47,cnn_accel_mac_mulg8j_U7_n_48}),
        .PCOUT(NLW_add_ln47_16_reg_4057_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_16_reg_4057_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[11]_i_2 
       (.I0(add_ln47_15_reg_4008_reg_n_95),
        .I1(add_ln47_16_reg_4057_reg_n_95),
        .O(\add_ln47_17_reg_4092[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[11]_i_3 
       (.I0(add_ln47_15_reg_4008_reg_n_96),
        .I1(add_ln47_16_reg_4057_reg_n_96),
        .O(\add_ln47_17_reg_4092[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[11]_i_4 
       (.I0(add_ln47_15_reg_4008_reg_n_97),
        .I1(add_ln47_16_reg_4057_reg_n_97),
        .O(\add_ln47_17_reg_4092[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[11]_i_5 
       (.I0(add_ln47_15_reg_4008_reg_n_98),
        .I1(add_ln47_16_reg_4057_reg_n_98),
        .O(\add_ln47_17_reg_4092[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_17_reg_4092[15]_i_2 
       (.I0(add_ln47_15_reg_4008_reg_n_92),
        .O(\add_ln47_17_reg_4092[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[15]_i_3 
       (.I0(add_ln47_15_reg_4008_reg_n_92),
        .I1(add_ln47_16_reg_4057_reg_n_92),
        .O(\add_ln47_17_reg_4092[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[15]_i_4 
       (.I0(add_ln47_15_reg_4008_reg_n_93),
        .I1(add_ln47_16_reg_4057_reg_n_93),
        .O(\add_ln47_17_reg_4092[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[15]_i_5 
       (.I0(add_ln47_15_reg_4008_reg_n_94),
        .I1(add_ln47_16_reg_4057_reg_n_94),
        .O(\add_ln47_17_reg_4092[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[3]_i_2 
       (.I0(add_ln47_15_reg_4008_reg_n_103),
        .I1(add_ln47_16_reg_4057_reg_n_103),
        .O(\add_ln47_17_reg_4092[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[3]_i_3 
       (.I0(add_ln47_15_reg_4008_reg_n_104),
        .I1(add_ln47_16_reg_4057_reg_n_104),
        .O(\add_ln47_17_reg_4092[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[3]_i_4 
       (.I0(add_ln47_15_reg_4008_reg_n_105),
        .I1(add_ln47_16_reg_4057_reg_n_105),
        .O(\add_ln47_17_reg_4092[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[3]_i_5 
       (.I0(add_ln47_15_reg_4008_reg_n_106),
        .I1(add_ln47_16_reg_4057_reg_n_106),
        .O(\add_ln47_17_reg_4092[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[7]_i_2 
       (.I0(add_ln47_15_reg_4008_reg_n_99),
        .I1(add_ln47_16_reg_4057_reg_n_99),
        .O(\add_ln47_17_reg_4092[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[7]_i_3 
       (.I0(add_ln47_15_reg_4008_reg_n_100),
        .I1(add_ln47_16_reg_4057_reg_n_100),
        .O(\add_ln47_17_reg_4092[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[7]_i_4 
       (.I0(add_ln47_15_reg_4008_reg_n_101),
        .I1(add_ln47_16_reg_4057_reg_n_101),
        .O(\add_ln47_17_reg_4092[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_17_reg_4092[7]_i_5 
       (.I0(add_ln47_15_reg_4008_reg_n_102),
        .I1(add_ln47_16_reg_4057_reg_n_102),
        .O(\add_ln47_17_reg_4092[7]_i_5_n_1 ));
  FDRE \add_ln47_17_reg_4092_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[0]),
        .Q(add_ln47_17_reg_4092[0]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[10]),
        .Q(add_ln47_17_reg_4092[10]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[11]),
        .Q(add_ln47_17_reg_4092[11]),
        .R(1'b0));
  CARRY4 \add_ln47_17_reg_4092_reg[11]_i_1 
       (.CI(\add_ln47_17_reg_4092_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_17_reg_4092_reg[11]_i_1_n_1 ,\add_ln47_17_reg_4092_reg[11]_i_1_n_2 ,\add_ln47_17_reg_4092_reg[11]_i_1_n_3 ,\add_ln47_17_reg_4092_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_15_reg_4008_reg_n_95,add_ln47_15_reg_4008_reg_n_96,add_ln47_15_reg_4008_reg_n_97,add_ln47_15_reg_4008_reg_n_98}),
        .O(add_ln47_17_fu_2566_p2[11:8]),
        .S({\add_ln47_17_reg_4092[11]_i_2_n_1 ,\add_ln47_17_reg_4092[11]_i_3_n_1 ,\add_ln47_17_reg_4092[11]_i_4_n_1 ,\add_ln47_17_reg_4092[11]_i_5_n_1 }));
  FDRE \add_ln47_17_reg_4092_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[12]),
        .Q(add_ln47_17_reg_4092[12]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[13]),
        .Q(add_ln47_17_reg_4092[13]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[14]),
        .Q(add_ln47_17_reg_4092[14]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[15]),
        .Q(add_ln47_17_reg_4092[15]),
        .R(1'b0));
  CARRY4 \add_ln47_17_reg_4092_reg[15]_i_1 
       (.CI(\add_ln47_17_reg_4092_reg[11]_i_1_n_1 ),
        .CO({\NLW_add_ln47_17_reg_4092_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln47_17_reg_4092_reg[15]_i_1_n_2 ,\add_ln47_17_reg_4092_reg[15]_i_1_n_3 ,\add_ln47_17_reg_4092_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln47_17_reg_4092[15]_i_2_n_1 ,add_ln47_15_reg_4008_reg_n_93,add_ln47_15_reg_4008_reg_n_94}),
        .O(add_ln47_17_fu_2566_p2[15:12]),
        .S({1'b1,\add_ln47_17_reg_4092[15]_i_3_n_1 ,\add_ln47_17_reg_4092[15]_i_4_n_1 ,\add_ln47_17_reg_4092[15]_i_5_n_1 }));
  FDRE \add_ln47_17_reg_4092_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[1]),
        .Q(add_ln47_17_reg_4092[1]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[2]),
        .Q(add_ln47_17_reg_4092[2]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[3]),
        .Q(add_ln47_17_reg_4092[3]),
        .R(1'b0));
  CARRY4 \add_ln47_17_reg_4092_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_17_reg_4092_reg[3]_i_1_n_1 ,\add_ln47_17_reg_4092_reg[3]_i_1_n_2 ,\add_ln47_17_reg_4092_reg[3]_i_1_n_3 ,\add_ln47_17_reg_4092_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_15_reg_4008_reg_n_103,add_ln47_15_reg_4008_reg_n_104,add_ln47_15_reg_4008_reg_n_105,add_ln47_15_reg_4008_reg_n_106}),
        .O(add_ln47_17_fu_2566_p2[3:0]),
        .S({\add_ln47_17_reg_4092[3]_i_2_n_1 ,\add_ln47_17_reg_4092[3]_i_3_n_1 ,\add_ln47_17_reg_4092[3]_i_4_n_1 ,\add_ln47_17_reg_4092[3]_i_5_n_1 }));
  FDRE \add_ln47_17_reg_4092_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[4]),
        .Q(add_ln47_17_reg_4092[4]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[5]),
        .Q(add_ln47_17_reg_4092[5]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[6]),
        .Q(add_ln47_17_reg_4092[6]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[7]),
        .Q(add_ln47_17_reg_4092[7]),
        .R(1'b0));
  CARRY4 \add_ln47_17_reg_4092_reg[7]_i_1 
       (.CI(\add_ln47_17_reg_4092_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_17_reg_4092_reg[7]_i_1_n_1 ,\add_ln47_17_reg_4092_reg[7]_i_1_n_2 ,\add_ln47_17_reg_4092_reg[7]_i_1_n_3 ,\add_ln47_17_reg_4092_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_15_reg_4008_reg_n_99,add_ln47_15_reg_4008_reg_n_100,add_ln47_15_reg_4008_reg_n_101,add_ln47_15_reg_4008_reg_n_102}),
        .O(add_ln47_17_fu_2566_p2[7:4]),
        .S({\add_ln47_17_reg_4092[7]_i_2_n_1 ,\add_ln47_17_reg_4092[7]_i_3_n_1 ,\add_ln47_17_reg_4092[7]_i_4_n_1 ,\add_ln47_17_reg_4092[7]_i_5_n_1 }));
  FDRE \add_ln47_17_reg_4092_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[8]),
        .Q(add_ln47_17_reg_4092[8]),
        .R(1'b0));
  FDRE \add_ln47_17_reg_4092_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_16),
        .D(add_ln47_17_fu_2566_p2[9]),
        .Q(add_ln47_17_reg_4092[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[11]_i_2 
       (.I0(add_ln47_14_reg_4309_reg_n_95),
        .I1(add_ln47_17_reg_4092[11]),
        .O(\add_ln47_18_reg_4355[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[11]_i_3 
       (.I0(add_ln47_14_reg_4309_reg_n_96),
        .I1(add_ln47_17_reg_4092[10]),
        .O(\add_ln47_18_reg_4355[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[11]_i_4 
       (.I0(add_ln47_14_reg_4309_reg_n_97),
        .I1(add_ln47_17_reg_4092[9]),
        .O(\add_ln47_18_reg_4355[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[11]_i_5 
       (.I0(add_ln47_14_reg_4309_reg_n_98),
        .I1(add_ln47_17_reg_4092[8]),
        .O(\add_ln47_18_reg_4355[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_18_reg_4355[15]_i_2 
       (.I0(add_ln47_14_reg_4309_reg_n_91),
        .O(\add_ln47_18_reg_4355[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[15]_i_3 
       (.I0(add_ln47_14_reg_4309_reg_n_91),
        .I1(add_ln47_17_reg_4092[15]),
        .O(\add_ln47_18_reg_4355[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[15]_i_4 
       (.I0(add_ln47_14_reg_4309_reg_n_92),
        .I1(add_ln47_17_reg_4092[14]),
        .O(\add_ln47_18_reg_4355[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[15]_i_5 
       (.I0(add_ln47_14_reg_4309_reg_n_93),
        .I1(add_ln47_17_reg_4092[13]),
        .O(\add_ln47_18_reg_4355[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[15]_i_6 
       (.I0(add_ln47_14_reg_4309_reg_n_94),
        .I1(add_ln47_17_reg_4092[12]),
        .O(\add_ln47_18_reg_4355[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[3]_i_2 
       (.I0(add_ln47_14_reg_4309_reg_n_103),
        .I1(add_ln47_17_reg_4092[3]),
        .O(\add_ln47_18_reg_4355[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[3]_i_3 
       (.I0(add_ln47_14_reg_4309_reg_n_104),
        .I1(add_ln47_17_reg_4092[2]),
        .O(\add_ln47_18_reg_4355[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[3]_i_4 
       (.I0(add_ln47_14_reg_4309_reg_n_105),
        .I1(add_ln47_17_reg_4092[1]),
        .O(\add_ln47_18_reg_4355[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[3]_i_5 
       (.I0(add_ln47_14_reg_4309_reg_n_106),
        .I1(add_ln47_17_reg_4092[0]),
        .O(\add_ln47_18_reg_4355[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[7]_i_2 
       (.I0(add_ln47_14_reg_4309_reg_n_99),
        .I1(add_ln47_17_reg_4092[7]),
        .O(\add_ln47_18_reg_4355[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[7]_i_3 
       (.I0(add_ln47_14_reg_4309_reg_n_100),
        .I1(add_ln47_17_reg_4092[6]),
        .O(\add_ln47_18_reg_4355[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[7]_i_4 
       (.I0(add_ln47_14_reg_4309_reg_n_101),
        .I1(add_ln47_17_reg_4092[5]),
        .O(\add_ln47_18_reg_4355[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_18_reg_4355[7]_i_5 
       (.I0(add_ln47_14_reg_4309_reg_n_102),
        .I1(add_ln47_17_reg_4092[4]),
        .O(\add_ln47_18_reg_4355[7]_i_5_n_1 ));
  FDRE \add_ln47_18_reg_4355_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[0]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[10]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[11]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[11] ),
        .R(1'b0));
  CARRY4 \add_ln47_18_reg_4355_reg[11]_i_1 
       (.CI(\add_ln47_18_reg_4355_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_18_reg_4355_reg[11]_i_1_n_1 ,\add_ln47_18_reg_4355_reg[11]_i_1_n_2 ,\add_ln47_18_reg_4355_reg[11]_i_1_n_3 ,\add_ln47_18_reg_4355_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_14_reg_4309_reg_n_95,add_ln47_14_reg_4309_reg_n_96,add_ln47_14_reg_4309_reg_n_97,add_ln47_14_reg_4309_reg_n_98}),
        .O(add_ln47_18_fu_2788_p2[11:8]),
        .S({\add_ln47_18_reg_4355[11]_i_2_n_1 ,\add_ln47_18_reg_4355[11]_i_3_n_1 ,\add_ln47_18_reg_4355[11]_i_4_n_1 ,\add_ln47_18_reg_4355[11]_i_5_n_1 }));
  FDRE \add_ln47_18_reg_4355_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[12]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[13]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[14]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[15]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[15] ),
        .R(1'b0));
  CARRY4 \add_ln47_18_reg_4355_reg[15]_i_1 
       (.CI(\add_ln47_18_reg_4355_reg[11]_i_1_n_1 ),
        .CO({\add_ln47_18_reg_4355_reg[15]_i_1_n_1 ,\add_ln47_18_reg_4355_reg[15]_i_1_n_2 ,\add_ln47_18_reg_4355_reg[15]_i_1_n_3 ,\add_ln47_18_reg_4355_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_18_reg_4355[15]_i_2_n_1 ,add_ln47_14_reg_4309_reg_n_92,add_ln47_14_reg_4309_reg_n_93,add_ln47_14_reg_4309_reg_n_94}),
        .O(add_ln47_18_fu_2788_p2[15:12]),
        .S({\add_ln47_18_reg_4355[15]_i_3_n_1 ,\add_ln47_18_reg_4355[15]_i_4_n_1 ,\add_ln47_18_reg_4355[15]_i_5_n_1 ,\add_ln47_18_reg_4355[15]_i_6_n_1 }));
  FDRE \add_ln47_18_reg_4355_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[16]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[16] ),
        .R(1'b0));
  CARRY4 \add_ln47_18_reg_4355_reg[16]_i_1 
       (.CI(\add_ln47_18_reg_4355_reg[15]_i_1_n_1 ),
        .CO(\NLW_add_ln47_18_reg_4355_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln47_18_reg_4355_reg[16]_i_1_O_UNCONNECTED [3:1],add_ln47_18_fu_2788_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln47_18_reg_4355_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[1]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[2]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[3]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[3] ),
        .R(1'b0));
  CARRY4 \add_ln47_18_reg_4355_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_18_reg_4355_reg[3]_i_1_n_1 ,\add_ln47_18_reg_4355_reg[3]_i_1_n_2 ,\add_ln47_18_reg_4355_reg[3]_i_1_n_3 ,\add_ln47_18_reg_4355_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_14_reg_4309_reg_n_103,add_ln47_14_reg_4309_reg_n_104,add_ln47_14_reg_4309_reg_n_105,add_ln47_14_reg_4309_reg_n_106}),
        .O(add_ln47_18_fu_2788_p2[3:0]),
        .S({\add_ln47_18_reg_4355[3]_i_2_n_1 ,\add_ln47_18_reg_4355[3]_i_3_n_1 ,\add_ln47_18_reg_4355[3]_i_4_n_1 ,\add_ln47_18_reg_4355[3]_i_5_n_1 }));
  FDRE \add_ln47_18_reg_4355_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[4]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[5]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[6]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[7]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[7] ),
        .R(1'b0));
  CARRY4 \add_ln47_18_reg_4355_reg[7]_i_1 
       (.CI(\add_ln47_18_reg_4355_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_18_reg_4355_reg[7]_i_1_n_1 ,\add_ln47_18_reg_4355_reg[7]_i_1_n_2 ,\add_ln47_18_reg_4355_reg[7]_i_1_n_3 ,\add_ln47_18_reg_4355_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_14_reg_4309_reg_n_99,add_ln47_14_reg_4309_reg_n_100,add_ln47_14_reg_4309_reg_n_101,add_ln47_14_reg_4309_reg_n_102}),
        .O(add_ln47_18_fu_2788_p2[7:4]),
        .S({\add_ln47_18_reg_4355[7]_i_2_n_1 ,\add_ln47_18_reg_4355[7]_i_3_n_1 ,\add_ln47_18_reg_4355[7]_i_4_n_1 ,\add_ln47_18_reg_4355[7]_i_5_n_1 }));
  FDRE \add_ln47_18_reg_4355_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[8]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \add_ln47_18_reg_4355_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(add_ln47_18_fu_2788_p2[9]),
        .Q(\add_ln47_18_reg_4355_reg_n_1_[9] ),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_19_reg_4147_reg
       (.A({cnn_accel_gmem_m_axi_U_n_278,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_19_reg_4147_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_19_reg_4147_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_19_reg_4147_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_19_reg_4147_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_41),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8680),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_50),
        .CEP(cnn_accel_gmem_m_axi_U_n_39),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_19_reg_4147_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_19_reg_4147_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_19_reg_4147_reg_P_UNCONNECTED[47:15],add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_93,add_ln47_19_reg_4147_reg_n_94,add_ln47_19_reg_4147_reg_n_95,add_ln47_19_reg_4147_reg_n_96,add_ln47_19_reg_4147_reg_n_97,add_ln47_19_reg_4147_reg_n_98,add_ln47_19_reg_4147_reg_n_99,add_ln47_19_reg_4147_reg_n_100,add_ln47_19_reg_4147_reg_n_101,add_ln47_19_reg_4147_reg_n_102,add_ln47_19_reg_4147_reg_n_103,add_ln47_19_reg_4147_reg_n_104,add_ln47_19_reg_4147_reg_n_105,add_ln47_19_reg_4147_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_19_reg_4147_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_19_reg_4147_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U8_n_1,cnn_accel_mac_mulg8j_U8_n_2,cnn_accel_mac_mulg8j_U8_n_3,cnn_accel_mac_mulg8j_U8_n_4,cnn_accel_mac_mulg8j_U8_n_5,cnn_accel_mac_mulg8j_U8_n_6,cnn_accel_mac_mulg8j_U8_n_7,cnn_accel_mac_mulg8j_U8_n_8,cnn_accel_mac_mulg8j_U8_n_9,cnn_accel_mac_mulg8j_U8_n_10,cnn_accel_mac_mulg8j_U8_n_11,cnn_accel_mac_mulg8j_U8_n_12,cnn_accel_mac_mulg8j_U8_n_13,cnn_accel_mac_mulg8j_U8_n_14,cnn_accel_mac_mulg8j_U8_n_15,cnn_accel_mac_mulg8j_U8_n_16,cnn_accel_mac_mulg8j_U8_n_17,cnn_accel_mac_mulg8j_U8_n_18,cnn_accel_mac_mulg8j_U8_n_19,cnn_accel_mac_mulg8j_U8_n_20,cnn_accel_mac_mulg8j_U8_n_21,cnn_accel_mac_mulg8j_U8_n_22,cnn_accel_mac_mulg8j_U8_n_23,cnn_accel_mac_mulg8j_U8_n_24,cnn_accel_mac_mulg8j_U8_n_25,cnn_accel_mac_mulg8j_U8_n_26,cnn_accel_mac_mulg8j_U8_n_27,cnn_accel_mac_mulg8j_U8_n_28,cnn_accel_mac_mulg8j_U8_n_29,cnn_accel_mac_mulg8j_U8_n_30,cnn_accel_mac_mulg8j_U8_n_31,cnn_accel_mac_mulg8j_U8_n_32,cnn_accel_mac_mulg8j_U8_n_33,cnn_accel_mac_mulg8j_U8_n_34,cnn_accel_mac_mulg8j_U8_n_35,cnn_accel_mac_mulg8j_U8_n_36,cnn_accel_mac_mulg8j_U8_n_37,cnn_accel_mac_mulg8j_U8_n_38,cnn_accel_mac_mulg8j_U8_n_39,cnn_accel_mac_mulg8j_U8_n_40,cnn_accel_mac_mulg8j_U8_n_41,cnn_accel_mac_mulg8j_U8_n_42,cnn_accel_mac_mulg8j_U8_n_43,cnn_accel_mac_mulg8j_U8_n_44,cnn_accel_mac_mulg8j_U8_n_45,cnn_accel_mac_mulg8j_U8_n_46,cnn_accel_mac_mulg8j_U8_n_47,cnn_accel_mac_mulg8j_U8_n_48}),
        .PCOUT(NLW_add_ln47_19_reg_4147_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_19_reg_4147_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_1_reg_4543_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_1_reg_4543_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cnn_accel_gmem_m_axi_U_n_228,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,cnn_accel_gmem_m_axi_U_n_229,gmem_RDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_1_reg_4543_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_93,add_ln47_reg_4538_reg_n_94,add_ln47_reg_4538_reg_n_95,add_ln47_reg_4538_reg_n_96,add_ln47_reg_4538_reg_n_97,add_ln47_reg_4538_reg_n_98,add_ln47_reg_4538_reg_n_99,add_ln47_reg_4538_reg_n_100,add_ln47_reg_4538_reg_n_101,add_ln47_reg_4538_reg_n_102,add_ln47_reg_4538_reg_n_103,add_ln47_reg_4538_reg_n_104,add_ln47_reg_4538_reg_n_105,add_ln47_reg_4538_reg_n_106}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_1_reg_4543_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_1_reg_4543_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8760),
        .CEA2(grp_fu_3197_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cnn_accel_gmem_m_axi_U_n_23),
        .CEB2(grp_fu_3197_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3197_ce),
        .CEP(add_ln47_1_reg_45430),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_1_reg_4543_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_1_reg_4543_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_1_reg_4543_reg_P_UNCONNECTED[47:16],add_ln47_1_reg_4543_reg_n_91,add_ln47_1_reg_4543_reg_n_92,add_ln47_1_reg_4543_reg_n_93,add_ln47_1_reg_4543_reg_n_94,add_ln47_1_reg_4543_reg_n_95,add_ln47_1_reg_4543_reg_n_96,add_ln47_1_reg_4543_reg_n_97,add_ln47_1_reg_4543_reg_n_98,add_ln47_1_reg_4543_reg_n_99,add_ln47_1_reg_4543_reg_n_100,add_ln47_1_reg_4543_reg_n_101,add_ln47_1_reg_4543_reg_n_102,add_ln47_1_reg_4543_reg_n_103,add_ln47_1_reg_4543_reg_n_104,add_ln47_1_reg_4543_reg_n_105,add_ln47_1_reg_4543_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_1_reg_4543_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_1_reg_4543_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln47_1_reg_4543_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_1_reg_4543_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_20_reg_4361_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_20_reg_4361_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_259,cnn_accel_gmem_m_axi_U_n_259,cnn_accel_gmem_m_axi_U_n_259,gmem_RDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_20_reg_4361_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_92,add_ln47_19_reg_4147_reg_n_93,add_ln47_19_reg_4147_reg_n_94,add_ln47_19_reg_4147_reg_n_95,add_ln47_19_reg_4147_reg_n_96,add_ln47_19_reg_4147_reg_n_97,add_ln47_19_reg_4147_reg_n_98,add_ln47_19_reg_4147_reg_n_99,add_ln47_19_reg_4147_reg_n_100,add_ln47_19_reg_4147_reg_n_101,add_ln47_19_reg_4147_reg_n_102,add_ln47_19_reg_4147_reg_n_103,add_ln47_19_reg_4147_reg_n_104,add_ln47_19_reg_4147_reg_n_105,add_ln47_19_reg_4147_reg_n_106}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_20_reg_4361_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_20_reg_4361_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(grp_fu_3139_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cnn_accel_gmem_m_axi_U_n_59),
        .CEB2(grp_fu_3139_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3139_ce),
        .CEP(gmem_ARADDR1187_out),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_20_reg_4361_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_20_reg_4361_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_20_reg_4361_reg_P_UNCONNECTED[47:16],add_ln47_20_reg_4361_reg_n_91,add_ln47_20_reg_4361_reg_n_92,add_ln47_20_reg_4361_reg_n_93,add_ln47_20_reg_4361_reg_n_94,add_ln47_20_reg_4361_reg_n_95,add_ln47_20_reg_4361_reg_n_96,add_ln47_20_reg_4361_reg_n_97,add_ln47_20_reg_4361_reg_n_98,add_ln47_20_reg_4361_reg_n_99,add_ln47_20_reg_4361_reg_n_100,add_ln47_20_reg_4361_reg_n_101,add_ln47_20_reg_4361_reg_n_102,add_ln47_20_reg_4361_reg_n_103,add_ln47_20_reg_4361_reg_n_104,add_ln47_20_reg_4361_reg_n_105,add_ln47_20_reg_4361_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_20_reg_4361_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_20_reg_4361_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln47_20_reg_4361_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_20_reg_4361_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_21_reg_4197_reg
       (.A({cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_281,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_283,cnn_accel_gmem_m_axi_U_n_283,cnn_accel_gmem_m_axi_U_n_283,cnn_accel_gmem_m_axi_U_n_283,cnn_accel_gmem_m_axi_U_n_283,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_21_reg_4197_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_21_reg_4197_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_21_reg_4197_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_21_reg_4197_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_16),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8720),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_42),
        .CEP(cnn_accel_gmem_m_axi_U_n_51),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_21_reg_4197_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_21_reg_4197_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_21_reg_4197_reg_P_UNCONNECTED[47:15],add_ln47_21_reg_4197_reg_n_92,add_ln47_21_reg_4197_reg_n_93,add_ln47_21_reg_4197_reg_n_94,add_ln47_21_reg_4197_reg_n_95,add_ln47_21_reg_4197_reg_n_96,add_ln47_21_reg_4197_reg_n_97,add_ln47_21_reg_4197_reg_n_98,add_ln47_21_reg_4197_reg_n_99,add_ln47_21_reg_4197_reg_n_100,add_ln47_21_reg_4197_reg_n_101,add_ln47_21_reg_4197_reg_n_102,add_ln47_21_reg_4197_reg_n_103,add_ln47_21_reg_4197_reg_n_104,add_ln47_21_reg_4197_reg_n_105,add_ln47_21_reg_4197_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_21_reg_4197_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_21_reg_4197_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U9_n_1,cnn_accel_mac_mulg8j_U9_n_2,cnn_accel_mac_mulg8j_U9_n_3,cnn_accel_mac_mulg8j_U9_n_4,cnn_accel_mac_mulg8j_U9_n_5,cnn_accel_mac_mulg8j_U9_n_6,cnn_accel_mac_mulg8j_U9_n_7,cnn_accel_mac_mulg8j_U9_n_8,cnn_accel_mac_mulg8j_U9_n_9,cnn_accel_mac_mulg8j_U9_n_10,cnn_accel_mac_mulg8j_U9_n_11,cnn_accel_mac_mulg8j_U9_n_12,cnn_accel_mac_mulg8j_U9_n_13,cnn_accel_mac_mulg8j_U9_n_14,cnn_accel_mac_mulg8j_U9_n_15,cnn_accel_mac_mulg8j_U9_n_16,cnn_accel_mac_mulg8j_U9_n_17,cnn_accel_mac_mulg8j_U9_n_18,cnn_accel_mac_mulg8j_U9_n_19,cnn_accel_mac_mulg8j_U9_n_20,cnn_accel_mac_mulg8j_U9_n_21,cnn_accel_mac_mulg8j_U9_n_22,cnn_accel_mac_mulg8j_U9_n_23,cnn_accel_mac_mulg8j_U9_n_24,cnn_accel_mac_mulg8j_U9_n_25,cnn_accel_mac_mulg8j_U9_n_26,cnn_accel_mac_mulg8j_U9_n_27,cnn_accel_mac_mulg8j_U9_n_28,cnn_accel_mac_mulg8j_U9_n_29,cnn_accel_mac_mulg8j_U9_n_30,cnn_accel_mac_mulg8j_U9_n_31,cnn_accel_mac_mulg8j_U9_n_32,cnn_accel_mac_mulg8j_U9_n_33,cnn_accel_mac_mulg8j_U9_n_34,cnn_accel_mac_mulg8j_U9_n_35,cnn_accel_mac_mulg8j_U9_n_36,cnn_accel_mac_mulg8j_U9_n_37,cnn_accel_mac_mulg8j_U9_n_38,cnn_accel_mac_mulg8j_U9_n_39,cnn_accel_mac_mulg8j_U9_n_40,cnn_accel_mac_mulg8j_U9_n_41,cnn_accel_mac_mulg8j_U9_n_42,cnn_accel_mac_mulg8j_U9_n_43,cnn_accel_mac_mulg8j_U9_n_44,cnn_accel_mac_mulg8j_U9_n_45,cnn_accel_mac_mulg8j_U9_n_46,cnn_accel_mac_mulg8j_U9_n_47,cnn_accel_mac_mulg8j_U9_n_48}),
        .PCOUT(NLW_add_ln47_21_reg_4197_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_21_reg_4197_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_22_reg_4553_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_22_reg_4553_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_261,cnn_accel_gmem_m_axi_U_n_261,cnn_accel_gmem_m_axi_U_n_261,cnn_accel_gmem_m_axi_U_n_261,cnn_accel_gmem_m_axi_U_n_261,gmem_RDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_22_reg_4553_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_22_reg_4553_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_22_reg_4553_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(cnn_accel_gmem_m_axi_U_n_51),
        .CEA2(grp_fu_3205_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cnn_accel_gmem_m_axi_U_n_27),
        .CEB2(grp_fu_3205_ce),
        .CEC(cnn_accel_gmem_m_axi_U_n_37),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(grp_fu_3205_ce),
        .CEP(add_ln47_22_reg_45530),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_22_reg_4553_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_22_reg_4553_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_22_reg_4553_reg_P_UNCONNECTED[47:14],add_ln47_22_reg_4553_reg_n_93,add_ln47_22_reg_4553_reg_n_94,add_ln47_22_reg_4553_reg_n_95,add_ln47_22_reg_4553_reg_n_96,add_ln47_22_reg_4553_reg_n_97,add_ln47_22_reg_4553_reg_n_98,add_ln47_22_reg_4553_reg_n_99,add_ln47_22_reg_4553_reg_n_100,add_ln47_22_reg_4553_reg_n_101,add_ln47_22_reg_4553_reg_n_102,add_ln47_22_reg_4553_reg_n_103,add_ln47_22_reg_4553_reg_n_104,add_ln47_22_reg_4553_reg_n_105,add_ln47_22_reg_4553_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_22_reg_4553_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_22_reg_4553_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln47_22_reg_4553_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_22_reg_4553_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[11]_i_2 
       (.I0(add_ln47_20_reg_4361_reg_n_95),
        .I1(sext_ln47_24_fu_3024_p1[11]),
        .O(\add_ln47_24_reg_4563[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[11]_i_3 
       (.I0(add_ln47_20_reg_4361_reg_n_96),
        .I1(sext_ln47_24_fu_3024_p1[10]),
        .O(\add_ln47_24_reg_4563[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[11]_i_4 
       (.I0(add_ln47_20_reg_4361_reg_n_97),
        .I1(sext_ln47_24_fu_3024_p1[9]),
        .O(\add_ln47_24_reg_4563[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[11]_i_5 
       (.I0(add_ln47_20_reg_4361_reg_n_98),
        .I1(sext_ln47_24_fu_3024_p1[8]),
        .O(\add_ln47_24_reg_4563[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_10 
       (.I0(add_ln47_22_reg_4553_reg_n_93),
        .I1(add_ln47_21_reg_4197_reg_n_93),
        .O(\add_ln47_24_reg_4563[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_11 
       (.I0(add_ln47_21_reg_4197_reg_n_94),
        .I1(add_ln47_22_reg_4553_reg_n_94),
        .O(\add_ln47_24_reg_4563[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_12 
       (.I0(add_ln47_21_reg_4197_reg_n_95),
        .I1(add_ln47_22_reg_4553_reg_n_95),
        .O(\add_ln47_24_reg_4563[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_13 
       (.I0(add_ln47_21_reg_4197_reg_n_96),
        .I1(add_ln47_22_reg_4553_reg_n_96),
        .O(\add_ln47_24_reg_4563[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_14 
       (.I0(add_ln47_21_reg_4197_reg_n_97),
        .I1(add_ln47_22_reg_4553_reg_n_97),
        .O(\add_ln47_24_reg_4563[15]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_15 
       (.I0(add_ln47_21_reg_4197_reg_n_98),
        .I1(add_ln47_22_reg_4553_reg_n_98),
        .O(\add_ln47_24_reg_4563[15]_i_15_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln47_24_reg_4563[15]_i_3 
       (.I0(add_ln47_20_reg_4361_reg_n_91),
        .I1(\add_ln47_24_reg_4563_reg[15]_i_2_n_1 ),
        .O(\add_ln47_24_reg_4563[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_4 
       (.I0(add_ln47_20_reg_4361_reg_n_92),
        .I1(sext_ln47_24_fu_3024_p1[14]),
        .O(\add_ln47_24_reg_4563[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_5 
       (.I0(add_ln47_20_reg_4361_reg_n_93),
        .I1(sext_ln47_24_fu_3024_p1[13]),
        .O(\add_ln47_24_reg_4563[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_6 
       (.I0(add_ln47_20_reg_4361_reg_n_94),
        .I1(sext_ln47_24_fu_3024_p1[12]),
        .O(\add_ln47_24_reg_4563[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_24_reg_4563[15]_i_8 
       (.I0(add_ln47_22_reg_4553_reg_n_93),
        .O(\add_ln47_24_reg_4563[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[15]_i_9 
       (.I0(add_ln47_22_reg_4553_reg_n_93),
        .I1(add_ln47_21_reg_4197_reg_n_92),
        .O(\add_ln47_24_reg_4563[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_10 
       (.I0(add_ln47_21_reg_4197_reg_n_106),
        .I1(add_ln47_22_reg_4553_reg_n_106),
        .O(\add_ln47_24_reg_4563[3]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_2 
       (.I0(add_ln47_20_reg_4361_reg_n_103),
        .I1(sext_ln47_24_fu_3024_p1[3]),
        .O(\add_ln47_24_reg_4563[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_3 
       (.I0(add_ln47_20_reg_4361_reg_n_104),
        .I1(sext_ln47_24_fu_3024_p1[2]),
        .O(\add_ln47_24_reg_4563[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_4 
       (.I0(add_ln47_20_reg_4361_reg_n_105),
        .I1(sext_ln47_24_fu_3024_p1[1]),
        .O(\add_ln47_24_reg_4563[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_5 
       (.I0(add_ln47_20_reg_4361_reg_n_106),
        .I1(sext_ln47_24_fu_3024_p1[0]),
        .O(\add_ln47_24_reg_4563[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_7 
       (.I0(add_ln47_21_reg_4197_reg_n_103),
        .I1(add_ln47_22_reg_4553_reg_n_103),
        .O(\add_ln47_24_reg_4563[3]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_8 
       (.I0(add_ln47_21_reg_4197_reg_n_104),
        .I1(add_ln47_22_reg_4553_reg_n_104),
        .O(\add_ln47_24_reg_4563[3]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[3]_i_9 
       (.I0(add_ln47_21_reg_4197_reg_n_105),
        .I1(add_ln47_22_reg_4553_reg_n_105),
        .O(\add_ln47_24_reg_4563[3]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_10 
       (.I0(add_ln47_21_reg_4197_reg_n_102),
        .I1(add_ln47_22_reg_4553_reg_n_102),
        .O(\add_ln47_24_reg_4563[7]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_2 
       (.I0(add_ln47_20_reg_4361_reg_n_99),
        .I1(sext_ln47_24_fu_3024_p1[7]),
        .O(\add_ln47_24_reg_4563[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_3 
       (.I0(add_ln47_20_reg_4361_reg_n_100),
        .I1(sext_ln47_24_fu_3024_p1[6]),
        .O(\add_ln47_24_reg_4563[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_4 
       (.I0(add_ln47_20_reg_4361_reg_n_101),
        .I1(sext_ln47_24_fu_3024_p1[5]),
        .O(\add_ln47_24_reg_4563[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_5 
       (.I0(add_ln47_20_reg_4361_reg_n_102),
        .I1(sext_ln47_24_fu_3024_p1[4]),
        .O(\add_ln47_24_reg_4563[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_7 
       (.I0(add_ln47_21_reg_4197_reg_n_99),
        .I1(add_ln47_22_reg_4553_reg_n_99),
        .O(\add_ln47_24_reg_4563[7]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_8 
       (.I0(add_ln47_21_reg_4197_reg_n_100),
        .I1(add_ln47_22_reg_4553_reg_n_100),
        .O(\add_ln47_24_reg_4563[7]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_24_reg_4563[7]_i_9 
       (.I0(add_ln47_21_reg_4197_reg_n_101),
        .I1(add_ln47_22_reg_4553_reg_n_101),
        .O(\add_ln47_24_reg_4563[7]_i_9_n_1 ));
  FDRE \add_ln47_24_reg_4563_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[0]),
        .Q(add_ln47_24_reg_4563[0]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[10]),
        .Q(add_ln47_24_reg_4563[10]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[11]),
        .Q(add_ln47_24_reg_4563[11]),
        .R(1'b0));
  CARRY4 \add_ln47_24_reg_4563_reg[11]_i_1 
       (.CI(\add_ln47_24_reg_4563_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_24_reg_4563_reg[11]_i_1_n_1 ,\add_ln47_24_reg_4563_reg[11]_i_1_n_2 ,\add_ln47_24_reg_4563_reg[11]_i_1_n_3 ,\add_ln47_24_reg_4563_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_20_reg_4361_reg_n_95,add_ln47_20_reg_4361_reg_n_96,add_ln47_20_reg_4361_reg_n_97,add_ln47_20_reg_4361_reg_n_98}),
        .O(add_ln47_24_fu_3028_p2[11:8]),
        .S({\add_ln47_24_reg_4563[11]_i_2_n_1 ,\add_ln47_24_reg_4563[11]_i_3_n_1 ,\add_ln47_24_reg_4563[11]_i_4_n_1 ,\add_ln47_24_reg_4563[11]_i_5_n_1 }));
  FDRE \add_ln47_24_reg_4563_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[12]),
        .Q(add_ln47_24_reg_4563[12]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[13]),
        .Q(add_ln47_24_reg_4563[13]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[14]),
        .Q(add_ln47_24_reg_4563[14]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[15]),
        .Q(add_ln47_24_reg_4563[15]),
        .R(1'b0));
  CARRY4 \add_ln47_24_reg_4563_reg[15]_i_1 
       (.CI(\add_ln47_24_reg_4563_reg[11]_i_1_n_1 ),
        .CO({\add_ln47_24_reg_4563_reg[15]_i_1_n_1 ,\add_ln47_24_reg_4563_reg[15]_i_1_n_2 ,\add_ln47_24_reg_4563_reg[15]_i_1_n_3 ,\add_ln47_24_reg_4563_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_24_reg_4563_reg[15]_i_2_n_1 ,add_ln47_20_reg_4361_reg_n_92,add_ln47_20_reg_4361_reg_n_93,add_ln47_20_reg_4361_reg_n_94}),
        .O(add_ln47_24_fu_3028_p2[15:12]),
        .S({\add_ln47_24_reg_4563[15]_i_3_n_1 ,\add_ln47_24_reg_4563[15]_i_4_n_1 ,\add_ln47_24_reg_4563[15]_i_5_n_1 ,\add_ln47_24_reg_4563[15]_i_6_n_1 }));
  CARRY4 \add_ln47_24_reg_4563_reg[15]_i_2 
       (.CI(\add_ln47_24_reg_4563_reg[15]_i_7_n_1 ),
        .CO({\add_ln47_24_reg_4563_reg[15]_i_2_n_1 ,\NLW_add_ln47_24_reg_4563_reg[15]_i_2_CO_UNCONNECTED [2],\add_ln47_24_reg_4563_reg[15]_i_2_n_3 ,\add_ln47_24_reg_4563_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln47_24_reg_4563[15]_i_8_n_1 ,add_ln47_22_reg_4553_reg_n_93,add_ln47_21_reg_4197_reg_n_94}),
        .O({\NLW_add_ln47_24_reg_4563_reg[15]_i_2_O_UNCONNECTED [3],sext_ln47_24_fu_3024_p1[14:12]}),
        .S({1'b1,\add_ln47_24_reg_4563[15]_i_9_n_1 ,\add_ln47_24_reg_4563[15]_i_10_n_1 ,\add_ln47_24_reg_4563[15]_i_11_n_1 }));
  CARRY4 \add_ln47_24_reg_4563_reg[15]_i_7 
       (.CI(\add_ln47_24_reg_4563_reg[7]_i_6_n_1 ),
        .CO({\add_ln47_24_reg_4563_reg[15]_i_7_n_1 ,\add_ln47_24_reg_4563_reg[15]_i_7_n_2 ,\add_ln47_24_reg_4563_reg[15]_i_7_n_3 ,\add_ln47_24_reg_4563_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_21_reg_4197_reg_n_95,add_ln47_21_reg_4197_reg_n_96,add_ln47_21_reg_4197_reg_n_97,add_ln47_21_reg_4197_reg_n_98}),
        .O(sext_ln47_24_fu_3024_p1[11:8]),
        .S({\add_ln47_24_reg_4563[15]_i_12_n_1 ,\add_ln47_24_reg_4563[15]_i_13_n_1 ,\add_ln47_24_reg_4563[15]_i_14_n_1 ,\add_ln47_24_reg_4563[15]_i_15_n_1 }));
  FDRE \add_ln47_24_reg_4563_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[16]),
        .Q(add_ln47_24_reg_4563[16]),
        .R(1'b0));
  CARRY4 \add_ln47_24_reg_4563_reg[16]_i_2 
       (.CI(\add_ln47_24_reg_4563_reg[15]_i_1_n_1 ),
        .CO(\NLW_add_ln47_24_reg_4563_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln47_24_reg_4563_reg[16]_i_2_O_UNCONNECTED [3:1],add_ln47_24_fu_3028_p2[16]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \add_ln47_24_reg_4563_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[1]),
        .Q(add_ln47_24_reg_4563[1]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[2]),
        .Q(add_ln47_24_reg_4563[2]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[3]),
        .Q(add_ln47_24_reg_4563[3]),
        .R(1'b0));
  CARRY4 \add_ln47_24_reg_4563_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_24_reg_4563_reg[3]_i_1_n_1 ,\add_ln47_24_reg_4563_reg[3]_i_1_n_2 ,\add_ln47_24_reg_4563_reg[3]_i_1_n_3 ,\add_ln47_24_reg_4563_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_20_reg_4361_reg_n_103,add_ln47_20_reg_4361_reg_n_104,add_ln47_20_reg_4361_reg_n_105,add_ln47_20_reg_4361_reg_n_106}),
        .O(add_ln47_24_fu_3028_p2[3:0]),
        .S({\add_ln47_24_reg_4563[3]_i_2_n_1 ,\add_ln47_24_reg_4563[3]_i_3_n_1 ,\add_ln47_24_reg_4563[3]_i_4_n_1 ,\add_ln47_24_reg_4563[3]_i_5_n_1 }));
  CARRY4 \add_ln47_24_reg_4563_reg[3]_i_6 
       (.CI(1'b0),
        .CO({\add_ln47_24_reg_4563_reg[3]_i_6_n_1 ,\add_ln47_24_reg_4563_reg[3]_i_6_n_2 ,\add_ln47_24_reg_4563_reg[3]_i_6_n_3 ,\add_ln47_24_reg_4563_reg[3]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_21_reg_4197_reg_n_103,add_ln47_21_reg_4197_reg_n_104,add_ln47_21_reg_4197_reg_n_105,add_ln47_21_reg_4197_reg_n_106}),
        .O(sext_ln47_24_fu_3024_p1[3:0]),
        .S({\add_ln47_24_reg_4563[3]_i_7_n_1 ,\add_ln47_24_reg_4563[3]_i_8_n_1 ,\add_ln47_24_reg_4563[3]_i_9_n_1 ,\add_ln47_24_reg_4563[3]_i_10_n_1 }));
  FDRE \add_ln47_24_reg_4563_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[4]),
        .Q(add_ln47_24_reg_4563[4]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[5]),
        .Q(add_ln47_24_reg_4563[5]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[6]),
        .Q(add_ln47_24_reg_4563[6]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[7]),
        .Q(add_ln47_24_reg_4563[7]),
        .R(1'b0));
  CARRY4 \add_ln47_24_reg_4563_reg[7]_i_1 
       (.CI(\add_ln47_24_reg_4563_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_24_reg_4563_reg[7]_i_1_n_1 ,\add_ln47_24_reg_4563_reg[7]_i_1_n_2 ,\add_ln47_24_reg_4563_reg[7]_i_1_n_3 ,\add_ln47_24_reg_4563_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_20_reg_4361_reg_n_99,add_ln47_20_reg_4361_reg_n_100,add_ln47_20_reg_4361_reg_n_101,add_ln47_20_reg_4361_reg_n_102}),
        .O(add_ln47_24_fu_3028_p2[7:4]),
        .S({\add_ln47_24_reg_4563[7]_i_2_n_1 ,\add_ln47_24_reg_4563[7]_i_3_n_1 ,\add_ln47_24_reg_4563[7]_i_4_n_1 ,\add_ln47_24_reg_4563[7]_i_5_n_1 }));
  CARRY4 \add_ln47_24_reg_4563_reg[7]_i_6 
       (.CI(\add_ln47_24_reg_4563_reg[3]_i_6_n_1 ),
        .CO({\add_ln47_24_reg_4563_reg[7]_i_6_n_1 ,\add_ln47_24_reg_4563_reg[7]_i_6_n_2 ,\add_ln47_24_reg_4563_reg[7]_i_6_n_3 ,\add_ln47_24_reg_4563_reg[7]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_21_reg_4197_reg_n_99,add_ln47_21_reg_4197_reg_n_100,add_ln47_21_reg_4197_reg_n_101,add_ln47_21_reg_4197_reg_n_102}),
        .O(sext_ln47_24_fu_3024_p1[7:4]),
        .S({\add_ln47_24_reg_4563[7]_i_7_n_1 ,\add_ln47_24_reg_4563[7]_i_8_n_1 ,\add_ln47_24_reg_4563[7]_i_9_n_1 ,\add_ln47_24_reg_4563[7]_i_10_n_1 }));
  FDRE \add_ln47_24_reg_4563_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[8]),
        .Q(add_ln47_24_reg_4563[8]),
        .R(1'b0));
  FDRE \add_ln47_24_reg_4563_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_53),
        .D(add_ln47_24_fu_3028_p2[9]),
        .Q(add_ln47_24_reg_4563[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_2_reg_4477_reg
       (.A({cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_289,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_2_reg_4477_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_2_reg_4477_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_2_reg_4477_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_2_reg_4477_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_17),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8720),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_30),
        .CEP(I_RREADY23),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_2_reg_4477_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_2_reg_4477_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_2_reg_4477_reg_P_UNCONNECTED[47:15],add_ln47_2_reg_4477_reg_n_92,add_ln47_2_reg_4477_reg_n_93,add_ln47_2_reg_4477_reg_n_94,add_ln47_2_reg_4477_reg_n_95,add_ln47_2_reg_4477_reg_n_96,add_ln47_2_reg_4477_reg_n_97,add_ln47_2_reg_4477_reg_n_98,add_ln47_2_reg_4477_reg_n_99,add_ln47_2_reg_4477_reg_n_100,add_ln47_2_reg_4477_reg_n_101,add_ln47_2_reg_4477_reg_n_102,add_ln47_2_reg_4477_reg_n_103,add_ln47_2_reg_4477_reg_n_104,add_ln47_2_reg_4477_reg_n_105,add_ln47_2_reg_4477_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_2_reg_4477_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_2_reg_4477_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U16_n_1,cnn_accel_mac_mulg8j_U16_n_2,cnn_accel_mac_mulg8j_U16_n_3,cnn_accel_mac_mulg8j_U16_n_4,cnn_accel_mac_mulg8j_U16_n_5,cnn_accel_mac_mulg8j_U16_n_6,cnn_accel_mac_mulg8j_U16_n_7,cnn_accel_mac_mulg8j_U16_n_8,cnn_accel_mac_mulg8j_U16_n_9,cnn_accel_mac_mulg8j_U16_n_10,cnn_accel_mac_mulg8j_U16_n_11,cnn_accel_mac_mulg8j_U16_n_12,cnn_accel_mac_mulg8j_U16_n_13,cnn_accel_mac_mulg8j_U16_n_14,cnn_accel_mac_mulg8j_U16_n_15,cnn_accel_mac_mulg8j_U16_n_16,cnn_accel_mac_mulg8j_U16_n_17,cnn_accel_mac_mulg8j_U16_n_18,cnn_accel_mac_mulg8j_U16_n_19,cnn_accel_mac_mulg8j_U16_n_20,cnn_accel_mac_mulg8j_U16_n_21,cnn_accel_mac_mulg8j_U16_n_22,cnn_accel_mac_mulg8j_U16_n_23,cnn_accel_mac_mulg8j_U16_n_24,cnn_accel_mac_mulg8j_U16_n_25,cnn_accel_mac_mulg8j_U16_n_26,cnn_accel_mac_mulg8j_U16_n_27,cnn_accel_mac_mulg8j_U16_n_28,cnn_accel_mac_mulg8j_U16_n_29,cnn_accel_mac_mulg8j_U16_n_30,cnn_accel_mac_mulg8j_U16_n_31,cnn_accel_mac_mulg8j_U16_n_32,cnn_accel_mac_mulg8j_U16_n_33,cnn_accel_mac_mulg8j_U16_n_34,cnn_accel_mac_mulg8j_U16_n_35,cnn_accel_mac_mulg8j_U16_n_36,cnn_accel_mac_mulg8j_U16_n_37,cnn_accel_mac_mulg8j_U16_n_38,cnn_accel_mac_mulg8j_U16_n_39,cnn_accel_mac_mulg8j_U16_n_40,cnn_accel_mac_mulg8j_U16_n_41,cnn_accel_mac_mulg8j_U16_n_42,cnn_accel_mac_mulg8j_U16_n_43,cnn_accel_mac_mulg8j_U16_n_44,cnn_accel_mac_mulg8j_U16_n_45,cnn_accel_mac_mulg8j_U16_n_46,cnn_accel_mac_mulg8j_U16_n_47,cnn_accel_mac_mulg8j_U16_n_48}),
        .PCOUT(NLW_add_ln47_2_reg_4477_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_2_reg_4477_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_3_reg_4503_reg
       (.A({cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_3_reg_4503_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_3_reg_4503_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_3_reg_4503_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_3_reg_4503_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_40),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(cnn_accel_gmem_m_axi_U_n_19),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_44),
        .CEP(I_RREADY24),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_3_reg_4503_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_3_reg_4503_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_3_reg_4503_reg_P_UNCONNECTED[47:15],add_ln47_3_reg_4503_reg_n_92,add_ln47_3_reg_4503_reg_n_93,add_ln47_3_reg_4503_reg_n_94,add_ln47_3_reg_4503_reg_n_95,add_ln47_3_reg_4503_reg_n_96,add_ln47_3_reg_4503_reg_n_97,add_ln47_3_reg_4503_reg_n_98,add_ln47_3_reg_4503_reg_n_99,add_ln47_3_reg_4503_reg_n_100,add_ln47_3_reg_4503_reg_n_101,add_ln47_3_reg_4503_reg_n_102,add_ln47_3_reg_4503_reg_n_103,add_ln47_3_reg_4503_reg_n_104,add_ln47_3_reg_4503_reg_n_105,add_ln47_3_reg_4503_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_3_reg_4503_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_3_reg_4503_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U17_n_1,cnn_accel_mac_mulg8j_U17_n_2,cnn_accel_mac_mulg8j_U17_n_3,cnn_accel_mac_mulg8j_U17_n_4,cnn_accel_mac_mulg8j_U17_n_5,cnn_accel_mac_mulg8j_U17_n_6,cnn_accel_mac_mulg8j_U17_n_7,cnn_accel_mac_mulg8j_U17_n_8,cnn_accel_mac_mulg8j_U17_n_9,cnn_accel_mac_mulg8j_U17_n_10,cnn_accel_mac_mulg8j_U17_n_11,cnn_accel_mac_mulg8j_U17_n_12,cnn_accel_mac_mulg8j_U17_n_13,cnn_accel_mac_mulg8j_U17_n_14,cnn_accel_mac_mulg8j_U17_n_15,cnn_accel_mac_mulg8j_U17_n_16,cnn_accel_mac_mulg8j_U17_n_17,cnn_accel_mac_mulg8j_U17_n_18,cnn_accel_mac_mulg8j_U17_n_19,cnn_accel_mac_mulg8j_U17_n_20,cnn_accel_mac_mulg8j_U17_n_21,cnn_accel_mac_mulg8j_U17_n_22,cnn_accel_mac_mulg8j_U17_n_23,cnn_accel_mac_mulg8j_U17_n_24,cnn_accel_mac_mulg8j_U17_n_25,cnn_accel_mac_mulg8j_U17_n_26,cnn_accel_mac_mulg8j_U17_n_27,cnn_accel_mac_mulg8j_U17_n_28,cnn_accel_mac_mulg8j_U17_n_29,cnn_accel_mac_mulg8j_U17_n_30,cnn_accel_mac_mulg8j_U17_n_31,cnn_accel_mac_mulg8j_U17_n_32,cnn_accel_mac_mulg8j_U17_n_33,cnn_accel_mac_mulg8j_U17_n_34,cnn_accel_mac_mulg8j_U17_n_35,cnn_accel_mac_mulg8j_U17_n_36,cnn_accel_mac_mulg8j_U17_n_37,cnn_accel_mac_mulg8j_U17_n_38,cnn_accel_mac_mulg8j_U17_n_39,cnn_accel_mac_mulg8j_U17_n_40,cnn_accel_mac_mulg8j_U17_n_41,cnn_accel_mac_mulg8j_U17_n_42,cnn_accel_mac_mulg8j_U17_n_43,cnn_accel_mac_mulg8j_U17_n_44,cnn_accel_mac_mulg8j_U17_n_45,cnn_accel_mac_mulg8j_U17_n_46,cnn_accel_mac_mulg8j_U17_n_47,cnn_accel_mac_mulg8j_U17_n_48}),
        .PCOUT(NLW_add_ln47_3_reg_4503_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_3_reg_4503_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[11]_i_2 
       (.I0(add_ln47_2_reg_4477_reg_n_95),
        .I1(add_ln47_3_reg_4503_reg_n_95),
        .O(\add_ln47_4_reg_4523[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[11]_i_3 
       (.I0(add_ln47_2_reg_4477_reg_n_96),
        .I1(add_ln47_3_reg_4503_reg_n_96),
        .O(\add_ln47_4_reg_4523[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[11]_i_4 
       (.I0(add_ln47_2_reg_4477_reg_n_97),
        .I1(add_ln47_3_reg_4503_reg_n_97),
        .O(\add_ln47_4_reg_4523[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[11]_i_5 
       (.I0(add_ln47_2_reg_4477_reg_n_98),
        .I1(add_ln47_3_reg_4503_reg_n_98),
        .O(\add_ln47_4_reg_4523[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln47_4_reg_4523[15]_i_2 
       (.I0(add_ln47_2_reg_4477_reg_n_92),
        .O(\add_ln47_4_reg_4523[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[15]_i_3 
       (.I0(add_ln47_2_reg_4477_reg_n_92),
        .I1(add_ln47_3_reg_4503_reg_n_92),
        .O(\add_ln47_4_reg_4523[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[15]_i_4 
       (.I0(add_ln47_2_reg_4477_reg_n_93),
        .I1(add_ln47_3_reg_4503_reg_n_93),
        .O(\add_ln47_4_reg_4523[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[15]_i_5 
       (.I0(add_ln47_2_reg_4477_reg_n_94),
        .I1(add_ln47_3_reg_4503_reg_n_94),
        .O(\add_ln47_4_reg_4523[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[3]_i_2 
       (.I0(add_ln47_2_reg_4477_reg_n_103),
        .I1(add_ln47_3_reg_4503_reg_n_103),
        .O(\add_ln47_4_reg_4523[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[3]_i_3 
       (.I0(add_ln47_2_reg_4477_reg_n_104),
        .I1(add_ln47_3_reg_4503_reg_n_104),
        .O(\add_ln47_4_reg_4523[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[3]_i_4 
       (.I0(add_ln47_2_reg_4477_reg_n_105),
        .I1(add_ln47_3_reg_4503_reg_n_105),
        .O(\add_ln47_4_reg_4523[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[3]_i_5 
       (.I0(add_ln47_2_reg_4477_reg_n_106),
        .I1(add_ln47_3_reg_4503_reg_n_106),
        .O(\add_ln47_4_reg_4523[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[7]_i_2 
       (.I0(add_ln47_2_reg_4477_reg_n_99),
        .I1(add_ln47_3_reg_4503_reg_n_99),
        .O(\add_ln47_4_reg_4523[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[7]_i_3 
       (.I0(add_ln47_2_reg_4477_reg_n_100),
        .I1(add_ln47_3_reg_4503_reg_n_100),
        .O(\add_ln47_4_reg_4523[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[7]_i_4 
       (.I0(add_ln47_2_reg_4477_reg_n_101),
        .I1(add_ln47_3_reg_4503_reg_n_101),
        .O(\add_ln47_4_reg_4523[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln47_4_reg_4523[7]_i_5 
       (.I0(add_ln47_2_reg_4477_reg_n_102),
        .I1(add_ln47_3_reg_4503_reg_n_102),
        .O(\add_ln47_4_reg_4523[7]_i_5_n_1 ));
  FDRE \add_ln47_4_reg_4523_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[0]),
        .Q(add_ln47_4_reg_4523[0]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[10]),
        .Q(add_ln47_4_reg_4523[10]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[11]),
        .Q(add_ln47_4_reg_4523[11]),
        .R(1'b0));
  CARRY4 \add_ln47_4_reg_4523_reg[11]_i_1 
       (.CI(\add_ln47_4_reg_4523_reg[7]_i_1_n_1 ),
        .CO({\add_ln47_4_reg_4523_reg[11]_i_1_n_1 ,\add_ln47_4_reg_4523_reg[11]_i_1_n_2 ,\add_ln47_4_reg_4523_reg[11]_i_1_n_3 ,\add_ln47_4_reg_4523_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_2_reg_4477_reg_n_95,add_ln47_2_reg_4477_reg_n_96,add_ln47_2_reg_4477_reg_n_97,add_ln47_2_reg_4477_reg_n_98}),
        .O(add_ln47_4_fu_2957_p2[11:8]),
        .S({\add_ln47_4_reg_4523[11]_i_2_n_1 ,\add_ln47_4_reg_4523[11]_i_3_n_1 ,\add_ln47_4_reg_4523[11]_i_4_n_1 ,\add_ln47_4_reg_4523[11]_i_5_n_1 }));
  FDRE \add_ln47_4_reg_4523_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[12]),
        .Q(add_ln47_4_reg_4523[12]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[13]),
        .Q(add_ln47_4_reg_4523[13]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[14]),
        .Q(add_ln47_4_reg_4523[14]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[15]),
        .Q(add_ln47_4_reg_4523[15]),
        .R(1'b0));
  CARRY4 \add_ln47_4_reg_4523_reg[15]_i_1 
       (.CI(\add_ln47_4_reg_4523_reg[11]_i_1_n_1 ),
        .CO({\NLW_add_ln47_4_reg_4523_reg[15]_i_1_CO_UNCONNECTED [3],\add_ln47_4_reg_4523_reg[15]_i_1_n_2 ,\add_ln47_4_reg_4523_reg[15]_i_1_n_3 ,\add_ln47_4_reg_4523_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln47_4_reg_4523[15]_i_2_n_1 ,add_ln47_2_reg_4477_reg_n_93,add_ln47_2_reg_4477_reg_n_94}),
        .O(add_ln47_4_fu_2957_p2[15:12]),
        .S({1'b1,\add_ln47_4_reg_4523[15]_i_3_n_1 ,\add_ln47_4_reg_4523[15]_i_4_n_1 ,\add_ln47_4_reg_4523[15]_i_5_n_1 }));
  FDRE \add_ln47_4_reg_4523_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[1]),
        .Q(add_ln47_4_reg_4523[1]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[2]),
        .Q(add_ln47_4_reg_4523[2]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[3]),
        .Q(add_ln47_4_reg_4523[3]),
        .R(1'b0));
  CARRY4 \add_ln47_4_reg_4523_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln47_4_reg_4523_reg[3]_i_1_n_1 ,\add_ln47_4_reg_4523_reg[3]_i_1_n_2 ,\add_ln47_4_reg_4523_reg[3]_i_1_n_3 ,\add_ln47_4_reg_4523_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_2_reg_4477_reg_n_103,add_ln47_2_reg_4477_reg_n_104,add_ln47_2_reg_4477_reg_n_105,add_ln47_2_reg_4477_reg_n_106}),
        .O(add_ln47_4_fu_2957_p2[3:0]),
        .S({\add_ln47_4_reg_4523[3]_i_2_n_1 ,\add_ln47_4_reg_4523[3]_i_3_n_1 ,\add_ln47_4_reg_4523[3]_i_4_n_1 ,\add_ln47_4_reg_4523[3]_i_5_n_1 }));
  FDRE \add_ln47_4_reg_4523_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[4]),
        .Q(add_ln47_4_reg_4523[4]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[5]),
        .Q(add_ln47_4_reg_4523[5]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[6]),
        .Q(add_ln47_4_reg_4523[6]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[7]),
        .Q(add_ln47_4_reg_4523[7]),
        .R(1'b0));
  CARRY4 \add_ln47_4_reg_4523_reg[7]_i_1 
       (.CI(\add_ln47_4_reg_4523_reg[3]_i_1_n_1 ),
        .CO({\add_ln47_4_reg_4523_reg[7]_i_1_n_1 ,\add_ln47_4_reg_4523_reg[7]_i_1_n_2 ,\add_ln47_4_reg_4523_reg[7]_i_1_n_3 ,\add_ln47_4_reg_4523_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({add_ln47_2_reg_4477_reg_n_99,add_ln47_2_reg_4477_reg_n_100,add_ln47_2_reg_4477_reg_n_101,add_ln47_2_reg_4477_reg_n_102}),
        .O(add_ln47_4_fu_2957_p2[7:4]),
        .S({\add_ln47_4_reg_4523[7]_i_2_n_1 ,\add_ln47_4_reg_4523[7]_i_3_n_1 ,\add_ln47_4_reg_4523[7]_i_4_n_1 ,\add_ln47_4_reg_4523[7]_i_5_n_1 }));
  FDRE \add_ln47_4_reg_4523_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[8]),
        .Q(add_ln47_4_reg_4523[8]),
        .R(1'b0));
  FDRE \add_ln47_4_reg_4523_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_27),
        .D(add_ln47_4_fu_2957_p2[9]),
        .Q(add_ln47_4_reg_4523[9]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_6_reg_4386_reg
       (.A({cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_291,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_6_reg_4386_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_6_reg_4386_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_6_reg_4386_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_6_reg_4386_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(add_ln59_25_reg_42580),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8760),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_37),
        .CEP(I_RREADY1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_6_reg_4386_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_6_reg_4386_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_6_reg_4386_reg_P_UNCONNECTED[47:15],add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_93,add_ln47_6_reg_4386_reg_n_94,add_ln47_6_reg_4386_reg_n_95,add_ln47_6_reg_4386_reg_n_96,add_ln47_6_reg_4386_reg_n_97,add_ln47_6_reg_4386_reg_n_98,add_ln47_6_reg_4386_reg_n_99,add_ln47_6_reg_4386_reg_n_100,add_ln47_6_reg_4386_reg_n_101,add_ln47_6_reg_4386_reg_n_102,add_ln47_6_reg_4386_reg_n_103,add_ln47_6_reg_4386_reg_n_104,add_ln47_6_reg_4386_reg_n_105,add_ln47_6_reg_4386_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_6_reg_4386_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_6_reg_4386_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U12_n_1,cnn_accel_mac_mulg8j_U12_n_2,cnn_accel_mac_mulg8j_U12_n_3,cnn_accel_mac_mulg8j_U12_n_4,cnn_accel_mac_mulg8j_U12_n_5,cnn_accel_mac_mulg8j_U12_n_6,cnn_accel_mac_mulg8j_U12_n_7,cnn_accel_mac_mulg8j_U12_n_8,cnn_accel_mac_mulg8j_U12_n_9,cnn_accel_mac_mulg8j_U12_n_10,cnn_accel_mac_mulg8j_U12_n_11,cnn_accel_mac_mulg8j_U12_n_12,cnn_accel_mac_mulg8j_U12_n_13,cnn_accel_mac_mulg8j_U12_n_14,cnn_accel_mac_mulg8j_U12_n_15,cnn_accel_mac_mulg8j_U12_n_16,cnn_accel_mac_mulg8j_U12_n_17,cnn_accel_mac_mulg8j_U12_n_18,cnn_accel_mac_mulg8j_U12_n_19,cnn_accel_mac_mulg8j_U12_n_20,cnn_accel_mac_mulg8j_U12_n_21,cnn_accel_mac_mulg8j_U12_n_22,cnn_accel_mac_mulg8j_U12_n_23,cnn_accel_mac_mulg8j_U12_n_24,cnn_accel_mac_mulg8j_U12_n_25,cnn_accel_mac_mulg8j_U12_n_26,cnn_accel_mac_mulg8j_U12_n_27,cnn_accel_mac_mulg8j_U12_n_28,cnn_accel_mac_mulg8j_U12_n_29,cnn_accel_mac_mulg8j_U12_n_30,cnn_accel_mac_mulg8j_U12_n_31,cnn_accel_mac_mulg8j_U12_n_32,cnn_accel_mac_mulg8j_U12_n_33,cnn_accel_mac_mulg8j_U12_n_34,cnn_accel_mac_mulg8j_U12_n_35,cnn_accel_mac_mulg8j_U12_n_36,cnn_accel_mac_mulg8j_U12_n_37,cnn_accel_mac_mulg8j_U12_n_38,cnn_accel_mac_mulg8j_U12_n_39,cnn_accel_mac_mulg8j_U12_n_40,cnn_accel_mac_mulg8j_U12_n_41,cnn_accel_mac_mulg8j_U12_n_42,cnn_accel_mac_mulg8j_U12_n_43,cnn_accel_mac_mulg8j_U12_n_44,cnn_accel_mac_mulg8j_U12_n_45,cnn_accel_mac_mulg8j_U12_n_46,cnn_accel_mac_mulg8j_U12_n_47,cnn_accel_mac_mulg8j_U12_n_48}),
        .PCOUT(NLW_add_ln47_6_reg_4386_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_6_reg_4386_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_7_reg_4457_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_7_reg_4457_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({cnn_accel_gmem_m_axi_U_n_251,cnn_accel_gmem_m_axi_U_n_251,cnn_accel_gmem_m_axi_U_n_251,cnn_accel_gmem_m_axi_U_n_251,cnn_accel_gmem_m_axi_U_n_251,cnn_accel_gmem_m_axi_U_n_252,cnn_accel_gmem_m_axi_U_n_252,cnn_accel_gmem_m_axi_U_n_252,cnn_accel_gmem_m_axi_U_n_252,cnn_accel_gmem_m_axi_U_n_252,cnn_accel_gmem_m_axi_U_n_252,gmem_RDATA}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_7_reg_4457_reg_BCOUT_UNCONNECTED[17:0]),
        .C({add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_92,add_ln47_6_reg_4386_reg_n_93,add_ln47_6_reg_4386_reg_n_94,add_ln47_6_reg_4386_reg_n_95,add_ln47_6_reg_4386_reg_n_96,add_ln47_6_reg_4386_reg_n_97,add_ln47_6_reg_4386_reg_n_98,add_ln47_6_reg_4386_reg_n_99,add_ln47_6_reg_4386_reg_n_100,add_ln47_6_reg_4386_reg_n_101,add_ln47_6_reg_4386_reg_n_102,add_ln47_6_reg_4386_reg_n_103,add_ln47_6_reg_4386_reg_n_104,add_ln47_6_reg_4386_reg_n_105,add_ln47_6_reg_4386_reg_n_106}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_7_reg_4457_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_7_reg_4457_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8440),
        .CEA2(cnn_accel_gmem_m_axi_U_n_20),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(cnn_accel_gmem_m_axi_U_n_52),
        .CEB2(cnn_accel_gmem_m_axi_U_n_20),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_20),
        .CEP(I_RREADY22),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_7_reg_4457_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_7_reg_4457_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_7_reg_4457_reg_P_UNCONNECTED[47:16],add_ln47_7_reg_4457_reg_n_91,add_ln47_7_reg_4457_reg_n_92,add_ln47_7_reg_4457_reg_n_93,add_ln47_7_reg_4457_reg_n_94,add_ln47_7_reg_4457_reg_n_95,add_ln47_7_reg_4457_reg_n_96,add_ln47_7_reg_4457_reg_n_97,add_ln47_7_reg_4457_reg_n_98,add_ln47_7_reg_4457_reg_n_99,add_ln47_7_reg_4457_reg_n_100,add_ln47_7_reg_4457_reg_n_101,add_ln47_7_reg_4457_reg_n_102,add_ln47_7_reg_4457_reg_n_103,add_ln47_7_reg_4457_reg_n_104,add_ln47_7_reg_4457_reg_n_105,add_ln47_7_reg_4457_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_7_reg_4457_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_7_reg_4457_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_add_ln47_7_reg_4457_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_7_reg_4457_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_8_reg_4412_reg
       (.A({cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_286,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_8_reg_4412_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_8_reg_4412_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_8_reg_4412_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_8_reg_4412_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_37),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8640),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(gmem_addr_20_read_reg_43810),
        .CEP(I_RREADY20),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_8_reg_4412_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_8_reg_4412_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_8_reg_4412_reg_P_UNCONNECTED[47:15],add_ln47_8_reg_4412_reg_n_92,add_ln47_8_reg_4412_reg_n_93,add_ln47_8_reg_4412_reg_n_94,add_ln47_8_reg_4412_reg_n_95,add_ln47_8_reg_4412_reg_n_96,add_ln47_8_reg_4412_reg_n_97,add_ln47_8_reg_4412_reg_n_98,add_ln47_8_reg_4412_reg_n_99,add_ln47_8_reg_4412_reg_n_100,add_ln47_8_reg_4412_reg_n_101,add_ln47_8_reg_4412_reg_n_102,add_ln47_8_reg_4412_reg_n_103,add_ln47_8_reg_4412_reg_n_104,add_ln47_8_reg_4412_reg_n_105,add_ln47_8_reg_4412_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_8_reg_4412_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_8_reg_4412_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U13_n_1,cnn_accel_mac_mulg8j_U13_n_2,cnn_accel_mac_mulg8j_U13_n_3,cnn_accel_mac_mulg8j_U13_n_4,cnn_accel_mac_mulg8j_U13_n_5,cnn_accel_mac_mulg8j_U13_n_6,cnn_accel_mac_mulg8j_U13_n_7,cnn_accel_mac_mulg8j_U13_n_8,cnn_accel_mac_mulg8j_U13_n_9,cnn_accel_mac_mulg8j_U13_n_10,cnn_accel_mac_mulg8j_U13_n_11,cnn_accel_mac_mulg8j_U13_n_12,cnn_accel_mac_mulg8j_U13_n_13,cnn_accel_mac_mulg8j_U13_n_14,cnn_accel_mac_mulg8j_U13_n_15,cnn_accel_mac_mulg8j_U13_n_16,cnn_accel_mac_mulg8j_U13_n_17,cnn_accel_mac_mulg8j_U13_n_18,cnn_accel_mac_mulg8j_U13_n_19,cnn_accel_mac_mulg8j_U13_n_20,cnn_accel_mac_mulg8j_U13_n_21,cnn_accel_mac_mulg8j_U13_n_22,cnn_accel_mac_mulg8j_U13_n_23,cnn_accel_mac_mulg8j_U13_n_24,cnn_accel_mac_mulg8j_U13_n_25,cnn_accel_mac_mulg8j_U13_n_26,cnn_accel_mac_mulg8j_U13_n_27,cnn_accel_mac_mulg8j_U13_n_28,cnn_accel_mac_mulg8j_U13_n_29,cnn_accel_mac_mulg8j_U13_n_30,cnn_accel_mac_mulg8j_U13_n_31,cnn_accel_mac_mulg8j_U13_n_32,cnn_accel_mac_mulg8j_U13_n_33,cnn_accel_mac_mulg8j_U13_n_34,cnn_accel_mac_mulg8j_U13_n_35,cnn_accel_mac_mulg8j_U13_n_36,cnn_accel_mac_mulg8j_U13_n_37,cnn_accel_mac_mulg8j_U13_n_38,cnn_accel_mac_mulg8j_U13_n_39,cnn_accel_mac_mulg8j_U13_n_40,cnn_accel_mac_mulg8j_U13_n_41,cnn_accel_mac_mulg8j_U13_n_42,cnn_accel_mac_mulg8j_U13_n_43,cnn_accel_mac_mulg8j_U13_n_44,cnn_accel_mac_mulg8j_U13_n_45,cnn_accel_mac_mulg8j_U13_n_46,cnn_accel_mac_mulg8j_U13_n_47,cnn_accel_mac_mulg8j_U13_n_48}),
        .PCOUT(NLW_add_ln47_8_reg_4412_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_8_reg_4412_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_9_reg_4432_reg
       (.A({cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_288,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_9_reg_4432_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_9_reg_4432_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_9_reg_4432_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_9_reg_4432_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_45),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(reg_8400),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_46),
        .CEP(I_RREADY21),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_9_reg_4432_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_9_reg_4432_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_9_reg_4432_reg_P_UNCONNECTED[47:15],add_ln47_9_reg_4432_reg_n_92,add_ln47_9_reg_4432_reg_n_93,add_ln47_9_reg_4432_reg_n_94,add_ln47_9_reg_4432_reg_n_95,add_ln47_9_reg_4432_reg_n_96,add_ln47_9_reg_4432_reg_n_97,add_ln47_9_reg_4432_reg_n_98,add_ln47_9_reg_4432_reg_n_99,add_ln47_9_reg_4432_reg_n_100,add_ln47_9_reg_4432_reg_n_101,add_ln47_9_reg_4432_reg_n_102,add_ln47_9_reg_4432_reg_n_103,add_ln47_9_reg_4432_reg_n_104,add_ln47_9_reg_4432_reg_n_105,add_ln47_9_reg_4432_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_9_reg_4432_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_9_reg_4432_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U14_n_1,cnn_accel_mac_mulg8j_U14_n_2,cnn_accel_mac_mulg8j_U14_n_3,cnn_accel_mac_mulg8j_U14_n_4,cnn_accel_mac_mulg8j_U14_n_5,cnn_accel_mac_mulg8j_U14_n_6,cnn_accel_mac_mulg8j_U14_n_7,cnn_accel_mac_mulg8j_U14_n_8,cnn_accel_mac_mulg8j_U14_n_9,cnn_accel_mac_mulg8j_U14_n_10,cnn_accel_mac_mulg8j_U14_n_11,cnn_accel_mac_mulg8j_U14_n_12,cnn_accel_mac_mulg8j_U14_n_13,cnn_accel_mac_mulg8j_U14_n_14,cnn_accel_mac_mulg8j_U14_n_15,cnn_accel_mac_mulg8j_U14_n_16,cnn_accel_mac_mulg8j_U14_n_17,cnn_accel_mac_mulg8j_U14_n_18,cnn_accel_mac_mulg8j_U14_n_19,cnn_accel_mac_mulg8j_U14_n_20,cnn_accel_mac_mulg8j_U14_n_21,cnn_accel_mac_mulg8j_U14_n_22,cnn_accel_mac_mulg8j_U14_n_23,cnn_accel_mac_mulg8j_U14_n_24,cnn_accel_mac_mulg8j_U14_n_25,cnn_accel_mac_mulg8j_U14_n_26,cnn_accel_mac_mulg8j_U14_n_27,cnn_accel_mac_mulg8j_U14_n_28,cnn_accel_mac_mulg8j_U14_n_29,cnn_accel_mac_mulg8j_U14_n_30,cnn_accel_mac_mulg8j_U14_n_31,cnn_accel_mac_mulg8j_U14_n_32,cnn_accel_mac_mulg8j_U14_n_33,cnn_accel_mac_mulg8j_U14_n_34,cnn_accel_mac_mulg8j_U14_n_35,cnn_accel_mac_mulg8j_U14_n_36,cnn_accel_mac_mulg8j_U14_n_37,cnn_accel_mac_mulg8j_U14_n_38,cnn_accel_mac_mulg8j_U14_n_39,cnn_accel_mac_mulg8j_U14_n_40,cnn_accel_mac_mulg8j_U14_n_41,cnn_accel_mac_mulg8j_U14_n_42,cnn_accel_mac_mulg8j_U14_n_43,cnn_accel_mac_mulg8j_U14_n_44,cnn_accel_mac_mulg8j_U14_n_45,cnn_accel_mac_mulg8j_U14_n_46,cnn_accel_mac_mulg8j_U14_n_47,cnn_accel_mac_mulg8j_U14_n_48}),
        .PCOUT(NLW_add_ln47_9_reg_4432_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_9_reg_4432_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    add_ln47_reg_4538_reg
       (.A({cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_293,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_add_ln47_reg_4538_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_add_ln47_reg_4538_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_add_ln47_reg_4538_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_add_ln47_reg_4538_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(\bus_read/rs_rdata/load_p1 ),
        .CEA2(cnn_accel_gmem_m_axi_U_n_30),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(cnn_accel_gmem_m_axi_U_n_39),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(cnn_accel_gmem_m_axi_U_n_28),
        .CEP(add_ln47_reg_45380),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_add_ln47_reg_4538_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_add_ln47_reg_4538_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_add_ln47_reg_4538_reg_P_UNCONNECTED[47:15],add_ln47_reg_4538_reg_n_92,add_ln47_reg_4538_reg_n_93,add_ln47_reg_4538_reg_n_94,add_ln47_reg_4538_reg_n_95,add_ln47_reg_4538_reg_n_96,add_ln47_reg_4538_reg_n_97,add_ln47_reg_4538_reg_n_98,add_ln47_reg_4538_reg_n_99,add_ln47_reg_4538_reg_n_100,add_ln47_reg_4538_reg_n_101,add_ln47_reg_4538_reg_n_102,add_ln47_reg_4538_reg_n_103,add_ln47_reg_4538_reg_n_104,add_ln47_reg_4538_reg_n_105,add_ln47_reg_4538_reg_n_106}),
        .PATTERNBDETECT(NLW_add_ln47_reg_4538_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_add_ln47_reg_4538_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({cnn_accel_mac_mulg8j_U18_n_1,cnn_accel_mac_mulg8j_U18_n_2,cnn_accel_mac_mulg8j_U18_n_3,cnn_accel_mac_mulg8j_U18_n_4,cnn_accel_mac_mulg8j_U18_n_5,cnn_accel_mac_mulg8j_U18_n_6,cnn_accel_mac_mulg8j_U18_n_7,cnn_accel_mac_mulg8j_U18_n_8,cnn_accel_mac_mulg8j_U18_n_9,cnn_accel_mac_mulg8j_U18_n_10,cnn_accel_mac_mulg8j_U18_n_11,cnn_accel_mac_mulg8j_U18_n_12,cnn_accel_mac_mulg8j_U18_n_13,cnn_accel_mac_mulg8j_U18_n_14,cnn_accel_mac_mulg8j_U18_n_15,cnn_accel_mac_mulg8j_U18_n_16,cnn_accel_mac_mulg8j_U18_n_17,cnn_accel_mac_mulg8j_U18_n_18,cnn_accel_mac_mulg8j_U18_n_19,cnn_accel_mac_mulg8j_U18_n_20,cnn_accel_mac_mulg8j_U18_n_21,cnn_accel_mac_mulg8j_U18_n_22,cnn_accel_mac_mulg8j_U18_n_23,cnn_accel_mac_mulg8j_U18_n_24,cnn_accel_mac_mulg8j_U18_n_25,cnn_accel_mac_mulg8j_U18_n_26,cnn_accel_mac_mulg8j_U18_n_27,cnn_accel_mac_mulg8j_U18_n_28,cnn_accel_mac_mulg8j_U18_n_29,cnn_accel_mac_mulg8j_U18_n_30,cnn_accel_mac_mulg8j_U18_n_31,cnn_accel_mac_mulg8j_U18_n_32,cnn_accel_mac_mulg8j_U18_n_33,cnn_accel_mac_mulg8j_U18_n_34,cnn_accel_mac_mulg8j_U18_n_35,cnn_accel_mac_mulg8j_U18_n_36,cnn_accel_mac_mulg8j_U18_n_37,cnn_accel_mac_mulg8j_U18_n_38,cnn_accel_mac_mulg8j_U18_n_39,cnn_accel_mac_mulg8j_U18_n_40,cnn_accel_mac_mulg8j_U18_n_41,cnn_accel_mac_mulg8j_U18_n_42,cnn_accel_mac_mulg8j_U18_n_43,cnn_accel_mac_mulg8j_U18_n_44,cnn_accel_mac_mulg8j_U18_n_45,cnn_accel_mac_mulg8j_U18_n_46,cnn_accel_mac_mulg8j_U18_n_47,cnn_accel_mac_mulg8j_U18_n_48}),
        .PCOUT(NLW_add_ln47_reg_4538_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_add_ln47_reg_4538_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln59_reg_4314[13]_i_3 
       (.I0(sext_ln59_fu_2734_p1[10]),
        .O(\add_ln59_reg_4314[13]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln59_reg_4314[13]_i_4 
       (.I0(mul_ln59_reg_4273[12]),
        .I1(mul_ln59_reg_4273[13]),
        .O(\add_ln59_reg_4314[13]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln59_reg_4314[13]_i_5 
       (.I0(mul_ln59_reg_4273[11]),
        .I1(mul_ln59_reg_4273[12]),
        .O(\add_ln59_reg_4314[13]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[13]_i_6 
       (.I0(sext_ln59_fu_2734_p1[10]),
        .I1(mul_ln59_reg_4273[11]),
        .O(\add_ln59_reg_4314[13]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[13]_i_7 
       (.I0(sext_ln59_fu_2734_p1[10]),
        .I1(mul_ln59_reg_4273[10]),
        .O(\add_ln59_reg_4314[13]_i_7_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[2]_i_1 
       (.I0(mul_ln59_reg_4273[7]),
        .I1(sext_ln59_fu_2734_p1[2]),
        .O(add_ln59_fu_2737_p2[2]));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[5]_i_2 
       (.I0(mul_ln59_reg_4273[5]),
        .I1(sext_ln59_fu_2734_p1[5]),
        .O(\add_ln59_reg_4314[5]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[5]_i_3 
       (.I0(mul_ln59_reg_4273[4]),
        .I1(sext_ln59_fu_2734_p1[4]),
        .O(\add_ln59_reg_4314[5]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[5]_i_4 
       (.I0(mul_ln59_reg_4273[3]),
        .I1(sext_ln59_fu_2734_p1[3]),
        .O(\add_ln59_reg_4314[5]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[5]_i_5 
       (.I0(mul_ln59_reg_4273[7]),
        .I1(sext_ln59_fu_2734_p1[2]),
        .O(\add_ln59_reg_4314[5]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[9]_i_2 
       (.I0(mul_ln59_reg_4273[9]),
        .I1(sext_ln59_fu_2734_p1[9]),
        .O(\add_ln59_reg_4314[9]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[9]_i_3 
       (.I0(mul_ln59_reg_4273[8]),
        .I1(sext_ln59_fu_2734_p1[8]),
        .O(\add_ln59_reg_4314[9]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln59_reg_4314[9]_i_4 
       (.I0(mul_ln59_reg_4273[7]),
        .I1(sext_ln59_fu_2734_p1[7]),
        .O(\add_ln59_reg_4314[9]_i_4_n_1 ));
  FDRE \add_ln59_reg_4314_reg[10] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[10]),
        .Q(add_ln59_reg_4314[10]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[11] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[11]),
        .Q(add_ln59_reg_4314[11]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[12] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[12]),
        .Q(add_ln59_reg_4314[12]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[13] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[13]),
        .Q(add_ln59_reg_4314[13]),
        .R(1'b0));
  CARRY4 \add_ln59_reg_4314_reg[13]_i_2 
       (.CI(\add_ln59_reg_4314_reg[9]_i_1_n_1 ),
        .CO({\NLW_add_ln59_reg_4314_reg[13]_i_2_CO_UNCONNECTED [3],\add_ln59_reg_4314_reg[13]_i_2_n_2 ,\add_ln59_reg_4314_reg[13]_i_2_n_3 ,\add_ln59_reg_4314_reg[13]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln59_reg_4273[11],\add_ln59_reg_4314[13]_i_3_n_1 ,sext_ln59_fu_2734_p1[10]}),
        .O(add_ln59_fu_2737_p2[13:10]),
        .S({\add_ln59_reg_4314[13]_i_4_n_1 ,\add_ln59_reg_4314[13]_i_5_n_1 ,\add_ln59_reg_4314[13]_i_6_n_1 ,\add_ln59_reg_4314[13]_i_7_n_1 }));
  FDRE \add_ln59_reg_4314_reg[1] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(sext_ln59_fu_2734_p1[1]),
        .Q(add_ln59_reg_4314[1]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[2] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[2]),
        .Q(add_ln59_reg_4314[2]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[3] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[3]),
        .Q(add_ln59_reg_4314[3]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[4] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[4]),
        .Q(add_ln59_reg_4314[4]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[5] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[5]),
        .Q(add_ln59_reg_4314[5]),
        .R(1'b0));
  CARRY4 \add_ln59_reg_4314_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\add_ln59_reg_4314_reg[5]_i_1_n_1 ,\add_ln59_reg_4314_reg[5]_i_1_n_2 ,\add_ln59_reg_4314_reg[5]_i_1_n_3 ,\add_ln59_reg_4314_reg[5]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({mul_ln59_reg_4273[5:3],mul_ln59_reg_4273[7]}),
        .O({add_ln59_fu_2737_p2[5:3],\NLW_add_ln59_reg_4314_reg[5]_i_1_O_UNCONNECTED [0]}),
        .S({\add_ln59_reg_4314[5]_i_2_n_1 ,\add_ln59_reg_4314[5]_i_3_n_1 ,\add_ln59_reg_4314[5]_i_4_n_1 ,\add_ln59_reg_4314[5]_i_5_n_1 }));
  FDRE \add_ln59_reg_4314_reg[6] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[6]),
        .Q(add_ln59_reg_4314[6]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[7] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[7]),
        .Q(add_ln59_reg_4314[7]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[8] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[8]),
        .Q(add_ln59_reg_4314[8]),
        .R(1'b0));
  FDRE \add_ln59_reg_4314_reg[9] 
       (.C(ap_clk),
        .CE(add_ln59_reg_43140),
        .D(add_ln59_fu_2737_p2[9]),
        .Q(add_ln59_reg_4314[9]),
        .R(1'b0));
  CARRY4 \add_ln59_reg_4314_reg[9]_i_1 
       (.CI(\add_ln59_reg_4314_reg[5]_i_1_n_1 ),
        .CO({\add_ln59_reg_4314_reg[9]_i_1_n_1 ,\add_ln59_reg_4314_reg[9]_i_1_n_2 ,\add_ln59_reg_4314_reg[9]_i_1_n_3 ,\add_ln59_reg_4314_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({mul_ln59_reg_4273[9:7],1'b0}),
        .O(add_ln59_fu_2737_p2[9:6]),
        .S({\add_ln59_reg_4314[9]_i_2_n_1 ,\add_ln59_reg_4314[9]_i_3_n_1 ,\add_ln59_reg_4314[9]_i_4_n_1 ,sext_ln59_fu_2734_p1[6]}));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln59_reg_3327[0]_i_1 
       (.I0(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I1(icmp_ln28_reg_3265),
        .O(and_ln59_fu_1001_p2));
  FDRE \and_ln59_reg_3327_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(and_ln59_reg_3327),
        .Q(and_ln59_reg_3327_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln59_reg_3327_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(and_ln59_fu_1001_p2),
        .Q(and_ln59_reg_3327),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_1),
        .I1(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_2_n_1 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_1_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_153),
        .D(ap_CS_fsm_pp0_stage8),
        .Q(ap_CS_fsm_pp0_stage9),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[11]),
        .Q(ap_CS_fsm_pp0_stage10),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage10),
        .Q(ap_CS_fsm_pp0_stage11),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage11),
        .Q(ap_CS_fsm_pp0_stage12),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage12),
        .Q(ap_CS_fsm_pp0_stage13),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage13),
        .Q(ap_CS_fsm_pp0_stage14),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[16]),
        .Q(ap_CS_fsm_pp0_stage15),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[17]),
        .Q(ap_CS_fsm_pp0_stage16),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[18]),
        .Q(ap_CS_fsm_pp0_stage17),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage17),
        .Q(ap_CS_fsm_pp0_stage18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_gmem_m_axi_U_n_12),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage18),
        .Q(ap_CS_fsm_pp0_stage19),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage19),
        .Q(ap_CS_fsm_pp0_stage20),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[22]),
        .Q(ap_CS_fsm_pp0_stage21),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[23]),
        .Q(ap_CS_fsm_pp0_stage22),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage22),
        .Q(ap_CS_fsm_pp0_stage23),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage23),
        .Q(ap_CS_fsm_pp0_stage24),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage24),
        .Q(ap_CS_fsm_pp0_stage25),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_185),
        .D(ap_CS_fsm_pp0_stage25),
        .Q(ap_CS_fsm_pp0_stage26),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[28]),
        .Q(ap_CS_fsm_state51),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp0_stage3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_153),
        .D(ap_CS_fsm_pp0_stage3),
        .Q(ap_CS_fsm_pp0_stage4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_153),
        .D(ap_CS_fsm_pp0_stage4),
        .Q(ap_CS_fsm_pp0_stage5),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_153),
        .D(ap_CS_fsm_pp0_stage5),
        .Q(ap_CS_fsm_pp0_stage6),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_153),
        .D(ap_CS_fsm_pp0_stage6),
        .Q(ap_CS_fsm_pp0_stage7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_153),
        .D(ap_CS_fsm_pp0_stage7),
        .Q(ap_CS_fsm_pp0_stage8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_control_s_axi_U_n_66),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_gmem_m_axi_U_n_132),
        .Q(ap_enable_reg_pp0_iter1_reg_n_1),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_control_s_axi cnn_accel_control_s_axi_U
       (.D(ap_NS_fsm[0]),
        .\FSM_onehot_rstate_reg[1]_0 (\FSM_onehot_rstate_reg[1] ),
        .\FSM_onehot_wstate_reg[1]_0 (\FSM_onehot_wstate_reg[1] ),
        .\FSM_onehot_wstate_reg[2]_0 (\FSM_onehot_wstate_reg[2] ),
        .Q(output_V),
        .ap_CS_fsm_pp0_stage26(ap_CS_fsm_pp0_stage26),
        .\ap_CS_fsm_reg[27] (cnn_accel_control_s_axi_U_n_66),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .int_ap_ready_reg_0({ap_CS_fsm_state51,\ap_CS_fsm_reg_n_1_[0] }),
        .\int_input_V_reg[31]_0 (input_V),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi cnn_accel_gmem_m_axi_U
       (.A({cnn_accel_gmem_m_axi_U_n_238,cnn_accel_gmem_m_axi_U_n_239,cnn_accel_gmem_m_axi_U_n_240,cnn_accel_gmem_m_axi_U_n_241,cnn_accel_gmem_m_axi_U_n_242,cnn_accel_gmem_m_axi_U_n_243,cnn_accel_gmem_m_axi_U_n_244,cnn_accel_gmem_m_axi_U_n_245,cnn_accel_gmem_m_axi_U_n_246,cnn_accel_gmem_m_axi_U_n_247,cnn_accel_gmem_m_axi_U_n_248}),
        .B({cnn_accel_gmem_m_axi_U_n_228,cnn_accel_gmem_m_axi_U_n_229,gmem_RDATA}),
        .D({ap_NS_fsm[28],ap_NS_fsm[23:22],ap_NS_fsm[18:16],ap_NS_fsm[11],ap_NS_fsm[4:2],cnn_accel_gmem_m_axi_U_n_12}),
        .E(cnn_accel_gmem_m_axi_U_n_14),
        .I_RREADY1(I_RREADY1),
        .I_RREADY20(I_RREADY20),
        .I_RREADY21(I_RREADY21),
        .I_RREADY22(I_RREADY22),
        .I_RREADY23(I_RREADY23),
        .I_RREADY24(I_RREADY24),
        .Q({ap_CS_fsm_pp0_stage22,ap_CS_fsm_pp0_stage21,ap_CS_fsm_pp0_stage17,ap_CS_fsm_pp0_stage16,ap_CS_fsm_pp0_stage15,ap_CS_fsm_pp0_stage10,ap_CS_fsm_pp0_stage3,ap_CS_fsm_pp0_stage2,ap_CS_fsm_pp0_stage1,ap_CS_fsm_pp0_stage0}),
        .SR(select_ln59_reg_3286),
        .add_ln27_reg_32590(add_ln27_reg_32590),
        .add_ln47_1_reg_45430(add_ln47_1_reg_45430),
        .add_ln47_22_reg_45530(add_ln47_22_reg_45530),
        .add_ln47_reg_45380(add_ln47_reg_45380),
        .add_ln59_25_reg_42580(add_ln59_25_reg_42580),
        .and_ln59_reg_3327(and_ln59_reg_3327),
        .and_ln59_reg_3327_pp0_iter1_reg(and_ln59_reg_3327_pp0_iter1_reg),
        .\and_ln59_reg_3327_pp0_iter1_reg_reg[0] (sub_ln59_1_reg_4335_reg0),
        .\and_ln59_reg_3327_reg[0] (cnn_accel_gmem_m_axi_U_n_159),
        .\and_ln59_reg_3327_reg[0]_0 (sub_ln59_reg_3527_reg0),
        .ap_CS_fsm_pp0_stage11(ap_CS_fsm_pp0_stage11),
        .ap_CS_fsm_pp0_stage12(ap_CS_fsm_pp0_stage12),
        .ap_CS_fsm_pp0_stage13(ap_CS_fsm_pp0_stage13),
        .ap_CS_fsm_pp0_stage14(ap_CS_fsm_pp0_stage14),
        .ap_CS_fsm_pp0_stage18(ap_CS_fsm_pp0_stage18),
        .ap_CS_fsm_pp0_stage19(ap_CS_fsm_pp0_stage19),
        .ap_CS_fsm_pp0_stage20(ap_CS_fsm_pp0_stage20),
        .ap_CS_fsm_pp0_stage23(ap_CS_fsm_pp0_stage23),
        .ap_CS_fsm_pp0_stage24(ap_CS_fsm_pp0_stage24),
        .ap_CS_fsm_pp0_stage25(ap_CS_fsm_pp0_stage25),
        .ap_CS_fsm_pp0_stage26(ap_CS_fsm_pp0_stage26),
        .ap_CS_fsm_pp0_stage4(ap_CS_fsm_pp0_stage4),
        .ap_CS_fsm_pp0_stage5(ap_CS_fsm_pp0_stage5),
        .ap_CS_fsm_pp0_stage6(ap_CS_fsm_pp0_stage6),
        .ap_CS_fsm_pp0_stage7(ap_CS_fsm_pp0_stage7),
        .ap_CS_fsm_pp0_stage8(ap_CS_fsm_pp0_stage8),
        .ap_CS_fsm_pp0_stage9(ap_CS_fsm_pp0_stage9),
        .\ap_CS_fsm_reg[10] (cnn_accel_gmem_m_axi_U_n_27),
        .\ap_CS_fsm_reg[11] (cnn_accel_gmem_m_axi_U_n_22),
        .\ap_CS_fsm_reg[11]_0 (cnn_accel_gmem_m_axi_U_n_45),
        .\ap_CS_fsm_reg[12] (cnn_accel_gmem_m_axi_U_n_46),
        .\ap_CS_fsm_reg[13] (cnn_accel_gmem_m_axi_U_n_48),
        .\ap_CS_fsm_reg[14] (cnn_accel_gmem_m_axi_U_n_54),
        .\ap_CS_fsm_reg[15] (cnn_accel_gmem_m_axi_U_n_56),
        .\ap_CS_fsm_reg[16] (\empty_5_reg_3974_reg_n_1_[0] ),
        .\ap_CS_fsm_reg[18] (cnn_accel_gmem_m_axi_U_n_59),
        .\ap_CS_fsm_reg[19] (cnn_accel_gmem_m_axi_U_n_57),
        .\ap_CS_fsm_reg[19]_0 (cnn_accel_gmem_m_axi_U_n_58),
        .\ap_CS_fsm_reg[1] (add_ln27_1_reg_32941),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm[1]_i_2_n_1 ),
        .\ap_CS_fsm_reg[20] (cnn_accel_gmem_m_axi_U_n_41),
        .\ap_CS_fsm_reg[21] (cnn_accel_gmem_m_axi_U_n_49),
        .\ap_CS_fsm_reg[21]_0 (cnn_accel_gmem_m_axi_U_n_50),
        .\ap_CS_fsm_reg[22] (cnn_accel_gmem_m_axi_U_n_15),
        .\ap_CS_fsm_reg[23] (cnn_accel_gmem_m_axi_U_n_42),
        .\ap_CS_fsm_reg[24] (cnn_accel_gmem_m_axi_U_n_39),
        .\ap_CS_fsm_reg[24]_0 (cnn_accel_gmem_m_axi_U_n_40),
        .\ap_CS_fsm_reg[25] (cnn_accel_gmem_m_axi_U_n_43),
        .\ap_CS_fsm_reg[25]_0 (cnn_accel_gmem_m_axi_U_n_44),
        .\ap_CS_fsm_reg[26] (cnn_accel_gmem_m_axi_U_n_51),
        .\ap_CS_fsm_reg[26]_0 (cnn_accel_gmem_m_axi_U_n_52),
        .\ap_CS_fsm_reg[27] (cnn_accel_gmem_m_axi_U_n_34),
        .\ap_CS_fsm_reg[27]_0 (cnn_accel_gmem_m_axi_U_n_60),
        .\ap_CS_fsm_reg[27]_1 (cnn_accel_gmem_m_axi_U_n_61),
        .\ap_CS_fsm_reg[2] (grp_fu_2685_ce),
        .\ap_CS_fsm_reg[2]_0 (gmem_ARADDR3180_out),
        .\ap_CS_fsm_reg[3] (cnn_accel_gmem_m_axi_U_n_36),
        .\ap_CS_fsm_reg[3]_0 (cnn_accel_gmem_m_axi_U_n_37),
        .\ap_CS_fsm_reg[3]_1 (grp_fu_2714_ce),
        .\ap_CS_fsm_reg[5] (cnn_accel_gmem_m_axi_U_n_25),
        .\ap_CS_fsm_reg[5]_0 (cnn_accel_gmem_m_axi_U_n_26),
        .\ap_CS_fsm_reg[5]_1 (gmem_ARADDR3),
        .\ap_CS_fsm_reg[6] (cnn_accel_gmem_m_axi_U_n_17),
        .\ap_CS_fsm_reg[6]_0 (cnn_accel_gmem_m_axi_U_n_18),
        .\ap_CS_fsm_reg[6]_1 (cnn_accel_gmem_m_axi_U_n_20),
        .\ap_CS_fsm_reg[7] (cnn_accel_gmem_m_axi_U_n_30),
        .\ap_CS_fsm_reg[7]_0 (cnn_accel_gmem_m_axi_U_n_31),
        .\ap_CS_fsm_reg[7]_1 (gmem_ARADDR387_out),
        .\ap_CS_fsm_reg[8] (cnn_accel_gmem_m_axi_U_n_21),
        .\ap_CS_fsm_reg[8]_0 (cnn_accel_gmem_m_axi_U_n_28),
        .\ap_CS_fsm_reg[8]_1 (cnn_accel_gmem_m_axi_U_n_29),
        .\ap_CS_fsm_reg[8]_2 (gmem_ARADDR392_out),
        .\ap_CS_fsm_reg[9] (cnn_accel_gmem_m_axi_U_n_23),
        .\ap_CS_fsm_reg[9]_0 (cnn_accel_gmem_m_axi_U_n_24),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(cnn_accel_gmem_m_axi_U_n_132),
        .ap_enable_reg_pp0_iter1_reg(i_0_reg_816),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.WVALID_Dummy_reg (\bus_wide_gen.WVALID_Dummy_reg ),
        .\could_multi_bursts.ARVALID_Dummy_reg (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3] (m_axi_gmem_ARLEN),
        .\could_multi_bursts.awlen_buf_reg[3] (m_axi_gmem_AWLEN),
        .\data_p1_reg[7]_rep__3 ({cnn_accel_gmem_m_axi_U_n_249,cnn_accel_gmem_m_axi_U_n_250}),
        .\data_p1_reg[7]_rep__5 ({cnn_accel_gmem_m_axi_U_n_251,cnn_accel_gmem_m_axi_U_n_252}),
        .\data_p1_reg[7]_rep__7 ({cnn_accel_gmem_m_axi_U_n_253,cnn_accel_gmem_m_axi_U_n_254}),
        .\data_p1_reg[7]_rep__8 (cnn_accel_gmem_m_axi_U_n_255),
        .\data_p1_reg[7]_rep_rep ({cnn_accel_gmem_m_axi_U_n_256,cnn_accel_gmem_m_axi_U_n_257}),
        .\data_p1_reg[7]_rep_rep__1 ({cnn_accel_gmem_m_axi_U_n_258,cnn_accel_gmem_m_axi_U_n_259}),
        .\data_p1_reg[7]_rep_rep__3 ({cnn_accel_gmem_m_axi_U_n_260,cnn_accel_gmem_m_axi_U_n_261}),
        .\data_p1_reg[7]_rep_rep__5 ({cnn_accel_gmem_m_axi_U_n_262,cnn_accel_gmem_m_axi_U_n_263}),
        .\data_p1_reg[7]_rep_rep__7 (cnn_accel_gmem_m_axi_U_n_264),
        .\data_p2[31]_i_15 (gmem_addr_9_reg_3736),
        .\data_p2[31]_i_7 (gmem_addr_16_reg_3778),
        .\data_p2[31]_i_7_0 (gmem_addr_15_reg_3772),
        .\data_p2[31]_i_7_1 (gmem_addr_17_reg_3784),
        .\data_p2[31]_i_7_2 (gmem_addr_11_reg_3748),
        .\data_p2[31]_i_7_3 (gmem_addr_10_reg_3742),
        .\data_p2[31]_i_8 (gmem_addr_1_reg_3457),
        .\data_p2[31]_i_8_0 (gmem_addr_reg_3423),
        .\data_p2[31]_i_8_1 (gmem_addr_2_reg_3505),
        .\data_p2[31]_i_8_2 (gmem_addr_4_reg_3554),
        .\data_p2[31]_i_8_3 (gmem_addr_3_reg_3521),
        .\data_p2[31]_i_8_4 (gmem_addr_5_reg_3560),
        .\data_p2[31]_i_8_5 (gmem_addr_7_reg_3619),
        .\data_p2[31]_i_8_6 (gmem_addr_6_reg_3613),
        .\data_p2[31]_i_8_7 (gmem_addr_8_reg_3625),
        .\data_p2_reg[31] (gmem_addr_25_reg_3832),
        .\data_p2_reg[31]_0 (gmem_addr_24_reg_3826),
        .\data_p2_reg[31]_1 (gmem_addr_26_reg_3838),
        .\data_p2_reg[31]_2 (gmem_addr_22_reg_3814),
        .\data_p2_reg[31]_3 (gmem_addr_21_reg_3808),
        .\data_p2_reg[31]_4 (gmem_addr_23_reg_3820),
        .\data_p2_reg[31]_5 (gmem_addr_27_reg_4391),
        .\data_p2_reg[7] ({cnn_accel_gmem_m_axi_U_n_272,cnn_accel_gmem_m_axi_U_n_273,cnn_accel_gmem_m_axi_U_n_274}),
        .\data_p2_reg[7]_0 ({cnn_accel_gmem_m_axi_U_n_275,cnn_accel_gmem_m_axi_U_n_276}),
        .\data_p2_reg[7]_1 ({cnn_accel_gmem_m_axi_U_n_277,cnn_accel_gmem_m_axi_U_n_278}),
        .\data_p2_reg[7]_2 ({cnn_accel_gmem_m_axi_U_n_279,cnn_accel_gmem_m_axi_U_n_280,cnn_accel_gmem_m_axi_U_n_281}),
        .\data_p2_reg[7]_3 ({cnn_accel_gmem_m_axi_U_n_282,cnn_accel_gmem_m_axi_U_n_283}),
        .\data_p2_reg[7]_4 ({cnn_accel_gmem_m_axi_U_n_284,cnn_accel_gmem_m_axi_U_n_285,cnn_accel_gmem_m_axi_U_n_286}),
        .\data_p2_reg[7]_5 ({cnn_accel_gmem_m_axi_U_n_287,cnn_accel_gmem_m_axi_U_n_288}),
        .\data_p2_reg[7]_6 (cnn_accel_gmem_m_axi_U_n_289),
        .\data_p2_reg[7]_7 ({cnn_accel_gmem_m_axi_U_n_290,cnn_accel_gmem_m_axi_U_n_291}),
        .\data_p2_reg[7]_8 ({cnn_accel_gmem_m_axi_U_n_292,cnn_accel_gmem_m_axi_U_n_293}),
        .\empty_5_reg_3974_reg[0] (cnn_accel_gmem_m_axi_U_n_192),
        .\empty_5_reg_3974_reg[0]_0 (\empty_5_reg_3974[0]_i_2_n_1 ),
        .empty_8_reg_4013_pp0_iter1_reg(empty_8_reg_4013_pp0_iter1_reg),
        .\empty_8_reg_4013_pp0_iter1_reg_reg[0] (cnn_accel_gmem_m_axi_U_n_194),
        .\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 (\empty_8_reg_4013_reg_n_1_[0] ),
        .\empty_8_reg_4013_reg[0] (cnn_accel_gmem_m_axi_U_n_191),
        .\empty_8_reg_4013_reg[0]_0 (\empty_8_reg_4013[0]_i_2_n_1 ),
        .full_n_reg(full_n_reg),
        .full_n_reg_0(full_n_reg_0),
        .gmem_ARADDR1134_out(gmem_ARADDR1134_out),
        .gmem_ARADDR1183_out(gmem_ARADDR1183_out),
        .gmem_ARADDR1187_out(gmem_ARADDR1187_out),
        .gmem_addr_12_reg_3754(gmem_addr_12_reg_3754),
        .gmem_addr_13_reg_3760(gmem_addr_13_reg_3760),
        .gmem_addr_14_reg_3766(gmem_addr_14_reg_3766),
        .gmem_addr_18_read_reg_43040(gmem_addr_18_read_reg_43040),
        .gmem_addr_18_reg_3790(gmem_addr_18_reg_3790),
        .gmem_addr_19_reg_3796(gmem_addr_19_reg_3796),
        .gmem_addr_20_read_reg_43810(gmem_addr_20_read_reg_43810),
        .gmem_addr_20_reg_3802(gmem_addr_20_reg_3802),
        .grp_fu_1084_ce(grp_fu_1084_ce),
        .grp_fu_3096_ce(grp_fu_3096_ce),
        .grp_fu_3103_ce(grp_fu_3103_ce),
        .grp_fu_3110_ce(grp_fu_3110_ce),
        .grp_fu_3117_ce(grp_fu_3117_ce),
        .grp_fu_3124_ce(grp_fu_3124_ce),
        .grp_fu_3139_ce(grp_fu_3139_ce),
        .grp_fu_3147_ce(grp_fu_3147_ce),
        .grp_fu_3154_ce(grp_fu_3154_ce),
        .grp_fu_3161_ce(grp_fu_3161_ce),
        .grp_fu_3176_ce(grp_fu_3176_ce),
        .grp_fu_3197_ce(grp_fu_3197_ce),
        .grp_fu_3205_ce(grp_fu_3205_ce),
        .grp_fu_936_ce(grp_fu_936_ce),
        .\i_0_reg_816_reg[0] (\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .icmp_ln27_fu_898_p2(icmp_ln27_fu_898_p2),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] (cnn_accel_gmem_m_axi_U_n_47),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 (cnn_accel_gmem_m_axi_U_n_53),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 (cnn_accel_gmem_m_axi_U_n_55),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 (cnn_accel_gmem_m_axi_U_n_153),
        .\icmp_ln27_reg_3255_reg[0] (cnn_accel_gmem_m_axi_U_n_13),
        .\icmp_ln27_reg_3255_reg[0]_0 (cnn_accel_gmem_m_axi_U_n_16),
        .\icmp_ln27_reg_3255_reg[0]_1 (cnn_accel_gmem_m_axi_U_n_19),
        .\icmp_ln27_reg_3255_reg[0]_2 (cnn_accel_gmem_m_axi_U_n_32),
        .\icmp_ln27_reg_3255_reg[0]_3 (cnn_accel_gmem_m_axi_U_n_33),
        .\icmp_ln27_reg_3255_reg[0]_4 (cnn_accel_gmem_m_axi_U_n_38),
        .\icmp_ln27_reg_3255_reg[0]_5 (cnn_accel_gmem_m_axi_U_n_185),
        .icmp_ln28_reg_3265(icmp_ln28_reg_3265),
        .icmp_ln28_reg_3265_pp0_iter1_reg(icmp_ln28_reg_3265_pp0_iter1_reg),
        .\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] (add_ln59_reg_43140),
        .\icmp_ln28_reg_3265_reg[0] (cnn_accel_gmem_m_axi_U_n_176),
        .\icmp_ln28_reg_3265_reg[0]_0 (select_ln28_12_reg_4238),
        .\icmp_ln29_reg_3301_reg[0] (cnn_accel_gmem_m_axi_U_n_183),
        .\icmp_ln29_reg_3301_reg[0]_0 (\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .\icmp_ln29_reg_3301_reg[0]_1 (\icmp_ln29_reg_3301[0]_i_2_n_1 ),
        .\icmp_ln29_reg_3301_reg[0]_2 (\icmp_ln29_reg_3301[0]_i_3_n_1 ),
        .load_p1(\bus_read/rs_rdata/load_p1 ),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .mem_reg({\select_ln53_reg_4579_reg_n_1_[7] ,\select_ln53_reg_4579_reg_n_1_[6] ,\select_ln53_reg_4579_reg_n_1_[5] ,\select_ln53_reg_4579_reg_n_1_[4] ,\select_ln53_reg_4579_reg_n_1_[3] ,\select_ln53_reg_4579_reg_n_1_[2] ,\select_ln53_reg_4579_reg_n_1_[1] ,\select_ln53_reg_4579_reg_n_1_[0] }),
        .\q_tmp_reg[34] (D),
        .reg_8400(reg_8400),
        .reg_8440(reg_8440),
        .reg_8520(reg_8520),
        .reg_8560(reg_8560),
        .reg_8600(reg_8600),
        .reg_8640(reg_8640),
        .reg_8680(reg_8680),
        .reg_8720(reg_8720),
        .reg_8760(reg_8760),
        .s_ready_t_reg(add_ln59_3_reg_34460),
        .\select_ln59_reg_3286_reg[0] (\icmp_ln28_reg_3265[0]_i_3_n_1 ),
        .\select_ln59_reg_3286_reg[0]_0 (\icmp_ln28_reg_3265[0]_i_4_n_1 ),
        .\select_ln59_reg_3286_reg[0]_1 (\icmp_ln28_reg_3265[0]_i_5_n_1 ),
        .\select_ln59_reg_3286_reg[0]_2 (\icmp_ln28_reg_3265[0]_i_6_n_1 ),
        .\state_reg[0] (add_ln27_1_reg_32940),
        .\state_reg[0]_0 (gmem_ARADDR1179_out),
        .tmp_2_reg_4569(tmp_2_reg_4569),
        .\tmp_2_reg_4569_reg[0] (select_ln53_reg_4579),
        .\waddr_reg[0] (\icmp_ln27_reg_3255_pp0_iter1_reg_reg_n_1_[0] ),
        .\waddr_reg[0]_0 (ap_enable_reg_pp0_iter1_reg_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j cnn_accel_mac_mulg8j_U12
       (.B({cnn_accel_gmem_m_axi_U_n_254,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U12_n_1,cnn_accel_mac_mulg8j_U12_n_2,cnn_accel_mac_mulg8j_U12_n_3,cnn_accel_mac_mulg8j_U12_n_4,cnn_accel_mac_mulg8j_U12_n_5,cnn_accel_mac_mulg8j_U12_n_6,cnn_accel_mac_mulg8j_U12_n_7,cnn_accel_mac_mulg8j_U12_n_8,cnn_accel_mac_mulg8j_U12_n_9,cnn_accel_mac_mulg8j_U12_n_10,cnn_accel_mac_mulg8j_U12_n_11,cnn_accel_mac_mulg8j_U12_n_12,cnn_accel_mac_mulg8j_U12_n_13,cnn_accel_mac_mulg8j_U12_n_14,cnn_accel_mac_mulg8j_U12_n_15,cnn_accel_mac_mulg8j_U12_n_16,cnn_accel_mac_mulg8j_U12_n_17,cnn_accel_mac_mulg8j_U12_n_18,cnn_accel_mac_mulg8j_U12_n_19,cnn_accel_mac_mulg8j_U12_n_20,cnn_accel_mac_mulg8j_U12_n_21,cnn_accel_mac_mulg8j_U12_n_22,cnn_accel_mac_mulg8j_U12_n_23,cnn_accel_mac_mulg8j_U12_n_24,cnn_accel_mac_mulg8j_U12_n_25,cnn_accel_mac_mulg8j_U12_n_26,cnn_accel_mac_mulg8j_U12_n_27,cnn_accel_mac_mulg8j_U12_n_28,cnn_accel_mac_mulg8j_U12_n_29,cnn_accel_mac_mulg8j_U12_n_30,cnn_accel_mac_mulg8j_U12_n_31,cnn_accel_mac_mulg8j_U12_n_32,cnn_accel_mac_mulg8j_U12_n_33,cnn_accel_mac_mulg8j_U12_n_34,cnn_accel_mac_mulg8j_U12_n_35,cnn_accel_mac_mulg8j_U12_n_36,cnn_accel_mac_mulg8j_U12_n_37,cnn_accel_mac_mulg8j_U12_n_38,cnn_accel_mac_mulg8j_U12_n_39,cnn_accel_mac_mulg8j_U12_n_40,cnn_accel_mac_mulg8j_U12_n_41,cnn_accel_mac_mulg8j_U12_n_42,cnn_accel_mac_mulg8j_U12_n_43,cnn_accel_mac_mulg8j_U12_n_44,cnn_accel_mac_mulg8j_U12_n_45,cnn_accel_mac_mulg8j_U12_n_46,cnn_accel_mac_mulg8j_U12_n_47,cnn_accel_mac_mulg8j_U12_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3147_ce(grp_fu_3147_ce),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_44),
        .m_reg_reg_0(cnn_accel_gmem_m_axi_U_n_251),
        .reg_8520(reg_8520));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_0 cnn_accel_mac_mulg8j_U13
       (.B({cnn_accel_gmem_m_axi_U_n_253,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U13_n_1,cnn_accel_mac_mulg8j_U13_n_2,cnn_accel_mac_mulg8j_U13_n_3,cnn_accel_mac_mulg8j_U13_n_4,cnn_accel_mac_mulg8j_U13_n_5,cnn_accel_mac_mulg8j_U13_n_6,cnn_accel_mac_mulg8j_U13_n_7,cnn_accel_mac_mulg8j_U13_n_8,cnn_accel_mac_mulg8j_U13_n_9,cnn_accel_mac_mulg8j_U13_n_10,cnn_accel_mac_mulg8j_U13_n_11,cnn_accel_mac_mulg8j_U13_n_12,cnn_accel_mac_mulg8j_U13_n_13,cnn_accel_mac_mulg8j_U13_n_14,cnn_accel_mac_mulg8j_U13_n_15,cnn_accel_mac_mulg8j_U13_n_16,cnn_accel_mac_mulg8j_U13_n_17,cnn_accel_mac_mulg8j_U13_n_18,cnn_accel_mac_mulg8j_U13_n_19,cnn_accel_mac_mulg8j_U13_n_20,cnn_accel_mac_mulg8j_U13_n_21,cnn_accel_mac_mulg8j_U13_n_22,cnn_accel_mac_mulg8j_U13_n_23,cnn_accel_mac_mulg8j_U13_n_24,cnn_accel_mac_mulg8j_U13_n_25,cnn_accel_mac_mulg8j_U13_n_26,cnn_accel_mac_mulg8j_U13_n_27,cnn_accel_mac_mulg8j_U13_n_28,cnn_accel_mac_mulg8j_U13_n_29,cnn_accel_mac_mulg8j_U13_n_30,cnn_accel_mac_mulg8j_U13_n_31,cnn_accel_mac_mulg8j_U13_n_32,cnn_accel_mac_mulg8j_U13_n_33,cnn_accel_mac_mulg8j_U13_n_34,cnn_accel_mac_mulg8j_U13_n_35,cnn_accel_mac_mulg8j_U13_n_36,cnn_accel_mac_mulg8j_U13_n_37,cnn_accel_mac_mulg8j_U13_n_38,cnn_accel_mac_mulg8j_U13_n_39,cnn_accel_mac_mulg8j_U13_n_40,cnn_accel_mac_mulg8j_U13_n_41,cnn_accel_mac_mulg8j_U13_n_42,cnn_accel_mac_mulg8j_U13_n_43,cnn_accel_mac_mulg8j_U13_n_44,cnn_accel_mac_mulg8j_U13_n_45,cnn_accel_mac_mulg8j_U13_n_46,cnn_accel_mac_mulg8j_U13_n_47,cnn_accel_mac_mulg8j_U13_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3154_ce(grp_fu_3154_ce),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_61),
        .m_reg_reg_0(cnn_accel_gmem_m_axi_U_n_254),
        .reg_8560(reg_8560));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_1 cnn_accel_mac_mulg8j_U14
       (.B({cnn_accel_gmem_m_axi_U_n_255,cnn_accel_gmem_m_axi_U_n_253,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U14_n_1,cnn_accel_mac_mulg8j_U14_n_2,cnn_accel_mac_mulg8j_U14_n_3,cnn_accel_mac_mulg8j_U14_n_4,cnn_accel_mac_mulg8j_U14_n_5,cnn_accel_mac_mulg8j_U14_n_6,cnn_accel_mac_mulg8j_U14_n_7,cnn_accel_mac_mulg8j_U14_n_8,cnn_accel_mac_mulg8j_U14_n_9,cnn_accel_mac_mulg8j_U14_n_10,cnn_accel_mac_mulg8j_U14_n_11,cnn_accel_mac_mulg8j_U14_n_12,cnn_accel_mac_mulg8j_U14_n_13,cnn_accel_mac_mulg8j_U14_n_14,cnn_accel_mac_mulg8j_U14_n_15,cnn_accel_mac_mulg8j_U14_n_16,cnn_accel_mac_mulg8j_U14_n_17,cnn_accel_mac_mulg8j_U14_n_18,cnn_accel_mac_mulg8j_U14_n_19,cnn_accel_mac_mulg8j_U14_n_20,cnn_accel_mac_mulg8j_U14_n_21,cnn_accel_mac_mulg8j_U14_n_22,cnn_accel_mac_mulg8j_U14_n_23,cnn_accel_mac_mulg8j_U14_n_24,cnn_accel_mac_mulg8j_U14_n_25,cnn_accel_mac_mulg8j_U14_n_26,cnn_accel_mac_mulg8j_U14_n_27,cnn_accel_mac_mulg8j_U14_n_28,cnn_accel_mac_mulg8j_U14_n_29,cnn_accel_mac_mulg8j_U14_n_30,cnn_accel_mac_mulg8j_U14_n_31,cnn_accel_mac_mulg8j_U14_n_32,cnn_accel_mac_mulg8j_U14_n_33,cnn_accel_mac_mulg8j_U14_n_34,cnn_accel_mac_mulg8j_U14_n_35,cnn_accel_mac_mulg8j_U14_n_36,cnn_accel_mac_mulg8j_U14_n_37,cnn_accel_mac_mulg8j_U14_n_38,cnn_accel_mac_mulg8j_U14_n_39,cnn_accel_mac_mulg8j_U14_n_40,cnn_accel_mac_mulg8j_U14_n_41,cnn_accel_mac_mulg8j_U14_n_42,cnn_accel_mac_mulg8j_U14_n_43,cnn_accel_mac_mulg8j_U14_n_44,cnn_accel_mac_mulg8j_U14_n_45,cnn_accel_mac_mulg8j_U14_n_46,cnn_accel_mac_mulg8j_U14_n_47,cnn_accel_mac_mulg8j_U14_n_48}),
        .ap_clk(ap_clk),
        .gmem_addr_18_read_reg_43040(gmem_addr_18_read_reg_43040),
        .grp_fu_3161_ce(grp_fu_3161_ce),
        .reg_8600(reg_8600));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_2 cnn_accel_mac_mulg8j_U16
       (.B({cnn_accel_gmem_m_axi_U_n_249,gmem_RDATA}),
        .E(gmem_addr_20_read_reg_43810),
        .PCOUT({cnn_accel_mac_mulg8j_U16_n_1,cnn_accel_mac_mulg8j_U16_n_2,cnn_accel_mac_mulg8j_U16_n_3,cnn_accel_mac_mulg8j_U16_n_4,cnn_accel_mac_mulg8j_U16_n_5,cnn_accel_mac_mulg8j_U16_n_6,cnn_accel_mac_mulg8j_U16_n_7,cnn_accel_mac_mulg8j_U16_n_8,cnn_accel_mac_mulg8j_U16_n_9,cnn_accel_mac_mulg8j_U16_n_10,cnn_accel_mac_mulg8j_U16_n_11,cnn_accel_mac_mulg8j_U16_n_12,cnn_accel_mac_mulg8j_U16_n_13,cnn_accel_mac_mulg8j_U16_n_14,cnn_accel_mac_mulg8j_U16_n_15,cnn_accel_mac_mulg8j_U16_n_16,cnn_accel_mac_mulg8j_U16_n_17,cnn_accel_mac_mulg8j_U16_n_18,cnn_accel_mac_mulg8j_U16_n_19,cnn_accel_mac_mulg8j_U16_n_20,cnn_accel_mac_mulg8j_U16_n_21,cnn_accel_mac_mulg8j_U16_n_22,cnn_accel_mac_mulg8j_U16_n_23,cnn_accel_mac_mulg8j_U16_n_24,cnn_accel_mac_mulg8j_U16_n_25,cnn_accel_mac_mulg8j_U16_n_26,cnn_accel_mac_mulg8j_U16_n_27,cnn_accel_mac_mulg8j_U16_n_28,cnn_accel_mac_mulg8j_U16_n_29,cnn_accel_mac_mulg8j_U16_n_30,cnn_accel_mac_mulg8j_U16_n_31,cnn_accel_mac_mulg8j_U16_n_32,cnn_accel_mac_mulg8j_U16_n_33,cnn_accel_mac_mulg8j_U16_n_34,cnn_accel_mac_mulg8j_U16_n_35,cnn_accel_mac_mulg8j_U16_n_36,cnn_accel_mac_mulg8j_U16_n_37,cnn_accel_mac_mulg8j_U16_n_38,cnn_accel_mac_mulg8j_U16_n_39,cnn_accel_mac_mulg8j_U16_n_40,cnn_accel_mac_mulg8j_U16_n_41,cnn_accel_mac_mulg8j_U16_n_42,cnn_accel_mac_mulg8j_U16_n_43,cnn_accel_mac_mulg8j_U16_n_44,cnn_accel_mac_mulg8j_U16_n_45,cnn_accel_mac_mulg8j_U16_n_46,cnn_accel_mac_mulg8j_U16_n_47,cnn_accel_mac_mulg8j_U16_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3176_ce(grp_fu_3176_ce),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_250),
        .reg_8680(reg_8680));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_3 cnn_accel_mac_mulg8j_U17
       (.B({cnn_accel_gmem_m_axi_U_n_252,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U17_n_1,cnn_accel_mac_mulg8j_U17_n_2,cnn_accel_mac_mulg8j_U17_n_3,cnn_accel_mac_mulg8j_U17_n_4,cnn_accel_mac_mulg8j_U17_n_5,cnn_accel_mac_mulg8j_U17_n_6,cnn_accel_mac_mulg8j_U17_n_7,cnn_accel_mac_mulg8j_U17_n_8,cnn_accel_mac_mulg8j_U17_n_9,cnn_accel_mac_mulg8j_U17_n_10,cnn_accel_mac_mulg8j_U17_n_11,cnn_accel_mac_mulg8j_U17_n_12,cnn_accel_mac_mulg8j_U17_n_13,cnn_accel_mac_mulg8j_U17_n_14,cnn_accel_mac_mulg8j_U17_n_15,cnn_accel_mac_mulg8j_U17_n_16,cnn_accel_mac_mulg8j_U17_n_17,cnn_accel_mac_mulg8j_U17_n_18,cnn_accel_mac_mulg8j_U17_n_19,cnn_accel_mac_mulg8j_U17_n_20,cnn_accel_mac_mulg8j_U17_n_21,cnn_accel_mac_mulg8j_U17_n_22,cnn_accel_mac_mulg8j_U17_n_23,cnn_accel_mac_mulg8j_U17_n_24,cnn_accel_mac_mulg8j_U17_n_25,cnn_accel_mac_mulg8j_U17_n_26,cnn_accel_mac_mulg8j_U17_n_27,cnn_accel_mac_mulg8j_U17_n_28,cnn_accel_mac_mulg8j_U17_n_29,cnn_accel_mac_mulg8j_U17_n_30,cnn_accel_mac_mulg8j_U17_n_31,cnn_accel_mac_mulg8j_U17_n_32,cnn_accel_mac_mulg8j_U17_n_33,cnn_accel_mac_mulg8j_U17_n_34,cnn_accel_mac_mulg8j_U17_n_35,cnn_accel_mac_mulg8j_U17_n_36,cnn_accel_mac_mulg8j_U17_n_37,cnn_accel_mac_mulg8j_U17_n_38,cnn_accel_mac_mulg8j_U17_n_39,cnn_accel_mac_mulg8j_U17_n_40,cnn_accel_mac_mulg8j_U17_n_41,cnn_accel_mac_mulg8j_U17_n_42,cnn_accel_mac_mulg8j_U17_n_43,cnn_accel_mac_mulg8j_U17_n_44,cnn_accel_mac_mulg8j_U17_n_45,cnn_accel_mac_mulg8j_U17_n_46,cnn_accel_mac_mulg8j_U17_n_47,cnn_accel_mac_mulg8j_U17_n_48}),
        .ap_clk(ap_clk),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_15),
        .m_reg_reg_0(cnn_accel_gmem_m_axi_U_n_21),
        .m_reg_reg_1(cnn_accel_gmem_m_axi_U_n_25),
        .m_reg_reg_2(cnn_accel_gmem_m_axi_U_n_249));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_4 cnn_accel_mac_mulg8j_U18
       (.B({cnn_accel_gmem_m_axi_U_n_250,cnn_accel_gmem_m_axi_U_n_228,gmem_RDATA}),
        .E(cnn_accel_gmem_m_axi_U_n_28),
        .PCOUT({cnn_accel_mac_mulg8j_U18_n_1,cnn_accel_mac_mulg8j_U18_n_2,cnn_accel_mac_mulg8j_U18_n_3,cnn_accel_mac_mulg8j_U18_n_4,cnn_accel_mac_mulg8j_U18_n_5,cnn_accel_mac_mulg8j_U18_n_6,cnn_accel_mac_mulg8j_U18_n_7,cnn_accel_mac_mulg8j_U18_n_8,cnn_accel_mac_mulg8j_U18_n_9,cnn_accel_mac_mulg8j_U18_n_10,cnn_accel_mac_mulg8j_U18_n_11,cnn_accel_mac_mulg8j_U18_n_12,cnn_accel_mac_mulg8j_U18_n_13,cnn_accel_mac_mulg8j_U18_n_14,cnn_accel_mac_mulg8j_U18_n_15,cnn_accel_mac_mulg8j_U18_n_16,cnn_accel_mac_mulg8j_U18_n_17,cnn_accel_mac_mulg8j_U18_n_18,cnn_accel_mac_mulg8j_U18_n_19,cnn_accel_mac_mulg8j_U18_n_20,cnn_accel_mac_mulg8j_U18_n_21,cnn_accel_mac_mulg8j_U18_n_22,cnn_accel_mac_mulg8j_U18_n_23,cnn_accel_mac_mulg8j_U18_n_24,cnn_accel_mac_mulg8j_U18_n_25,cnn_accel_mac_mulg8j_U18_n_26,cnn_accel_mac_mulg8j_U18_n_27,cnn_accel_mac_mulg8j_U18_n_28,cnn_accel_mac_mulg8j_U18_n_29,cnn_accel_mac_mulg8j_U18_n_30,cnn_accel_mac_mulg8j_U18_n_31,cnn_accel_mac_mulg8j_U18_n_32,cnn_accel_mac_mulg8j_U18_n_33,cnn_accel_mac_mulg8j_U18_n_34,cnn_accel_mac_mulg8j_U18_n_35,cnn_accel_mac_mulg8j_U18_n_36,cnn_accel_mac_mulg8j_U18_n_37,cnn_accel_mac_mulg8j_U18_n_38,cnn_accel_mac_mulg8j_U18_n_39,cnn_accel_mac_mulg8j_U18_n_40,cnn_accel_mac_mulg8j_U18_n_41,cnn_accel_mac_mulg8j_U18_n_42,cnn_accel_mac_mulg8j_U18_n_43,cnn_accel_mac_mulg8j_U18_n_44,cnn_accel_mac_mulg8j_U18_n_45,cnn_accel_mac_mulg8j_U18_n_46,cnn_accel_mac_mulg8j_U18_n_47,cnn_accel_mac_mulg8j_U18_n_48}),
        .ap_clk(ap_clk),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_43),
        .m_reg_reg_0(cnn_accel_gmem_m_axi_U_n_22));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_5 cnn_accel_mac_mulg8j_U5
       (.B({cnn_accel_gmem_m_axi_U_n_257,cnn_accel_gmem_m_axi_U_n_258,gmem_RDATA}),
        .E(cnn_accel_gmem_m_axi_U_n_46),
        .PCOUT({cnn_accel_mac_mulg8j_U5_n_1,cnn_accel_mac_mulg8j_U5_n_2,cnn_accel_mac_mulg8j_U5_n_3,cnn_accel_mac_mulg8j_U5_n_4,cnn_accel_mac_mulg8j_U5_n_5,cnn_accel_mac_mulg8j_U5_n_6,cnn_accel_mac_mulg8j_U5_n_7,cnn_accel_mac_mulg8j_U5_n_8,cnn_accel_mac_mulg8j_U5_n_9,cnn_accel_mac_mulg8j_U5_n_10,cnn_accel_mac_mulg8j_U5_n_11,cnn_accel_mac_mulg8j_U5_n_12,cnn_accel_mac_mulg8j_U5_n_13,cnn_accel_mac_mulg8j_U5_n_14,cnn_accel_mac_mulg8j_U5_n_15,cnn_accel_mac_mulg8j_U5_n_16,cnn_accel_mac_mulg8j_U5_n_17,cnn_accel_mac_mulg8j_U5_n_18,cnn_accel_mac_mulg8j_U5_n_19,cnn_accel_mac_mulg8j_U5_n_20,cnn_accel_mac_mulg8j_U5_n_21,cnn_accel_mac_mulg8j_U5_n_22,cnn_accel_mac_mulg8j_U5_n_23,cnn_accel_mac_mulg8j_U5_n_24,cnn_accel_mac_mulg8j_U5_n_25,cnn_accel_mac_mulg8j_U5_n_26,cnn_accel_mac_mulg8j_U5_n_27,cnn_accel_mac_mulg8j_U5_n_28,cnn_accel_mac_mulg8j_U5_n_29,cnn_accel_mac_mulg8j_U5_n_30,cnn_accel_mac_mulg8j_U5_n_31,cnn_accel_mac_mulg8j_U5_n_32,cnn_accel_mac_mulg8j_U5_n_33,cnn_accel_mac_mulg8j_U5_n_34,cnn_accel_mac_mulg8j_U5_n_35,cnn_accel_mac_mulg8j_U5_n_36,cnn_accel_mac_mulg8j_U5_n_37,cnn_accel_mac_mulg8j_U5_n_38,cnn_accel_mac_mulg8j_U5_n_39,cnn_accel_mac_mulg8j_U5_n_40,cnn_accel_mac_mulg8j_U5_n_41,cnn_accel_mac_mulg8j_U5_n_42,cnn_accel_mac_mulg8j_U5_n_43,cnn_accel_mac_mulg8j_U5_n_44,cnn_accel_mac_mulg8j_U5_n_45,cnn_accel_mac_mulg8j_U5_n_46,cnn_accel_mac_mulg8j_U5_n_47,cnn_accel_mac_mulg8j_U5_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3096_ce(grp_fu_3096_ce),
        .reg_8440(reg_8440));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_6 cnn_accel_mac_mulg8j_U6
       (.B({cnn_accel_gmem_m_axi_U_n_262,cnn_accel_gmem_m_axi_U_n_263,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U6_n_1,cnn_accel_mac_mulg8j_U6_n_2,cnn_accel_mac_mulg8j_U6_n_3,cnn_accel_mac_mulg8j_U6_n_4,cnn_accel_mac_mulg8j_U6_n_5,cnn_accel_mac_mulg8j_U6_n_6,cnn_accel_mac_mulg8j_U6_n_7,cnn_accel_mac_mulg8j_U6_n_8,cnn_accel_mac_mulg8j_U6_n_9,cnn_accel_mac_mulg8j_U6_n_10,cnn_accel_mac_mulg8j_U6_n_11,cnn_accel_mac_mulg8j_U6_n_12,cnn_accel_mac_mulg8j_U6_n_13,cnn_accel_mac_mulg8j_U6_n_14,cnn_accel_mac_mulg8j_U6_n_15,cnn_accel_mac_mulg8j_U6_n_16,cnn_accel_mac_mulg8j_U6_n_17,cnn_accel_mac_mulg8j_U6_n_18,cnn_accel_mac_mulg8j_U6_n_19,cnn_accel_mac_mulg8j_U6_n_20,cnn_accel_mac_mulg8j_U6_n_21,cnn_accel_mac_mulg8j_U6_n_22,cnn_accel_mac_mulg8j_U6_n_23,cnn_accel_mac_mulg8j_U6_n_24,cnn_accel_mac_mulg8j_U6_n_25,cnn_accel_mac_mulg8j_U6_n_26,cnn_accel_mac_mulg8j_U6_n_27,cnn_accel_mac_mulg8j_U6_n_28,cnn_accel_mac_mulg8j_U6_n_29,cnn_accel_mac_mulg8j_U6_n_30,cnn_accel_mac_mulg8j_U6_n_31,cnn_accel_mac_mulg8j_U6_n_32,cnn_accel_mac_mulg8j_U6_n_33,cnn_accel_mac_mulg8j_U6_n_34,cnn_accel_mac_mulg8j_U6_n_35,cnn_accel_mac_mulg8j_U6_n_36,cnn_accel_mac_mulg8j_U6_n_37,cnn_accel_mac_mulg8j_U6_n_38,cnn_accel_mac_mulg8j_U6_n_39,cnn_accel_mac_mulg8j_U6_n_40,cnn_accel_mac_mulg8j_U6_n_41,cnn_accel_mac_mulg8j_U6_n_42,cnn_accel_mac_mulg8j_U6_n_43,cnn_accel_mac_mulg8j_U6_n_44,cnn_accel_mac_mulg8j_U6_n_45,cnn_accel_mac_mulg8j_U6_n_46,cnn_accel_mac_mulg8j_U6_n_47,cnn_accel_mac_mulg8j_U6_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3103_ce(grp_fu_3103_ce),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_13),
        .reg_8560(reg_8560));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_7 cnn_accel_mac_mulg8j_U7
       (.B({cnn_accel_gmem_m_axi_U_n_263,cnn_accel_gmem_m_axi_U_n_264,gmem_RDATA}),
        .E(cnn_accel_gmem_m_axi_U_n_32),
        .PCOUT({cnn_accel_mac_mulg8j_U7_n_1,cnn_accel_mac_mulg8j_U7_n_2,cnn_accel_mac_mulg8j_U7_n_3,cnn_accel_mac_mulg8j_U7_n_4,cnn_accel_mac_mulg8j_U7_n_5,cnn_accel_mac_mulg8j_U7_n_6,cnn_accel_mac_mulg8j_U7_n_7,cnn_accel_mac_mulg8j_U7_n_8,cnn_accel_mac_mulg8j_U7_n_9,cnn_accel_mac_mulg8j_U7_n_10,cnn_accel_mac_mulg8j_U7_n_11,cnn_accel_mac_mulg8j_U7_n_12,cnn_accel_mac_mulg8j_U7_n_13,cnn_accel_mac_mulg8j_U7_n_14,cnn_accel_mac_mulg8j_U7_n_15,cnn_accel_mac_mulg8j_U7_n_16,cnn_accel_mac_mulg8j_U7_n_17,cnn_accel_mac_mulg8j_U7_n_18,cnn_accel_mac_mulg8j_U7_n_19,cnn_accel_mac_mulg8j_U7_n_20,cnn_accel_mac_mulg8j_U7_n_21,cnn_accel_mac_mulg8j_U7_n_22,cnn_accel_mac_mulg8j_U7_n_23,cnn_accel_mac_mulg8j_U7_n_24,cnn_accel_mac_mulg8j_U7_n_25,cnn_accel_mac_mulg8j_U7_n_26,cnn_accel_mac_mulg8j_U7_n_27,cnn_accel_mac_mulg8j_U7_n_28,cnn_accel_mac_mulg8j_U7_n_29,cnn_accel_mac_mulg8j_U7_n_30,cnn_accel_mac_mulg8j_U7_n_31,cnn_accel_mac_mulg8j_U7_n_32,cnn_accel_mac_mulg8j_U7_n_33,cnn_accel_mac_mulg8j_U7_n_34,cnn_accel_mac_mulg8j_U7_n_35,cnn_accel_mac_mulg8j_U7_n_36,cnn_accel_mac_mulg8j_U7_n_37,cnn_accel_mac_mulg8j_U7_n_38,cnn_accel_mac_mulg8j_U7_n_39,cnn_accel_mac_mulg8j_U7_n_40,cnn_accel_mac_mulg8j_U7_n_41,cnn_accel_mac_mulg8j_U7_n_42,cnn_accel_mac_mulg8j_U7_n_43,cnn_accel_mac_mulg8j_U7_n_44,cnn_accel_mac_mulg8j_U7_n_45,cnn_accel_mac_mulg8j_U7_n_46,cnn_accel_mac_mulg8j_U7_n_47,cnn_accel_mac_mulg8j_U7_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3110_ce(grp_fu_3110_ce),
        .reg_8600(reg_8600));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_8 cnn_accel_mac_mulg8j_U8
       (.B({cnn_accel_gmem_m_axi_U_n_259,cnn_accel_gmem_m_axi_U_n_260,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U8_n_1,cnn_accel_mac_mulg8j_U8_n_2,cnn_accel_mac_mulg8j_U8_n_3,cnn_accel_mac_mulg8j_U8_n_4,cnn_accel_mac_mulg8j_U8_n_5,cnn_accel_mac_mulg8j_U8_n_6,cnn_accel_mac_mulg8j_U8_n_7,cnn_accel_mac_mulg8j_U8_n_8,cnn_accel_mac_mulg8j_U8_n_9,cnn_accel_mac_mulg8j_U8_n_10,cnn_accel_mac_mulg8j_U8_n_11,cnn_accel_mac_mulg8j_U8_n_12,cnn_accel_mac_mulg8j_U8_n_13,cnn_accel_mac_mulg8j_U8_n_14,cnn_accel_mac_mulg8j_U8_n_15,cnn_accel_mac_mulg8j_U8_n_16,cnn_accel_mac_mulg8j_U8_n_17,cnn_accel_mac_mulg8j_U8_n_18,cnn_accel_mac_mulg8j_U8_n_19,cnn_accel_mac_mulg8j_U8_n_20,cnn_accel_mac_mulg8j_U8_n_21,cnn_accel_mac_mulg8j_U8_n_22,cnn_accel_mac_mulg8j_U8_n_23,cnn_accel_mac_mulg8j_U8_n_24,cnn_accel_mac_mulg8j_U8_n_25,cnn_accel_mac_mulg8j_U8_n_26,cnn_accel_mac_mulg8j_U8_n_27,cnn_accel_mac_mulg8j_U8_n_28,cnn_accel_mac_mulg8j_U8_n_29,cnn_accel_mac_mulg8j_U8_n_30,cnn_accel_mac_mulg8j_U8_n_31,cnn_accel_mac_mulg8j_U8_n_32,cnn_accel_mac_mulg8j_U8_n_33,cnn_accel_mac_mulg8j_U8_n_34,cnn_accel_mac_mulg8j_U8_n_35,cnn_accel_mac_mulg8j_U8_n_36,cnn_accel_mac_mulg8j_U8_n_37,cnn_accel_mac_mulg8j_U8_n_38,cnn_accel_mac_mulg8j_U8_n_39,cnn_accel_mac_mulg8j_U8_n_40,cnn_accel_mac_mulg8j_U8_n_41,cnn_accel_mac_mulg8j_U8_n_42,cnn_accel_mac_mulg8j_U8_n_43,cnn_accel_mac_mulg8j_U8_n_44,cnn_accel_mac_mulg8j_U8_n_45,cnn_accel_mac_mulg8j_U8_n_46,cnn_accel_mac_mulg8j_U8_n_47,cnn_accel_mac_mulg8j_U8_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3117_ce(grp_fu_3117_ce),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_50),
        .reg_8400(reg_8400));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_9 cnn_accel_mac_mulg8j_U9
       (.B({cnn_accel_gmem_m_axi_U_n_261,cnn_accel_gmem_m_axi_U_n_262,gmem_RDATA}),
        .PCOUT({cnn_accel_mac_mulg8j_U9_n_1,cnn_accel_mac_mulg8j_U9_n_2,cnn_accel_mac_mulg8j_U9_n_3,cnn_accel_mac_mulg8j_U9_n_4,cnn_accel_mac_mulg8j_U9_n_5,cnn_accel_mac_mulg8j_U9_n_6,cnn_accel_mac_mulg8j_U9_n_7,cnn_accel_mac_mulg8j_U9_n_8,cnn_accel_mac_mulg8j_U9_n_9,cnn_accel_mac_mulg8j_U9_n_10,cnn_accel_mac_mulg8j_U9_n_11,cnn_accel_mac_mulg8j_U9_n_12,cnn_accel_mac_mulg8j_U9_n_13,cnn_accel_mac_mulg8j_U9_n_14,cnn_accel_mac_mulg8j_U9_n_15,cnn_accel_mac_mulg8j_U9_n_16,cnn_accel_mac_mulg8j_U9_n_17,cnn_accel_mac_mulg8j_U9_n_18,cnn_accel_mac_mulg8j_U9_n_19,cnn_accel_mac_mulg8j_U9_n_20,cnn_accel_mac_mulg8j_U9_n_21,cnn_accel_mac_mulg8j_U9_n_22,cnn_accel_mac_mulg8j_U9_n_23,cnn_accel_mac_mulg8j_U9_n_24,cnn_accel_mac_mulg8j_U9_n_25,cnn_accel_mac_mulg8j_U9_n_26,cnn_accel_mac_mulg8j_U9_n_27,cnn_accel_mac_mulg8j_U9_n_28,cnn_accel_mac_mulg8j_U9_n_29,cnn_accel_mac_mulg8j_U9_n_30,cnn_accel_mac_mulg8j_U9_n_31,cnn_accel_mac_mulg8j_U9_n_32,cnn_accel_mac_mulg8j_U9_n_33,cnn_accel_mac_mulg8j_U9_n_34,cnn_accel_mac_mulg8j_U9_n_35,cnn_accel_mac_mulg8j_U9_n_36,cnn_accel_mac_mulg8j_U9_n_37,cnn_accel_mac_mulg8j_U9_n_38,cnn_accel_mac_mulg8j_U9_n_39,cnn_accel_mac_mulg8j_U9_n_40,cnn_accel_mac_mulg8j_U9_n_41,cnn_accel_mac_mulg8j_U9_n_42,cnn_accel_mac_mulg8j_U9_n_43,cnn_accel_mac_mulg8j_U9_n_44,cnn_accel_mac_mulg8j_U9_n_45,cnn_accel_mac_mulg8j_U9_n_46,cnn_accel_mac_mulg8j_U9_n_47,cnn_accel_mac_mulg8j_U9_n_48}),
        .ap_clk(ap_clk),
        .grp_fu_3124_ce(grp_fu_3124_ce),
        .m_reg_reg(cnn_accel_gmem_m_axi_U_n_42),
        .reg_8440(reg_8440));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_11nfYi cnn_accel_mul_11nfYi_U4
       (.E(grp_fu_2714_ce),
        .Q(add_ln27_1_reg_3294_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .\p_reg[13] ({cnn_accel_mul_11nfYi_U4_n_1,cnn_accel_mul_11nfYi_U4_n_2,cnn_accel_mul_11nfYi_U4_n_3,cnn_accel_mul_11nfYi_U4_n_4,cnn_accel_mul_11nfYi_U4_n_5,cnn_accel_mul_11nfYi_U4_n_6,cnn_accel_mul_11nfYi_U4_n_7,cnn_accel_mul_11nfYi_U4_n_8,cnn_accel_mul_11nfYi_U4_n_9,cnn_accel_mul_11nfYi_U4_n_10,cnn_accel_mul_11nfYi_U4_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_4nseOg cnn_accel_mul_4nseOg_U3
       (.E(grp_fu_2685_ce),
        .Q(oc_0_reg_792),
        .ap_clk(ap_clk),
        .\p_reg[13] ({p[13:7],p[5:3]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe cnn_accel_urem_13dEe_U1
       (.Q(indvar_flatten135_reg_780),
        .add_ln27_reg_3259_reg(add_ln27_reg_3259_reg),
        .ap_clk(ap_clk),
        .grp_fu_936_ce(grp_fu_936_ce),
        .\indvar_flatten135_reg_780_reg[12] ({ap_phi_mux_indvar_flatten135_phi_fu_784_p4[12:10],ap_phi_mux_indvar_flatten135_phi_fu_784_p4[7:0]}),
        .\loop[5].dividend_tmp_reg[6][12]__0 (ap_enable_reg_pp0_iter1_reg_n_1),
        .\loop[5].dividend_tmp_reg[6][12]__0_0 (\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .\loop[5].dividend_tmp_reg[6][12]__0_1 (ap_CS_fsm_pp0_stage0),
        .\remd_reg[12] (grp_fu_936_p2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_10 cnn_accel_urem_13dEe_U2
       (.add_ln27_reg_3259_reg(add_ln27_reg_3259_reg),
        .ap_clk(ap_clk),
        .dout(grp_fu_1084_p2),
        .grp_fu_1084_ce(grp_fu_1084_ce));
  FDRE \empty_4_reg_3954_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[0]),
        .Q(empty_4_reg_3954[0]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[10]),
        .Q(empty_4_reg_3954[10]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[11]),
        .Q(empty_4_reg_3954[11]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[12]),
        .Q(empty_4_reg_3954[12]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[1]),
        .Q(empty_4_reg_3954[1]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[2]),
        .Q(empty_4_reg_3954[2]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[3]),
        .Q(empty_4_reg_3954[3]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[4]),
        .Q(empty_4_reg_3954[4]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[5]),
        .Q(empty_4_reg_3954[5]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[6]),
        .Q(empty_4_reg_3954[6]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[7]),
        .Q(empty_4_reg_3954[7]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[8]),
        .Q(empty_4_reg_3954[8]),
        .R(1'b0));
  FDRE \empty_4_reg_3954_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_32),
        .D(grp_fu_936_p2[9]),
        .Q(empty_4_reg_3954[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \empty_5_reg_3974[0]_i_2 
       (.I0(\empty_5_reg_3974[0]_i_3_n_1 ),
        .I1(\empty_5_reg_3974[0]_i_4_n_1 ),
        .I2(empty_4_reg_3954[1]),
        .I3(empty_4_reg_3954[3]),
        .I4(empty_4_reg_3954[2]),
        .O(\empty_5_reg_3974[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_5_reg_3974[0]_i_3 
       (.I0(empty_4_reg_3954[6]),
        .I1(empty_4_reg_3954[5]),
        .I2(empty_4_reg_3954[8]),
        .I3(empty_4_reg_3954[9]),
        .I4(empty_4_reg_3954[0]),
        .I5(empty_4_reg_3954[7]),
        .O(\empty_5_reg_3974[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_5_reg_3974[0]_i_4 
       (.I0(empty_4_reg_3954[10]),
        .I1(empty_4_reg_3954[11]),
        .I2(empty_4_reg_3954[12]),
        .I3(empty_4_reg_3954[4]),
        .O(\empty_5_reg_3974[0]_i_4_n_1 ));
  FDRE \empty_5_reg_3974_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_gmem_m_axi_U_n_192),
        .Q(\empty_5_reg_3974_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[0]),
        .Q(empty_7_reg_3978[0]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[10]),
        .Q(empty_7_reg_3978[10]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[11]),
        .Q(empty_7_reg_3978[11]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[12]),
        .Q(empty_7_reg_3978[12]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[1]),
        .Q(empty_7_reg_3978[1]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[2]),
        .Q(empty_7_reg_3978[2]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[3]),
        .Q(empty_7_reg_3978[3]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[4]),
        .Q(empty_7_reg_3978[4]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[5]),
        .Q(empty_7_reg_3978[5]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[6]),
        .Q(empty_7_reg_3978[6]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[7]),
        .Q(empty_7_reg_3978[7]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[8]),
        .Q(empty_7_reg_3978[8]),
        .R(1'b0));
  FDRE \empty_7_reg_3978_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_59),
        .D(grp_fu_1084_p2[9]),
        .Q(empty_7_reg_3978[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \empty_8_reg_4013[0]_i_2 
       (.I0(\empty_8_reg_4013[0]_i_3_n_1 ),
        .I1(\empty_8_reg_4013[0]_i_4_n_1 ),
        .I2(empty_7_reg_3978[0]),
        .I3(empty_7_reg_3978[6]),
        .I4(empty_7_reg_3978[2]),
        .O(\empty_8_reg_4013[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \empty_8_reg_4013[0]_i_3 
       (.I0(empty_7_reg_3978[3]),
        .I1(empty_7_reg_3978[4]),
        .I2(empty_7_reg_3978[8]),
        .I3(empty_7_reg_3978[9]),
        .I4(empty_7_reg_3978[7]),
        .I5(empty_7_reg_3978[11]),
        .O(\empty_8_reg_4013[0]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \empty_8_reg_4013[0]_i_4 
       (.I0(empty_7_reg_3978[12]),
        .I1(empty_7_reg_3978[10]),
        .I2(empty_7_reg_3978[5]),
        .I3(empty_7_reg_3978[1]),
        .O(\empty_8_reg_4013[0]_i_4_n_1 ));
  FDRE \empty_8_reg_4013_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_gmem_m_axi_U_n_194),
        .Q(empty_8_reg_4013_pp0_iter1_reg),
        .R(1'b0));
  FDRE \empty_8_reg_4013_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_gmem_m_axi_U_n_191),
        .Q(\empty_8_reg_4013_reg_n_1_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_14_reg_3676[11]),
        .O(\gmem_addr_10_reg_3742[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_14_reg_3676[10]),
        .O(\gmem_addr_10_reg_3742[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_14_reg_3676[9]),
        .O(\gmem_addr_10_reg_3742[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_14_reg_3676[8]),
        .O(\gmem_addr_10_reg_3742[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_14_reg_3676[12]),
        .O(\gmem_addr_10_reg_3742[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_14_reg_3676[31]),
        .O(\gmem_addr_10_reg_3742[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_14_reg_3676[3]),
        .O(\gmem_addr_10_reg_3742[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_14_reg_3676[2]),
        .O(\gmem_addr_10_reg_3742[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_14_reg_3676[1]),
        .O(\gmem_addr_10_reg_3742[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_20_reg_3706[0]),
        .O(\gmem_addr_10_reg_3742[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_14_reg_3676[7]),
        .O(\gmem_addr_10_reg_3742[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_14_reg_3676[6]),
        .O(\gmem_addr_10_reg_3742[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_14_reg_3676[5]),
        .O(\gmem_addr_10_reg_3742[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_10_reg_3742[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_14_reg_3676[4]),
        .O(\gmem_addr_10_reg_3742[7]_i_5_n_1 ));
  FDRE \gmem_addr_10_reg_3742_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[10]),
        .Q(gmem_addr_10_reg_3742[10]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[11]),
        .Q(gmem_addr_10_reg_3742[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[11]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_10_reg_3742_reg[11]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[11]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[11]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_10_fu_1983_p1[11:8]),
        .S({\gmem_addr_10_reg_3742[11]_i_2_n_1 ,\gmem_addr_10_reg_3742[11]_i_3_n_1 ,\gmem_addr_10_reg_3742[11]_i_4_n_1 ,\gmem_addr_10_reg_3742[11]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[12]),
        .Q(gmem_addr_10_reg_3742[12]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[13]),
        .Q(gmem_addr_10_reg_3742[13]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[14]),
        .Q(gmem_addr_10_reg_3742[14]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[15]),
        .Q(gmem_addr_10_reg_3742[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[15]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_10_reg_3742_reg[15]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[15]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[15]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_10_fu_1983_p1[15:12]),
        .S({\gmem_addr_10_reg_3742[15]_i_2_n_1 ,\gmem_addr_10_reg_3742[15]_i_3_n_1 ,\gmem_addr_10_reg_3742[15]_i_4_n_1 ,\gmem_addr_10_reg_3742[15]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[16]),
        .Q(gmem_addr_10_reg_3742[16]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[17]),
        .Q(gmem_addr_10_reg_3742[17]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[18]),
        .Q(gmem_addr_10_reg_3742[18]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[19]),
        .Q(gmem_addr_10_reg_3742[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[19]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_10_reg_3742_reg[19]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[19]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[19]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_10_fu_1983_p1[19:16]),
        .S({\gmem_addr_10_reg_3742[19]_i_2_n_1 ,\gmem_addr_10_reg_3742[19]_i_3_n_1 ,\gmem_addr_10_reg_3742[19]_i_4_n_1 ,\gmem_addr_10_reg_3742[19]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[1]),
        .Q(gmem_addr_10_reg_3742[1]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[20]),
        .Q(gmem_addr_10_reg_3742[20]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[21]),
        .Q(gmem_addr_10_reg_3742[21]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[22]),
        .Q(gmem_addr_10_reg_3742[22]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[23]),
        .Q(gmem_addr_10_reg_3742[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[23]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_10_reg_3742_reg[23]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[23]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[23]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_10_fu_1983_p1[23:20]),
        .S({\gmem_addr_10_reg_3742[23]_i_2_n_1 ,\gmem_addr_10_reg_3742[23]_i_3_n_1 ,\gmem_addr_10_reg_3742[23]_i_4_n_1 ,\gmem_addr_10_reg_3742[23]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[24]),
        .Q(gmem_addr_10_reg_3742[24]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[25]),
        .Q(gmem_addr_10_reg_3742[25]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[26]),
        .Q(gmem_addr_10_reg_3742[26]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[27]),
        .Q(gmem_addr_10_reg_3742[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[27]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_10_reg_3742_reg[27]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[27]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[27]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_10_fu_1983_p1[27:24]),
        .S({\gmem_addr_10_reg_3742[27]_i_2_n_1 ,\gmem_addr_10_reg_3742[27]_i_3_n_1 ,\gmem_addr_10_reg_3742[27]_i_4_n_1 ,\gmem_addr_10_reg_3742[27]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[28]),
        .Q(gmem_addr_10_reg_3742[28]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[29]),
        .Q(gmem_addr_10_reg_3742[29]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[2]),
        .Q(gmem_addr_10_reg_3742[2]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[30]),
        .Q(gmem_addr_10_reg_3742[30]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[31]),
        .Q(gmem_addr_10_reg_3742[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[31]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_10_reg_3742_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_10_reg_3742_reg[31]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[31]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_10_fu_1983_p1[31:28]),
        .S({\gmem_addr_10_reg_3742[31]_i_2_n_1 ,\gmem_addr_10_reg_3742[31]_i_3_n_1 ,\gmem_addr_10_reg_3742[31]_i_4_n_1 ,\gmem_addr_10_reg_3742[31]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[3]),
        .Q(gmem_addr_10_reg_3742[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_10_reg_3742_reg[3]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[3]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[3]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_10_fu_1983_p1[3:1],\NLW_gmem_addr_10_reg_3742_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_10_reg_3742[3]_i_2_n_1 ,\gmem_addr_10_reg_3742[3]_i_3_n_1 ,\gmem_addr_10_reg_3742[3]_i_4_n_1 ,\gmem_addr_10_reg_3742[3]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[4]),
        .Q(gmem_addr_10_reg_3742[4]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[5]),
        .Q(gmem_addr_10_reg_3742[5]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[6]),
        .Q(gmem_addr_10_reg_3742[6]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[7]),
        .Q(gmem_addr_10_reg_3742[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_10_reg_3742_reg[7]_i_1 
       (.CI(\gmem_addr_10_reg_3742_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_10_reg_3742_reg[7]_i_1_n_1 ,\gmem_addr_10_reg_3742_reg[7]_i_1_n_2 ,\gmem_addr_10_reg_3742_reg[7]_i_1_n_3 ,\gmem_addr_10_reg_3742_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_10_fu_1983_p1[7:4]),
        .S({\gmem_addr_10_reg_3742[7]_i_2_n_1 ,\gmem_addr_10_reg_3742[7]_i_3_n_1 ,\gmem_addr_10_reg_3742[7]_i_4_n_1 ,\gmem_addr_10_reg_3742[7]_i_5_n_1 }));
  FDRE \gmem_addr_10_reg_3742_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[8]),
        .Q(gmem_addr_10_reg_3742[8]),
        .R(1'b0));
  FDRE \gmem_addr_10_reg_3742_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[9]),
        .Q(gmem_addr_10_reg_3742[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_15_reg_3681[11]),
        .O(\gmem_addr_11_reg_3748[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_15_reg_3681[10]),
        .O(\gmem_addr_11_reg_3748[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_15_reg_3681[9]),
        .O(\gmem_addr_11_reg_3748[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_15_reg_3681[8]),
        .O(\gmem_addr_11_reg_3748[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_15_reg_3681[12]),
        .O(\gmem_addr_11_reg_3748[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_15_reg_3681[31]),
        .O(\gmem_addr_11_reg_3748[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_15_reg_3681[3]),
        .O(\gmem_addr_11_reg_3748[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_15_reg_3681[2]),
        .O(\gmem_addr_11_reg_3748[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_15_reg_3681[1]),
        .O(\gmem_addr_11_reg_3748[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_21_reg_3711[0]),
        .O(\gmem_addr_11_reg_3748[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_15_reg_3681[7]),
        .O(\gmem_addr_11_reg_3748[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_15_reg_3681[6]),
        .O(\gmem_addr_11_reg_3748[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_15_reg_3681[5]),
        .O(\gmem_addr_11_reg_3748[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_11_reg_3748[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_15_reg_3681[4]),
        .O(\gmem_addr_11_reg_3748[7]_i_5_n_1 ));
  FDRE \gmem_addr_11_reg_3748_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[10]),
        .Q(gmem_addr_11_reg_3748[10]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[11]),
        .Q(gmem_addr_11_reg_3748[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[11]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_11_reg_3748_reg[11]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[11]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[11]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_11_fu_2001_p1[11:8]),
        .S({\gmem_addr_11_reg_3748[11]_i_2_n_1 ,\gmem_addr_11_reg_3748[11]_i_3_n_1 ,\gmem_addr_11_reg_3748[11]_i_4_n_1 ,\gmem_addr_11_reg_3748[11]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[12]),
        .Q(gmem_addr_11_reg_3748[12]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[13]),
        .Q(gmem_addr_11_reg_3748[13]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[14]),
        .Q(gmem_addr_11_reg_3748[14]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[15]),
        .Q(gmem_addr_11_reg_3748[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[15]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_11_reg_3748_reg[15]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[15]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[15]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_11_fu_2001_p1[15:12]),
        .S({\gmem_addr_11_reg_3748[15]_i_2_n_1 ,\gmem_addr_11_reg_3748[15]_i_3_n_1 ,\gmem_addr_11_reg_3748[15]_i_4_n_1 ,\gmem_addr_11_reg_3748[15]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[16]),
        .Q(gmem_addr_11_reg_3748[16]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[17]),
        .Q(gmem_addr_11_reg_3748[17]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[18]),
        .Q(gmem_addr_11_reg_3748[18]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[19]),
        .Q(gmem_addr_11_reg_3748[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[19]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_11_reg_3748_reg[19]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[19]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[19]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_11_fu_2001_p1[19:16]),
        .S({\gmem_addr_11_reg_3748[19]_i_2_n_1 ,\gmem_addr_11_reg_3748[19]_i_3_n_1 ,\gmem_addr_11_reg_3748[19]_i_4_n_1 ,\gmem_addr_11_reg_3748[19]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[1]),
        .Q(gmem_addr_11_reg_3748[1]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[20]),
        .Q(gmem_addr_11_reg_3748[20]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[21]),
        .Q(gmem_addr_11_reg_3748[21]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[22]),
        .Q(gmem_addr_11_reg_3748[22]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[23]),
        .Q(gmem_addr_11_reg_3748[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[23]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_11_reg_3748_reg[23]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[23]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[23]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_11_fu_2001_p1[23:20]),
        .S({\gmem_addr_11_reg_3748[23]_i_2_n_1 ,\gmem_addr_11_reg_3748[23]_i_3_n_1 ,\gmem_addr_11_reg_3748[23]_i_4_n_1 ,\gmem_addr_11_reg_3748[23]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[24]),
        .Q(gmem_addr_11_reg_3748[24]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[25]),
        .Q(gmem_addr_11_reg_3748[25]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[26]),
        .Q(gmem_addr_11_reg_3748[26]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[27]),
        .Q(gmem_addr_11_reg_3748[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[27]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_11_reg_3748_reg[27]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[27]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[27]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_11_fu_2001_p1[27:24]),
        .S({\gmem_addr_11_reg_3748[27]_i_2_n_1 ,\gmem_addr_11_reg_3748[27]_i_3_n_1 ,\gmem_addr_11_reg_3748[27]_i_4_n_1 ,\gmem_addr_11_reg_3748[27]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[28]),
        .Q(gmem_addr_11_reg_3748[28]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[29]),
        .Q(gmem_addr_11_reg_3748[29]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[2]),
        .Q(gmem_addr_11_reg_3748[2]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[30]),
        .Q(gmem_addr_11_reg_3748[30]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[31]),
        .Q(gmem_addr_11_reg_3748[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[31]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_11_reg_3748_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_11_reg_3748_reg[31]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[31]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_11_fu_2001_p1[31:28]),
        .S({\gmem_addr_11_reg_3748[31]_i_2_n_1 ,\gmem_addr_11_reg_3748[31]_i_3_n_1 ,\gmem_addr_11_reg_3748[31]_i_4_n_1 ,\gmem_addr_11_reg_3748[31]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[3]),
        .Q(gmem_addr_11_reg_3748[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_11_reg_3748_reg[3]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[3]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[3]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_11_fu_2001_p1[3:1],\NLW_gmem_addr_11_reg_3748_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_11_reg_3748[3]_i_2_n_1 ,\gmem_addr_11_reg_3748[3]_i_3_n_1 ,\gmem_addr_11_reg_3748[3]_i_4_n_1 ,\gmem_addr_11_reg_3748[3]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[4]),
        .Q(gmem_addr_11_reg_3748[4]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[5]),
        .Q(gmem_addr_11_reg_3748[5]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[6]),
        .Q(gmem_addr_11_reg_3748[6]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[7]),
        .Q(gmem_addr_11_reg_3748[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_11_reg_3748_reg[7]_i_1 
       (.CI(\gmem_addr_11_reg_3748_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_11_reg_3748_reg[7]_i_1_n_1 ,\gmem_addr_11_reg_3748_reg[7]_i_1_n_2 ,\gmem_addr_11_reg_3748_reg[7]_i_1_n_3 ,\gmem_addr_11_reg_3748_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_11_fu_2001_p1[7:4]),
        .S({\gmem_addr_11_reg_3748[7]_i_2_n_1 ,\gmem_addr_11_reg_3748[7]_i_3_n_1 ,\gmem_addr_11_reg_3748[7]_i_4_n_1 ,\gmem_addr_11_reg_3748[7]_i_5_n_1 }));
  FDRE \gmem_addr_11_reg_3748_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[8]),
        .Q(gmem_addr_11_reg_3748[8]),
        .R(1'b0));
  FDRE \gmem_addr_11_reg_3748_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[9]),
        .Q(gmem_addr_11_reg_3748[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[0]_i_1 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_19_reg_3701[0]),
        .O(sext_ln215_9_fu_1965_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_16_reg_3686[11]),
        .O(\gmem_addr_12_reg_3754[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_16_reg_3686[10]),
        .O(\gmem_addr_12_reg_3754[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_16_reg_3686[9]),
        .O(\gmem_addr_12_reg_3754[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_16_reg_3686[8]),
        .O(\gmem_addr_12_reg_3754[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_16_reg_3686[12]),
        .O(\gmem_addr_12_reg_3754[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_16_reg_3686[31]),
        .O(\gmem_addr_12_reg_3754[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_16_reg_3686[3]),
        .O(\gmem_addr_12_reg_3754[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_16_reg_3686[2]),
        .O(\gmem_addr_12_reg_3754[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_19_reg_3701[1]),
        .O(\gmem_addr_12_reg_3754[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_19_reg_3701[0]),
        .O(\gmem_addr_12_reg_3754[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_16_reg_3686[7]),
        .O(\gmem_addr_12_reg_3754[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_16_reg_3686[6]),
        .O(\gmem_addr_12_reg_3754[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_16_reg_3686[5]),
        .O(\gmem_addr_12_reg_3754[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_12_reg_3754[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_16_reg_3686[4]),
        .O(\gmem_addr_12_reg_3754[7]_i_5_n_1 ));
  FDRE \gmem_addr_12_reg_3754_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[0]),
        .Q(gmem_addr_12_reg_3754[0]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[10]),
        .Q(gmem_addr_12_reg_3754[10]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[11]),
        .Q(gmem_addr_12_reg_3754[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[11]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_12_reg_3754_reg[11]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[11]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[11]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_12_fu_2019_p1[11:8]),
        .S({\gmem_addr_12_reg_3754[11]_i_2_n_1 ,\gmem_addr_12_reg_3754[11]_i_3_n_1 ,\gmem_addr_12_reg_3754[11]_i_4_n_1 ,\gmem_addr_12_reg_3754[11]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[12]),
        .Q(gmem_addr_12_reg_3754[12]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[13]),
        .Q(gmem_addr_12_reg_3754[13]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[14]),
        .Q(gmem_addr_12_reg_3754[14]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[15]),
        .Q(gmem_addr_12_reg_3754[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[15]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_12_reg_3754_reg[15]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[15]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[15]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_12_fu_2019_p1[15:12]),
        .S({\gmem_addr_12_reg_3754[15]_i_2_n_1 ,\gmem_addr_12_reg_3754[15]_i_3_n_1 ,\gmem_addr_12_reg_3754[15]_i_4_n_1 ,\gmem_addr_12_reg_3754[15]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[16]),
        .Q(gmem_addr_12_reg_3754[16]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[17]),
        .Q(gmem_addr_12_reg_3754[17]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[18]),
        .Q(gmem_addr_12_reg_3754[18]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[19]),
        .Q(gmem_addr_12_reg_3754[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[19]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_12_reg_3754_reg[19]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[19]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[19]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_12_fu_2019_p1[19:16]),
        .S({\gmem_addr_12_reg_3754[19]_i_2_n_1 ,\gmem_addr_12_reg_3754[19]_i_3_n_1 ,\gmem_addr_12_reg_3754[19]_i_4_n_1 ,\gmem_addr_12_reg_3754[19]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[1]),
        .Q(gmem_addr_12_reg_3754[1]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[20]),
        .Q(gmem_addr_12_reg_3754[20]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[21]),
        .Q(gmem_addr_12_reg_3754[21]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[22]),
        .Q(gmem_addr_12_reg_3754[22]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[23]),
        .Q(gmem_addr_12_reg_3754[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[23]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_12_reg_3754_reg[23]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[23]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[23]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_12_fu_2019_p1[23:20]),
        .S({\gmem_addr_12_reg_3754[23]_i_2_n_1 ,\gmem_addr_12_reg_3754[23]_i_3_n_1 ,\gmem_addr_12_reg_3754[23]_i_4_n_1 ,\gmem_addr_12_reg_3754[23]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[24]),
        .Q(gmem_addr_12_reg_3754[24]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[25]),
        .Q(gmem_addr_12_reg_3754[25]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[26]),
        .Q(gmem_addr_12_reg_3754[26]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[27]),
        .Q(gmem_addr_12_reg_3754[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[27]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_12_reg_3754_reg[27]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[27]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[27]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_12_fu_2019_p1[27:24]),
        .S({\gmem_addr_12_reg_3754[27]_i_2_n_1 ,\gmem_addr_12_reg_3754[27]_i_3_n_1 ,\gmem_addr_12_reg_3754[27]_i_4_n_1 ,\gmem_addr_12_reg_3754[27]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[28]),
        .Q(gmem_addr_12_reg_3754[28]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[29]),
        .Q(gmem_addr_12_reg_3754[29]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[2]),
        .Q(gmem_addr_12_reg_3754[2]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[30]),
        .Q(gmem_addr_12_reg_3754[30]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[31]),
        .Q(gmem_addr_12_reg_3754[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[31]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_12_reg_3754_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_12_reg_3754_reg[31]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[31]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_12_fu_2019_p1[31:28]),
        .S({\gmem_addr_12_reg_3754[31]_i_2_n_1 ,\gmem_addr_12_reg_3754[31]_i_3_n_1 ,\gmem_addr_12_reg_3754[31]_i_4_n_1 ,\gmem_addr_12_reg_3754[31]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[3]),
        .Q(gmem_addr_12_reg_3754[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_12_reg_3754_reg[3]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[3]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[3]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_12_fu_2019_p1[3:1],\NLW_gmem_addr_12_reg_3754_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_12_reg_3754[3]_i_2_n_1 ,\gmem_addr_12_reg_3754[3]_i_3_n_1 ,\gmem_addr_12_reg_3754[3]_i_4_n_1 ,\gmem_addr_12_reg_3754[3]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[4]),
        .Q(gmem_addr_12_reg_3754[4]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[5]),
        .Q(gmem_addr_12_reg_3754[5]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[6]),
        .Q(gmem_addr_12_reg_3754[6]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[7]),
        .Q(gmem_addr_12_reg_3754[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_12_reg_3754_reg[7]_i_1 
       (.CI(\gmem_addr_12_reg_3754_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_12_reg_3754_reg[7]_i_1_n_1 ,\gmem_addr_12_reg_3754_reg[7]_i_1_n_2 ,\gmem_addr_12_reg_3754_reg[7]_i_1_n_3 ,\gmem_addr_12_reg_3754_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_12_fu_2019_p1[7:4]),
        .S({\gmem_addr_12_reg_3754[7]_i_2_n_1 ,\gmem_addr_12_reg_3754[7]_i_3_n_1 ,\gmem_addr_12_reg_3754[7]_i_4_n_1 ,\gmem_addr_12_reg_3754[7]_i_5_n_1 }));
  FDRE \gmem_addr_12_reg_3754_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[8]),
        .Q(gmem_addr_12_reg_3754[8]),
        .R(1'b0));
  FDRE \gmem_addr_12_reg_3754_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_12_fu_2019_p1[9]),
        .Q(gmem_addr_12_reg_3754[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[0]_i_1 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_20_reg_3706[0]),
        .O(sext_ln215_10_fu_1983_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_17_reg_3691[11]),
        .O(\gmem_addr_13_reg_3760[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_17_reg_3691[10]),
        .O(\gmem_addr_13_reg_3760[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_17_reg_3691[9]),
        .O(\gmem_addr_13_reg_3760[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_17_reg_3691[8]),
        .O(\gmem_addr_13_reg_3760[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_17_reg_3691[12]),
        .O(\gmem_addr_13_reg_3760[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_17_reg_3691[31]),
        .O(\gmem_addr_13_reg_3760[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_17_reg_3691[3]),
        .O(\gmem_addr_13_reg_3760[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_17_reg_3691[2]),
        .O(\gmem_addr_13_reg_3760[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_20_reg_3706[1]),
        .O(\gmem_addr_13_reg_3760[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_20_reg_3706[0]),
        .O(\gmem_addr_13_reg_3760[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_17_reg_3691[7]),
        .O(\gmem_addr_13_reg_3760[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_17_reg_3691[6]),
        .O(\gmem_addr_13_reg_3760[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_17_reg_3691[5]),
        .O(\gmem_addr_13_reg_3760[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_13_reg_3760[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_17_reg_3691[4]),
        .O(\gmem_addr_13_reg_3760[7]_i_5_n_1 ));
  FDRE \gmem_addr_13_reg_3760_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_10_fu_1983_p1[0]),
        .Q(gmem_addr_13_reg_3760[0]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[10]),
        .Q(gmem_addr_13_reg_3760[10]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[11]),
        .Q(gmem_addr_13_reg_3760[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[11]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_13_reg_3760_reg[11]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[11]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[11]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_13_fu_2037_p1[11:8]),
        .S({\gmem_addr_13_reg_3760[11]_i_2_n_1 ,\gmem_addr_13_reg_3760[11]_i_3_n_1 ,\gmem_addr_13_reg_3760[11]_i_4_n_1 ,\gmem_addr_13_reg_3760[11]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[12]),
        .Q(gmem_addr_13_reg_3760[12]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[13]),
        .Q(gmem_addr_13_reg_3760[13]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[14]),
        .Q(gmem_addr_13_reg_3760[14]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[15]),
        .Q(gmem_addr_13_reg_3760[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[15]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_13_reg_3760_reg[15]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[15]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[15]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_13_fu_2037_p1[15:12]),
        .S({\gmem_addr_13_reg_3760[15]_i_2_n_1 ,\gmem_addr_13_reg_3760[15]_i_3_n_1 ,\gmem_addr_13_reg_3760[15]_i_4_n_1 ,\gmem_addr_13_reg_3760[15]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[16]),
        .Q(gmem_addr_13_reg_3760[16]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[17]),
        .Q(gmem_addr_13_reg_3760[17]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[18]),
        .Q(gmem_addr_13_reg_3760[18]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[19]),
        .Q(gmem_addr_13_reg_3760[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[19]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_13_reg_3760_reg[19]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[19]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[19]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_13_fu_2037_p1[19:16]),
        .S({\gmem_addr_13_reg_3760[19]_i_2_n_1 ,\gmem_addr_13_reg_3760[19]_i_3_n_1 ,\gmem_addr_13_reg_3760[19]_i_4_n_1 ,\gmem_addr_13_reg_3760[19]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[1]),
        .Q(gmem_addr_13_reg_3760[1]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[20]),
        .Q(gmem_addr_13_reg_3760[20]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[21]),
        .Q(gmem_addr_13_reg_3760[21]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[22]),
        .Q(gmem_addr_13_reg_3760[22]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[23]),
        .Q(gmem_addr_13_reg_3760[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[23]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_13_reg_3760_reg[23]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[23]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[23]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_13_fu_2037_p1[23:20]),
        .S({\gmem_addr_13_reg_3760[23]_i_2_n_1 ,\gmem_addr_13_reg_3760[23]_i_3_n_1 ,\gmem_addr_13_reg_3760[23]_i_4_n_1 ,\gmem_addr_13_reg_3760[23]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[24]),
        .Q(gmem_addr_13_reg_3760[24]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[25]),
        .Q(gmem_addr_13_reg_3760[25]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[26]),
        .Q(gmem_addr_13_reg_3760[26]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[27]),
        .Q(gmem_addr_13_reg_3760[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[27]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_13_reg_3760_reg[27]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[27]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[27]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_13_fu_2037_p1[27:24]),
        .S({\gmem_addr_13_reg_3760[27]_i_2_n_1 ,\gmem_addr_13_reg_3760[27]_i_3_n_1 ,\gmem_addr_13_reg_3760[27]_i_4_n_1 ,\gmem_addr_13_reg_3760[27]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[28]),
        .Q(gmem_addr_13_reg_3760[28]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[29]),
        .Q(gmem_addr_13_reg_3760[29]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[2]),
        .Q(gmem_addr_13_reg_3760[2]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[30]),
        .Q(gmem_addr_13_reg_3760[30]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[31]),
        .Q(gmem_addr_13_reg_3760[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[31]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_13_reg_3760_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_13_reg_3760_reg[31]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[31]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_13_fu_2037_p1[31:28]),
        .S({\gmem_addr_13_reg_3760[31]_i_2_n_1 ,\gmem_addr_13_reg_3760[31]_i_3_n_1 ,\gmem_addr_13_reg_3760[31]_i_4_n_1 ,\gmem_addr_13_reg_3760[31]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[3]),
        .Q(gmem_addr_13_reg_3760[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_13_reg_3760_reg[3]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[3]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[3]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_13_fu_2037_p1[3:1],\NLW_gmem_addr_13_reg_3760_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_13_reg_3760[3]_i_2_n_1 ,\gmem_addr_13_reg_3760[3]_i_3_n_1 ,\gmem_addr_13_reg_3760[3]_i_4_n_1 ,\gmem_addr_13_reg_3760[3]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[4]),
        .Q(gmem_addr_13_reg_3760[4]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[5]),
        .Q(gmem_addr_13_reg_3760[5]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[6]),
        .Q(gmem_addr_13_reg_3760[6]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[7]),
        .Q(gmem_addr_13_reg_3760[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_13_reg_3760_reg[7]_i_1 
       (.CI(\gmem_addr_13_reg_3760_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_13_reg_3760_reg[7]_i_1_n_1 ,\gmem_addr_13_reg_3760_reg[7]_i_1_n_2 ,\gmem_addr_13_reg_3760_reg[7]_i_1_n_3 ,\gmem_addr_13_reg_3760_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_13_fu_2037_p1[7:4]),
        .S({\gmem_addr_13_reg_3760[7]_i_2_n_1 ,\gmem_addr_13_reg_3760[7]_i_3_n_1 ,\gmem_addr_13_reg_3760[7]_i_4_n_1 ,\gmem_addr_13_reg_3760[7]_i_5_n_1 }));
  FDRE \gmem_addr_13_reg_3760_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[8]),
        .Q(gmem_addr_13_reg_3760[8]),
        .R(1'b0));
  FDRE \gmem_addr_13_reg_3760_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_13_fu_2037_p1[9]),
        .Q(gmem_addr_13_reg_3760[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[0]_i_1 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_21_reg_3711[0]),
        .O(sext_ln215_11_fu_2001_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_18_reg_3696[11]),
        .O(\gmem_addr_14_reg_3766[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_18_reg_3696[10]),
        .O(\gmem_addr_14_reg_3766[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_18_reg_3696[9]),
        .O(\gmem_addr_14_reg_3766[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_18_reg_3696[8]),
        .O(\gmem_addr_14_reg_3766[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_18_reg_3696[12]),
        .O(\gmem_addr_14_reg_3766[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_18_reg_3696[31]),
        .O(\gmem_addr_14_reg_3766[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_18_reg_3696[3]),
        .O(\gmem_addr_14_reg_3766[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_18_reg_3696[2]),
        .O(\gmem_addr_14_reg_3766[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_21_reg_3711[1]),
        .O(\gmem_addr_14_reg_3766[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_21_reg_3711[0]),
        .O(\gmem_addr_14_reg_3766[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_18_reg_3696[7]),
        .O(\gmem_addr_14_reg_3766[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_18_reg_3696[6]),
        .O(\gmem_addr_14_reg_3766[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_18_reg_3696[5]),
        .O(\gmem_addr_14_reg_3766[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_14_reg_3766[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_18_reg_3696[4]),
        .O(\gmem_addr_14_reg_3766[7]_i_5_n_1 ));
  FDRE \gmem_addr_14_reg_3766_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_11_fu_2001_p1[0]),
        .Q(gmem_addr_14_reg_3766[0]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[10]),
        .Q(gmem_addr_14_reg_3766[10]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[11]),
        .Q(gmem_addr_14_reg_3766[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[11]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_14_reg_3766_reg[11]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[11]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[11]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_14_fu_2055_p1[11:8]),
        .S({\gmem_addr_14_reg_3766[11]_i_2_n_1 ,\gmem_addr_14_reg_3766[11]_i_3_n_1 ,\gmem_addr_14_reg_3766[11]_i_4_n_1 ,\gmem_addr_14_reg_3766[11]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[12]),
        .Q(gmem_addr_14_reg_3766[12]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[13]),
        .Q(gmem_addr_14_reg_3766[13]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[14]),
        .Q(gmem_addr_14_reg_3766[14]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[15]),
        .Q(gmem_addr_14_reg_3766[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[15]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_14_reg_3766_reg[15]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[15]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[15]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_14_fu_2055_p1[15:12]),
        .S({\gmem_addr_14_reg_3766[15]_i_2_n_1 ,\gmem_addr_14_reg_3766[15]_i_3_n_1 ,\gmem_addr_14_reg_3766[15]_i_4_n_1 ,\gmem_addr_14_reg_3766[15]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[16]),
        .Q(gmem_addr_14_reg_3766[16]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[17]),
        .Q(gmem_addr_14_reg_3766[17]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[18]),
        .Q(gmem_addr_14_reg_3766[18]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[19]),
        .Q(gmem_addr_14_reg_3766[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[19]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_14_reg_3766_reg[19]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[19]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[19]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_14_fu_2055_p1[19:16]),
        .S({\gmem_addr_14_reg_3766[19]_i_2_n_1 ,\gmem_addr_14_reg_3766[19]_i_3_n_1 ,\gmem_addr_14_reg_3766[19]_i_4_n_1 ,\gmem_addr_14_reg_3766[19]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[1]),
        .Q(gmem_addr_14_reg_3766[1]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[20]),
        .Q(gmem_addr_14_reg_3766[20]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[21]),
        .Q(gmem_addr_14_reg_3766[21]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[22]),
        .Q(gmem_addr_14_reg_3766[22]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[23]),
        .Q(gmem_addr_14_reg_3766[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[23]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_14_reg_3766_reg[23]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[23]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[23]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_14_fu_2055_p1[23:20]),
        .S({\gmem_addr_14_reg_3766[23]_i_2_n_1 ,\gmem_addr_14_reg_3766[23]_i_3_n_1 ,\gmem_addr_14_reg_3766[23]_i_4_n_1 ,\gmem_addr_14_reg_3766[23]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[24]),
        .Q(gmem_addr_14_reg_3766[24]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[25]),
        .Q(gmem_addr_14_reg_3766[25]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[26]),
        .Q(gmem_addr_14_reg_3766[26]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[27]),
        .Q(gmem_addr_14_reg_3766[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[27]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_14_reg_3766_reg[27]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[27]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[27]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_14_fu_2055_p1[27:24]),
        .S({\gmem_addr_14_reg_3766[27]_i_2_n_1 ,\gmem_addr_14_reg_3766[27]_i_3_n_1 ,\gmem_addr_14_reg_3766[27]_i_4_n_1 ,\gmem_addr_14_reg_3766[27]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[28]),
        .Q(gmem_addr_14_reg_3766[28]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[29]),
        .Q(gmem_addr_14_reg_3766[29]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[2]),
        .Q(gmem_addr_14_reg_3766[2]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[30]),
        .Q(gmem_addr_14_reg_3766[30]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[31]),
        .Q(gmem_addr_14_reg_3766[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[31]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_14_reg_3766_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_14_reg_3766_reg[31]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[31]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_14_fu_2055_p1[31:28]),
        .S({\gmem_addr_14_reg_3766[31]_i_2_n_1 ,\gmem_addr_14_reg_3766[31]_i_3_n_1 ,\gmem_addr_14_reg_3766[31]_i_4_n_1 ,\gmem_addr_14_reg_3766[31]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[3]),
        .Q(gmem_addr_14_reg_3766[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_14_reg_3766_reg[3]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[3]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[3]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_14_fu_2055_p1[3:1],\NLW_gmem_addr_14_reg_3766_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_14_reg_3766[3]_i_2_n_1 ,\gmem_addr_14_reg_3766[3]_i_3_n_1 ,\gmem_addr_14_reg_3766[3]_i_4_n_1 ,\gmem_addr_14_reg_3766[3]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[4]),
        .Q(gmem_addr_14_reg_3766[4]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[5]),
        .Q(gmem_addr_14_reg_3766[5]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[6]),
        .Q(gmem_addr_14_reg_3766[6]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[7]),
        .Q(gmem_addr_14_reg_3766[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_14_reg_3766_reg[7]_i_1 
       (.CI(\gmem_addr_14_reg_3766_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_14_reg_3766_reg[7]_i_1_n_1 ,\gmem_addr_14_reg_3766_reg[7]_i_1_n_2 ,\gmem_addr_14_reg_3766_reg[7]_i_1_n_3 ,\gmem_addr_14_reg_3766_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_14_fu_2055_p1[7:4]),
        .S({\gmem_addr_14_reg_3766[7]_i_2_n_1 ,\gmem_addr_14_reg_3766[7]_i_3_n_1 ,\gmem_addr_14_reg_3766[7]_i_4_n_1 ,\gmem_addr_14_reg_3766[7]_i_5_n_1 }));
  FDRE \gmem_addr_14_reg_3766_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[8]),
        .Q(gmem_addr_14_reg_3766[8]),
        .R(1'b0));
  FDRE \gmem_addr_14_reg_3766_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_14_fu_2055_p1[9]),
        .Q(gmem_addr_14_reg_3766[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_19_reg_3701[11]),
        .O(\gmem_addr_15_reg_3772[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_19_reg_3701[10]),
        .O(\gmem_addr_15_reg_3772[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_19_reg_3701[9]),
        .O(\gmem_addr_15_reg_3772[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_19_reg_3701[8]),
        .O(\gmem_addr_15_reg_3772[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_19_reg_3701[12]),
        .O(\gmem_addr_15_reg_3772[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_19_reg_3701[31]),
        .O(\gmem_addr_15_reg_3772[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_19_reg_3701[3]),
        .O(\gmem_addr_15_reg_3772[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_19_reg_3701[2]),
        .O(\gmem_addr_15_reg_3772[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_19_reg_3701[1]),
        .O(\gmem_addr_15_reg_3772[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_19_reg_3701[0]),
        .O(\gmem_addr_15_reg_3772[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_19_reg_3701[7]),
        .O(\gmem_addr_15_reg_3772[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_19_reg_3701[6]),
        .O(\gmem_addr_15_reg_3772[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_19_reg_3701[5]),
        .O(\gmem_addr_15_reg_3772[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_15_reg_3772[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_19_reg_3701[4]),
        .O(\gmem_addr_15_reg_3772[7]_i_5_n_1 ));
  FDRE \gmem_addr_15_reg_3772_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[0]),
        .Q(gmem_addr_15_reg_3772[0]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[10]),
        .Q(gmem_addr_15_reg_3772[10]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[11]),
        .Q(gmem_addr_15_reg_3772[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[11]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_15_reg_3772_reg[11]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[11]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[11]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_15_fu_2073_p1[11:8]),
        .S({\gmem_addr_15_reg_3772[11]_i_2_n_1 ,\gmem_addr_15_reg_3772[11]_i_3_n_1 ,\gmem_addr_15_reg_3772[11]_i_4_n_1 ,\gmem_addr_15_reg_3772[11]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[12]),
        .Q(gmem_addr_15_reg_3772[12]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[13]),
        .Q(gmem_addr_15_reg_3772[13]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[14]),
        .Q(gmem_addr_15_reg_3772[14]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[15]),
        .Q(gmem_addr_15_reg_3772[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[15]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_15_reg_3772_reg[15]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[15]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[15]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_15_fu_2073_p1[15:12]),
        .S({\gmem_addr_15_reg_3772[15]_i_2_n_1 ,\gmem_addr_15_reg_3772[15]_i_3_n_1 ,\gmem_addr_15_reg_3772[15]_i_4_n_1 ,\gmem_addr_15_reg_3772[15]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[16]),
        .Q(gmem_addr_15_reg_3772[16]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[17]),
        .Q(gmem_addr_15_reg_3772[17]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[18]),
        .Q(gmem_addr_15_reg_3772[18]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[19]),
        .Q(gmem_addr_15_reg_3772[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[19]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_15_reg_3772_reg[19]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[19]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[19]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_15_fu_2073_p1[19:16]),
        .S({\gmem_addr_15_reg_3772[19]_i_2_n_1 ,\gmem_addr_15_reg_3772[19]_i_3_n_1 ,\gmem_addr_15_reg_3772[19]_i_4_n_1 ,\gmem_addr_15_reg_3772[19]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[1]),
        .Q(gmem_addr_15_reg_3772[1]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[20]),
        .Q(gmem_addr_15_reg_3772[20]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[21]),
        .Q(gmem_addr_15_reg_3772[21]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[22]),
        .Q(gmem_addr_15_reg_3772[22]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[23]),
        .Q(gmem_addr_15_reg_3772[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[23]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_15_reg_3772_reg[23]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[23]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[23]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_15_fu_2073_p1[23:20]),
        .S({\gmem_addr_15_reg_3772[23]_i_2_n_1 ,\gmem_addr_15_reg_3772[23]_i_3_n_1 ,\gmem_addr_15_reg_3772[23]_i_4_n_1 ,\gmem_addr_15_reg_3772[23]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[24]),
        .Q(gmem_addr_15_reg_3772[24]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[25]),
        .Q(gmem_addr_15_reg_3772[25]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[26]),
        .Q(gmem_addr_15_reg_3772[26]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[27]),
        .Q(gmem_addr_15_reg_3772[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[27]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_15_reg_3772_reg[27]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[27]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[27]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_15_fu_2073_p1[27:24]),
        .S({\gmem_addr_15_reg_3772[27]_i_2_n_1 ,\gmem_addr_15_reg_3772[27]_i_3_n_1 ,\gmem_addr_15_reg_3772[27]_i_4_n_1 ,\gmem_addr_15_reg_3772[27]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[28]),
        .Q(gmem_addr_15_reg_3772[28]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[29]),
        .Q(gmem_addr_15_reg_3772[29]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[2]),
        .Q(gmem_addr_15_reg_3772[2]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[30]),
        .Q(gmem_addr_15_reg_3772[30]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[31]),
        .Q(gmem_addr_15_reg_3772[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[31]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_15_reg_3772_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_15_reg_3772_reg[31]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[31]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_15_fu_2073_p1[31:28]),
        .S({\gmem_addr_15_reg_3772[31]_i_2_n_1 ,\gmem_addr_15_reg_3772[31]_i_3_n_1 ,\gmem_addr_15_reg_3772[31]_i_4_n_1 ,\gmem_addr_15_reg_3772[31]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[3]),
        .Q(gmem_addr_15_reg_3772[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_15_reg_3772_reg[3]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[3]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[3]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_15_fu_2073_p1[3:0]),
        .S({\gmem_addr_15_reg_3772[3]_i_2_n_1 ,\gmem_addr_15_reg_3772[3]_i_3_n_1 ,\gmem_addr_15_reg_3772[3]_i_4_n_1 ,\gmem_addr_15_reg_3772[3]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[4]),
        .Q(gmem_addr_15_reg_3772[4]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[5]),
        .Q(gmem_addr_15_reg_3772[5]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[6]),
        .Q(gmem_addr_15_reg_3772[6]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[7]),
        .Q(gmem_addr_15_reg_3772[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_15_reg_3772_reg[7]_i_1 
       (.CI(\gmem_addr_15_reg_3772_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_15_reg_3772_reg[7]_i_1_n_1 ,\gmem_addr_15_reg_3772_reg[7]_i_1_n_2 ,\gmem_addr_15_reg_3772_reg[7]_i_1_n_3 ,\gmem_addr_15_reg_3772_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_15_fu_2073_p1[7:4]),
        .S({\gmem_addr_15_reg_3772[7]_i_2_n_1 ,\gmem_addr_15_reg_3772[7]_i_3_n_1 ,\gmem_addr_15_reg_3772[7]_i_4_n_1 ,\gmem_addr_15_reg_3772[7]_i_5_n_1 }));
  FDRE \gmem_addr_15_reg_3772_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[8]),
        .Q(gmem_addr_15_reg_3772[8]),
        .R(1'b0));
  FDRE \gmem_addr_15_reg_3772_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_15_fu_2073_p1[9]),
        .Q(gmem_addr_15_reg_3772[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_20_reg_3706[11]),
        .O(\gmem_addr_16_reg_3778[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_20_reg_3706[10]),
        .O(\gmem_addr_16_reg_3778[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_20_reg_3706[9]),
        .O(\gmem_addr_16_reg_3778[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_20_reg_3706[8]),
        .O(\gmem_addr_16_reg_3778[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_20_reg_3706[12]),
        .O(\gmem_addr_16_reg_3778[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_20_reg_3706[31]),
        .O(\gmem_addr_16_reg_3778[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_20_reg_3706[3]),
        .O(\gmem_addr_16_reg_3778[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_20_reg_3706[2]),
        .O(\gmem_addr_16_reg_3778[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_20_reg_3706[1]),
        .O(\gmem_addr_16_reg_3778[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_20_reg_3706[0]),
        .O(\gmem_addr_16_reg_3778[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_20_reg_3706[7]),
        .O(\gmem_addr_16_reg_3778[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_20_reg_3706[6]),
        .O(\gmem_addr_16_reg_3778[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_20_reg_3706[5]),
        .O(\gmem_addr_16_reg_3778[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_16_reg_3778[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_20_reg_3706[4]),
        .O(\gmem_addr_16_reg_3778[7]_i_5_n_1 ));
  FDRE \gmem_addr_16_reg_3778_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[0]),
        .Q(gmem_addr_16_reg_3778[0]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[10]),
        .Q(gmem_addr_16_reg_3778[10]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[11]),
        .Q(gmem_addr_16_reg_3778[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[11]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_16_reg_3778_reg[11]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[11]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[11]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_16_fu_2091_p1[11:8]),
        .S({\gmem_addr_16_reg_3778[11]_i_2_n_1 ,\gmem_addr_16_reg_3778[11]_i_3_n_1 ,\gmem_addr_16_reg_3778[11]_i_4_n_1 ,\gmem_addr_16_reg_3778[11]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[12]),
        .Q(gmem_addr_16_reg_3778[12]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[13]),
        .Q(gmem_addr_16_reg_3778[13]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[14]),
        .Q(gmem_addr_16_reg_3778[14]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[15]),
        .Q(gmem_addr_16_reg_3778[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[15]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_16_reg_3778_reg[15]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[15]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[15]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_16_fu_2091_p1[15:12]),
        .S({\gmem_addr_16_reg_3778[15]_i_2_n_1 ,\gmem_addr_16_reg_3778[15]_i_3_n_1 ,\gmem_addr_16_reg_3778[15]_i_4_n_1 ,\gmem_addr_16_reg_3778[15]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[16]),
        .Q(gmem_addr_16_reg_3778[16]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[17]),
        .Q(gmem_addr_16_reg_3778[17]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[18]),
        .Q(gmem_addr_16_reg_3778[18]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[19]),
        .Q(gmem_addr_16_reg_3778[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[19]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_16_reg_3778_reg[19]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[19]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[19]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_16_fu_2091_p1[19:16]),
        .S({\gmem_addr_16_reg_3778[19]_i_2_n_1 ,\gmem_addr_16_reg_3778[19]_i_3_n_1 ,\gmem_addr_16_reg_3778[19]_i_4_n_1 ,\gmem_addr_16_reg_3778[19]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[1]),
        .Q(gmem_addr_16_reg_3778[1]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[20]),
        .Q(gmem_addr_16_reg_3778[20]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[21]),
        .Q(gmem_addr_16_reg_3778[21]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[22]),
        .Q(gmem_addr_16_reg_3778[22]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[23]),
        .Q(gmem_addr_16_reg_3778[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[23]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_16_reg_3778_reg[23]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[23]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[23]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_16_fu_2091_p1[23:20]),
        .S({\gmem_addr_16_reg_3778[23]_i_2_n_1 ,\gmem_addr_16_reg_3778[23]_i_3_n_1 ,\gmem_addr_16_reg_3778[23]_i_4_n_1 ,\gmem_addr_16_reg_3778[23]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[24]),
        .Q(gmem_addr_16_reg_3778[24]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[25]),
        .Q(gmem_addr_16_reg_3778[25]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[26]),
        .Q(gmem_addr_16_reg_3778[26]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[27]),
        .Q(gmem_addr_16_reg_3778[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[27]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_16_reg_3778_reg[27]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[27]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[27]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_16_fu_2091_p1[27:24]),
        .S({\gmem_addr_16_reg_3778[27]_i_2_n_1 ,\gmem_addr_16_reg_3778[27]_i_3_n_1 ,\gmem_addr_16_reg_3778[27]_i_4_n_1 ,\gmem_addr_16_reg_3778[27]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[28]),
        .Q(gmem_addr_16_reg_3778[28]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[29]),
        .Q(gmem_addr_16_reg_3778[29]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[2]),
        .Q(gmem_addr_16_reg_3778[2]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[30]),
        .Q(gmem_addr_16_reg_3778[30]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[31]),
        .Q(gmem_addr_16_reg_3778[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[31]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_16_reg_3778_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_16_reg_3778_reg[31]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[31]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_16_fu_2091_p1[31:28]),
        .S({\gmem_addr_16_reg_3778[31]_i_2_n_1 ,\gmem_addr_16_reg_3778[31]_i_3_n_1 ,\gmem_addr_16_reg_3778[31]_i_4_n_1 ,\gmem_addr_16_reg_3778[31]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[3]),
        .Q(gmem_addr_16_reg_3778[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_16_reg_3778_reg[3]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[3]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[3]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_16_fu_2091_p1[3:0]),
        .S({\gmem_addr_16_reg_3778[3]_i_2_n_1 ,\gmem_addr_16_reg_3778[3]_i_3_n_1 ,\gmem_addr_16_reg_3778[3]_i_4_n_1 ,\gmem_addr_16_reg_3778[3]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[4]),
        .Q(gmem_addr_16_reg_3778[4]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[5]),
        .Q(gmem_addr_16_reg_3778[5]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[6]),
        .Q(gmem_addr_16_reg_3778[6]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[7]),
        .Q(gmem_addr_16_reg_3778[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_16_reg_3778_reg[7]_i_1 
       (.CI(\gmem_addr_16_reg_3778_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_16_reg_3778_reg[7]_i_1_n_1 ,\gmem_addr_16_reg_3778_reg[7]_i_1_n_2 ,\gmem_addr_16_reg_3778_reg[7]_i_1_n_3 ,\gmem_addr_16_reg_3778_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_16_fu_2091_p1[7:4]),
        .S({\gmem_addr_16_reg_3778[7]_i_2_n_1 ,\gmem_addr_16_reg_3778[7]_i_3_n_1 ,\gmem_addr_16_reg_3778[7]_i_4_n_1 ,\gmem_addr_16_reg_3778[7]_i_5_n_1 }));
  FDRE \gmem_addr_16_reg_3778_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[8]),
        .Q(gmem_addr_16_reg_3778[8]),
        .R(1'b0));
  FDRE \gmem_addr_16_reg_3778_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_16_fu_2091_p1[9]),
        .Q(gmem_addr_16_reg_3778[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_21_reg_3711[11]),
        .O(\gmem_addr_17_reg_3784[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_21_reg_3711[10]),
        .O(\gmem_addr_17_reg_3784[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_21_reg_3711[9]),
        .O(\gmem_addr_17_reg_3784[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_21_reg_3711[8]),
        .O(\gmem_addr_17_reg_3784[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_21_reg_3711[12]),
        .O(\gmem_addr_17_reg_3784[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[31]_i_2 
       (.I0(add_ln42_21_reg_3711[31]),
        .I1(p_cast_reg_3218[31]),
        .O(\gmem_addr_17_reg_3784[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_21_reg_3711[31]),
        .O(\gmem_addr_17_reg_3784[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_21_reg_3711[3]),
        .O(\gmem_addr_17_reg_3784[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_21_reg_3711[2]),
        .O(\gmem_addr_17_reg_3784[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_21_reg_3711[1]),
        .O(\gmem_addr_17_reg_3784[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_21_reg_3711[0]),
        .O(\gmem_addr_17_reg_3784[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_21_reg_3711[7]),
        .O(\gmem_addr_17_reg_3784[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_21_reg_3711[6]),
        .O(\gmem_addr_17_reg_3784[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_21_reg_3711[5]),
        .O(\gmem_addr_17_reg_3784[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_17_reg_3784[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_21_reg_3711[4]),
        .O(\gmem_addr_17_reg_3784[7]_i_5_n_1 ));
  FDRE \gmem_addr_17_reg_3784_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[0]),
        .Q(gmem_addr_17_reg_3784[0]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[10]),
        .Q(gmem_addr_17_reg_3784[10]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[11]),
        .Q(gmem_addr_17_reg_3784[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[11]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_17_reg_3784_reg[11]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[11]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[11]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_17_fu_2109_p1[11:8]),
        .S({\gmem_addr_17_reg_3784[11]_i_2_n_1 ,\gmem_addr_17_reg_3784[11]_i_3_n_1 ,\gmem_addr_17_reg_3784[11]_i_4_n_1 ,\gmem_addr_17_reg_3784[11]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[12]),
        .Q(gmem_addr_17_reg_3784[12]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[13]),
        .Q(gmem_addr_17_reg_3784[13]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[14]),
        .Q(gmem_addr_17_reg_3784[14]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[15]),
        .Q(gmem_addr_17_reg_3784[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[15]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_17_reg_3784_reg[15]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[15]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[15]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_17_fu_2109_p1[15:12]),
        .S({\gmem_addr_17_reg_3784[15]_i_2_n_1 ,\gmem_addr_17_reg_3784[15]_i_3_n_1 ,\gmem_addr_17_reg_3784[15]_i_4_n_1 ,\gmem_addr_17_reg_3784[15]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[16]),
        .Q(gmem_addr_17_reg_3784[16]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[17]),
        .Q(gmem_addr_17_reg_3784[17]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[18]),
        .Q(gmem_addr_17_reg_3784[18]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[19]),
        .Q(gmem_addr_17_reg_3784[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[19]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_17_reg_3784_reg[19]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[19]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[19]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_17_fu_2109_p1[19:16]),
        .S({\gmem_addr_17_reg_3784[19]_i_2_n_1 ,\gmem_addr_17_reg_3784[19]_i_3_n_1 ,\gmem_addr_17_reg_3784[19]_i_4_n_1 ,\gmem_addr_17_reg_3784[19]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[1]),
        .Q(gmem_addr_17_reg_3784[1]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[20]),
        .Q(gmem_addr_17_reg_3784[20]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[21]),
        .Q(gmem_addr_17_reg_3784[21]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[22]),
        .Q(gmem_addr_17_reg_3784[22]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[23]),
        .Q(gmem_addr_17_reg_3784[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[23]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_17_reg_3784_reg[23]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[23]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[23]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_17_fu_2109_p1[23:20]),
        .S({\gmem_addr_17_reg_3784[23]_i_2_n_1 ,\gmem_addr_17_reg_3784[23]_i_3_n_1 ,\gmem_addr_17_reg_3784[23]_i_4_n_1 ,\gmem_addr_17_reg_3784[23]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[24]),
        .Q(gmem_addr_17_reg_3784[24]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[25]),
        .Q(gmem_addr_17_reg_3784[25]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[26]),
        .Q(gmem_addr_17_reg_3784[26]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[27]),
        .Q(gmem_addr_17_reg_3784[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[27]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_17_reg_3784_reg[27]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[27]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[27]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_17_fu_2109_p1[27:24]),
        .S({\gmem_addr_17_reg_3784[27]_i_2_n_1 ,\gmem_addr_17_reg_3784[27]_i_3_n_1 ,\gmem_addr_17_reg_3784[27]_i_4_n_1 ,\gmem_addr_17_reg_3784[27]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[28]),
        .Q(gmem_addr_17_reg_3784[28]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[29]),
        .Q(gmem_addr_17_reg_3784[29]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[2]),
        .Q(gmem_addr_17_reg_3784[2]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[30]),
        .Q(gmem_addr_17_reg_3784[30]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[31]),
        .Q(gmem_addr_17_reg_3784[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[31]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_17_reg_3784_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_17_reg_3784_reg[31]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[31]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_17_fu_2109_p1[31:28]),
        .S({\gmem_addr_17_reg_3784[31]_i_2_n_1 ,\gmem_addr_17_reg_3784[31]_i_3_n_1 ,\gmem_addr_17_reg_3784[31]_i_4_n_1 ,\gmem_addr_17_reg_3784[31]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[3]),
        .Q(gmem_addr_17_reg_3784[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_17_reg_3784_reg[3]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[3]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[3]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_17_fu_2109_p1[3:0]),
        .S({\gmem_addr_17_reg_3784[3]_i_2_n_1 ,\gmem_addr_17_reg_3784[3]_i_3_n_1 ,\gmem_addr_17_reg_3784[3]_i_4_n_1 ,\gmem_addr_17_reg_3784[3]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[4]),
        .Q(gmem_addr_17_reg_3784[4]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[5]),
        .Q(gmem_addr_17_reg_3784[5]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[6]),
        .Q(gmem_addr_17_reg_3784[6]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[7]),
        .Q(gmem_addr_17_reg_3784[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_17_reg_3784_reg[7]_i_1 
       (.CI(\gmem_addr_17_reg_3784_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_17_reg_3784_reg[7]_i_1_n_1 ,\gmem_addr_17_reg_3784_reg[7]_i_1_n_2 ,\gmem_addr_17_reg_3784_reg[7]_i_1_n_3 ,\gmem_addr_17_reg_3784_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_17_fu_2109_p1[7:4]),
        .S({\gmem_addr_17_reg_3784[7]_i_2_n_1 ,\gmem_addr_17_reg_3784[7]_i_3_n_1 ,\gmem_addr_17_reg_3784[7]_i_4_n_1 ,\gmem_addr_17_reg_3784[7]_i_5_n_1 }));
  FDRE \gmem_addr_17_reg_3784_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[8]),
        .Q(gmem_addr_17_reg_3784[8]),
        .R(1'b0));
  FDRE \gmem_addr_17_reg_3784_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_17_fu_2109_p1[9]),
        .Q(gmem_addr_17_reg_3784[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_24_fu_2125_p1[11]),
        .O(\gmem_addr_18_reg_3790[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_24_fu_2125_p1[10]),
        .O(\gmem_addr_18_reg_3790[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_24_fu_2125_p1[9]),
        .O(\gmem_addr_18_reg_3790[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_24_fu_2125_p1[8]),
        .O(\gmem_addr_18_reg_3790[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[15]_i_10 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .O(\gmem_addr_18_reg_3790[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[15]_i_11 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[8] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .O(\gmem_addr_18_reg_3790[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[15]_i_12 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[6] ),
        .I1(sub_ln42_1_reg_3371[6]),
        .O(\gmem_addr_18_reg_3790[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_18_reg_3790[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[15]_i_4 
       (.I0(\gmem_addr_18_reg_3790_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_18_reg_3790[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[15]_i_5 
       (.I0(\gmem_addr_18_reg_3790_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_18_reg_3790[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_24_fu_2125_p1[12]),
        .O(\gmem_addr_18_reg_3790[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_18_reg_3790[15]_i_8 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .O(\gmem_addr_18_reg_3790[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[15]_i_9 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .O(\gmem_addr_18_reg_3790[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_18_reg_3790[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_18_reg_3790[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_18_reg_3790[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_18_reg_3790[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_18_reg_3790[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_18_reg_3790[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_18_reg_3790[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_18_reg_3790[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_18_reg_3790[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_18_reg_3790[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_18_reg_3790[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_18_reg_3790[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_18_reg_3790[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_18_reg_3790[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_18_reg_3790[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_18_reg_3790[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_24_fu_2125_p1[3]),
        .O(\gmem_addr_18_reg_3790[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sext_ln42_24_fu_2125_p1[2]),
        .O(\gmem_addr_18_reg_3790[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_18_reg_3790[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_1_reg_3371[1]),
        .O(\gmem_addr_18_reg_3790[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_1_reg_3371[0]),
        .O(\gmem_addr_18_reg_3790[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_24_fu_2125_p1[7]),
        .O(\gmem_addr_18_reg_3790[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_24_fu_2125_p1[6]),
        .O(\gmem_addr_18_reg_3790[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_24_fu_2125_p1[5]),
        .O(\gmem_addr_18_reg_3790[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_24_fu_2125_p1[4]),
        .O(\gmem_addr_18_reg_3790[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_18_reg_3790[7]_i_7 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[5] ),
        .I1(sub_ln42_1_reg_3371[5]),
        .O(\gmem_addr_18_reg_3790[7]_i_7_n_1 ));
  FDRE \gmem_addr_18_reg_3790_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_fu_1139_p1[0]),
        .Q(gmem_addr_18_reg_3790[0]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[10]),
        .Q(gmem_addr_18_reg_3790[10]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[11]),
        .Q(gmem_addr_18_reg_3790[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[11]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[11]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[11]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[11]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_18_fu_2138_p1[11:8]),
        .S({\gmem_addr_18_reg_3790[11]_i_2_n_1 ,\gmem_addr_18_reg_3790[11]_i_3_n_1 ,\gmem_addr_18_reg_3790[11]_i_4_n_1 ,\gmem_addr_18_reg_3790[11]_i_5_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[12]),
        .Q(gmem_addr_18_reg_3790[12]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[13]),
        .Q(gmem_addr_18_reg_3790[13]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[14]),
        .Q(gmem_addr_18_reg_3790[14]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[15]),
        .Q(gmem_addr_18_reg_3790[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[15]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[15]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[15]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[15]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_18_reg_3790_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_18_fu_2138_p1[15:12]),
        .S({\gmem_addr_18_reg_3790[15]_i_3_n_1 ,\gmem_addr_18_reg_3790[15]_i_4_n_1 ,\gmem_addr_18_reg_3790[15]_i_5_n_1 ,\gmem_addr_18_reg_3790[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_18_reg_3790_reg[15]_i_2 
       (.CI(\gmem_addr_18_reg_3790_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[15]_i_2_n_1 ,\NLW_gmem_addr_18_reg_3790_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_18_reg_3790_reg[15]_i_2_n_3 ,\gmem_addr_18_reg_3790_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\select_ln28_7_reg_3651_reg_n_1_[11] ,\select_ln28_7_reg_3651_reg_n_1_[10] ,\select_ln28_7_reg_3651_reg_n_1_[9] }),
        .O({\NLW_gmem_addr_18_reg_3790_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_24_fu_2125_p1[12:10]}),
        .S({1'b1,\gmem_addr_18_reg_3790[15]_i_8_n_1 ,\gmem_addr_18_reg_3790[15]_i_9_n_1 ,\gmem_addr_18_reg_3790[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_18_reg_3790_reg[15]_i_7 
       (.CI(\gmem_addr_18_reg_3790_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[15]_i_7_n_1 ,\gmem_addr_18_reg_3790_reg[15]_i_7_n_2 ,\gmem_addr_18_reg_3790_reg[15]_i_7_n_3 ,\gmem_addr_18_reg_3790_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({\select_ln28_7_reg_3651_reg_n_1_[8] ,1'b1,1'b0,\select_ln28_7_reg_3651_reg_n_1_[6] }),
        .O(sext_ln42_24_fu_2125_p1[9:6]),
        .S({\gmem_addr_18_reg_3790[15]_i_11_n_1 ,\select_ln28_7_reg_3651_reg_n_1_[8] ,\select_ln28_7_reg_3651_reg_n_1_[7] ,\gmem_addr_18_reg_3790[15]_i_12_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[16]),
        .Q(gmem_addr_18_reg_3790[16]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[17]),
        .Q(gmem_addr_18_reg_3790[17]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[18]),
        .Q(gmem_addr_18_reg_3790[18]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[19]),
        .Q(gmem_addr_18_reg_3790[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[19]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[19]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[19]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[19]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_18_fu_2138_p1[19:16]),
        .S({\gmem_addr_18_reg_3790[19]_i_2_n_1 ,\gmem_addr_18_reg_3790[19]_i_3_n_1 ,\gmem_addr_18_reg_3790[19]_i_4_n_1 ,\gmem_addr_18_reg_3790[19]_i_5_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[1]),
        .Q(gmem_addr_18_reg_3790[1]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[20]),
        .Q(gmem_addr_18_reg_3790[20]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[21]),
        .Q(gmem_addr_18_reg_3790[21]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[22]),
        .Q(gmem_addr_18_reg_3790[22]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[23]),
        .Q(gmem_addr_18_reg_3790[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[23]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[23]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[23]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[23]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_18_fu_2138_p1[23:20]),
        .S({\gmem_addr_18_reg_3790[23]_i_2_n_1 ,\gmem_addr_18_reg_3790[23]_i_3_n_1 ,\gmem_addr_18_reg_3790[23]_i_4_n_1 ,\gmem_addr_18_reg_3790[23]_i_5_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[24]),
        .Q(gmem_addr_18_reg_3790[24]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[25]),
        .Q(gmem_addr_18_reg_3790[25]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[26]),
        .Q(gmem_addr_18_reg_3790[26]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[27]),
        .Q(gmem_addr_18_reg_3790[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[27]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[27]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[27]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[27]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_18_fu_2138_p1[27:24]),
        .S({\gmem_addr_18_reg_3790[27]_i_2_n_1 ,\gmem_addr_18_reg_3790[27]_i_3_n_1 ,\gmem_addr_18_reg_3790[27]_i_4_n_1 ,\gmem_addr_18_reg_3790[27]_i_5_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[28]),
        .Q(gmem_addr_18_reg_3790[28]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[29]),
        .Q(gmem_addr_18_reg_3790[29]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[2]),
        .Q(gmem_addr_18_reg_3790[2]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[30]),
        .Q(gmem_addr_18_reg_3790[30]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[31]),
        .Q(gmem_addr_18_reg_3790[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[31]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_18_reg_3790_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_18_reg_3790_reg[31]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[31]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_18_fu_2138_p1[31:28]),
        .S({\gmem_addr_18_reg_3790[31]_i_2_n_1 ,\gmem_addr_18_reg_3790[31]_i_3_n_1 ,\gmem_addr_18_reg_3790[31]_i_4_n_1 ,\gmem_addr_18_reg_3790[31]_i_5_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[3]),
        .Q(gmem_addr_18_reg_3790[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_18_reg_3790_reg[3]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[3]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[3]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_18_fu_2138_p1[3:1],\NLW_gmem_addr_18_reg_3790_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_18_reg_3790[3]_i_2_n_1 ,\gmem_addr_18_reg_3790[3]_i_3_n_1 ,\gmem_addr_18_reg_3790[3]_i_4_n_1 ,\gmem_addr_18_reg_3790[3]_i_5_n_1 }));
  FDRE \gmem_addr_18_reg_3790_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[4]),
        .Q(gmem_addr_18_reg_3790[4]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[5]),
        .Q(gmem_addr_18_reg_3790[5]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[6]),
        .Q(gmem_addr_18_reg_3790[6]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[7]),
        .Q(gmem_addr_18_reg_3790[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_18_reg_3790_reg[7]_i_1 
       (.CI(\gmem_addr_18_reg_3790_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_18_reg_3790_reg[7]_i_1_n_1 ,\gmem_addr_18_reg_3790_reg[7]_i_1_n_2 ,\gmem_addr_18_reg_3790_reg[7]_i_1_n_3 ,\gmem_addr_18_reg_3790_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_18_fu_2138_p1[7:4]),
        .S({\gmem_addr_18_reg_3790[7]_i_2_n_1 ,\gmem_addr_18_reg_3790[7]_i_3_n_1 ,\gmem_addr_18_reg_3790[7]_i_4_n_1 ,\gmem_addr_18_reg_3790[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_18_reg_3790_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_18_reg_3790_reg[7]_i_6_n_1 ,\gmem_addr_18_reg_3790_reg[7]_i_6_n_2 ,\gmem_addr_18_reg_3790_reg[7]_i_6_n_3 ,\gmem_addr_18_reg_3790_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_1_reg_3371[1]),
        .DI({\select_ln28_7_reg_3651_reg_n_1_[5] ,1'b0,1'b0,1'b0}),
        .O({sext_ln42_24_fu_2125_p1[5:3],\NLW_gmem_addr_18_reg_3790_reg[7]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_18_reg_3790[7]_i_7_n_1 ,sub_ln42_1_reg_3371[4:2]}));
  FDRE \gmem_addr_18_reg_3790_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[8]),
        .Q(gmem_addr_18_reg_3790[8]),
        .R(1'b0));
  FDRE \gmem_addr_18_reg_3790_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_18_fu_2138_p1[9]),
        .Q(gmem_addr_18_reg_3790[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_25_fu_2154_p1[11]),
        .O(\gmem_addr_19_reg_3796[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_25_fu_2154_p1[10]),
        .O(\gmem_addr_19_reg_3796[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_25_fu_2154_p1[9]),
        .O(\gmem_addr_19_reg_3796[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_25_fu_2154_p1[8]),
        .O(\gmem_addr_19_reg_3796[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[15]_i_10 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .O(\gmem_addr_19_reg_3796[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[15]_i_11 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[8] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .O(\gmem_addr_19_reg_3796[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[15]_i_12 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[6] ),
        .I1(sub_ln42_2_reg_3434[6]),
        .O(\gmem_addr_19_reg_3796[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_19_reg_3796[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[15]_i_4 
       (.I0(\gmem_addr_19_reg_3796_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_19_reg_3796[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[15]_i_5 
       (.I0(\gmem_addr_19_reg_3796_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_19_reg_3796[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_25_fu_2154_p1[12]),
        .O(\gmem_addr_19_reg_3796[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_19_reg_3796[15]_i_8 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .O(\gmem_addr_19_reg_3796[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[15]_i_9 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .O(\gmem_addr_19_reg_3796[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_19_reg_3796[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_19_reg_3796[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_19_reg_3796[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_19_reg_3796[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_19_reg_3796[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_19_reg_3796[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_19_reg_3796[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_19_reg_3796[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_19_reg_3796[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_19_reg_3796[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_19_reg_3796[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_19_reg_3796[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_19_reg_3796[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_19_reg_3796[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_19_reg_3796[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_19_reg_3796[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_25_fu_2154_p1[3]),
        .O(\gmem_addr_19_reg_3796[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sext_ln42_25_fu_2154_p1[2]),
        .O(\gmem_addr_19_reg_3796[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_19_reg_3796[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_2_reg_3434[1]),
        .O(\gmem_addr_19_reg_3796[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_2_reg_3434[0]),
        .O(\gmem_addr_19_reg_3796[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_25_fu_2154_p1[7]),
        .O(\gmem_addr_19_reg_3796[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_25_fu_2154_p1[6]),
        .O(\gmem_addr_19_reg_3796[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_25_fu_2154_p1[5]),
        .O(\gmem_addr_19_reg_3796[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_25_fu_2154_p1[4]),
        .O(\gmem_addr_19_reg_3796[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_19_reg_3796[7]_i_7 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[5] ),
        .I1(sub_ln42_2_reg_3434[5]),
        .O(\gmem_addr_19_reg_3796[7]_i_7_n_1 ));
  FDRE \gmem_addr_19_reg_3796_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_1_fu_1206_p1[0]),
        .Q(gmem_addr_19_reg_3796[0]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[10]),
        .Q(gmem_addr_19_reg_3796[10]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[11]),
        .Q(gmem_addr_19_reg_3796[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[11]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[11]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[11]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[11]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_19_fu_2167_p1[11:8]),
        .S({\gmem_addr_19_reg_3796[11]_i_2_n_1 ,\gmem_addr_19_reg_3796[11]_i_3_n_1 ,\gmem_addr_19_reg_3796[11]_i_4_n_1 ,\gmem_addr_19_reg_3796[11]_i_5_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[12]),
        .Q(gmem_addr_19_reg_3796[12]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[13]),
        .Q(gmem_addr_19_reg_3796[13]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[14]),
        .Q(gmem_addr_19_reg_3796[14]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[15]),
        .Q(gmem_addr_19_reg_3796[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[15]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[15]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[15]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[15]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_19_reg_3796_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_19_fu_2167_p1[15:12]),
        .S({\gmem_addr_19_reg_3796[15]_i_3_n_1 ,\gmem_addr_19_reg_3796[15]_i_4_n_1 ,\gmem_addr_19_reg_3796[15]_i_5_n_1 ,\gmem_addr_19_reg_3796[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_19_reg_3796_reg[15]_i_2 
       (.CI(\gmem_addr_19_reg_3796_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[15]_i_2_n_1 ,\NLW_gmem_addr_19_reg_3796_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_19_reg_3796_reg[15]_i_2_n_3 ,\gmem_addr_19_reg_3796_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\select_ln28_7_reg_3651_reg_n_1_[11] ,\select_ln28_7_reg_3651_reg_n_1_[10] ,\select_ln28_7_reg_3651_reg_n_1_[9] }),
        .O({\NLW_gmem_addr_19_reg_3796_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_25_fu_2154_p1[12:10]}),
        .S({1'b1,\gmem_addr_19_reg_3796[15]_i_8_n_1 ,\gmem_addr_19_reg_3796[15]_i_9_n_1 ,\gmem_addr_19_reg_3796[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_19_reg_3796_reg[15]_i_7 
       (.CI(\gmem_addr_19_reg_3796_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[15]_i_7_n_1 ,\gmem_addr_19_reg_3796_reg[15]_i_7_n_2 ,\gmem_addr_19_reg_3796_reg[15]_i_7_n_3 ,\gmem_addr_19_reg_3796_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({\select_ln28_7_reg_3651_reg_n_1_[8] ,1'b1,1'b0,\select_ln28_7_reg_3651_reg_n_1_[6] }),
        .O(sext_ln42_25_fu_2154_p1[9:6]),
        .S({\gmem_addr_19_reg_3796[15]_i_11_n_1 ,\select_ln28_7_reg_3651_reg_n_1_[8] ,\select_ln28_7_reg_3651_reg_n_1_[7] ,\gmem_addr_19_reg_3796[15]_i_12_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[16]),
        .Q(gmem_addr_19_reg_3796[16]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[17]),
        .Q(gmem_addr_19_reg_3796[17]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[18]),
        .Q(gmem_addr_19_reg_3796[18]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[19]),
        .Q(gmem_addr_19_reg_3796[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[19]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[19]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[19]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[19]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_19_fu_2167_p1[19:16]),
        .S({\gmem_addr_19_reg_3796[19]_i_2_n_1 ,\gmem_addr_19_reg_3796[19]_i_3_n_1 ,\gmem_addr_19_reg_3796[19]_i_4_n_1 ,\gmem_addr_19_reg_3796[19]_i_5_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[1]),
        .Q(gmem_addr_19_reg_3796[1]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[20]),
        .Q(gmem_addr_19_reg_3796[20]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[21]),
        .Q(gmem_addr_19_reg_3796[21]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[22]),
        .Q(gmem_addr_19_reg_3796[22]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[23]),
        .Q(gmem_addr_19_reg_3796[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[23]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[23]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[23]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[23]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_19_fu_2167_p1[23:20]),
        .S({\gmem_addr_19_reg_3796[23]_i_2_n_1 ,\gmem_addr_19_reg_3796[23]_i_3_n_1 ,\gmem_addr_19_reg_3796[23]_i_4_n_1 ,\gmem_addr_19_reg_3796[23]_i_5_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[24]),
        .Q(gmem_addr_19_reg_3796[24]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[25]),
        .Q(gmem_addr_19_reg_3796[25]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[26]),
        .Q(gmem_addr_19_reg_3796[26]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[27]),
        .Q(gmem_addr_19_reg_3796[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[27]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[27]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[27]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[27]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_19_fu_2167_p1[27:24]),
        .S({\gmem_addr_19_reg_3796[27]_i_2_n_1 ,\gmem_addr_19_reg_3796[27]_i_3_n_1 ,\gmem_addr_19_reg_3796[27]_i_4_n_1 ,\gmem_addr_19_reg_3796[27]_i_5_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[28]),
        .Q(gmem_addr_19_reg_3796[28]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[29]),
        .Q(gmem_addr_19_reg_3796[29]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[2]),
        .Q(gmem_addr_19_reg_3796[2]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[30]),
        .Q(gmem_addr_19_reg_3796[30]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[31]),
        .Q(gmem_addr_19_reg_3796[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[31]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_19_reg_3796_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_19_reg_3796_reg[31]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[31]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_19_fu_2167_p1[31:28]),
        .S({\gmem_addr_19_reg_3796[31]_i_2_n_1 ,\gmem_addr_19_reg_3796[31]_i_3_n_1 ,\gmem_addr_19_reg_3796[31]_i_4_n_1 ,\gmem_addr_19_reg_3796[31]_i_5_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[3]),
        .Q(gmem_addr_19_reg_3796[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_19_reg_3796_reg[3]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[3]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[3]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_19_fu_2167_p1[3:1],\NLW_gmem_addr_19_reg_3796_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_19_reg_3796[3]_i_2_n_1 ,\gmem_addr_19_reg_3796[3]_i_3_n_1 ,\gmem_addr_19_reg_3796[3]_i_4_n_1 ,\gmem_addr_19_reg_3796[3]_i_5_n_1 }));
  FDRE \gmem_addr_19_reg_3796_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[4]),
        .Q(gmem_addr_19_reg_3796[4]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[5]),
        .Q(gmem_addr_19_reg_3796[5]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[6]),
        .Q(gmem_addr_19_reg_3796[6]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[7]),
        .Q(gmem_addr_19_reg_3796[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_19_reg_3796_reg[7]_i_1 
       (.CI(\gmem_addr_19_reg_3796_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_19_reg_3796_reg[7]_i_1_n_1 ,\gmem_addr_19_reg_3796_reg[7]_i_1_n_2 ,\gmem_addr_19_reg_3796_reg[7]_i_1_n_3 ,\gmem_addr_19_reg_3796_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_19_fu_2167_p1[7:4]),
        .S({\gmem_addr_19_reg_3796[7]_i_2_n_1 ,\gmem_addr_19_reg_3796[7]_i_3_n_1 ,\gmem_addr_19_reg_3796[7]_i_4_n_1 ,\gmem_addr_19_reg_3796[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_19_reg_3796_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_19_reg_3796_reg[7]_i_6_n_1 ,\gmem_addr_19_reg_3796_reg[7]_i_6_n_2 ,\gmem_addr_19_reg_3796_reg[7]_i_6_n_3 ,\gmem_addr_19_reg_3796_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_2_reg_3434[1]),
        .DI({\select_ln28_7_reg_3651_reg_n_1_[5] ,1'b0,1'b0,1'b0}),
        .O({sext_ln42_25_fu_2154_p1[5:3],\NLW_gmem_addr_19_reg_3796_reg[7]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_19_reg_3796[7]_i_7_n_1 ,sub_ln42_2_reg_3434[4:2]}));
  FDRE \gmem_addr_19_reg_3796_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[8]),
        .Q(gmem_addr_19_reg_3796[8]),
        .R(1'b0));
  FDRE \gmem_addr_19_reg_3796_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_19_fu_2167_p1[9]),
        .Q(gmem_addr_19_reg_3796[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[0]_i_1 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_2_reg_3434[0]),
        .O(sext_ln215_1_fu_1206_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_13_fu_1193_p1[11]),
        .O(\gmem_addr_1_reg_3457[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_13_fu_1193_p1[10]),
        .O(\gmem_addr_1_reg_3457[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_13_fu_1193_p1[9]),
        .O(\gmem_addr_1_reg_3457[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_13_fu_1193_p1[8]),
        .O(\gmem_addr_1_reg_3457[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[15]_i_10 
       (.I0(select_ln28_1_reg_3364_reg[5]),
        .I1(select_ln28_1_reg_3364_reg[6]),
        .O(\gmem_addr_1_reg_3457[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[15]_i_11 
       (.I0(select_ln28_1_reg_3364_reg[4]),
        .I1(select_ln28_1_reg_3364_reg[5]),
        .O(\gmem_addr_1_reg_3457[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[15]_i_12 
       (.I0(select_ln28_1_reg_3364_reg[3]),
        .I1(select_ln28_1_reg_3364_reg[4]),
        .O(\gmem_addr_1_reg_3457[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[15]_i_13 
       (.I0(select_ln28_1_reg_3364_reg[1]),
        .I1(sub_ln42_2_reg_3434[6]),
        .O(\gmem_addr_1_reg_3457[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[15]_i_14 
       (.I0(select_ln28_1_reg_3364_reg[0]),
        .I1(sub_ln42_2_reg_3434[5]),
        .O(sext_ln42_13_fu_1193_p1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_3457[15]_i_2 
       (.I0(sext_ln42_13_fu_1193_p1[12]),
        .O(\gmem_addr_1_reg_3457[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[15]_i_4 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_1_reg_3457[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[15]_i_5 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_1_reg_3457[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[15]_i_6 
       (.I0(sext_ln42_13_fu_1193_p1[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_1_reg_3457[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[15]_i_7 
       (.I0(sext_ln42_13_fu_1193_p1[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_1_reg_3457[15]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_1_reg_3457[15]_i_9 
       (.I0(select_ln28_1_reg_3364_reg[6]),
        .O(\gmem_addr_1_reg_3457[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_1_reg_3457[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_1_reg_3457[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_1_reg_3457[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_1_reg_3457[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_1_reg_3457[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_1_reg_3457[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_1_reg_3457[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_1_reg_3457[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_1_reg_3457[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_1_reg_3457[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_1_reg_3457[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_1_reg_3457[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_1_reg_3457[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_1_reg_3457[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_1_reg_3457[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_1_reg_3457[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_1_reg_3457[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sub_ln42_2_reg_3434[3]),
        .O(\gmem_addr_1_reg_3457[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_2_reg_3434[2]),
        .O(\gmem_addr_1_reg_3457[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[3]_i_4 
       (.I0(sub_ln42_2_reg_3434[1]),
        .I1(p_cast_reg_3218[1]),
        .O(\gmem_addr_1_reg_3457[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_2_reg_3434[0]),
        .O(\gmem_addr_1_reg_3457[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_13_fu_1193_p1[7]),
        .O(\gmem_addr_1_reg_3457[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_13_fu_1193_p1[6]),
        .O(\gmem_addr_1_reg_3457[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_1_reg_3457[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sub_ln42_2_reg_3434[5]),
        .I2(select_ln28_1_reg_3364_reg[0]),
        .O(\gmem_addr_1_reg_3457[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_1_reg_3457[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sub_ln42_2_reg_3434[4]),
        .O(\gmem_addr_1_reg_3457[7]_i_5_n_1 ));
  FDRE \gmem_addr_1_reg_3457_reg[0] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[0]),
        .Q(gmem_addr_1_reg_3457[0]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[10] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[10]),
        .Q(gmem_addr_1_reg_3457[10]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[11] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[11]),
        .Q(gmem_addr_1_reg_3457[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[11]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_1_reg_3457_reg[11]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[11]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[11]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_1_fu_1206_p1[11:8]),
        .S({\gmem_addr_1_reg_3457[11]_i_2_n_1 ,\gmem_addr_1_reg_3457[11]_i_3_n_1 ,\gmem_addr_1_reg_3457[11]_i_4_n_1 ,\gmem_addr_1_reg_3457[11]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[12] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[12]),
        .Q(gmem_addr_1_reg_3457[12]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[13] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[13]),
        .Q(gmem_addr_1_reg_3457[13]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[14] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[14]),
        .Q(gmem_addr_1_reg_3457[14]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[15] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[15]),
        .Q(gmem_addr_1_reg_3457[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[15]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_1_reg_3457_reg[15]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[15]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[15]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_1_reg_3457[15]_i_2_n_1 ,sext_ln42_13_fu_1193_p1[12]}),
        .O(sext_ln215_1_fu_1206_p1[15:12]),
        .S({\gmem_addr_1_reg_3457[15]_i_4_n_1 ,\gmem_addr_1_reg_3457[15]_i_5_n_1 ,\gmem_addr_1_reg_3457[15]_i_6_n_1 ,\gmem_addr_1_reg_3457[15]_i_7_n_1 }));
  CARRY4 \gmem_addr_1_reg_3457_reg[15]_i_3 
       (.CI(\gmem_addr_1_reg_3457_reg[15]_i_8_n_1 ),
        .CO({\NLW_gmem_addr_1_reg_3457_reg[15]_i_3_CO_UNCONNECTED [3],\gmem_addr_1_reg_3457_reg[15]_i_3_n_2 ,\gmem_addr_1_reg_3457_reg[15]_i_3_n_3 ,\gmem_addr_1_reg_3457_reg[15]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_1_reg_3364_reg[5:3]}),
        .O(sext_ln42_13_fu_1193_p1[12:9]),
        .S({\gmem_addr_1_reg_3457[15]_i_9_n_1 ,\gmem_addr_1_reg_3457[15]_i_10_n_1 ,\gmem_addr_1_reg_3457[15]_i_11_n_1 ,\gmem_addr_1_reg_3457[15]_i_12_n_1 }));
  CARRY4 \gmem_addr_1_reg_3457_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_3457_reg[15]_i_8_n_1 ,\gmem_addr_1_reg_3457_reg[15]_i_8_n_2 ,\gmem_addr_1_reg_3457_reg[15]_i_8_n_3 ,\gmem_addr_1_reg_3457_reg[15]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,select_ln28_1_reg_3364_reg[1:0]}),
        .O({sext_ln42_13_fu_1193_p1[8:6],\NLW_gmem_addr_1_reg_3457_reg[15]_i_8_O_UNCONNECTED [0]}),
        .S({select_ln28_1_reg_3364_reg[3:2],\gmem_addr_1_reg_3457[15]_i_13_n_1 ,sext_ln42_13_fu_1193_p1[5]}));
  FDRE \gmem_addr_1_reg_3457_reg[16] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[16]),
        .Q(gmem_addr_1_reg_3457[16]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[17] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[17]),
        .Q(gmem_addr_1_reg_3457[17]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[18] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[18]),
        .Q(gmem_addr_1_reg_3457[18]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[19] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[19]),
        .Q(gmem_addr_1_reg_3457[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[19]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_1_reg_3457_reg[19]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[19]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[19]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_1_fu_1206_p1[19:16]),
        .S({\gmem_addr_1_reg_3457[19]_i_2_n_1 ,\gmem_addr_1_reg_3457[19]_i_3_n_1 ,\gmem_addr_1_reg_3457[19]_i_4_n_1 ,\gmem_addr_1_reg_3457[19]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[1] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[1]),
        .Q(gmem_addr_1_reg_3457[1]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[20] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[20]),
        .Q(gmem_addr_1_reg_3457[20]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[21] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[21]),
        .Q(gmem_addr_1_reg_3457[21]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[22] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[22]),
        .Q(gmem_addr_1_reg_3457[22]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[23] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[23]),
        .Q(gmem_addr_1_reg_3457[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[23]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_1_reg_3457_reg[23]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[23]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[23]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_1_fu_1206_p1[23:20]),
        .S({\gmem_addr_1_reg_3457[23]_i_2_n_1 ,\gmem_addr_1_reg_3457[23]_i_3_n_1 ,\gmem_addr_1_reg_3457[23]_i_4_n_1 ,\gmem_addr_1_reg_3457[23]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[24] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[24]),
        .Q(gmem_addr_1_reg_3457[24]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[25] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[25]),
        .Q(gmem_addr_1_reg_3457[25]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[26] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[26]),
        .Q(gmem_addr_1_reg_3457[26]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[27] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[27]),
        .Q(gmem_addr_1_reg_3457[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[27]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_1_reg_3457_reg[27]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[27]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[27]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_1_fu_1206_p1[27:24]),
        .S({\gmem_addr_1_reg_3457[27]_i_2_n_1 ,\gmem_addr_1_reg_3457[27]_i_3_n_1 ,\gmem_addr_1_reg_3457[27]_i_4_n_1 ,\gmem_addr_1_reg_3457[27]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[28] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[28]),
        .Q(gmem_addr_1_reg_3457[28]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[29] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[29]),
        .Q(gmem_addr_1_reg_3457[29]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[2] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[2]),
        .Q(gmem_addr_1_reg_3457[2]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[30] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[30]),
        .Q(gmem_addr_1_reg_3457[30]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[31] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[31]),
        .Q(gmem_addr_1_reg_3457[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[31]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_1_reg_3457_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_1_reg_3457_reg[31]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[31]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_1_fu_1206_p1[31:28]),
        .S({\gmem_addr_1_reg_3457[31]_i_2_n_1 ,\gmem_addr_1_reg_3457[31]_i_3_n_1 ,\gmem_addr_1_reg_3457[31]_i_4_n_1 ,\gmem_addr_1_reg_3457[31]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[3] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[3]),
        .Q(gmem_addr_1_reg_3457[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_1_reg_3457_reg[3]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[3]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[3]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_1_fu_1206_p1[3:1],\NLW_gmem_addr_1_reg_3457_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_1_reg_3457[3]_i_2_n_1 ,\gmem_addr_1_reg_3457[3]_i_3_n_1 ,\gmem_addr_1_reg_3457[3]_i_4_n_1 ,\gmem_addr_1_reg_3457[3]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[4] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[4]),
        .Q(gmem_addr_1_reg_3457[4]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[5] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[5]),
        .Q(gmem_addr_1_reg_3457[5]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[6] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[6]),
        .Q(gmem_addr_1_reg_3457[6]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[7] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[7]),
        .Q(gmem_addr_1_reg_3457[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_1_reg_3457_reg[7]_i_1 
       (.CI(\gmem_addr_1_reg_3457_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_1_reg_3457_reg[7]_i_1_n_1 ,\gmem_addr_1_reg_3457_reg[7]_i_1_n_2 ,\gmem_addr_1_reg_3457_reg[7]_i_1_n_3 ,\gmem_addr_1_reg_3457_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_1_fu_1206_p1[7:4]),
        .S({\gmem_addr_1_reg_3457[7]_i_2_n_1 ,\gmem_addr_1_reg_3457[7]_i_3_n_1 ,\gmem_addr_1_reg_3457[7]_i_4_n_1 ,\gmem_addr_1_reg_3457[7]_i_5_n_1 }));
  FDRE \gmem_addr_1_reg_3457_reg[8] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[8]),
        .Q(gmem_addr_1_reg_3457[8]),
        .R(1'b0));
  FDRE \gmem_addr_1_reg_3457_reg[9] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sext_ln215_1_fu_1206_p1[9]),
        .Q(gmem_addr_1_reg_3457[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_26_fu_2183_p1[11]),
        .O(\gmem_addr_20_reg_3802[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_26_fu_2183_p1[10]),
        .O(\gmem_addr_20_reg_3802[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_26_fu_2183_p1[9]),
        .O(\gmem_addr_20_reg_3802[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_26_fu_2183_p1[8]),
        .O(\gmem_addr_20_reg_3802[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[15]_i_10 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .O(\gmem_addr_20_reg_3802[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[15]_i_11 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[8] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .O(\gmem_addr_20_reg_3802[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[15]_i_12 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[6] ),
        .I1(sub_ln42_3_reg_3463[6]),
        .O(\gmem_addr_20_reg_3802[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_20_reg_3802[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[15]_i_4 
       (.I0(\gmem_addr_20_reg_3802_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_20_reg_3802[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[15]_i_5 
       (.I0(\gmem_addr_20_reg_3802_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_20_reg_3802[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_26_fu_2183_p1[12]),
        .O(\gmem_addr_20_reg_3802[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_20_reg_3802[15]_i_8 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .O(\gmem_addr_20_reg_3802[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[15]_i_9 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .I1(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .O(\gmem_addr_20_reg_3802[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_20_reg_3802[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_20_reg_3802[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_20_reg_3802[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_20_reg_3802[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_20_reg_3802[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_20_reg_3802[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_20_reg_3802[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_20_reg_3802[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_20_reg_3802[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_20_reg_3802[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_20_reg_3802[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_20_reg_3802[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_20_reg_3802[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_20_reg_3802[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_20_reg_3802[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_20_reg_3802[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_26_fu_2183_p1[3]),
        .O(\gmem_addr_20_reg_3802[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sext_ln42_26_fu_2183_p1[2]),
        .O(\gmem_addr_20_reg_3802[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_20_reg_3802[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_3_reg_3463[1]),
        .O(\gmem_addr_20_reg_3802[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_3_reg_3463[0]),
        .O(\gmem_addr_20_reg_3802[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_26_fu_2183_p1[7]),
        .O(\gmem_addr_20_reg_3802[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_26_fu_2183_p1[6]),
        .O(\gmem_addr_20_reg_3802[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_26_fu_2183_p1[5]),
        .O(\gmem_addr_20_reg_3802[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_26_fu_2183_p1[4]),
        .O(\gmem_addr_20_reg_3802[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_20_reg_3802[7]_i_7 
       (.I0(\select_ln28_7_reg_3651_reg_n_1_[5] ),
        .I1(sub_ln42_3_reg_3463[5]),
        .O(\gmem_addr_20_reg_3802[7]_i_7_n_1 ));
  FDRE \gmem_addr_20_reg_3802_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_2_fu_1358_p1[0]),
        .Q(gmem_addr_20_reg_3802[0]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[10]),
        .Q(gmem_addr_20_reg_3802[10]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[11]),
        .Q(gmem_addr_20_reg_3802[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[11]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[11]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[11]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[11]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_20_fu_2196_p1[11:8]),
        .S({\gmem_addr_20_reg_3802[11]_i_2_n_1 ,\gmem_addr_20_reg_3802[11]_i_3_n_1 ,\gmem_addr_20_reg_3802[11]_i_4_n_1 ,\gmem_addr_20_reg_3802[11]_i_5_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[12]),
        .Q(gmem_addr_20_reg_3802[12]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[13]),
        .Q(gmem_addr_20_reg_3802[13]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[14]),
        .Q(gmem_addr_20_reg_3802[14]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[15]),
        .Q(gmem_addr_20_reg_3802[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[15]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[15]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[15]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[15]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_20_reg_3802_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_20_fu_2196_p1[15:12]),
        .S({\gmem_addr_20_reg_3802[15]_i_3_n_1 ,\gmem_addr_20_reg_3802[15]_i_4_n_1 ,\gmem_addr_20_reg_3802[15]_i_5_n_1 ,\gmem_addr_20_reg_3802[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_20_reg_3802_reg[15]_i_2 
       (.CI(\gmem_addr_20_reg_3802_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[15]_i_2_n_1 ,\NLW_gmem_addr_20_reg_3802_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_20_reg_3802_reg[15]_i_2_n_3 ,\gmem_addr_20_reg_3802_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\select_ln28_7_reg_3651_reg_n_1_[11] ,\select_ln28_7_reg_3651_reg_n_1_[10] ,\select_ln28_7_reg_3651_reg_n_1_[9] }),
        .O({\NLW_gmem_addr_20_reg_3802_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_26_fu_2183_p1[12:10]}),
        .S({1'b1,\gmem_addr_20_reg_3802[15]_i_8_n_1 ,\gmem_addr_20_reg_3802[15]_i_9_n_1 ,\gmem_addr_20_reg_3802[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_20_reg_3802_reg[15]_i_7 
       (.CI(\gmem_addr_20_reg_3802_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[15]_i_7_n_1 ,\gmem_addr_20_reg_3802_reg[15]_i_7_n_2 ,\gmem_addr_20_reg_3802_reg[15]_i_7_n_3 ,\gmem_addr_20_reg_3802_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({\select_ln28_7_reg_3651_reg_n_1_[8] ,1'b1,1'b0,\select_ln28_7_reg_3651_reg_n_1_[6] }),
        .O(sext_ln42_26_fu_2183_p1[9:6]),
        .S({\gmem_addr_20_reg_3802[15]_i_11_n_1 ,\select_ln28_7_reg_3651_reg_n_1_[8] ,\select_ln28_7_reg_3651_reg_n_1_[7] ,\gmem_addr_20_reg_3802[15]_i_12_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[16]),
        .Q(gmem_addr_20_reg_3802[16]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[17]),
        .Q(gmem_addr_20_reg_3802[17]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[18]),
        .Q(gmem_addr_20_reg_3802[18]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[19]),
        .Q(gmem_addr_20_reg_3802[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[19]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[19]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[19]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[19]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_20_fu_2196_p1[19:16]),
        .S({\gmem_addr_20_reg_3802[19]_i_2_n_1 ,\gmem_addr_20_reg_3802[19]_i_3_n_1 ,\gmem_addr_20_reg_3802[19]_i_4_n_1 ,\gmem_addr_20_reg_3802[19]_i_5_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[1]),
        .Q(gmem_addr_20_reg_3802[1]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[20]),
        .Q(gmem_addr_20_reg_3802[20]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[21]),
        .Q(gmem_addr_20_reg_3802[21]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[22]),
        .Q(gmem_addr_20_reg_3802[22]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[23]),
        .Q(gmem_addr_20_reg_3802[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[23]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[23]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[23]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[23]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_20_fu_2196_p1[23:20]),
        .S({\gmem_addr_20_reg_3802[23]_i_2_n_1 ,\gmem_addr_20_reg_3802[23]_i_3_n_1 ,\gmem_addr_20_reg_3802[23]_i_4_n_1 ,\gmem_addr_20_reg_3802[23]_i_5_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[24]),
        .Q(gmem_addr_20_reg_3802[24]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[25]),
        .Q(gmem_addr_20_reg_3802[25]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[26]),
        .Q(gmem_addr_20_reg_3802[26]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[27]),
        .Q(gmem_addr_20_reg_3802[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[27]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[27]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[27]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[27]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_20_fu_2196_p1[27:24]),
        .S({\gmem_addr_20_reg_3802[27]_i_2_n_1 ,\gmem_addr_20_reg_3802[27]_i_3_n_1 ,\gmem_addr_20_reg_3802[27]_i_4_n_1 ,\gmem_addr_20_reg_3802[27]_i_5_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[28]),
        .Q(gmem_addr_20_reg_3802[28]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[29]),
        .Q(gmem_addr_20_reg_3802[29]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[2]),
        .Q(gmem_addr_20_reg_3802[2]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[30]),
        .Q(gmem_addr_20_reg_3802[30]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[31]),
        .Q(gmem_addr_20_reg_3802[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[31]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_20_reg_3802_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_20_reg_3802_reg[31]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[31]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_20_fu_2196_p1[31:28]),
        .S({\gmem_addr_20_reg_3802[31]_i_2_n_1 ,\gmem_addr_20_reg_3802[31]_i_3_n_1 ,\gmem_addr_20_reg_3802[31]_i_4_n_1 ,\gmem_addr_20_reg_3802[31]_i_5_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[3]),
        .Q(gmem_addr_20_reg_3802[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_20_reg_3802_reg[3]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[3]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[3]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_20_fu_2196_p1[3:1],\NLW_gmem_addr_20_reg_3802_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_20_reg_3802[3]_i_2_n_1 ,\gmem_addr_20_reg_3802[3]_i_3_n_1 ,\gmem_addr_20_reg_3802[3]_i_4_n_1 ,\gmem_addr_20_reg_3802[3]_i_5_n_1 }));
  FDRE \gmem_addr_20_reg_3802_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[4]),
        .Q(gmem_addr_20_reg_3802[4]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[5]),
        .Q(gmem_addr_20_reg_3802[5]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[6]),
        .Q(gmem_addr_20_reg_3802[6]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[7]),
        .Q(gmem_addr_20_reg_3802[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_20_reg_3802_reg[7]_i_1 
       (.CI(\gmem_addr_20_reg_3802_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_20_reg_3802_reg[7]_i_1_n_1 ,\gmem_addr_20_reg_3802_reg[7]_i_1_n_2 ,\gmem_addr_20_reg_3802_reg[7]_i_1_n_3 ,\gmem_addr_20_reg_3802_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_20_fu_2196_p1[7:4]),
        .S({\gmem_addr_20_reg_3802[7]_i_2_n_1 ,\gmem_addr_20_reg_3802[7]_i_3_n_1 ,\gmem_addr_20_reg_3802[7]_i_4_n_1 ,\gmem_addr_20_reg_3802[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_20_reg_3802_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_20_reg_3802_reg[7]_i_6_n_1 ,\gmem_addr_20_reg_3802_reg[7]_i_6_n_2 ,\gmem_addr_20_reg_3802_reg[7]_i_6_n_3 ,\gmem_addr_20_reg_3802_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_3_reg_3463[1]),
        .DI({\select_ln28_7_reg_3651_reg_n_1_[5] ,1'b0,1'b0,1'b0}),
        .O({sext_ln42_26_fu_2183_p1[5:3],\NLW_gmem_addr_20_reg_3802_reg[7]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_20_reg_3802[7]_i_7_n_1 ,sub_ln42_3_reg_3463[4:2]}));
  FDRE \gmem_addr_20_reg_3802_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[8]),
        .Q(gmem_addr_20_reg_3802[8]),
        .R(1'b0));
  FDRE \gmem_addr_20_reg_3802_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_20_fu_2196_p1[9]),
        .Q(gmem_addr_20_reg_3802[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_27_fu_2212_p1[11]),
        .O(\gmem_addr_21_reg_3808[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_27_fu_2212_p1[10]),
        .O(\gmem_addr_21_reg_3808[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_27_fu_2212_p1[9]),
        .O(\gmem_addr_21_reg_3808[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_27_fu_2212_p1[8]),
        .O(\gmem_addr_21_reg_3808[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[15]_i_10 
       (.I0(select_ln28_8_reg_3656_reg[4]),
        .I1(select_ln28_8_reg_3656_reg[5]),
        .O(\gmem_addr_21_reg_3808[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[15]_i_11 
       (.I0(select_ln28_8_reg_3656_reg[3]),
        .I1(select_ln28_8_reg_3656_reg[4]),
        .O(\gmem_addr_21_reg_3808[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[15]_i_12 
       (.I0(select_ln28_8_reg_3656_reg[1]),
        .I1(sub_ln42_1_reg_3371[6]),
        .O(\gmem_addr_21_reg_3808[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_21_reg_3808[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[15]_i_4 
       (.I0(\gmem_addr_21_reg_3808_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_21_reg_3808[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[15]_i_5 
       (.I0(\gmem_addr_21_reg_3808_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_21_reg_3808[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_27_fu_2212_p1[12]),
        .O(\gmem_addr_21_reg_3808[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_21_reg_3808[15]_i_8 
       (.I0(select_ln28_8_reg_3656_reg[6]),
        .O(\gmem_addr_21_reg_3808[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[15]_i_9 
       (.I0(select_ln28_8_reg_3656_reg[5]),
        .I1(select_ln28_8_reg_3656_reg[6]),
        .O(\gmem_addr_21_reg_3808[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_21_reg_3808[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_21_reg_3808[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_21_reg_3808[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_21_reg_3808[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_21_reg_3808[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_21_reg_3808[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_21_reg_3808[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_21_reg_3808[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_21_reg_3808[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_21_reg_3808[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_21_reg_3808[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_21_reg_3808[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_21_reg_3808[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_21_reg_3808[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_21_reg_3808[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_21_reg_3808[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_27_fu_2212_p1[3]),
        .O(\gmem_addr_21_reg_3808[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_21_reg_3808[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_1_reg_3371[2]),
        .I2(sub_ln42_1_reg_3371[1]),
        .O(\gmem_addr_21_reg_3808[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_21_reg_3808[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_1_reg_3371[1]),
        .O(\gmem_addr_21_reg_3808[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_1_reg_3371[0]),
        .O(\gmem_addr_21_reg_3808[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_27_fu_2212_p1[7]),
        .O(\gmem_addr_21_reg_3808[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_27_fu_2212_p1[6]),
        .O(\gmem_addr_21_reg_3808[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_27_fu_2212_p1[5]),
        .O(\gmem_addr_21_reg_3808[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_27_fu_2212_p1[4]),
        .O(\gmem_addr_21_reg_3808[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_21_reg_3808[7]_i_7 
       (.I0(select_ln28_8_reg_3656_reg[0]),
        .I1(sub_ln42_1_reg_3371[5]),
        .O(\gmem_addr_21_reg_3808[7]_i_7_n_1 ));
  FDRE \gmem_addr_21_reg_3808_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[10]),
        .Q(gmem_addr_21_reg_3808[10]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[11]),
        .Q(gmem_addr_21_reg_3808[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[11]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[11]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[11]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[11]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_21_fu_2225_p1[11:8]),
        .S({\gmem_addr_21_reg_3808[11]_i_2_n_1 ,\gmem_addr_21_reg_3808[11]_i_3_n_1 ,\gmem_addr_21_reg_3808[11]_i_4_n_1 ,\gmem_addr_21_reg_3808[11]_i_5_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[12]),
        .Q(gmem_addr_21_reg_3808[12]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[13]),
        .Q(gmem_addr_21_reg_3808[13]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[14]),
        .Q(gmem_addr_21_reg_3808[14]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[15]),
        .Q(gmem_addr_21_reg_3808[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[15]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[15]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[15]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[15]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_21_reg_3808_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_21_fu_2225_p1[15:12]),
        .S({\gmem_addr_21_reg_3808[15]_i_3_n_1 ,\gmem_addr_21_reg_3808[15]_i_4_n_1 ,\gmem_addr_21_reg_3808[15]_i_5_n_1 ,\gmem_addr_21_reg_3808[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_21_reg_3808_reg[15]_i_2 
       (.CI(\gmem_addr_21_reg_3808_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[15]_i_2_n_1 ,\NLW_gmem_addr_21_reg_3808_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_21_reg_3808_reg[15]_i_2_n_3 ,\gmem_addr_21_reg_3808_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_8_reg_3656_reg[6:4]}),
        .O({\NLW_gmem_addr_21_reg_3808_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_27_fu_2212_p1[12:10]}),
        .S({1'b1,\gmem_addr_21_reg_3808[15]_i_8_n_1 ,\gmem_addr_21_reg_3808[15]_i_9_n_1 ,\gmem_addr_21_reg_3808[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_21_reg_3808_reg[15]_i_7 
       (.CI(\gmem_addr_21_reg_3808_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[15]_i_7_n_1 ,\gmem_addr_21_reg_3808_reg[15]_i_7_n_2 ,\gmem_addr_21_reg_3808_reg[15]_i_7_n_3 ,\gmem_addr_21_reg_3808_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({select_ln28_8_reg_3656_reg[3],1'b1,1'b0,select_ln28_8_reg_3656_reg[1]}),
        .O(sext_ln42_27_fu_2212_p1[9:6]),
        .S({\gmem_addr_21_reg_3808[15]_i_11_n_1 ,select_ln28_8_reg_3656_reg[3:2],\gmem_addr_21_reg_3808[15]_i_12_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[16]),
        .Q(gmem_addr_21_reg_3808[16]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[17]),
        .Q(gmem_addr_21_reg_3808[17]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[18]),
        .Q(gmem_addr_21_reg_3808[18]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[19]),
        .Q(gmem_addr_21_reg_3808[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[19]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[19]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[19]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[19]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_21_fu_2225_p1[19:16]),
        .S({\gmem_addr_21_reg_3808[19]_i_2_n_1 ,\gmem_addr_21_reg_3808[19]_i_3_n_1 ,\gmem_addr_21_reg_3808[19]_i_4_n_1 ,\gmem_addr_21_reg_3808[19]_i_5_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[1]),
        .Q(gmem_addr_21_reg_3808[1]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[20]),
        .Q(gmem_addr_21_reg_3808[20]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[21]),
        .Q(gmem_addr_21_reg_3808[21]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[22]),
        .Q(gmem_addr_21_reg_3808[22]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[23]),
        .Q(gmem_addr_21_reg_3808[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[23]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[23]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[23]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[23]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_21_fu_2225_p1[23:20]),
        .S({\gmem_addr_21_reg_3808[23]_i_2_n_1 ,\gmem_addr_21_reg_3808[23]_i_3_n_1 ,\gmem_addr_21_reg_3808[23]_i_4_n_1 ,\gmem_addr_21_reg_3808[23]_i_5_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[24]),
        .Q(gmem_addr_21_reg_3808[24]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[25]),
        .Q(gmem_addr_21_reg_3808[25]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[26]),
        .Q(gmem_addr_21_reg_3808[26]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[27]),
        .Q(gmem_addr_21_reg_3808[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[27]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[27]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[27]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[27]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_21_fu_2225_p1[27:24]),
        .S({\gmem_addr_21_reg_3808[27]_i_2_n_1 ,\gmem_addr_21_reg_3808[27]_i_3_n_1 ,\gmem_addr_21_reg_3808[27]_i_4_n_1 ,\gmem_addr_21_reg_3808[27]_i_5_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[28]),
        .Q(gmem_addr_21_reg_3808[28]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[29]),
        .Q(gmem_addr_21_reg_3808[29]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[2]),
        .Q(gmem_addr_21_reg_3808[2]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[30]),
        .Q(gmem_addr_21_reg_3808[30]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[31]),
        .Q(gmem_addr_21_reg_3808[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[31]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_21_reg_3808_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_21_reg_3808_reg[31]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[31]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_21_fu_2225_p1[31:28]),
        .S({\gmem_addr_21_reg_3808[31]_i_2_n_1 ,\gmem_addr_21_reg_3808[31]_i_3_n_1 ,\gmem_addr_21_reg_3808[31]_i_4_n_1 ,\gmem_addr_21_reg_3808[31]_i_5_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[3]),
        .Q(gmem_addr_21_reg_3808[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_21_reg_3808_reg[3]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[3]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[3]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_21_fu_2225_p1[3:1],\NLW_gmem_addr_21_reg_3808_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_21_reg_3808[3]_i_2_n_1 ,\gmem_addr_21_reg_3808[3]_i_3_n_1 ,\gmem_addr_21_reg_3808[3]_i_4_n_1 ,\gmem_addr_21_reg_3808[3]_i_5_n_1 }));
  FDRE \gmem_addr_21_reg_3808_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[4]),
        .Q(gmem_addr_21_reg_3808[4]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[5]),
        .Q(gmem_addr_21_reg_3808[5]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[6]),
        .Q(gmem_addr_21_reg_3808[6]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[7]),
        .Q(gmem_addr_21_reg_3808[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_21_reg_3808_reg[7]_i_1 
       (.CI(\gmem_addr_21_reg_3808_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_21_reg_3808_reg[7]_i_1_n_1 ,\gmem_addr_21_reg_3808_reg[7]_i_1_n_2 ,\gmem_addr_21_reg_3808_reg[7]_i_1_n_3 ,\gmem_addr_21_reg_3808_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_21_fu_2225_p1[7:4]),
        .S({\gmem_addr_21_reg_3808[7]_i_2_n_1 ,\gmem_addr_21_reg_3808[7]_i_3_n_1 ,\gmem_addr_21_reg_3808[7]_i_4_n_1 ,\gmem_addr_21_reg_3808[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_21_reg_3808_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_21_reg_3808_reg[7]_i_6_n_1 ,\gmem_addr_21_reg_3808_reg[7]_i_6_n_2 ,\gmem_addr_21_reg_3808_reg[7]_i_6_n_3 ,\gmem_addr_21_reg_3808_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_1_reg_3371[1]),
        .DI({select_ln28_8_reg_3656_reg[0],1'b0,1'b0,1'b0}),
        .O({sext_ln42_27_fu_2212_p1[5:3],\NLW_gmem_addr_21_reg_3808_reg[7]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_21_reg_3808[7]_i_7_n_1 ,sub_ln42_1_reg_3371[4:2]}));
  FDRE \gmem_addr_21_reg_3808_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[8]),
        .Q(gmem_addr_21_reg_3808[8]),
        .R(1'b0));
  FDRE \gmem_addr_21_reg_3808_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_21_fu_2225_p1[9]),
        .Q(gmem_addr_21_reg_3808[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_28_fu_2241_p1[11]),
        .O(\gmem_addr_22_reg_3814[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_28_fu_2241_p1[10]),
        .O(\gmem_addr_22_reg_3814[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_28_fu_2241_p1[9]),
        .O(\gmem_addr_22_reg_3814[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_28_fu_2241_p1[8]),
        .O(\gmem_addr_22_reg_3814[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[15]_i_10 
       (.I0(select_ln28_8_reg_3656_reg[4]),
        .I1(select_ln28_8_reg_3656_reg[5]),
        .O(\gmem_addr_22_reg_3814[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[15]_i_11 
       (.I0(select_ln28_8_reg_3656_reg[3]),
        .I1(select_ln28_8_reg_3656_reg[4]),
        .O(\gmem_addr_22_reg_3814[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[15]_i_12 
       (.I0(select_ln28_8_reg_3656_reg[1]),
        .I1(sub_ln42_2_reg_3434[6]),
        .O(\gmem_addr_22_reg_3814[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_22_reg_3814[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[15]_i_4 
       (.I0(\gmem_addr_22_reg_3814_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_22_reg_3814[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[15]_i_5 
       (.I0(\gmem_addr_22_reg_3814_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_22_reg_3814[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_28_fu_2241_p1[12]),
        .O(\gmem_addr_22_reg_3814[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_22_reg_3814[15]_i_8 
       (.I0(select_ln28_8_reg_3656_reg[6]),
        .O(\gmem_addr_22_reg_3814[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[15]_i_9 
       (.I0(select_ln28_8_reg_3656_reg[5]),
        .I1(select_ln28_8_reg_3656_reg[6]),
        .O(\gmem_addr_22_reg_3814[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_22_reg_3814[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_22_reg_3814[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_22_reg_3814[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_22_reg_3814[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_22_reg_3814[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_22_reg_3814[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_22_reg_3814[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_22_reg_3814[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_22_reg_3814[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_22_reg_3814[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_22_reg_3814[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_22_reg_3814[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_22_reg_3814[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_22_reg_3814[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_22_reg_3814[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_22_reg_3814[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_28_fu_2241_p1[3]),
        .O(\gmem_addr_22_reg_3814[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_22_reg_3814[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_2_reg_3434[2]),
        .I2(sub_ln42_2_reg_3434[1]),
        .O(\gmem_addr_22_reg_3814[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_22_reg_3814[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_2_reg_3434[1]),
        .O(\gmem_addr_22_reg_3814[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_2_reg_3434[0]),
        .O(\gmem_addr_22_reg_3814[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_28_fu_2241_p1[7]),
        .O(\gmem_addr_22_reg_3814[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_28_fu_2241_p1[6]),
        .O(\gmem_addr_22_reg_3814[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_28_fu_2241_p1[5]),
        .O(\gmem_addr_22_reg_3814[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_28_fu_2241_p1[4]),
        .O(\gmem_addr_22_reg_3814[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_22_reg_3814[7]_i_7 
       (.I0(select_ln28_8_reg_3656_reg[0]),
        .I1(sub_ln42_2_reg_3434[5]),
        .O(\gmem_addr_22_reg_3814[7]_i_7_n_1 ));
  FDRE \gmem_addr_22_reg_3814_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[10]),
        .Q(gmem_addr_22_reg_3814[10]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[11]),
        .Q(gmem_addr_22_reg_3814[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[11]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[11]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[11]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[11]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_22_fu_2254_p1[11:8]),
        .S({\gmem_addr_22_reg_3814[11]_i_2_n_1 ,\gmem_addr_22_reg_3814[11]_i_3_n_1 ,\gmem_addr_22_reg_3814[11]_i_4_n_1 ,\gmem_addr_22_reg_3814[11]_i_5_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[12]),
        .Q(gmem_addr_22_reg_3814[12]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[13]),
        .Q(gmem_addr_22_reg_3814[13]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[14]),
        .Q(gmem_addr_22_reg_3814[14]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[15]),
        .Q(gmem_addr_22_reg_3814[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[15]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[15]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[15]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[15]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_22_reg_3814_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_22_fu_2254_p1[15:12]),
        .S({\gmem_addr_22_reg_3814[15]_i_3_n_1 ,\gmem_addr_22_reg_3814[15]_i_4_n_1 ,\gmem_addr_22_reg_3814[15]_i_5_n_1 ,\gmem_addr_22_reg_3814[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_22_reg_3814_reg[15]_i_2 
       (.CI(\gmem_addr_22_reg_3814_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[15]_i_2_n_1 ,\NLW_gmem_addr_22_reg_3814_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_22_reg_3814_reg[15]_i_2_n_3 ,\gmem_addr_22_reg_3814_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_8_reg_3656_reg[6:4]}),
        .O({\NLW_gmem_addr_22_reg_3814_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_28_fu_2241_p1[12:10]}),
        .S({1'b1,\gmem_addr_22_reg_3814[15]_i_8_n_1 ,\gmem_addr_22_reg_3814[15]_i_9_n_1 ,\gmem_addr_22_reg_3814[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_22_reg_3814_reg[15]_i_7 
       (.CI(\gmem_addr_22_reg_3814_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[15]_i_7_n_1 ,\gmem_addr_22_reg_3814_reg[15]_i_7_n_2 ,\gmem_addr_22_reg_3814_reg[15]_i_7_n_3 ,\gmem_addr_22_reg_3814_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({select_ln28_8_reg_3656_reg[3],1'b1,1'b0,select_ln28_8_reg_3656_reg[1]}),
        .O(sext_ln42_28_fu_2241_p1[9:6]),
        .S({\gmem_addr_22_reg_3814[15]_i_11_n_1 ,select_ln28_8_reg_3656_reg[3:2],\gmem_addr_22_reg_3814[15]_i_12_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[16]),
        .Q(gmem_addr_22_reg_3814[16]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[17]),
        .Q(gmem_addr_22_reg_3814[17]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[18]),
        .Q(gmem_addr_22_reg_3814[18]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[19]),
        .Q(gmem_addr_22_reg_3814[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[19]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[19]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[19]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[19]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_22_fu_2254_p1[19:16]),
        .S({\gmem_addr_22_reg_3814[19]_i_2_n_1 ,\gmem_addr_22_reg_3814[19]_i_3_n_1 ,\gmem_addr_22_reg_3814[19]_i_4_n_1 ,\gmem_addr_22_reg_3814[19]_i_5_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[1]),
        .Q(gmem_addr_22_reg_3814[1]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[20]),
        .Q(gmem_addr_22_reg_3814[20]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[21]),
        .Q(gmem_addr_22_reg_3814[21]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[22]),
        .Q(gmem_addr_22_reg_3814[22]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[23]),
        .Q(gmem_addr_22_reg_3814[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[23]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[23]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[23]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[23]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_22_fu_2254_p1[23:20]),
        .S({\gmem_addr_22_reg_3814[23]_i_2_n_1 ,\gmem_addr_22_reg_3814[23]_i_3_n_1 ,\gmem_addr_22_reg_3814[23]_i_4_n_1 ,\gmem_addr_22_reg_3814[23]_i_5_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[24]),
        .Q(gmem_addr_22_reg_3814[24]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[25]),
        .Q(gmem_addr_22_reg_3814[25]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[26]),
        .Q(gmem_addr_22_reg_3814[26]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[27]),
        .Q(gmem_addr_22_reg_3814[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[27]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[27]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[27]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[27]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_22_fu_2254_p1[27:24]),
        .S({\gmem_addr_22_reg_3814[27]_i_2_n_1 ,\gmem_addr_22_reg_3814[27]_i_3_n_1 ,\gmem_addr_22_reg_3814[27]_i_4_n_1 ,\gmem_addr_22_reg_3814[27]_i_5_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[28]),
        .Q(gmem_addr_22_reg_3814[28]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[29]),
        .Q(gmem_addr_22_reg_3814[29]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[2]),
        .Q(gmem_addr_22_reg_3814[2]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[30]),
        .Q(gmem_addr_22_reg_3814[30]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[31]),
        .Q(gmem_addr_22_reg_3814[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[31]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_22_reg_3814_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_22_reg_3814_reg[31]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[31]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_22_fu_2254_p1[31:28]),
        .S({\gmem_addr_22_reg_3814[31]_i_2_n_1 ,\gmem_addr_22_reg_3814[31]_i_3_n_1 ,\gmem_addr_22_reg_3814[31]_i_4_n_1 ,\gmem_addr_22_reg_3814[31]_i_5_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[3]),
        .Q(gmem_addr_22_reg_3814[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_22_reg_3814_reg[3]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[3]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[3]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_22_fu_2254_p1[3:1],\NLW_gmem_addr_22_reg_3814_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_22_reg_3814[3]_i_2_n_1 ,\gmem_addr_22_reg_3814[3]_i_3_n_1 ,\gmem_addr_22_reg_3814[3]_i_4_n_1 ,\gmem_addr_22_reg_3814[3]_i_5_n_1 }));
  FDRE \gmem_addr_22_reg_3814_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[4]),
        .Q(gmem_addr_22_reg_3814[4]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[5]),
        .Q(gmem_addr_22_reg_3814[5]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[6]),
        .Q(gmem_addr_22_reg_3814[6]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[7]),
        .Q(gmem_addr_22_reg_3814[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_22_reg_3814_reg[7]_i_1 
       (.CI(\gmem_addr_22_reg_3814_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_22_reg_3814_reg[7]_i_1_n_1 ,\gmem_addr_22_reg_3814_reg[7]_i_1_n_2 ,\gmem_addr_22_reg_3814_reg[7]_i_1_n_3 ,\gmem_addr_22_reg_3814_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_22_fu_2254_p1[7:4]),
        .S({\gmem_addr_22_reg_3814[7]_i_2_n_1 ,\gmem_addr_22_reg_3814[7]_i_3_n_1 ,\gmem_addr_22_reg_3814[7]_i_4_n_1 ,\gmem_addr_22_reg_3814[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_22_reg_3814_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_22_reg_3814_reg[7]_i_6_n_1 ,\gmem_addr_22_reg_3814_reg[7]_i_6_n_2 ,\gmem_addr_22_reg_3814_reg[7]_i_6_n_3 ,\gmem_addr_22_reg_3814_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_2_reg_3434[1]),
        .DI({select_ln28_8_reg_3656_reg[0],1'b0,1'b0,1'b0}),
        .O({sext_ln42_28_fu_2241_p1[5:3],\NLW_gmem_addr_22_reg_3814_reg[7]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_22_reg_3814[7]_i_7_n_1 ,sub_ln42_2_reg_3434[4:2]}));
  FDRE \gmem_addr_22_reg_3814_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[8]),
        .Q(gmem_addr_22_reg_3814[8]),
        .R(1'b0));
  FDRE \gmem_addr_22_reg_3814_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_22_fu_2254_p1[9]),
        .Q(gmem_addr_22_reg_3814[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_29_fu_2270_p1[11]),
        .O(\gmem_addr_23_reg_3820[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_29_fu_2270_p1[10]),
        .O(\gmem_addr_23_reg_3820[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_29_fu_2270_p1[9]),
        .O(\gmem_addr_23_reg_3820[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_29_fu_2270_p1[8]),
        .O(\gmem_addr_23_reg_3820[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[15]_i_10 
       (.I0(select_ln28_8_reg_3656_reg[4]),
        .I1(select_ln28_8_reg_3656_reg[5]),
        .O(\gmem_addr_23_reg_3820[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[15]_i_11 
       (.I0(select_ln28_8_reg_3656_reg[3]),
        .I1(select_ln28_8_reg_3656_reg[4]),
        .O(\gmem_addr_23_reg_3820[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[15]_i_12 
       (.I0(select_ln28_8_reg_3656_reg[1]),
        .I1(sub_ln42_3_reg_3463[6]),
        .O(\gmem_addr_23_reg_3820[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_23_reg_3820[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[15]_i_4 
       (.I0(\gmem_addr_23_reg_3820_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_23_reg_3820[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[15]_i_5 
       (.I0(\gmem_addr_23_reg_3820_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_23_reg_3820[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_29_fu_2270_p1[12]),
        .O(\gmem_addr_23_reg_3820[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_23_reg_3820[15]_i_8 
       (.I0(select_ln28_8_reg_3656_reg[6]),
        .O(\gmem_addr_23_reg_3820[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[15]_i_9 
       (.I0(select_ln28_8_reg_3656_reg[5]),
        .I1(select_ln28_8_reg_3656_reg[6]),
        .O(\gmem_addr_23_reg_3820[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_23_reg_3820[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_23_reg_3820[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_23_reg_3820[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_23_reg_3820[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_23_reg_3820[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_23_reg_3820[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_23_reg_3820[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_23_reg_3820[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_23_reg_3820[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_23_reg_3820[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_23_reg_3820[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_23_reg_3820[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_23_reg_3820[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_23_reg_3820[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_23_reg_3820[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_23_reg_3820[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_29_fu_2270_p1[3]),
        .O(\gmem_addr_23_reg_3820[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_23_reg_3820[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_3_reg_3463[2]),
        .I2(sub_ln42_3_reg_3463[1]),
        .O(\gmem_addr_23_reg_3820[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_23_reg_3820[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_3_reg_3463[1]),
        .O(\gmem_addr_23_reg_3820[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_3_reg_3463[0]),
        .O(\gmem_addr_23_reg_3820[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_29_fu_2270_p1[7]),
        .O(\gmem_addr_23_reg_3820[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_29_fu_2270_p1[6]),
        .O(\gmem_addr_23_reg_3820[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_29_fu_2270_p1[5]),
        .O(\gmem_addr_23_reg_3820[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_29_fu_2270_p1[4]),
        .O(\gmem_addr_23_reg_3820[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_23_reg_3820[7]_i_7 
       (.I0(select_ln28_8_reg_3656_reg[0]),
        .I1(sub_ln42_3_reg_3463[5]),
        .O(\gmem_addr_23_reg_3820[7]_i_7_n_1 ));
  FDRE \gmem_addr_23_reg_3820_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[10]),
        .Q(gmem_addr_23_reg_3820[10]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[11]),
        .Q(gmem_addr_23_reg_3820[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[11]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[11]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[11]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[11]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_23_fu_2283_p1[11:8]),
        .S({\gmem_addr_23_reg_3820[11]_i_2_n_1 ,\gmem_addr_23_reg_3820[11]_i_3_n_1 ,\gmem_addr_23_reg_3820[11]_i_4_n_1 ,\gmem_addr_23_reg_3820[11]_i_5_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[12]),
        .Q(gmem_addr_23_reg_3820[12]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[13]),
        .Q(gmem_addr_23_reg_3820[13]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[14]),
        .Q(gmem_addr_23_reg_3820[14]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[15]),
        .Q(gmem_addr_23_reg_3820[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[15]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[15]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[15]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[15]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_23_reg_3820_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_23_fu_2283_p1[15:12]),
        .S({\gmem_addr_23_reg_3820[15]_i_3_n_1 ,\gmem_addr_23_reg_3820[15]_i_4_n_1 ,\gmem_addr_23_reg_3820[15]_i_5_n_1 ,\gmem_addr_23_reg_3820[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_23_reg_3820_reg[15]_i_2 
       (.CI(\gmem_addr_23_reg_3820_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[15]_i_2_n_1 ,\NLW_gmem_addr_23_reg_3820_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_23_reg_3820_reg[15]_i_2_n_3 ,\gmem_addr_23_reg_3820_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_8_reg_3656_reg[6:4]}),
        .O({\NLW_gmem_addr_23_reg_3820_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_29_fu_2270_p1[12:10]}),
        .S({1'b1,\gmem_addr_23_reg_3820[15]_i_8_n_1 ,\gmem_addr_23_reg_3820[15]_i_9_n_1 ,\gmem_addr_23_reg_3820[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_23_reg_3820_reg[15]_i_7 
       (.CI(\gmem_addr_23_reg_3820_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[15]_i_7_n_1 ,\gmem_addr_23_reg_3820_reg[15]_i_7_n_2 ,\gmem_addr_23_reg_3820_reg[15]_i_7_n_3 ,\gmem_addr_23_reg_3820_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({select_ln28_8_reg_3656_reg[3],1'b1,1'b0,select_ln28_8_reg_3656_reg[1]}),
        .O(sext_ln42_29_fu_2270_p1[9:6]),
        .S({\gmem_addr_23_reg_3820[15]_i_11_n_1 ,select_ln28_8_reg_3656_reg[3:2],\gmem_addr_23_reg_3820[15]_i_12_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[16]),
        .Q(gmem_addr_23_reg_3820[16]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[17]),
        .Q(gmem_addr_23_reg_3820[17]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[18]),
        .Q(gmem_addr_23_reg_3820[18]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[19]),
        .Q(gmem_addr_23_reg_3820[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[19]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[19]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[19]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[19]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_23_fu_2283_p1[19:16]),
        .S({\gmem_addr_23_reg_3820[19]_i_2_n_1 ,\gmem_addr_23_reg_3820[19]_i_3_n_1 ,\gmem_addr_23_reg_3820[19]_i_4_n_1 ,\gmem_addr_23_reg_3820[19]_i_5_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[1]),
        .Q(gmem_addr_23_reg_3820[1]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[20]),
        .Q(gmem_addr_23_reg_3820[20]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[21]),
        .Q(gmem_addr_23_reg_3820[21]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[22]),
        .Q(gmem_addr_23_reg_3820[22]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[23]),
        .Q(gmem_addr_23_reg_3820[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[23]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[23]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[23]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[23]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_23_fu_2283_p1[23:20]),
        .S({\gmem_addr_23_reg_3820[23]_i_2_n_1 ,\gmem_addr_23_reg_3820[23]_i_3_n_1 ,\gmem_addr_23_reg_3820[23]_i_4_n_1 ,\gmem_addr_23_reg_3820[23]_i_5_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[24]),
        .Q(gmem_addr_23_reg_3820[24]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[25]),
        .Q(gmem_addr_23_reg_3820[25]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[26]),
        .Q(gmem_addr_23_reg_3820[26]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[27]),
        .Q(gmem_addr_23_reg_3820[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[27]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[27]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[27]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[27]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_23_fu_2283_p1[27:24]),
        .S({\gmem_addr_23_reg_3820[27]_i_2_n_1 ,\gmem_addr_23_reg_3820[27]_i_3_n_1 ,\gmem_addr_23_reg_3820[27]_i_4_n_1 ,\gmem_addr_23_reg_3820[27]_i_5_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[28]),
        .Q(gmem_addr_23_reg_3820[28]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[29]),
        .Q(gmem_addr_23_reg_3820[29]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[2]),
        .Q(gmem_addr_23_reg_3820[2]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[30]),
        .Q(gmem_addr_23_reg_3820[30]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[31]),
        .Q(gmem_addr_23_reg_3820[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[31]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_23_reg_3820_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_23_reg_3820_reg[31]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[31]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_23_fu_2283_p1[31:28]),
        .S({\gmem_addr_23_reg_3820[31]_i_2_n_1 ,\gmem_addr_23_reg_3820[31]_i_3_n_1 ,\gmem_addr_23_reg_3820[31]_i_4_n_1 ,\gmem_addr_23_reg_3820[31]_i_5_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[3]),
        .Q(gmem_addr_23_reg_3820[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_23_reg_3820_reg[3]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[3]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[3]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_23_fu_2283_p1[3:1],\NLW_gmem_addr_23_reg_3820_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_23_reg_3820[3]_i_2_n_1 ,\gmem_addr_23_reg_3820[3]_i_3_n_1 ,\gmem_addr_23_reg_3820[3]_i_4_n_1 ,\gmem_addr_23_reg_3820[3]_i_5_n_1 }));
  FDRE \gmem_addr_23_reg_3820_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[4]),
        .Q(gmem_addr_23_reg_3820[4]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[5]),
        .Q(gmem_addr_23_reg_3820[5]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[6]),
        .Q(gmem_addr_23_reg_3820[6]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[7]),
        .Q(gmem_addr_23_reg_3820[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_23_reg_3820_reg[7]_i_1 
       (.CI(\gmem_addr_23_reg_3820_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_23_reg_3820_reg[7]_i_1_n_1 ,\gmem_addr_23_reg_3820_reg[7]_i_1_n_2 ,\gmem_addr_23_reg_3820_reg[7]_i_1_n_3 ,\gmem_addr_23_reg_3820_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_23_fu_2283_p1[7:4]),
        .S({\gmem_addr_23_reg_3820[7]_i_2_n_1 ,\gmem_addr_23_reg_3820[7]_i_3_n_1 ,\gmem_addr_23_reg_3820[7]_i_4_n_1 ,\gmem_addr_23_reg_3820[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_23_reg_3820_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_23_reg_3820_reg[7]_i_6_n_1 ,\gmem_addr_23_reg_3820_reg[7]_i_6_n_2 ,\gmem_addr_23_reg_3820_reg[7]_i_6_n_3 ,\gmem_addr_23_reg_3820_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_3_reg_3463[1]),
        .DI({select_ln28_8_reg_3656_reg[0],1'b0,1'b0,1'b0}),
        .O({sext_ln42_29_fu_2270_p1[5:3],\NLW_gmem_addr_23_reg_3820_reg[7]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_23_reg_3820[7]_i_7_n_1 ,sub_ln42_3_reg_3463[4:2]}));
  FDRE \gmem_addr_23_reg_3820_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[8]),
        .Q(gmem_addr_23_reg_3820[8]),
        .R(1'b0));
  FDRE \gmem_addr_23_reg_3820_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_23_fu_2283_p1[9]),
        .Q(gmem_addr_23_reg_3820[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_30_fu_2299_p1[11]),
        .O(\gmem_addr_24_reg_3826[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_30_fu_2299_p1[10]),
        .O(\gmem_addr_24_reg_3826[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_30_fu_2299_p1[9]),
        .O(\gmem_addr_24_reg_3826[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_30_fu_2299_p1[8]),
        .O(\gmem_addr_24_reg_3826[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[15]_i_10 
       (.I0(sext_ln28_3_fu_1936_p1[9]),
        .I1(sext_ln28_3_fu_1936_p1[10]),
        .O(\gmem_addr_24_reg_3826[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[15]_i_11 
       (.I0(sext_ln28_3_fu_1936_p1[8]),
        .I1(sext_ln28_3_fu_1936_p1[9]),
        .O(\gmem_addr_24_reg_3826[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[15]_i_12 
       (.I0(sext_ln28_3_fu_1936_p1[6]),
        .I1(sub_ln42_1_reg_3371[6]),
        .O(\gmem_addr_24_reg_3826[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_24_reg_3826[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[15]_i_4 
       (.I0(\gmem_addr_24_reg_3826_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_24_reg_3826[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[15]_i_5 
       (.I0(\gmem_addr_24_reg_3826_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_24_reg_3826[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_30_fu_2299_p1[12]),
        .O(\gmem_addr_24_reg_3826[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_24_reg_3826[15]_i_8 
       (.I0(sext_ln28_3_fu_1936_p1[11]),
        .O(\gmem_addr_24_reg_3826[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[15]_i_9 
       (.I0(sext_ln28_3_fu_1936_p1[10]),
        .I1(sext_ln28_3_fu_1936_p1[11]),
        .O(\gmem_addr_24_reg_3826[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_24_reg_3826[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_24_reg_3826[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_24_reg_3826[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_24_reg_3826[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_24_reg_3826[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_24_reg_3826[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_24_reg_3826[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_24_reg_3826[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_24_reg_3826[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_24_reg_3826[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_24_reg_3826[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_24_reg_3826[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_24_reg_3826[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_24_reg_3826[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_24_reg_3826[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_24_reg_3826[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_30_fu_2299_p1[3]),
        .O(\gmem_addr_24_reg_3826[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_24_reg_3826[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_1_reg_3371[2]),
        .I2(sub_ln42_1_reg_3371[1]),
        .O(\gmem_addr_24_reg_3826[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_24_reg_3826[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_1_reg_3371[1]),
        .O(\gmem_addr_24_reg_3826[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_1_reg_3371[0]),
        .O(\gmem_addr_24_reg_3826[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_30_fu_2299_p1[7]),
        .O(\gmem_addr_24_reg_3826[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_30_fu_2299_p1[6]),
        .O(\gmem_addr_24_reg_3826[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_30_fu_2299_p1[5]),
        .O(\gmem_addr_24_reg_3826[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_30_fu_2299_p1[4]),
        .O(\gmem_addr_24_reg_3826[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_24_reg_3826[7]_i_7 
       (.I0(sext_ln28_3_fu_1936_p1[5]),
        .I1(sub_ln42_1_reg_3371[5]),
        .O(\gmem_addr_24_reg_3826[7]_i_7_n_1 ));
  FDRE \gmem_addr_24_reg_3826_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[0]),
        .Q(gmem_addr_24_reg_3826[0]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[10]),
        .Q(gmem_addr_24_reg_3826[10]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[11]),
        .Q(gmem_addr_24_reg_3826[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[11]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[11]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[11]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[11]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_24_fu_2312_p1[11:8]),
        .S({\gmem_addr_24_reg_3826[11]_i_2_n_1 ,\gmem_addr_24_reg_3826[11]_i_3_n_1 ,\gmem_addr_24_reg_3826[11]_i_4_n_1 ,\gmem_addr_24_reg_3826[11]_i_5_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[12]),
        .Q(gmem_addr_24_reg_3826[12]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[13]),
        .Q(gmem_addr_24_reg_3826[13]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[14]),
        .Q(gmem_addr_24_reg_3826[14]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[15]),
        .Q(gmem_addr_24_reg_3826[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[15]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[15]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[15]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[15]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_24_reg_3826_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_24_fu_2312_p1[15:12]),
        .S({\gmem_addr_24_reg_3826[15]_i_3_n_1 ,\gmem_addr_24_reg_3826[15]_i_4_n_1 ,\gmem_addr_24_reg_3826[15]_i_5_n_1 ,\gmem_addr_24_reg_3826[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_24_reg_3826_reg[15]_i_2 
       (.CI(\gmem_addr_24_reg_3826_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[15]_i_2_n_1 ,\NLW_gmem_addr_24_reg_3826_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_24_reg_3826_reg[15]_i_2_n_3 ,\gmem_addr_24_reg_3826_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln28_3_fu_1936_p1[11:9]}),
        .O({\NLW_gmem_addr_24_reg_3826_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_30_fu_2299_p1[12:10]}),
        .S({1'b1,\gmem_addr_24_reg_3826[15]_i_8_n_1 ,\gmem_addr_24_reg_3826[15]_i_9_n_1 ,\gmem_addr_24_reg_3826[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_24_reg_3826_reg[15]_i_7 
       (.CI(\gmem_addr_24_reg_3826_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[15]_i_7_n_1 ,\gmem_addr_24_reg_3826_reg[15]_i_7_n_2 ,\gmem_addr_24_reg_3826_reg[15]_i_7_n_3 ,\gmem_addr_24_reg_3826_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({sext_ln28_3_fu_1936_p1[8],1'b1,1'b0,sext_ln28_3_fu_1936_p1[6]}),
        .O(sext_ln42_30_fu_2299_p1[9:6]),
        .S({\gmem_addr_24_reg_3826[15]_i_11_n_1 ,sext_ln28_3_fu_1936_p1[8:7],\gmem_addr_24_reg_3826[15]_i_12_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[16]),
        .Q(gmem_addr_24_reg_3826[16]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[17]),
        .Q(gmem_addr_24_reg_3826[17]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[18]),
        .Q(gmem_addr_24_reg_3826[18]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[19]),
        .Q(gmem_addr_24_reg_3826[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[19]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[19]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[19]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[19]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_24_fu_2312_p1[19:16]),
        .S({\gmem_addr_24_reg_3826[19]_i_2_n_1 ,\gmem_addr_24_reg_3826[19]_i_3_n_1 ,\gmem_addr_24_reg_3826[19]_i_4_n_1 ,\gmem_addr_24_reg_3826[19]_i_5_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[1]),
        .Q(gmem_addr_24_reg_3826[1]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[20]),
        .Q(gmem_addr_24_reg_3826[20]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[21]),
        .Q(gmem_addr_24_reg_3826[21]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[22]),
        .Q(gmem_addr_24_reg_3826[22]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[23]),
        .Q(gmem_addr_24_reg_3826[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[23]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[23]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[23]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[23]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_24_fu_2312_p1[23:20]),
        .S({\gmem_addr_24_reg_3826[23]_i_2_n_1 ,\gmem_addr_24_reg_3826[23]_i_3_n_1 ,\gmem_addr_24_reg_3826[23]_i_4_n_1 ,\gmem_addr_24_reg_3826[23]_i_5_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[24]),
        .Q(gmem_addr_24_reg_3826[24]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[25]),
        .Q(gmem_addr_24_reg_3826[25]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[26]),
        .Q(gmem_addr_24_reg_3826[26]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[27]),
        .Q(gmem_addr_24_reg_3826[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[27]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[27]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[27]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[27]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_24_fu_2312_p1[27:24]),
        .S({\gmem_addr_24_reg_3826[27]_i_2_n_1 ,\gmem_addr_24_reg_3826[27]_i_3_n_1 ,\gmem_addr_24_reg_3826[27]_i_4_n_1 ,\gmem_addr_24_reg_3826[27]_i_5_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[28]),
        .Q(gmem_addr_24_reg_3826[28]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[29]),
        .Q(gmem_addr_24_reg_3826[29]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[2]),
        .Q(gmem_addr_24_reg_3826[2]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[30]),
        .Q(gmem_addr_24_reg_3826[30]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[31]),
        .Q(gmem_addr_24_reg_3826[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[31]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_24_reg_3826_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_24_reg_3826_reg[31]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[31]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_24_fu_2312_p1[31:28]),
        .S({\gmem_addr_24_reg_3826[31]_i_2_n_1 ,\gmem_addr_24_reg_3826[31]_i_3_n_1 ,\gmem_addr_24_reg_3826[31]_i_4_n_1 ,\gmem_addr_24_reg_3826[31]_i_5_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[3]),
        .Q(gmem_addr_24_reg_3826[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_24_reg_3826_reg[3]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[3]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[3]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_24_fu_2312_p1[3:0]),
        .S({\gmem_addr_24_reg_3826[3]_i_2_n_1 ,\gmem_addr_24_reg_3826[3]_i_3_n_1 ,\gmem_addr_24_reg_3826[3]_i_4_n_1 ,\gmem_addr_24_reg_3826[3]_i_5_n_1 }));
  FDRE \gmem_addr_24_reg_3826_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[4]),
        .Q(gmem_addr_24_reg_3826[4]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[5]),
        .Q(gmem_addr_24_reg_3826[5]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[6]),
        .Q(gmem_addr_24_reg_3826[6]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[7]),
        .Q(gmem_addr_24_reg_3826[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_24_reg_3826_reg[7]_i_1 
       (.CI(\gmem_addr_24_reg_3826_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_24_reg_3826_reg[7]_i_1_n_1 ,\gmem_addr_24_reg_3826_reg[7]_i_1_n_2 ,\gmem_addr_24_reg_3826_reg[7]_i_1_n_3 ,\gmem_addr_24_reg_3826_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_24_fu_2312_p1[7:4]),
        .S({\gmem_addr_24_reg_3826[7]_i_2_n_1 ,\gmem_addr_24_reg_3826[7]_i_3_n_1 ,\gmem_addr_24_reg_3826[7]_i_4_n_1 ,\gmem_addr_24_reg_3826[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_24_reg_3826_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_24_reg_3826_reg[7]_i_6_n_1 ,\gmem_addr_24_reg_3826_reg[7]_i_6_n_2 ,\gmem_addr_24_reg_3826_reg[7]_i_6_n_3 ,\gmem_addr_24_reg_3826_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_1_reg_3371[1]),
        .DI({sext_ln28_3_fu_1936_p1[5],1'b0,1'b0,1'b0}),
        .O({sext_ln42_30_fu_2299_p1[5:3],sext_ln42_24_fu_2125_p1[2]}),
        .S({\gmem_addr_24_reg_3826[7]_i_7_n_1 ,sub_ln42_1_reg_3371[4:2]}));
  FDRE \gmem_addr_24_reg_3826_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[8]),
        .Q(gmem_addr_24_reg_3826[8]),
        .R(1'b0));
  FDRE \gmem_addr_24_reg_3826_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_24_fu_2312_p1[9]),
        .Q(gmem_addr_24_reg_3826[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_31_fu_2328_p1[11]),
        .O(\gmem_addr_25_reg_3832[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_31_fu_2328_p1[10]),
        .O(\gmem_addr_25_reg_3832[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_31_fu_2328_p1[9]),
        .O(\gmem_addr_25_reg_3832[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_31_fu_2328_p1[8]),
        .O(\gmem_addr_25_reg_3832[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[15]_i_10 
       (.I0(sext_ln28_3_fu_1936_p1[9]),
        .I1(sext_ln28_3_fu_1936_p1[10]),
        .O(\gmem_addr_25_reg_3832[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[15]_i_11 
       (.I0(sext_ln28_3_fu_1936_p1[8]),
        .I1(sext_ln28_3_fu_1936_p1[9]),
        .O(\gmem_addr_25_reg_3832[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[15]_i_12 
       (.I0(sext_ln28_3_fu_1936_p1[6]),
        .I1(sub_ln42_2_reg_3434[6]),
        .O(\gmem_addr_25_reg_3832[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_25_reg_3832[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[15]_i_4 
       (.I0(\gmem_addr_25_reg_3832_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_25_reg_3832[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[15]_i_5 
       (.I0(\gmem_addr_25_reg_3832_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_25_reg_3832[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_31_fu_2328_p1[12]),
        .O(\gmem_addr_25_reg_3832[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_25_reg_3832[15]_i_8 
       (.I0(sext_ln28_3_fu_1936_p1[11]),
        .O(\gmem_addr_25_reg_3832[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[15]_i_9 
       (.I0(sext_ln28_3_fu_1936_p1[10]),
        .I1(sext_ln28_3_fu_1936_p1[11]),
        .O(\gmem_addr_25_reg_3832[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_25_reg_3832[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_25_reg_3832[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_25_reg_3832[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_25_reg_3832[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_25_reg_3832[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_25_reg_3832[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_25_reg_3832[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_25_reg_3832[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_25_reg_3832[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_25_reg_3832[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_25_reg_3832[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_25_reg_3832[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_25_reg_3832[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_25_reg_3832[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_25_reg_3832[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_25_reg_3832[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_31_fu_2328_p1[3]),
        .O(\gmem_addr_25_reg_3832[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_25_reg_3832[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_2_reg_3434[2]),
        .I2(sub_ln42_2_reg_3434[1]),
        .O(\gmem_addr_25_reg_3832[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_25_reg_3832[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_2_reg_3434[1]),
        .O(\gmem_addr_25_reg_3832[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_2_reg_3434[0]),
        .O(\gmem_addr_25_reg_3832[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_31_fu_2328_p1[7]),
        .O(\gmem_addr_25_reg_3832[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_31_fu_2328_p1[6]),
        .O(\gmem_addr_25_reg_3832[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_31_fu_2328_p1[5]),
        .O(\gmem_addr_25_reg_3832[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_31_fu_2328_p1[4]),
        .O(\gmem_addr_25_reg_3832[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_25_reg_3832[7]_i_7 
       (.I0(sext_ln28_3_fu_1936_p1[5]),
        .I1(sub_ln42_2_reg_3434[5]),
        .O(\gmem_addr_25_reg_3832[7]_i_7_n_1 ));
  FDRE \gmem_addr_25_reg_3832_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[0]),
        .Q(gmem_addr_25_reg_3832[0]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[10]),
        .Q(gmem_addr_25_reg_3832[10]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[11]),
        .Q(gmem_addr_25_reg_3832[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[11]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[11]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[11]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[11]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_25_fu_2341_p1[11:8]),
        .S({\gmem_addr_25_reg_3832[11]_i_2_n_1 ,\gmem_addr_25_reg_3832[11]_i_3_n_1 ,\gmem_addr_25_reg_3832[11]_i_4_n_1 ,\gmem_addr_25_reg_3832[11]_i_5_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[12]),
        .Q(gmem_addr_25_reg_3832[12]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[13]),
        .Q(gmem_addr_25_reg_3832[13]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[14]),
        .Q(gmem_addr_25_reg_3832[14]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[15]),
        .Q(gmem_addr_25_reg_3832[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[15]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[15]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[15]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[15]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_25_reg_3832_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_25_fu_2341_p1[15:12]),
        .S({\gmem_addr_25_reg_3832[15]_i_3_n_1 ,\gmem_addr_25_reg_3832[15]_i_4_n_1 ,\gmem_addr_25_reg_3832[15]_i_5_n_1 ,\gmem_addr_25_reg_3832[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_25_reg_3832_reg[15]_i_2 
       (.CI(\gmem_addr_25_reg_3832_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[15]_i_2_n_1 ,\NLW_gmem_addr_25_reg_3832_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_25_reg_3832_reg[15]_i_2_n_3 ,\gmem_addr_25_reg_3832_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln28_3_fu_1936_p1[11:9]}),
        .O({\NLW_gmem_addr_25_reg_3832_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_31_fu_2328_p1[12:10]}),
        .S({1'b1,\gmem_addr_25_reg_3832[15]_i_8_n_1 ,\gmem_addr_25_reg_3832[15]_i_9_n_1 ,\gmem_addr_25_reg_3832[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_25_reg_3832_reg[15]_i_7 
       (.CI(\gmem_addr_25_reg_3832_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[15]_i_7_n_1 ,\gmem_addr_25_reg_3832_reg[15]_i_7_n_2 ,\gmem_addr_25_reg_3832_reg[15]_i_7_n_3 ,\gmem_addr_25_reg_3832_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({sext_ln28_3_fu_1936_p1[8],1'b1,1'b0,sext_ln28_3_fu_1936_p1[6]}),
        .O(sext_ln42_31_fu_2328_p1[9:6]),
        .S({\gmem_addr_25_reg_3832[15]_i_11_n_1 ,sext_ln28_3_fu_1936_p1[8:7],\gmem_addr_25_reg_3832[15]_i_12_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[16]),
        .Q(gmem_addr_25_reg_3832[16]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[17]),
        .Q(gmem_addr_25_reg_3832[17]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[18]),
        .Q(gmem_addr_25_reg_3832[18]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[19]),
        .Q(gmem_addr_25_reg_3832[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[19]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[19]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[19]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[19]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_25_fu_2341_p1[19:16]),
        .S({\gmem_addr_25_reg_3832[19]_i_2_n_1 ,\gmem_addr_25_reg_3832[19]_i_3_n_1 ,\gmem_addr_25_reg_3832[19]_i_4_n_1 ,\gmem_addr_25_reg_3832[19]_i_5_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[1]),
        .Q(gmem_addr_25_reg_3832[1]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[20]),
        .Q(gmem_addr_25_reg_3832[20]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[21]),
        .Q(gmem_addr_25_reg_3832[21]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[22]),
        .Q(gmem_addr_25_reg_3832[22]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[23]),
        .Q(gmem_addr_25_reg_3832[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[23]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[23]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[23]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[23]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_25_fu_2341_p1[23:20]),
        .S({\gmem_addr_25_reg_3832[23]_i_2_n_1 ,\gmem_addr_25_reg_3832[23]_i_3_n_1 ,\gmem_addr_25_reg_3832[23]_i_4_n_1 ,\gmem_addr_25_reg_3832[23]_i_5_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[24]),
        .Q(gmem_addr_25_reg_3832[24]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[25]),
        .Q(gmem_addr_25_reg_3832[25]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[26]),
        .Q(gmem_addr_25_reg_3832[26]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[27]),
        .Q(gmem_addr_25_reg_3832[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[27]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[27]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[27]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[27]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_25_fu_2341_p1[27:24]),
        .S({\gmem_addr_25_reg_3832[27]_i_2_n_1 ,\gmem_addr_25_reg_3832[27]_i_3_n_1 ,\gmem_addr_25_reg_3832[27]_i_4_n_1 ,\gmem_addr_25_reg_3832[27]_i_5_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[28]),
        .Q(gmem_addr_25_reg_3832[28]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[29]),
        .Q(gmem_addr_25_reg_3832[29]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[2]),
        .Q(gmem_addr_25_reg_3832[2]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[30]),
        .Q(gmem_addr_25_reg_3832[30]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[31]),
        .Q(gmem_addr_25_reg_3832[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[31]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_25_reg_3832_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_25_reg_3832_reg[31]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[31]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_25_fu_2341_p1[31:28]),
        .S({\gmem_addr_25_reg_3832[31]_i_2_n_1 ,\gmem_addr_25_reg_3832[31]_i_3_n_1 ,\gmem_addr_25_reg_3832[31]_i_4_n_1 ,\gmem_addr_25_reg_3832[31]_i_5_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[3]),
        .Q(gmem_addr_25_reg_3832[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_25_reg_3832_reg[3]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[3]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[3]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_25_fu_2341_p1[3:0]),
        .S({\gmem_addr_25_reg_3832[3]_i_2_n_1 ,\gmem_addr_25_reg_3832[3]_i_3_n_1 ,\gmem_addr_25_reg_3832[3]_i_4_n_1 ,\gmem_addr_25_reg_3832[3]_i_5_n_1 }));
  FDRE \gmem_addr_25_reg_3832_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[4]),
        .Q(gmem_addr_25_reg_3832[4]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[5]),
        .Q(gmem_addr_25_reg_3832[5]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[6]),
        .Q(gmem_addr_25_reg_3832[6]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[7]),
        .Q(gmem_addr_25_reg_3832[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_25_reg_3832_reg[7]_i_1 
       (.CI(\gmem_addr_25_reg_3832_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_25_reg_3832_reg[7]_i_1_n_1 ,\gmem_addr_25_reg_3832_reg[7]_i_1_n_2 ,\gmem_addr_25_reg_3832_reg[7]_i_1_n_3 ,\gmem_addr_25_reg_3832_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_25_fu_2341_p1[7:4]),
        .S({\gmem_addr_25_reg_3832[7]_i_2_n_1 ,\gmem_addr_25_reg_3832[7]_i_3_n_1 ,\gmem_addr_25_reg_3832[7]_i_4_n_1 ,\gmem_addr_25_reg_3832[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_25_reg_3832_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_25_reg_3832_reg[7]_i_6_n_1 ,\gmem_addr_25_reg_3832_reg[7]_i_6_n_2 ,\gmem_addr_25_reg_3832_reg[7]_i_6_n_3 ,\gmem_addr_25_reg_3832_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_2_reg_3434[1]),
        .DI({sext_ln28_3_fu_1936_p1[5],1'b0,1'b0,1'b0}),
        .O({sext_ln42_31_fu_2328_p1[5:3],sext_ln42_25_fu_2154_p1[2]}),
        .S({\gmem_addr_25_reg_3832[7]_i_7_n_1 ,sub_ln42_2_reg_3434[4:2]}));
  FDRE \gmem_addr_25_reg_3832_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[8]),
        .Q(gmem_addr_25_reg_3832[8]),
        .R(1'b0));
  FDRE \gmem_addr_25_reg_3832_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_25_fu_2341_p1[9]),
        .Q(gmem_addr_25_reg_3832[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_32_fu_2357_p1[11]),
        .O(\gmem_addr_26_reg_3838[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_32_fu_2357_p1[10]),
        .O(\gmem_addr_26_reg_3838[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_32_fu_2357_p1[9]),
        .O(\gmem_addr_26_reg_3838[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_32_fu_2357_p1[8]),
        .O(\gmem_addr_26_reg_3838[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[15]_i_10 
       (.I0(sext_ln28_3_fu_1936_p1[9]),
        .I1(sext_ln28_3_fu_1936_p1[10]),
        .O(\gmem_addr_26_reg_3838[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[15]_i_11 
       (.I0(sext_ln28_3_fu_1936_p1[8]),
        .I1(sext_ln28_3_fu_1936_p1[9]),
        .O(\gmem_addr_26_reg_3838[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[15]_i_12 
       (.I0(sext_ln28_3_fu_1936_p1[6]),
        .I1(sub_ln42_3_reg_3463[6]),
        .O(\gmem_addr_26_reg_3838[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_26_reg_3838[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[15]_i_4 
       (.I0(\gmem_addr_26_reg_3838_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_26_reg_3838[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[15]_i_5 
       (.I0(\gmem_addr_26_reg_3838_reg[15]_i_2_n_1 ),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_26_reg_3838[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[15]_i_6 
       (.I0(p_cast_reg_3218[12]),
        .I1(sext_ln42_32_fu_2357_p1[12]),
        .O(\gmem_addr_26_reg_3838[15]_i_6_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_26_reg_3838[15]_i_8 
       (.I0(sext_ln28_3_fu_1936_p1[11]),
        .O(\gmem_addr_26_reg_3838[15]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[15]_i_9 
       (.I0(sext_ln28_3_fu_1936_p1[10]),
        .I1(sext_ln28_3_fu_1936_p1[11]),
        .O(\gmem_addr_26_reg_3838[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_26_reg_3838[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_26_reg_3838[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_26_reg_3838[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_26_reg_3838[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_26_reg_3838[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_26_reg_3838[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_26_reg_3838[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_26_reg_3838[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_26_reg_3838[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_26_reg_3838[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_26_reg_3838[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_26_reg_3838[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_26_reg_3838[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_26_reg_3838[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_26_reg_3838[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_26_reg_3838[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_32_fu_2357_p1[3]),
        .O(\gmem_addr_26_reg_3838[3]_i_2_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_26_reg_3838[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_3_reg_3463[2]),
        .I2(sub_ln42_3_reg_3463[1]),
        .O(\gmem_addr_26_reg_3838[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_26_reg_3838[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sub_ln42_3_reg_3463[1]),
        .O(\gmem_addr_26_reg_3838[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_3_reg_3463[0]),
        .O(\gmem_addr_26_reg_3838[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_32_fu_2357_p1[7]),
        .O(\gmem_addr_26_reg_3838[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_32_fu_2357_p1[6]),
        .O(\gmem_addr_26_reg_3838[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_32_fu_2357_p1[5]),
        .O(\gmem_addr_26_reg_3838[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_32_fu_2357_p1[4]),
        .O(\gmem_addr_26_reg_3838[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_26_reg_3838[7]_i_7 
       (.I0(sext_ln28_3_fu_1936_p1[5]),
        .I1(sub_ln42_3_reg_3463[5]),
        .O(\gmem_addr_26_reg_3838[7]_i_7_n_1 ));
  FDRE \gmem_addr_26_reg_3838_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[0]),
        .Q(gmem_addr_26_reg_3838[0]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[10]),
        .Q(gmem_addr_26_reg_3838[10]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[11]),
        .Q(gmem_addr_26_reg_3838[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[11]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[11]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[11]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[11]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_26_fu_2370_p1[11:8]),
        .S({\gmem_addr_26_reg_3838[11]_i_2_n_1 ,\gmem_addr_26_reg_3838[11]_i_3_n_1 ,\gmem_addr_26_reg_3838[11]_i_4_n_1 ,\gmem_addr_26_reg_3838[11]_i_5_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[12]),
        .Q(gmem_addr_26_reg_3838[12]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[13]),
        .Q(gmem_addr_26_reg_3838[13]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[14]),
        .Q(gmem_addr_26_reg_3838[14]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[15]),
        .Q(gmem_addr_26_reg_3838[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[15]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[15]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[15]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[15]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14],\gmem_addr_26_reg_3838_reg[15]_i_2_n_1 ,p_cast_reg_3218[13:12]}),
        .O(sext_ln215_26_fu_2370_p1[15:12]),
        .S({\gmem_addr_26_reg_3838[15]_i_3_n_1 ,\gmem_addr_26_reg_3838[15]_i_4_n_1 ,\gmem_addr_26_reg_3838[15]_i_5_n_1 ,\gmem_addr_26_reg_3838[15]_i_6_n_1 }));
  CARRY4 \gmem_addr_26_reg_3838_reg[15]_i_2 
       (.CI(\gmem_addr_26_reg_3838_reg[15]_i_7_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[15]_i_2_n_1 ,\NLW_gmem_addr_26_reg_3838_reg[15]_i_2_CO_UNCONNECTED [2],\gmem_addr_26_reg_3838_reg[15]_i_2_n_3 ,\gmem_addr_26_reg_3838_reg[15]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,sext_ln28_3_fu_1936_p1[11:9]}),
        .O({\NLW_gmem_addr_26_reg_3838_reg[15]_i_2_O_UNCONNECTED [3],sext_ln42_32_fu_2357_p1[12:10]}),
        .S({1'b1,\gmem_addr_26_reg_3838[15]_i_8_n_1 ,\gmem_addr_26_reg_3838[15]_i_9_n_1 ,\gmem_addr_26_reg_3838[15]_i_10_n_1 }));
  CARRY4 \gmem_addr_26_reg_3838_reg[15]_i_7 
       (.CI(\gmem_addr_26_reg_3838_reg[7]_i_6_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[15]_i_7_n_1 ,\gmem_addr_26_reg_3838_reg[15]_i_7_n_2 ,\gmem_addr_26_reg_3838_reg[15]_i_7_n_3 ,\gmem_addr_26_reg_3838_reg[15]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({sext_ln28_3_fu_1936_p1[8],1'b1,1'b0,sext_ln28_3_fu_1936_p1[6]}),
        .O(sext_ln42_32_fu_2357_p1[9:6]),
        .S({\gmem_addr_26_reg_3838[15]_i_11_n_1 ,sext_ln28_3_fu_1936_p1[8:7],\gmem_addr_26_reg_3838[15]_i_12_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[16]),
        .Q(gmem_addr_26_reg_3838[16]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[17]),
        .Q(gmem_addr_26_reg_3838[17]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[18]),
        .Q(gmem_addr_26_reg_3838[18]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[19]),
        .Q(gmem_addr_26_reg_3838[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[19]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[19]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[19]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[19]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_26_fu_2370_p1[19:16]),
        .S({\gmem_addr_26_reg_3838[19]_i_2_n_1 ,\gmem_addr_26_reg_3838[19]_i_3_n_1 ,\gmem_addr_26_reg_3838[19]_i_4_n_1 ,\gmem_addr_26_reg_3838[19]_i_5_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[1]),
        .Q(gmem_addr_26_reg_3838[1]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[20]),
        .Q(gmem_addr_26_reg_3838[20]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[21]),
        .Q(gmem_addr_26_reg_3838[21]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[22]),
        .Q(gmem_addr_26_reg_3838[22]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[23]),
        .Q(gmem_addr_26_reg_3838[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[23]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[23]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[23]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[23]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_26_fu_2370_p1[23:20]),
        .S({\gmem_addr_26_reg_3838[23]_i_2_n_1 ,\gmem_addr_26_reg_3838[23]_i_3_n_1 ,\gmem_addr_26_reg_3838[23]_i_4_n_1 ,\gmem_addr_26_reg_3838[23]_i_5_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[24]),
        .Q(gmem_addr_26_reg_3838[24]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[25]),
        .Q(gmem_addr_26_reg_3838[25]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[26]),
        .Q(gmem_addr_26_reg_3838[26]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[27]),
        .Q(gmem_addr_26_reg_3838[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[27]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[27]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[27]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[27]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_26_fu_2370_p1[27:24]),
        .S({\gmem_addr_26_reg_3838[27]_i_2_n_1 ,\gmem_addr_26_reg_3838[27]_i_3_n_1 ,\gmem_addr_26_reg_3838[27]_i_4_n_1 ,\gmem_addr_26_reg_3838[27]_i_5_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[28]),
        .Q(gmem_addr_26_reg_3838[28]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[29]),
        .Q(gmem_addr_26_reg_3838[29]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[2]),
        .Q(gmem_addr_26_reg_3838[2]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[30]),
        .Q(gmem_addr_26_reg_3838[30]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[31]),
        .Q(gmem_addr_26_reg_3838[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[31]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_26_reg_3838_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_26_reg_3838_reg[31]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[31]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_26_fu_2370_p1[31:28]),
        .S({\gmem_addr_26_reg_3838[31]_i_2_n_1 ,\gmem_addr_26_reg_3838[31]_i_3_n_1 ,\gmem_addr_26_reg_3838[31]_i_4_n_1 ,\gmem_addr_26_reg_3838[31]_i_5_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[3]),
        .Q(gmem_addr_26_reg_3838[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_26_reg_3838_reg[3]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[3]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[3]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_26_fu_2370_p1[3:0]),
        .S({\gmem_addr_26_reg_3838[3]_i_2_n_1 ,\gmem_addr_26_reg_3838[3]_i_3_n_1 ,\gmem_addr_26_reg_3838[3]_i_4_n_1 ,\gmem_addr_26_reg_3838[3]_i_5_n_1 }));
  FDRE \gmem_addr_26_reg_3838_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[4]),
        .Q(gmem_addr_26_reg_3838[4]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[5]),
        .Q(gmem_addr_26_reg_3838[5]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[6]),
        .Q(gmem_addr_26_reg_3838[6]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[7]),
        .Q(gmem_addr_26_reg_3838[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_26_reg_3838_reg[7]_i_1 
       (.CI(\gmem_addr_26_reg_3838_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_26_reg_3838_reg[7]_i_1_n_1 ,\gmem_addr_26_reg_3838_reg[7]_i_1_n_2 ,\gmem_addr_26_reg_3838_reg[7]_i_1_n_3 ,\gmem_addr_26_reg_3838_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_26_fu_2370_p1[7:4]),
        .S({\gmem_addr_26_reg_3838[7]_i_2_n_1 ,\gmem_addr_26_reg_3838[7]_i_3_n_1 ,\gmem_addr_26_reg_3838[7]_i_4_n_1 ,\gmem_addr_26_reg_3838[7]_i_5_n_1 }));
  CARRY4 \gmem_addr_26_reg_3838_reg[7]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_26_reg_3838_reg[7]_i_6_n_1 ,\gmem_addr_26_reg_3838_reg[7]_i_6_n_2 ,\gmem_addr_26_reg_3838_reg[7]_i_6_n_3 ,\gmem_addr_26_reg_3838_reg[7]_i_6_n_4 }),
        .CYINIT(sub_ln42_3_reg_3463[1]),
        .DI({sext_ln28_3_fu_1936_p1[5],1'b0,1'b0,1'b0}),
        .O({sext_ln42_32_fu_2357_p1[5:3],sext_ln42_26_fu_2183_p1[2]}),
        .S({\gmem_addr_26_reg_3838[7]_i_7_n_1 ,sub_ln42_3_reg_3463[4:2]}));
  FDRE \gmem_addr_26_reg_3838_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[8]),
        .Q(gmem_addr_26_reg_3838[8]),
        .R(1'b0));
  FDRE \gmem_addr_26_reg_3838_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_26_fu_2370_p1[9]),
        .Q(gmem_addr_26_reg_3838[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[12]_i_2 
       (.I0(p_cast109_reg_3213[12]),
        .I1(add_ln59_reg_4314[12]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[12]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[12]),
        .O(\gmem_addr_27_reg_4391[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[12]_i_3 
       (.I0(p_cast109_reg_3213[11]),
        .I1(add_ln59_reg_4314[11]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[11]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[11]),
        .O(\gmem_addr_27_reg_4391[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[12]_i_4 
       (.I0(p_cast109_reg_3213[10]),
        .I1(add_ln59_reg_4314[10]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[10]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[10]),
        .O(\gmem_addr_27_reg_4391[12]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[12]_i_5 
       (.I0(p_cast109_reg_3213[9]),
        .I1(add_ln59_reg_4314[9]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[9]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[9]),
        .O(\gmem_addr_27_reg_4391[12]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[12]_i_7 
       (.I0(mul_ln59_reg_4273[9]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[9]),
        .I3(sub_ln59_1_reg_4335_reg[8]),
        .O(\gmem_addr_27_reg_4391[12]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[12]_i_8 
       (.I0(mul_ln59_reg_4273[8]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[8]),
        .I3(sub_ln59_1_reg_4335_reg[7]),
        .O(\gmem_addr_27_reg_4391[12]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[12]_i_9 
       (.I0(mul_ln59_reg_4273[7]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[7]),
        .I3(sub_ln59_1_reg_4335_reg[6]),
        .O(\gmem_addr_27_reg_4391[12]_i_9_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_27_reg_4391[16]_i_10 
       (.I0(sub_ln59_1_reg_4335_reg[9]),
        .O(\gmem_addr_27_reg_4391[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \gmem_addr_27_reg_4391[16]_i_11 
       (.I0(mul_ln59_reg_4273[12]),
        .I1(mul_ln59_1_reg_4324[12]),
        .I2(mul_ln59_reg_4273[13]),
        .I3(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I4(mul_ln59_1_reg_4324[13]),
        .O(\gmem_addr_27_reg_4391[16]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \gmem_addr_27_reg_4391[16]_i_12 
       (.I0(mul_ln59_reg_4273[11]),
        .I1(mul_ln59_1_reg_4324[11]),
        .I2(mul_ln59_reg_4273[12]),
        .I3(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I4(mul_ln59_1_reg_4324[12]),
        .O(\gmem_addr_27_reg_4391[16]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_27_reg_4391[16]_i_13 
       (.I0(sub_ln59_1_reg_4335_reg[9]),
        .I1(mul_ln59_reg_4273[11]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[11]),
        .O(\gmem_addr_27_reg_4391[16]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \gmem_addr_27_reg_4391[16]_i_14 
       (.I0(sub_ln59_1_reg_4335_reg[9]),
        .I1(mul_ln59_reg_4273[10]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[10]),
        .O(\gmem_addr_27_reg_4391[16]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h001DFF1D)) 
    \gmem_addr_27_reg_4391[16]_i_2 
       (.I0(add_ln59_reg_4314[13]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[13]),
        .I3(and_ln59_reg_3327_pp0_iter1_reg),
        .I4(add_ln59_27_fu_2818_p2[13]),
        .O(\gmem_addr_27_reg_4391[16]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \gmem_addr_27_reg_4391[16]_i_3 
       (.I0(add_ln59_27_fu_2818_p2[13]),
        .I1(and_ln59_reg_3327_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[13]),
        .I3(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I4(add_ln59_reg_4314[13]),
        .O(sext_ln28_fu_2831_p1));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[16]_i_4 
       (.I0(p_cast109_reg_3213[15]),
        .I1(p_cast109_reg_3213[16]),
        .O(\gmem_addr_27_reg_4391[16]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[16]_i_5 
       (.I0(p_cast109_reg_3213[14]),
        .I1(p_cast109_reg_3213[15]),
        .O(\gmem_addr_27_reg_4391[16]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \gmem_addr_27_reg_4391[16]_i_6 
       (.I0(add_ln59_reg_4314[13]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[13]),
        .I3(and_ln59_reg_3327_pp0_iter1_reg),
        .I4(add_ln59_27_fu_2818_p2[13]),
        .I5(p_cast109_reg_3213[14]),
        .O(\gmem_addr_27_reg_4391[16]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h001DFF1DFFE200E2)) 
    \gmem_addr_27_reg_4391[16]_i_7 
       (.I0(add_ln59_reg_4314[13]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[13]),
        .I3(and_ln59_reg_3327_pp0_iter1_reg),
        .I4(add_ln59_27_fu_2818_p2[13]),
        .I5(p_cast109_reg_3213[13]),
        .O(\gmem_addr_27_reg_4391[16]_i_7_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \gmem_addr_27_reg_4391[16]_i_9 
       (.I0(mul_ln59_1_reg_4324[11]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_reg_4273[11]),
        .O(select_ln59_2_fu_2797_p3));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \gmem_addr_27_reg_4391[1]_i_1 
       (.I0(p_cast109_reg_3213[1]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(add_ln59_reg_4314[1]),
        .I3(and_ln59_reg_3327_pp0_iter1_reg),
        .I4(sub_ln59_1_reg_4335_reg[0]),
        .O(sext_ln180_fu_2856_p1[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[20]_i_2 
       (.I0(p_cast109_reg_3213[19]),
        .I1(p_cast109_reg_3213[20]),
        .O(\gmem_addr_27_reg_4391[20]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[20]_i_3 
       (.I0(p_cast109_reg_3213[18]),
        .I1(p_cast109_reg_3213[19]),
        .O(\gmem_addr_27_reg_4391[20]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[20]_i_4 
       (.I0(p_cast109_reg_3213[17]),
        .I1(p_cast109_reg_3213[18]),
        .O(\gmem_addr_27_reg_4391[20]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[20]_i_5 
       (.I0(p_cast109_reg_3213[16]),
        .I1(p_cast109_reg_3213[17]),
        .O(\gmem_addr_27_reg_4391[20]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[24]_i_2 
       (.I0(p_cast109_reg_3213[23]),
        .I1(p_cast109_reg_3213[24]),
        .O(\gmem_addr_27_reg_4391[24]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[24]_i_3 
       (.I0(p_cast109_reg_3213[22]),
        .I1(p_cast109_reg_3213[23]),
        .O(\gmem_addr_27_reg_4391[24]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[24]_i_4 
       (.I0(p_cast109_reg_3213[21]),
        .I1(p_cast109_reg_3213[22]),
        .O(\gmem_addr_27_reg_4391[24]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[24]_i_5 
       (.I0(p_cast109_reg_3213[20]),
        .I1(p_cast109_reg_3213[21]),
        .O(\gmem_addr_27_reg_4391[24]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[28]_i_2 
       (.I0(p_cast109_reg_3213[27]),
        .I1(p_cast109_reg_3213[28]),
        .O(\gmem_addr_27_reg_4391[28]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[28]_i_3 
       (.I0(p_cast109_reg_3213[26]),
        .I1(p_cast109_reg_3213[27]),
        .O(\gmem_addr_27_reg_4391[28]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[28]_i_4 
       (.I0(p_cast109_reg_3213[25]),
        .I1(p_cast109_reg_3213[26]),
        .O(\gmem_addr_27_reg_4391[28]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[28]_i_5 
       (.I0(p_cast109_reg_3213[24]),
        .I1(p_cast109_reg_3213[25]),
        .O(\gmem_addr_27_reg_4391[28]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[31]_i_3 
       (.I0(p_cast109_reg_3213[30]),
        .I1(p_cast109_reg_3213[31]),
        .O(\gmem_addr_27_reg_4391[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[31]_i_4 
       (.I0(p_cast109_reg_3213[29]),
        .I1(p_cast109_reg_3213[30]),
        .O(\gmem_addr_27_reg_4391[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_27_reg_4391[31]_i_5 
       (.I0(p_cast109_reg_3213[28]),
        .I1(p_cast109_reg_3213[29]),
        .O(\gmem_addr_27_reg_4391[31]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[4]_i_2 
       (.I0(p_cast109_reg_3213[4]),
        .I1(add_ln59_reg_4314[4]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[4]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[4]),
        .O(\gmem_addr_27_reg_4391[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[4]_i_3 
       (.I0(p_cast109_reg_3213[3]),
        .I1(add_ln59_reg_4314[3]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[3]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[3]),
        .O(\gmem_addr_27_reg_4391[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[4]_i_4 
       (.I0(p_cast109_reg_3213[2]),
        .I1(add_ln59_reg_4314[2]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[2]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[2]),
        .O(\gmem_addr_27_reg_4391[4]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \gmem_addr_27_reg_4391[4]_i_5 
       (.I0(p_cast109_reg_3213[1]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(add_ln59_reg_4314[1]),
        .I3(and_ln59_reg_3327_pp0_iter1_reg),
        .I4(sub_ln59_1_reg_4335_reg[0]),
        .O(\gmem_addr_27_reg_4391[4]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[4]_i_6 
       (.I0(mul_ln59_reg_4273[7]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[2]),
        .I3(sub_ln59_1_reg_4335_reg[1]),
        .O(add_ln59_27_fu_2818_p2[2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[8]_i_10 
       (.I0(mul_ln59_reg_4273[7]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[2]),
        .I3(sub_ln59_1_reg_4335_reg[1]),
        .O(\gmem_addr_27_reg_4391[8]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[8]_i_2 
       (.I0(p_cast109_reg_3213[8]),
        .I1(add_ln59_reg_4314[8]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[8]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[8]),
        .O(\gmem_addr_27_reg_4391[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[8]_i_3 
       (.I0(p_cast109_reg_3213[7]),
        .I1(add_ln59_reg_4314[7]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[7]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[7]),
        .O(\gmem_addr_27_reg_4391[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h559AAA9A)) 
    \gmem_addr_27_reg_4391[8]_i_4 
       (.I0(p_cast109_reg_3213[6]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(add_ln59_reg_4314[6]),
        .I3(and_ln59_reg_3327_pp0_iter1_reg),
        .I4(add_ln59_27_fu_2818_p2[6]),
        .O(\gmem_addr_27_reg_4391[8]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h555556A6AAAA56A6)) 
    \gmem_addr_27_reg_4391[8]_i_5 
       (.I0(p_cast109_reg_3213[5]),
        .I1(add_ln59_reg_4314[5]),
        .I2(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I3(mul_ln59_1_reg_4324[5]),
        .I4(and_ln59_reg_3327_pp0_iter1_reg),
        .I5(add_ln59_27_fu_2818_p2[5]),
        .O(\gmem_addr_27_reg_4391[8]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[8]_i_7 
       (.I0(mul_ln59_reg_4273[5]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[5]),
        .I3(sub_ln59_1_reg_4335_reg[4]),
        .O(\gmem_addr_27_reg_4391[8]_i_7_n_1 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[8]_i_8 
       (.I0(mul_ln59_reg_4273[4]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[4]),
        .I3(sub_ln59_1_reg_4335_reg[3]),
        .O(\gmem_addr_27_reg_4391[8]_i_8_n_1 ));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \gmem_addr_27_reg_4391[8]_i_9 
       (.I0(mul_ln59_reg_4273[3]),
        .I1(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I2(mul_ln59_1_reg_4324[3]),
        .I3(sub_ln59_1_reg_4335_reg[2]),
        .O(\gmem_addr_27_reg_4391[8]_i_9_n_1 ));
  FDRE \gmem_addr_27_reg_4391_reg[0] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(p_cast109_reg_3213[0]),
        .Q(gmem_addr_27_reg_4391[0]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[10] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[10]),
        .Q(gmem_addr_27_reg_4391[10]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[11] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[11]),
        .Q(gmem_addr_27_reg_4391[11]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[12] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[12]),
        .Q(gmem_addr_27_reg_4391[12]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[12]_i_1 
       (.CI(\gmem_addr_27_reg_4391_reg[8]_i_1_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[12]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[12]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[12]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[12]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast109_reg_3213[12:9]),
        .O(sext_ln180_fu_2856_p1[12:9]),
        .S({\gmem_addr_27_reg_4391[12]_i_2_n_1 ,\gmem_addr_27_reg_4391[12]_i_3_n_1 ,\gmem_addr_27_reg_4391[12]_i_4_n_1 ,\gmem_addr_27_reg_4391[12]_i_5_n_1 }));
  CARRY4 \gmem_addr_27_reg_4391_reg[12]_i_6 
       (.CI(\gmem_addr_27_reg_4391_reg[8]_i_6_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[12]_i_6_n_1 ,\gmem_addr_27_reg_4391_reg[12]_i_6_n_2 ,\gmem_addr_27_reg_4391_reg[12]_i_6_n_3 ,\gmem_addr_27_reg_4391_reg[12]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI({sub_ln59_1_reg_4335_reg[8:6],1'b0}),
        .O(add_ln59_27_fu_2818_p2[9:6]),
        .S({\gmem_addr_27_reg_4391[12]_i_7_n_1 ,\gmem_addr_27_reg_4391[12]_i_8_n_1 ,\gmem_addr_27_reg_4391[12]_i_9_n_1 ,sub_ln59_1_reg_4335_reg[5]}));
  FDRE \gmem_addr_27_reg_4391_reg[13] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[13]),
        .Q(gmem_addr_27_reg_4391[13]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[14] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[14]),
        .Q(gmem_addr_27_reg_4391[14]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[15] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[15]),
        .Q(gmem_addr_27_reg_4391[15]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[16] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[16]),
        .Q(gmem_addr_27_reg_4391[16]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[16]_i_1 
       (.CI(\gmem_addr_27_reg_4391_reg[12]_i_1_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[16]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[16]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[16]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[16]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast109_reg_3213[15:14],\gmem_addr_27_reg_4391[16]_i_2_n_1 ,sext_ln28_fu_2831_p1}),
        .O(sext_ln180_fu_2856_p1[16:13]),
        .S({\gmem_addr_27_reg_4391[16]_i_4_n_1 ,\gmem_addr_27_reg_4391[16]_i_5_n_1 ,\gmem_addr_27_reg_4391[16]_i_6_n_1 ,\gmem_addr_27_reg_4391[16]_i_7_n_1 }));
  CARRY4 \gmem_addr_27_reg_4391_reg[16]_i_8 
       (.CI(\gmem_addr_27_reg_4391_reg[12]_i_6_n_1 ),
        .CO({\NLW_gmem_addr_27_reg_4391_reg[16]_i_8_CO_UNCONNECTED [3],\gmem_addr_27_reg_4391_reg[16]_i_8_n_2 ,\gmem_addr_27_reg_4391_reg[16]_i_8_n_3 ,\gmem_addr_27_reg_4391_reg[16]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln59_2_fu_2797_p3,\gmem_addr_27_reg_4391[16]_i_10_n_1 ,sub_ln59_1_reg_4335_reg[9]}),
        .O(add_ln59_27_fu_2818_p2[13:10]),
        .S({\gmem_addr_27_reg_4391[16]_i_11_n_1 ,\gmem_addr_27_reg_4391[16]_i_12_n_1 ,\gmem_addr_27_reg_4391[16]_i_13_n_1 ,\gmem_addr_27_reg_4391[16]_i_14_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[17] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[17]),
        .Q(gmem_addr_27_reg_4391[17]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[18] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[18]),
        .Q(gmem_addr_27_reg_4391[18]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[19] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[19]),
        .Q(gmem_addr_27_reg_4391[19]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[1] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[1]),
        .Q(gmem_addr_27_reg_4391[1]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[20] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[20]),
        .Q(gmem_addr_27_reg_4391[20]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[20]_i_1 
       (.CI(\gmem_addr_27_reg_4391_reg[16]_i_1_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[20]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[20]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[20]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[20]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast109_reg_3213[19:16]),
        .O(sext_ln180_fu_2856_p1[20:17]),
        .S({\gmem_addr_27_reg_4391[20]_i_2_n_1 ,\gmem_addr_27_reg_4391[20]_i_3_n_1 ,\gmem_addr_27_reg_4391[20]_i_4_n_1 ,\gmem_addr_27_reg_4391[20]_i_5_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[21] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[21]),
        .Q(gmem_addr_27_reg_4391[21]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[22] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[22]),
        .Q(gmem_addr_27_reg_4391[22]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[23] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[23]),
        .Q(gmem_addr_27_reg_4391[23]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[24] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[24]),
        .Q(gmem_addr_27_reg_4391[24]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[24]_i_1 
       (.CI(\gmem_addr_27_reg_4391_reg[20]_i_1_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[24]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[24]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[24]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[24]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast109_reg_3213[23:20]),
        .O(sext_ln180_fu_2856_p1[24:21]),
        .S({\gmem_addr_27_reg_4391[24]_i_2_n_1 ,\gmem_addr_27_reg_4391[24]_i_3_n_1 ,\gmem_addr_27_reg_4391[24]_i_4_n_1 ,\gmem_addr_27_reg_4391[24]_i_5_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[25] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[25]),
        .Q(gmem_addr_27_reg_4391[25]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[26] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[26]),
        .Q(gmem_addr_27_reg_4391[26]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[27] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[27]),
        .Q(gmem_addr_27_reg_4391[27]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[28] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[28]),
        .Q(gmem_addr_27_reg_4391[28]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[28]_i_1 
       (.CI(\gmem_addr_27_reg_4391_reg[24]_i_1_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[28]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[28]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[28]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[28]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast109_reg_3213[27:24]),
        .O(sext_ln180_fu_2856_p1[28:25]),
        .S({\gmem_addr_27_reg_4391[28]_i_2_n_1 ,\gmem_addr_27_reg_4391[28]_i_3_n_1 ,\gmem_addr_27_reg_4391[28]_i_4_n_1 ,\gmem_addr_27_reg_4391[28]_i_5_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[29] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[29]),
        .Q(gmem_addr_27_reg_4391[29]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[2] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[2]),
        .Q(gmem_addr_27_reg_4391[2]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[30] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[30]),
        .Q(gmem_addr_27_reg_4391[30]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[31] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[31]),
        .Q(gmem_addr_27_reg_4391[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[31]_i_2 
       (.CI(\gmem_addr_27_reg_4391_reg[28]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_27_reg_4391_reg[31]_i_2_CO_UNCONNECTED [3:2],\gmem_addr_27_reg_4391_reg[31]_i_2_n_3 ,\gmem_addr_27_reg_4391_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_cast109_reg_3213[29:28]}),
        .O({\NLW_gmem_addr_27_reg_4391_reg[31]_i_2_O_UNCONNECTED [3],sext_ln180_fu_2856_p1[31:29]}),
        .S({1'b0,\gmem_addr_27_reg_4391[31]_i_3_n_1 ,\gmem_addr_27_reg_4391[31]_i_4_n_1 ,\gmem_addr_27_reg_4391[31]_i_5_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[3] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[3]),
        .Q(gmem_addr_27_reg_4391[3]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[4] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[4]),
        .Q(gmem_addr_27_reg_4391[4]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_27_reg_4391_reg[4]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[4]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[4]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast109_reg_3213[4:1]),
        .O({sext_ln180_fu_2856_p1[4:2],\NLW_gmem_addr_27_reg_4391_reg[4]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_27_reg_4391[4]_i_2_n_1 ,\gmem_addr_27_reg_4391[4]_i_3_n_1 ,\gmem_addr_27_reg_4391[4]_i_4_n_1 ,\gmem_addr_27_reg_4391[4]_i_5_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[5] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[5]),
        .Q(gmem_addr_27_reg_4391[5]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[6] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[6]),
        .Q(gmem_addr_27_reg_4391[6]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[7] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[7]),
        .Q(gmem_addr_27_reg_4391[7]),
        .R(1'b0));
  FDRE \gmem_addr_27_reg_4391_reg[8] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[8]),
        .Q(gmem_addr_27_reg_4391[8]),
        .R(1'b0));
  CARRY4 \gmem_addr_27_reg_4391_reg[8]_i_1 
       (.CI(\gmem_addr_27_reg_4391_reg[4]_i_1_n_1 ),
        .CO({\gmem_addr_27_reg_4391_reg[8]_i_1_n_1 ,\gmem_addr_27_reg_4391_reg[8]_i_1_n_2 ,\gmem_addr_27_reg_4391_reg[8]_i_1_n_3 ,\gmem_addr_27_reg_4391_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast109_reg_3213[8:5]),
        .O(sext_ln180_fu_2856_p1[8:5]),
        .S({\gmem_addr_27_reg_4391[8]_i_2_n_1 ,\gmem_addr_27_reg_4391[8]_i_3_n_1 ,\gmem_addr_27_reg_4391[8]_i_4_n_1 ,\gmem_addr_27_reg_4391[8]_i_5_n_1 }));
  CARRY4 \gmem_addr_27_reg_4391_reg[8]_i_6 
       (.CI(1'b0),
        .CO({\gmem_addr_27_reg_4391_reg[8]_i_6_n_1 ,\gmem_addr_27_reg_4391_reg[8]_i_6_n_2 ,\gmem_addr_27_reg_4391_reg[8]_i_6_n_3 ,\gmem_addr_27_reg_4391_reg[8]_i_6_n_4 }),
        .CYINIT(1'b0),
        .DI(sub_ln59_1_reg_4335_reg[4:1]),
        .O({add_ln59_27_fu_2818_p2[5:3],\NLW_gmem_addr_27_reg_4391_reg[8]_i_6_O_UNCONNECTED [0]}),
        .S({\gmem_addr_27_reg_4391[8]_i_7_n_1 ,\gmem_addr_27_reg_4391[8]_i_8_n_1 ,\gmem_addr_27_reg_4391[8]_i_9_n_1 ,\gmem_addr_27_reg_4391[8]_i_10_n_1 }));
  FDRE \gmem_addr_27_reg_4391_reg[9] 
       (.C(ap_clk),
        .CE(gmem_addr_20_read_reg_43810),
        .D(sext_ln180_fu_2856_p1[9]),
        .Q(gmem_addr_27_reg_4391[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[0]_i_1 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_3_reg_3463[0]),
        .O(sext_ln215_2_fu_1358_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_17_fu_1345_p1[11]),
        .O(\gmem_addr_2_reg_3505[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_17_fu_1345_p1[10]),
        .O(\gmem_addr_2_reg_3505[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_17_fu_1345_p1[9]),
        .O(\gmem_addr_2_reg_3505[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_17_fu_1345_p1[8]),
        .O(\gmem_addr_2_reg_3505[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[15]_i_10 
       (.I0(select_ln28_1_reg_3364_reg[5]),
        .I1(select_ln28_1_reg_3364_reg[6]),
        .O(\gmem_addr_2_reg_3505[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[15]_i_11 
       (.I0(select_ln28_1_reg_3364_reg[4]),
        .I1(select_ln28_1_reg_3364_reg[5]),
        .O(\gmem_addr_2_reg_3505[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[15]_i_12 
       (.I0(select_ln28_1_reg_3364_reg[3]),
        .I1(select_ln28_1_reg_3364_reg[4]),
        .O(\gmem_addr_2_reg_3505[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[15]_i_13 
       (.I0(select_ln28_1_reg_3364_reg[1]),
        .I1(sub_ln42_3_reg_3463[6]),
        .O(\gmem_addr_2_reg_3505[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[15]_i_14 
       (.I0(select_ln28_1_reg_3364_reg[0]),
        .I1(sub_ln42_3_reg_3463[5]),
        .O(sext_ln42_17_fu_1345_p1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_2_reg_3505[15]_i_2 
       (.I0(sext_ln42_17_fu_1345_p1[12]),
        .O(\gmem_addr_2_reg_3505[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[15]_i_4 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_2_reg_3505[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[15]_i_5 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_2_reg_3505[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[15]_i_6 
       (.I0(sext_ln42_17_fu_1345_p1[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_2_reg_3505[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[15]_i_7 
       (.I0(sext_ln42_17_fu_1345_p1[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_2_reg_3505[15]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_2_reg_3505[15]_i_9 
       (.I0(select_ln28_1_reg_3364_reg[6]),
        .O(\gmem_addr_2_reg_3505[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_2_reg_3505[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_2_reg_3505[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_2_reg_3505[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_2_reg_3505[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_2_reg_3505[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_2_reg_3505[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_2_reg_3505[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_2_reg_3505[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_2_reg_3505[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_2_reg_3505[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_2_reg_3505[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_2_reg_3505[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_2_reg_3505[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_2_reg_3505[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_2_reg_3505[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_2_reg_3505[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_2_reg_3505[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sub_ln42_3_reg_3463[3]),
        .O(\gmem_addr_2_reg_3505[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_3_reg_3463[2]),
        .O(\gmem_addr_2_reg_3505[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[3]_i_4 
       (.I0(sub_ln42_3_reg_3463[1]),
        .I1(p_cast_reg_3218[1]),
        .O(\gmem_addr_2_reg_3505[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_3_reg_3463[0]),
        .O(\gmem_addr_2_reg_3505[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_17_fu_1345_p1[7]),
        .O(\gmem_addr_2_reg_3505[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_17_fu_1345_p1[6]),
        .O(\gmem_addr_2_reg_3505[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_2_reg_3505[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sub_ln42_3_reg_3463[5]),
        .I2(select_ln28_1_reg_3364_reg[0]),
        .O(\gmem_addr_2_reg_3505[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_2_reg_3505[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sub_ln42_3_reg_3463[4]),
        .O(\gmem_addr_2_reg_3505[7]_i_5_n_1 ));
  FDRE \gmem_addr_2_reg_3505_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[0]),
        .Q(gmem_addr_2_reg_3505[0]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[10]),
        .Q(gmem_addr_2_reg_3505[10]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[11]),
        .Q(gmem_addr_2_reg_3505[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[11]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_2_reg_3505_reg[11]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[11]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[11]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_2_fu_1358_p1[11:8]),
        .S({\gmem_addr_2_reg_3505[11]_i_2_n_1 ,\gmem_addr_2_reg_3505[11]_i_3_n_1 ,\gmem_addr_2_reg_3505[11]_i_4_n_1 ,\gmem_addr_2_reg_3505[11]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[12]),
        .Q(gmem_addr_2_reg_3505[12]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[13]),
        .Q(gmem_addr_2_reg_3505[13]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[14]),
        .Q(gmem_addr_2_reg_3505[14]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[15]),
        .Q(gmem_addr_2_reg_3505[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[15]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_2_reg_3505_reg[15]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[15]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[15]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_2_reg_3505[15]_i_2_n_1 ,sext_ln42_17_fu_1345_p1[12]}),
        .O(sext_ln215_2_fu_1358_p1[15:12]),
        .S({\gmem_addr_2_reg_3505[15]_i_4_n_1 ,\gmem_addr_2_reg_3505[15]_i_5_n_1 ,\gmem_addr_2_reg_3505[15]_i_6_n_1 ,\gmem_addr_2_reg_3505[15]_i_7_n_1 }));
  CARRY4 \gmem_addr_2_reg_3505_reg[15]_i_3 
       (.CI(\gmem_addr_2_reg_3505_reg[15]_i_8_n_1 ),
        .CO({\NLW_gmem_addr_2_reg_3505_reg[15]_i_3_CO_UNCONNECTED [3],\gmem_addr_2_reg_3505_reg[15]_i_3_n_2 ,\gmem_addr_2_reg_3505_reg[15]_i_3_n_3 ,\gmem_addr_2_reg_3505_reg[15]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_1_reg_3364_reg[5:3]}),
        .O(sext_ln42_17_fu_1345_p1[12:9]),
        .S({\gmem_addr_2_reg_3505[15]_i_9_n_1 ,\gmem_addr_2_reg_3505[15]_i_10_n_1 ,\gmem_addr_2_reg_3505[15]_i_11_n_1 ,\gmem_addr_2_reg_3505[15]_i_12_n_1 }));
  CARRY4 \gmem_addr_2_reg_3505_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_3505_reg[15]_i_8_n_1 ,\gmem_addr_2_reg_3505_reg[15]_i_8_n_2 ,\gmem_addr_2_reg_3505_reg[15]_i_8_n_3 ,\gmem_addr_2_reg_3505_reg[15]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,select_ln28_1_reg_3364_reg[1:0]}),
        .O({sext_ln42_17_fu_1345_p1[8:6],\NLW_gmem_addr_2_reg_3505_reg[15]_i_8_O_UNCONNECTED [0]}),
        .S({select_ln28_1_reg_3364_reg[3:2],\gmem_addr_2_reg_3505[15]_i_13_n_1 ,sext_ln42_17_fu_1345_p1[5]}));
  FDRE \gmem_addr_2_reg_3505_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[16]),
        .Q(gmem_addr_2_reg_3505[16]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[17]),
        .Q(gmem_addr_2_reg_3505[17]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[18]),
        .Q(gmem_addr_2_reg_3505[18]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[19]),
        .Q(gmem_addr_2_reg_3505[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[19]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_2_reg_3505_reg[19]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[19]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[19]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_2_fu_1358_p1[19:16]),
        .S({\gmem_addr_2_reg_3505[19]_i_2_n_1 ,\gmem_addr_2_reg_3505[19]_i_3_n_1 ,\gmem_addr_2_reg_3505[19]_i_4_n_1 ,\gmem_addr_2_reg_3505[19]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[1]),
        .Q(gmem_addr_2_reg_3505[1]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[20]),
        .Q(gmem_addr_2_reg_3505[20]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[21]),
        .Q(gmem_addr_2_reg_3505[21]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[22]),
        .Q(gmem_addr_2_reg_3505[22]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[23]),
        .Q(gmem_addr_2_reg_3505[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[23]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_2_reg_3505_reg[23]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[23]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[23]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_2_fu_1358_p1[23:20]),
        .S({\gmem_addr_2_reg_3505[23]_i_2_n_1 ,\gmem_addr_2_reg_3505[23]_i_3_n_1 ,\gmem_addr_2_reg_3505[23]_i_4_n_1 ,\gmem_addr_2_reg_3505[23]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[24]),
        .Q(gmem_addr_2_reg_3505[24]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[25]),
        .Q(gmem_addr_2_reg_3505[25]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[26]),
        .Q(gmem_addr_2_reg_3505[26]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[27]),
        .Q(gmem_addr_2_reg_3505[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[27]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_2_reg_3505_reg[27]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[27]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[27]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_2_fu_1358_p1[27:24]),
        .S({\gmem_addr_2_reg_3505[27]_i_2_n_1 ,\gmem_addr_2_reg_3505[27]_i_3_n_1 ,\gmem_addr_2_reg_3505[27]_i_4_n_1 ,\gmem_addr_2_reg_3505[27]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[28]),
        .Q(gmem_addr_2_reg_3505[28]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[29]),
        .Q(gmem_addr_2_reg_3505[29]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[2]),
        .Q(gmem_addr_2_reg_3505[2]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[30]),
        .Q(gmem_addr_2_reg_3505[30]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[31]),
        .Q(gmem_addr_2_reg_3505[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[31]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_2_reg_3505_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_2_reg_3505_reg[31]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[31]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_2_fu_1358_p1[31:28]),
        .S({\gmem_addr_2_reg_3505[31]_i_2_n_1 ,\gmem_addr_2_reg_3505[31]_i_3_n_1 ,\gmem_addr_2_reg_3505[31]_i_4_n_1 ,\gmem_addr_2_reg_3505[31]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[3]),
        .Q(gmem_addr_2_reg_3505[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_2_reg_3505_reg[3]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[3]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[3]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_2_fu_1358_p1[3:1],\NLW_gmem_addr_2_reg_3505_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_2_reg_3505[3]_i_2_n_1 ,\gmem_addr_2_reg_3505[3]_i_3_n_1 ,\gmem_addr_2_reg_3505[3]_i_4_n_1 ,\gmem_addr_2_reg_3505[3]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[4]),
        .Q(gmem_addr_2_reg_3505[4]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[5]),
        .Q(gmem_addr_2_reg_3505[5]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[6]),
        .Q(gmem_addr_2_reg_3505[6]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[7]),
        .Q(gmem_addr_2_reg_3505[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_2_reg_3505_reg[7]_i_1 
       (.CI(\gmem_addr_2_reg_3505_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_2_reg_3505_reg[7]_i_1_n_1 ,\gmem_addr_2_reg_3505_reg[7]_i_1_n_2 ,\gmem_addr_2_reg_3505_reg[7]_i_1_n_3 ,\gmem_addr_2_reg_3505_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_2_fu_1358_p1[7:4]),
        .S({\gmem_addr_2_reg_3505[7]_i_2_n_1 ,\gmem_addr_2_reg_3505[7]_i_3_n_1 ,\gmem_addr_2_reg_3505[7]_i_4_n_1 ,\gmem_addr_2_reg_3505[7]_i_5_n_1 }));
  FDRE \gmem_addr_2_reg_3505_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[8]),
        .Q(gmem_addr_2_reg_3505[8]),
        .R(1'b0));
  FDRE \gmem_addr_2_reg_3505_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sext_ln215_2_fu_1358_p1[9]),
        .Q(gmem_addr_2_reg_3505[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_18_fu_1381_p1[11]),
        .O(\gmem_addr_3_reg_3521[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_18_fu_1381_p1[10]),
        .O(\gmem_addr_3_reg_3521[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_18_fu_1381_p1[9]),
        .O(\gmem_addr_3_reg_3521[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_18_fu_1381_p1[8]),
        .O(\gmem_addr_3_reg_3521[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[15]_i_10 
       (.I0(select_ln28_2_reg_3492[10]),
        .I1(select_ln28_2_reg_3492[11]),
        .O(\gmem_addr_3_reg_3521[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[15]_i_11 
       (.I0(select_ln28_2_reg_3492[9]),
        .I1(select_ln28_2_reg_3492[10]),
        .O(\gmem_addr_3_reg_3521[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[15]_i_12 
       (.I0(select_ln28_2_reg_3492[8]),
        .I1(select_ln28_2_reg_3492[9]),
        .O(\gmem_addr_3_reg_3521[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[15]_i_13 
       (.I0(select_ln28_2_reg_3492[6]),
        .I1(sext_ln42_8_reg_3417[6]),
        .O(\gmem_addr_3_reg_3521[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[15]_i_14 
       (.I0(select_ln28_2_reg_3492[5]),
        .I1(sext_ln42_8_reg_3417[5]),
        .O(sext_ln42_18_fu_1381_p1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_3521[15]_i_2 
       (.I0(sext_ln42_18_fu_1381_p1[12]),
        .O(\gmem_addr_3_reg_3521[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[15]_i_4 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_3_reg_3521[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[15]_i_5 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_3_reg_3521[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[15]_i_6 
       (.I0(sext_ln42_18_fu_1381_p1[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_3_reg_3521[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[15]_i_7 
       (.I0(sext_ln42_18_fu_1381_p1[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_3_reg_3521[15]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_3_reg_3521[15]_i_9 
       (.I0(select_ln28_2_reg_3492[11]),
        .O(\gmem_addr_3_reg_3521[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_3_reg_3521[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_3_reg_3521[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_3_reg_3521[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_3_reg_3521[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_3_reg_3521[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_3_reg_3521[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_3_reg_3521[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_3_reg_3521[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_3_reg_3521[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_3_reg_3521[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_3_reg_3521[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_3_reg_3521[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[31]_i_3 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_3_reg_3521[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_3_reg_3521[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_3_reg_3521[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_3_reg_3521[31]_i_6 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_3_reg_3521[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_8_reg_3417[3]),
        .O(\gmem_addr_3_reg_3521[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sext_ln42_8_reg_3417[2]),
        .O(\gmem_addr_3_reg_3521[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sext_ln42_8_reg_3417[1]),
        .O(\gmem_addr_3_reg_3521[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sext_ln42_8_reg_3417[0]),
        .O(\gmem_addr_3_reg_3521[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_18_fu_1381_p1[7]),
        .O(\gmem_addr_3_reg_3521[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_18_fu_1381_p1[6]),
        .O(\gmem_addr_3_reg_3521[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_3_reg_3521[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_8_reg_3417[5]),
        .I2(select_ln28_2_reg_3492[5]),
        .O(\gmem_addr_3_reg_3521[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_3_reg_3521[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_8_reg_3417[4]),
        .O(\gmem_addr_3_reg_3521[7]_i_5_n_1 ));
  FDRE \gmem_addr_3_reg_3521_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[0]),
        .Q(gmem_addr_3_reg_3521[0]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[10]),
        .Q(gmem_addr_3_reg_3521[10]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[11]),
        .Q(gmem_addr_3_reg_3521[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[11]_i_1 
       (.CI(\gmem_addr_3_reg_3521_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_3_reg_3521_reg[11]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[11]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[11]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_3_fu_1394_p1[11:8]),
        .S({\gmem_addr_3_reg_3521[11]_i_2_n_1 ,\gmem_addr_3_reg_3521[11]_i_3_n_1 ,\gmem_addr_3_reg_3521[11]_i_4_n_1 ,\gmem_addr_3_reg_3521[11]_i_5_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[12]),
        .Q(gmem_addr_3_reg_3521[12]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[13]),
        .Q(gmem_addr_3_reg_3521[13]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[14]),
        .Q(gmem_addr_3_reg_3521[14]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[15]),
        .Q(gmem_addr_3_reg_3521[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[15]_i_1 
       (.CI(\gmem_addr_3_reg_3521_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_3_reg_3521_reg[15]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[15]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[15]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_3_reg_3521[15]_i_2_n_1 ,sext_ln42_18_fu_1381_p1[12]}),
        .O(sext_ln215_3_fu_1394_p1[15:12]),
        .S({\gmem_addr_3_reg_3521[15]_i_4_n_1 ,\gmem_addr_3_reg_3521[15]_i_5_n_1 ,\gmem_addr_3_reg_3521[15]_i_6_n_1 ,\gmem_addr_3_reg_3521[15]_i_7_n_1 }));
  CARRY4 \gmem_addr_3_reg_3521_reg[15]_i_3 
       (.CI(\gmem_addr_3_reg_3521_reg[15]_i_8_n_1 ),
        .CO({\NLW_gmem_addr_3_reg_3521_reg[15]_i_3_CO_UNCONNECTED [3],\gmem_addr_3_reg_3521_reg[15]_i_3_n_2 ,\gmem_addr_3_reg_3521_reg[15]_i_3_n_3 ,\gmem_addr_3_reg_3521_reg[15]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_2_reg_3492[10:8]}),
        .O(sext_ln42_18_fu_1381_p1[12:9]),
        .S({\gmem_addr_3_reg_3521[15]_i_9_n_1 ,\gmem_addr_3_reg_3521[15]_i_10_n_1 ,\gmem_addr_3_reg_3521[15]_i_11_n_1 ,\gmem_addr_3_reg_3521[15]_i_12_n_1 }));
  CARRY4 \gmem_addr_3_reg_3521_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_3521_reg[15]_i_8_n_1 ,\gmem_addr_3_reg_3521_reg[15]_i_8_n_2 ,\gmem_addr_3_reg_3521_reg[15]_i_8_n_3 ,\gmem_addr_3_reg_3521_reg[15]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,select_ln28_2_reg_3492[6:5]}),
        .O({sext_ln42_18_fu_1381_p1[8:6],\NLW_gmem_addr_3_reg_3521_reg[15]_i_8_O_UNCONNECTED [0]}),
        .S({select_ln28_2_reg_3492[8:7],\gmem_addr_3_reg_3521[15]_i_13_n_1 ,sext_ln42_18_fu_1381_p1[5]}));
  FDRE \gmem_addr_3_reg_3521_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[16]),
        .Q(gmem_addr_3_reg_3521[16]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[17]),
        .Q(gmem_addr_3_reg_3521[17]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[18]),
        .Q(gmem_addr_3_reg_3521[18]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[19]),
        .Q(gmem_addr_3_reg_3521[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[19]_i_1 
       (.CI(\gmem_addr_3_reg_3521_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_3_reg_3521_reg[19]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[19]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[19]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_3_fu_1394_p1[19:16]),
        .S({\gmem_addr_3_reg_3521[19]_i_2_n_1 ,\gmem_addr_3_reg_3521[19]_i_3_n_1 ,\gmem_addr_3_reg_3521[19]_i_4_n_1 ,\gmem_addr_3_reg_3521[19]_i_5_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[1]),
        .Q(gmem_addr_3_reg_3521[1]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[20]),
        .Q(gmem_addr_3_reg_3521[20]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[21]),
        .Q(gmem_addr_3_reg_3521[21]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[22]),
        .Q(gmem_addr_3_reg_3521[22]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[23]),
        .Q(gmem_addr_3_reg_3521[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[23]_i_1 
       (.CI(\gmem_addr_3_reg_3521_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_3_reg_3521_reg[23]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[23]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[23]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_3_fu_1394_p1[23:20]),
        .S({\gmem_addr_3_reg_3521[23]_i_2_n_1 ,\gmem_addr_3_reg_3521[23]_i_3_n_1 ,\gmem_addr_3_reg_3521[23]_i_4_n_1 ,\gmem_addr_3_reg_3521[23]_i_5_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[24]),
        .Q(gmem_addr_3_reg_3521[24]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[25]),
        .Q(gmem_addr_3_reg_3521[25]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[26]),
        .Q(gmem_addr_3_reg_3521[26]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[27]),
        .Q(gmem_addr_3_reg_3521[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[27]_i_1 
       (.CI(\gmem_addr_3_reg_3521_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_3_reg_3521_reg[27]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[27]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[27]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_3_fu_1394_p1[27:24]),
        .S({\gmem_addr_3_reg_3521[27]_i_2_n_1 ,\gmem_addr_3_reg_3521[27]_i_3_n_1 ,\gmem_addr_3_reg_3521[27]_i_4_n_1 ,\gmem_addr_3_reg_3521[27]_i_5_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[28]),
        .Q(gmem_addr_3_reg_3521[28]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[29]),
        .Q(gmem_addr_3_reg_3521[29]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[2]),
        .Q(gmem_addr_3_reg_3521[2]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[30]),
        .Q(gmem_addr_3_reg_3521[30]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[31]),
        .Q(gmem_addr_3_reg_3521[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[31]_i_2 
       (.CI(\gmem_addr_3_reg_3521_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_3_reg_3521_reg[31]_i_2_CO_UNCONNECTED [3],\gmem_addr_3_reg_3521_reg[31]_i_2_n_2 ,\gmem_addr_3_reg_3521_reg[31]_i_2_n_3 ,\gmem_addr_3_reg_3521_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_3_fu_1394_p1[31:28]),
        .S({\gmem_addr_3_reg_3521[31]_i_3_n_1 ,\gmem_addr_3_reg_3521[31]_i_4_n_1 ,\gmem_addr_3_reg_3521[31]_i_5_n_1 ,\gmem_addr_3_reg_3521[31]_i_6_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[3]),
        .Q(gmem_addr_3_reg_3521[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_3_reg_3521_reg[3]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[3]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[3]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_3_fu_1394_p1[3:0]),
        .S({\gmem_addr_3_reg_3521[3]_i_2_n_1 ,\gmem_addr_3_reg_3521[3]_i_3_n_1 ,\gmem_addr_3_reg_3521[3]_i_4_n_1 ,\gmem_addr_3_reg_3521[3]_i_5_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[4]),
        .Q(gmem_addr_3_reg_3521[4]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[5]),
        .Q(gmem_addr_3_reg_3521[5]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[6]),
        .Q(gmem_addr_3_reg_3521[6]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[7]),
        .Q(gmem_addr_3_reg_3521[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_3_reg_3521_reg[7]_i_1 
       (.CI(\gmem_addr_3_reg_3521_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_3_reg_3521_reg[7]_i_1_n_1 ,\gmem_addr_3_reg_3521_reg[7]_i_1_n_2 ,\gmem_addr_3_reg_3521_reg[7]_i_1_n_3 ,\gmem_addr_3_reg_3521_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_3_fu_1394_p1[7:4]),
        .S({\gmem_addr_3_reg_3521[7]_i_2_n_1 ,\gmem_addr_3_reg_3521[7]_i_3_n_1 ,\gmem_addr_3_reg_3521[7]_i_4_n_1 ,\gmem_addr_3_reg_3521[7]_i_5_n_1 }));
  FDRE \gmem_addr_3_reg_3521_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[8]),
        .Q(gmem_addr_3_reg_3521[8]),
        .R(1'b0));
  FDRE \gmem_addr_3_reg_3521_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_18),
        .D(sext_ln215_3_fu_1394_p1[9]),
        .Q(gmem_addr_3_reg_3521[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_19_fu_1449_p1[11]),
        .O(\gmem_addr_4_reg_3554[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_19_fu_1449_p1[10]),
        .O(\gmem_addr_4_reg_3554[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_19_fu_1449_p1[9]),
        .O(\gmem_addr_4_reg_3554[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_19_fu_1449_p1[8]),
        .O(\gmem_addr_4_reg_3554[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[15]_i_10 
       (.I0(select_ln28_2_reg_3492[10]),
        .I1(select_ln28_2_reg_3492[11]),
        .O(\gmem_addr_4_reg_3554[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[15]_i_11 
       (.I0(select_ln28_2_reg_3492[9]),
        .I1(select_ln28_2_reg_3492[10]),
        .O(\gmem_addr_4_reg_3554[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[15]_i_12 
       (.I0(select_ln28_2_reg_3492[8]),
        .I1(select_ln28_2_reg_3492[9]),
        .O(\gmem_addr_4_reg_3554[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[15]_i_13 
       (.I0(select_ln28_2_reg_3492[6]),
        .I1(sext_ln42_12_reg_3451[6]),
        .O(\gmem_addr_4_reg_3554[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[15]_i_14 
       (.I0(select_ln28_2_reg_3492[5]),
        .I1(sext_ln42_12_reg_3451[5]),
        .O(sext_ln42_19_fu_1449_p1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_4_reg_3554[15]_i_2 
       (.I0(sext_ln42_19_fu_1449_p1[12]),
        .O(\gmem_addr_4_reg_3554[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[15]_i_4 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_4_reg_3554[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[15]_i_5 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_4_reg_3554[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[15]_i_6 
       (.I0(sext_ln42_19_fu_1449_p1[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_4_reg_3554[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[15]_i_7 
       (.I0(sext_ln42_19_fu_1449_p1[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_4_reg_3554[15]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_4_reg_3554[15]_i_9 
       (.I0(select_ln28_2_reg_3492[11]),
        .O(\gmem_addr_4_reg_3554[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_4_reg_3554[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_4_reg_3554[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_4_reg_3554[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_4_reg_3554[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_4_reg_3554[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_4_reg_3554[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_4_reg_3554[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_4_reg_3554[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_4_reg_3554[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_4_reg_3554[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_4_reg_3554[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_4_reg_3554[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_4_reg_3554[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_4_reg_3554[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_4_reg_3554[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_4_reg_3554[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_4_reg_3554[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_12_reg_3451[3]),
        .O(\gmem_addr_4_reg_3554[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sext_ln42_12_reg_3451[2]),
        .O(\gmem_addr_4_reg_3554[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sext_ln42_12_reg_3451[1]),
        .O(\gmem_addr_4_reg_3554[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sext_ln42_12_reg_3451[0]),
        .O(\gmem_addr_4_reg_3554[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_19_fu_1449_p1[7]),
        .O(\gmem_addr_4_reg_3554[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_19_fu_1449_p1[6]),
        .O(\gmem_addr_4_reg_3554[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_4_reg_3554[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_12_reg_3451[5]),
        .I2(select_ln28_2_reg_3492[5]),
        .O(\gmem_addr_4_reg_3554[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_4_reg_3554[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_12_reg_3451[4]),
        .O(\gmem_addr_4_reg_3554[7]_i_5_n_1 ));
  FDRE \gmem_addr_4_reg_3554_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[0]),
        .Q(gmem_addr_4_reg_3554[0]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[10]),
        .Q(gmem_addr_4_reg_3554[10]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[11]),
        .Q(gmem_addr_4_reg_3554[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[11]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_4_reg_3554_reg[11]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[11]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[11]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_4_fu_1462_p1[11:8]),
        .S({\gmem_addr_4_reg_3554[11]_i_2_n_1 ,\gmem_addr_4_reg_3554[11]_i_3_n_1 ,\gmem_addr_4_reg_3554[11]_i_4_n_1 ,\gmem_addr_4_reg_3554[11]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[12]),
        .Q(gmem_addr_4_reg_3554[12]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[13]),
        .Q(gmem_addr_4_reg_3554[13]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[14]),
        .Q(gmem_addr_4_reg_3554[14]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[15]),
        .Q(gmem_addr_4_reg_3554[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[15]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_4_reg_3554_reg[15]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[15]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[15]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_4_reg_3554[15]_i_2_n_1 ,sext_ln42_19_fu_1449_p1[12]}),
        .O(sext_ln215_4_fu_1462_p1[15:12]),
        .S({\gmem_addr_4_reg_3554[15]_i_4_n_1 ,\gmem_addr_4_reg_3554[15]_i_5_n_1 ,\gmem_addr_4_reg_3554[15]_i_6_n_1 ,\gmem_addr_4_reg_3554[15]_i_7_n_1 }));
  CARRY4 \gmem_addr_4_reg_3554_reg[15]_i_3 
       (.CI(\gmem_addr_4_reg_3554_reg[15]_i_8_n_1 ),
        .CO({\NLW_gmem_addr_4_reg_3554_reg[15]_i_3_CO_UNCONNECTED [3],\gmem_addr_4_reg_3554_reg[15]_i_3_n_2 ,\gmem_addr_4_reg_3554_reg[15]_i_3_n_3 ,\gmem_addr_4_reg_3554_reg[15]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_2_reg_3492[10:8]}),
        .O(sext_ln42_19_fu_1449_p1[12:9]),
        .S({\gmem_addr_4_reg_3554[15]_i_9_n_1 ,\gmem_addr_4_reg_3554[15]_i_10_n_1 ,\gmem_addr_4_reg_3554[15]_i_11_n_1 ,\gmem_addr_4_reg_3554[15]_i_12_n_1 }));
  CARRY4 \gmem_addr_4_reg_3554_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_3554_reg[15]_i_8_n_1 ,\gmem_addr_4_reg_3554_reg[15]_i_8_n_2 ,\gmem_addr_4_reg_3554_reg[15]_i_8_n_3 ,\gmem_addr_4_reg_3554_reg[15]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,select_ln28_2_reg_3492[6:5]}),
        .O({sext_ln42_19_fu_1449_p1[8:6],\NLW_gmem_addr_4_reg_3554_reg[15]_i_8_O_UNCONNECTED [0]}),
        .S({select_ln28_2_reg_3492[8:7],\gmem_addr_4_reg_3554[15]_i_13_n_1 ,sext_ln42_19_fu_1449_p1[5]}));
  FDRE \gmem_addr_4_reg_3554_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[16]),
        .Q(gmem_addr_4_reg_3554[16]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[17]),
        .Q(gmem_addr_4_reg_3554[17]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[18]),
        .Q(gmem_addr_4_reg_3554[18]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[19]),
        .Q(gmem_addr_4_reg_3554[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[19]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_4_reg_3554_reg[19]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[19]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[19]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_4_fu_1462_p1[19:16]),
        .S({\gmem_addr_4_reg_3554[19]_i_2_n_1 ,\gmem_addr_4_reg_3554[19]_i_3_n_1 ,\gmem_addr_4_reg_3554[19]_i_4_n_1 ,\gmem_addr_4_reg_3554[19]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[1]),
        .Q(gmem_addr_4_reg_3554[1]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[20]),
        .Q(gmem_addr_4_reg_3554[20]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[21]),
        .Q(gmem_addr_4_reg_3554[21]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[22]),
        .Q(gmem_addr_4_reg_3554[22]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[23]),
        .Q(gmem_addr_4_reg_3554[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[23]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_4_reg_3554_reg[23]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[23]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[23]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_4_fu_1462_p1[23:20]),
        .S({\gmem_addr_4_reg_3554[23]_i_2_n_1 ,\gmem_addr_4_reg_3554[23]_i_3_n_1 ,\gmem_addr_4_reg_3554[23]_i_4_n_1 ,\gmem_addr_4_reg_3554[23]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[24]),
        .Q(gmem_addr_4_reg_3554[24]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[25]),
        .Q(gmem_addr_4_reg_3554[25]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[26]),
        .Q(gmem_addr_4_reg_3554[26]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[27]),
        .Q(gmem_addr_4_reg_3554[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[27]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_4_reg_3554_reg[27]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[27]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[27]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_4_fu_1462_p1[27:24]),
        .S({\gmem_addr_4_reg_3554[27]_i_2_n_1 ,\gmem_addr_4_reg_3554[27]_i_3_n_1 ,\gmem_addr_4_reg_3554[27]_i_4_n_1 ,\gmem_addr_4_reg_3554[27]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[28]),
        .Q(gmem_addr_4_reg_3554[28]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[29]),
        .Q(gmem_addr_4_reg_3554[29]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[2]),
        .Q(gmem_addr_4_reg_3554[2]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[30]),
        .Q(gmem_addr_4_reg_3554[30]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[31]),
        .Q(gmem_addr_4_reg_3554[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[31]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_4_reg_3554_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_4_reg_3554_reg[31]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[31]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_4_fu_1462_p1[31:28]),
        .S({\gmem_addr_4_reg_3554[31]_i_2_n_1 ,\gmem_addr_4_reg_3554[31]_i_3_n_1 ,\gmem_addr_4_reg_3554[31]_i_4_n_1 ,\gmem_addr_4_reg_3554[31]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[3]),
        .Q(gmem_addr_4_reg_3554[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_4_reg_3554_reg[3]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[3]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[3]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_4_fu_1462_p1[3:0]),
        .S({\gmem_addr_4_reg_3554[3]_i_2_n_1 ,\gmem_addr_4_reg_3554[3]_i_3_n_1 ,\gmem_addr_4_reg_3554[3]_i_4_n_1 ,\gmem_addr_4_reg_3554[3]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[4]),
        .Q(gmem_addr_4_reg_3554[4]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[5]),
        .Q(gmem_addr_4_reg_3554[5]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[6]),
        .Q(gmem_addr_4_reg_3554[6]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[7]),
        .Q(gmem_addr_4_reg_3554[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_4_reg_3554_reg[7]_i_1 
       (.CI(\gmem_addr_4_reg_3554_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_4_reg_3554_reg[7]_i_1_n_1 ,\gmem_addr_4_reg_3554_reg[7]_i_1_n_2 ,\gmem_addr_4_reg_3554_reg[7]_i_1_n_3 ,\gmem_addr_4_reg_3554_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_4_fu_1462_p1[7:4]),
        .S({\gmem_addr_4_reg_3554[7]_i_2_n_1 ,\gmem_addr_4_reg_3554[7]_i_3_n_1 ,\gmem_addr_4_reg_3554[7]_i_4_n_1 ,\gmem_addr_4_reg_3554[7]_i_5_n_1 }));
  FDRE \gmem_addr_4_reg_3554_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[8]),
        .Q(gmem_addr_4_reg_3554[8]),
        .R(1'b0));
  FDRE \gmem_addr_4_reg_3554_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_4_fu_1462_p1[9]),
        .Q(gmem_addr_4_reg_3554[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_20_fu_1476_p1[11]),
        .O(\gmem_addr_5_reg_3560[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_20_fu_1476_p1[10]),
        .O(\gmem_addr_5_reg_3560[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_20_fu_1476_p1[9]),
        .O(\gmem_addr_5_reg_3560[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_20_fu_1476_p1[8]),
        .O(\gmem_addr_5_reg_3560[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[15]_i_10 
       (.I0(select_ln28_2_reg_3492[10]),
        .I1(select_ln28_2_reg_3492[11]),
        .O(\gmem_addr_5_reg_3560[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[15]_i_11 
       (.I0(select_ln28_2_reg_3492[9]),
        .I1(select_ln28_2_reg_3492[10]),
        .O(\gmem_addr_5_reg_3560[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[15]_i_12 
       (.I0(select_ln28_2_reg_3492[8]),
        .I1(select_ln28_2_reg_3492[9]),
        .O(\gmem_addr_5_reg_3560[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[15]_i_13 
       (.I0(select_ln28_2_reg_3492[6]),
        .I1(sext_ln42_16_reg_3499[6]),
        .O(\gmem_addr_5_reg_3560[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[15]_i_14 
       (.I0(select_ln28_2_reg_3492[5]),
        .I1(sext_ln42_16_reg_3499[5]),
        .O(sext_ln42_20_fu_1476_p1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_5_reg_3560[15]_i_2 
       (.I0(sext_ln42_20_fu_1476_p1[12]),
        .O(\gmem_addr_5_reg_3560[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[15]_i_4 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_5_reg_3560[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[15]_i_5 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_5_reg_3560[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[15]_i_6 
       (.I0(sext_ln42_20_fu_1476_p1[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_5_reg_3560[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[15]_i_7 
       (.I0(sext_ln42_20_fu_1476_p1[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_5_reg_3560[15]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_5_reg_3560[15]_i_9 
       (.I0(select_ln28_2_reg_3492[11]),
        .O(\gmem_addr_5_reg_3560[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_5_reg_3560[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_5_reg_3560[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_5_reg_3560[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_5_reg_3560[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_5_reg_3560[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_5_reg_3560[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_5_reg_3560[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_5_reg_3560[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_5_reg_3560[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_5_reg_3560[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_5_reg_3560[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_5_reg_3560[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_5_reg_3560[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_5_reg_3560[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_5_reg_3560[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_5_reg_3560[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_5_reg_3560[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sext_ln42_16_reg_3499[3]),
        .O(\gmem_addr_5_reg_3560[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sext_ln42_16_reg_3499[2]),
        .O(\gmem_addr_5_reg_3560[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(sext_ln42_16_reg_3499[1]),
        .O(\gmem_addr_5_reg_3560[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sext_ln42_16_reg_3499[0]),
        .O(\gmem_addr_5_reg_3560[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_20_fu_1476_p1[7]),
        .O(\gmem_addr_5_reg_3560[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_20_fu_1476_p1[6]),
        .O(\gmem_addr_5_reg_3560[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_5_reg_3560[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sext_ln42_16_reg_3499[5]),
        .I2(select_ln28_2_reg_3492[5]),
        .O(\gmem_addr_5_reg_3560[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_5_reg_3560[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sext_ln42_16_reg_3499[4]),
        .O(\gmem_addr_5_reg_3560[7]_i_5_n_1 ));
  FDRE \gmem_addr_5_reg_3560_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[0]),
        .Q(gmem_addr_5_reg_3560[0]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[10]),
        .Q(gmem_addr_5_reg_3560[10]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[11]),
        .Q(gmem_addr_5_reg_3560[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[11]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_5_reg_3560_reg[11]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[11]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[11]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_5_fu_1489_p1[11:8]),
        .S({\gmem_addr_5_reg_3560[11]_i_2_n_1 ,\gmem_addr_5_reg_3560[11]_i_3_n_1 ,\gmem_addr_5_reg_3560[11]_i_4_n_1 ,\gmem_addr_5_reg_3560[11]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[12]),
        .Q(gmem_addr_5_reg_3560[12]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[13]),
        .Q(gmem_addr_5_reg_3560[13]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[14]),
        .Q(gmem_addr_5_reg_3560[14]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[15]),
        .Q(gmem_addr_5_reg_3560[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[15]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_5_reg_3560_reg[15]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[15]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[15]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_5_reg_3560[15]_i_2_n_1 ,sext_ln42_20_fu_1476_p1[12]}),
        .O(sext_ln215_5_fu_1489_p1[15:12]),
        .S({\gmem_addr_5_reg_3560[15]_i_4_n_1 ,\gmem_addr_5_reg_3560[15]_i_5_n_1 ,\gmem_addr_5_reg_3560[15]_i_6_n_1 ,\gmem_addr_5_reg_3560[15]_i_7_n_1 }));
  CARRY4 \gmem_addr_5_reg_3560_reg[15]_i_3 
       (.CI(\gmem_addr_5_reg_3560_reg[15]_i_8_n_1 ),
        .CO({\NLW_gmem_addr_5_reg_3560_reg[15]_i_3_CO_UNCONNECTED [3],\gmem_addr_5_reg_3560_reg[15]_i_3_n_2 ,\gmem_addr_5_reg_3560_reg[15]_i_3_n_3 ,\gmem_addr_5_reg_3560_reg[15]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_2_reg_3492[10:8]}),
        .O(sext_ln42_20_fu_1476_p1[12:9]),
        .S({\gmem_addr_5_reg_3560[15]_i_9_n_1 ,\gmem_addr_5_reg_3560[15]_i_10_n_1 ,\gmem_addr_5_reg_3560[15]_i_11_n_1 ,\gmem_addr_5_reg_3560[15]_i_12_n_1 }));
  CARRY4 \gmem_addr_5_reg_3560_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\gmem_addr_5_reg_3560_reg[15]_i_8_n_1 ,\gmem_addr_5_reg_3560_reg[15]_i_8_n_2 ,\gmem_addr_5_reg_3560_reg[15]_i_8_n_3 ,\gmem_addr_5_reg_3560_reg[15]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,select_ln28_2_reg_3492[6:5]}),
        .O({sext_ln42_20_fu_1476_p1[8:6],\NLW_gmem_addr_5_reg_3560_reg[15]_i_8_O_UNCONNECTED [0]}),
        .S({select_ln28_2_reg_3492[8:7],\gmem_addr_5_reg_3560[15]_i_13_n_1 ,sext_ln42_20_fu_1476_p1[5]}));
  FDRE \gmem_addr_5_reg_3560_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[16]),
        .Q(gmem_addr_5_reg_3560[16]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[17]),
        .Q(gmem_addr_5_reg_3560[17]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[18]),
        .Q(gmem_addr_5_reg_3560[18]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[19]),
        .Q(gmem_addr_5_reg_3560[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[19]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_5_reg_3560_reg[19]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[19]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[19]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_5_fu_1489_p1[19:16]),
        .S({\gmem_addr_5_reg_3560[19]_i_2_n_1 ,\gmem_addr_5_reg_3560[19]_i_3_n_1 ,\gmem_addr_5_reg_3560[19]_i_4_n_1 ,\gmem_addr_5_reg_3560[19]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[1]),
        .Q(gmem_addr_5_reg_3560[1]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[20]),
        .Q(gmem_addr_5_reg_3560[20]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[21]),
        .Q(gmem_addr_5_reg_3560[21]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[22]),
        .Q(gmem_addr_5_reg_3560[22]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[23]),
        .Q(gmem_addr_5_reg_3560[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[23]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_5_reg_3560_reg[23]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[23]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[23]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_5_fu_1489_p1[23:20]),
        .S({\gmem_addr_5_reg_3560[23]_i_2_n_1 ,\gmem_addr_5_reg_3560[23]_i_3_n_1 ,\gmem_addr_5_reg_3560[23]_i_4_n_1 ,\gmem_addr_5_reg_3560[23]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[24]),
        .Q(gmem_addr_5_reg_3560[24]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[25]),
        .Q(gmem_addr_5_reg_3560[25]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[26]),
        .Q(gmem_addr_5_reg_3560[26]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[27]),
        .Q(gmem_addr_5_reg_3560[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[27]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_5_reg_3560_reg[27]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[27]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[27]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_5_fu_1489_p1[27:24]),
        .S({\gmem_addr_5_reg_3560[27]_i_2_n_1 ,\gmem_addr_5_reg_3560[27]_i_3_n_1 ,\gmem_addr_5_reg_3560[27]_i_4_n_1 ,\gmem_addr_5_reg_3560[27]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[28]),
        .Q(gmem_addr_5_reg_3560[28]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[29]),
        .Q(gmem_addr_5_reg_3560[29]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[2]),
        .Q(gmem_addr_5_reg_3560[2]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[30]),
        .Q(gmem_addr_5_reg_3560[30]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[31]),
        .Q(gmem_addr_5_reg_3560[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[31]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_5_reg_3560_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_5_reg_3560_reg[31]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[31]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_5_fu_1489_p1[31:28]),
        .S({\gmem_addr_5_reg_3560[31]_i_2_n_1 ,\gmem_addr_5_reg_3560[31]_i_3_n_1 ,\gmem_addr_5_reg_3560[31]_i_4_n_1 ,\gmem_addr_5_reg_3560[31]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[3]),
        .Q(gmem_addr_5_reg_3560[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_5_reg_3560_reg[3]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[3]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[3]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_5_fu_1489_p1[3:0]),
        .S({\gmem_addr_5_reg_3560[3]_i_2_n_1 ,\gmem_addr_5_reg_3560[3]_i_3_n_1 ,\gmem_addr_5_reg_3560[3]_i_4_n_1 ,\gmem_addr_5_reg_3560[3]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[4]),
        .Q(gmem_addr_5_reg_3560[4]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[5]),
        .Q(gmem_addr_5_reg_3560[5]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[6]),
        .Q(gmem_addr_5_reg_3560[6]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[7]),
        .Q(gmem_addr_5_reg_3560[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_5_reg_3560_reg[7]_i_1 
       (.CI(\gmem_addr_5_reg_3560_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_5_reg_3560_reg[7]_i_1_n_1 ,\gmem_addr_5_reg_3560_reg[7]_i_1_n_2 ,\gmem_addr_5_reg_3560_reg[7]_i_1_n_3 ,\gmem_addr_5_reg_3560_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_5_fu_1489_p1[7:4]),
        .S({\gmem_addr_5_reg_3560[7]_i_2_n_1 ,\gmem_addr_5_reg_3560[7]_i_3_n_1 ,\gmem_addr_5_reg_3560[7]_i_4_n_1 ,\gmem_addr_5_reg_3560[7]_i_5_n_1 }));
  FDRE \gmem_addr_5_reg_3560_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[8]),
        .Q(gmem_addr_5_reg_3560[8]),
        .R(1'b0));
  FDRE \gmem_addr_5_reg_3560_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_31),
        .D(sext_ln215_5_fu_1489_p1[9]),
        .Q(gmem_addr_5_reg_3560[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_10_reg_3588[11]),
        .O(\gmem_addr_6_reg_3613[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_10_reg_3588[10]),
        .O(\gmem_addr_6_reg_3613[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_10_reg_3588[9]),
        .O(\gmem_addr_6_reg_3613[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_10_reg_3588[8]),
        .O(\gmem_addr_6_reg_3613[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_6_reg_3613[15]_i_2 
       (.I0(add_ln42_10_reg_3588[12]),
        .O(\gmem_addr_6_reg_3613[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_6_reg_3613[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_6_reg_3613[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[15]_i_5 
       (.I0(add_ln42_10_reg_3588[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_6_reg_3613[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[15]_i_6 
       (.I0(add_ln42_10_reg_3588[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_6_reg_3613[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_6_reg_3613[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_6_reg_3613[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_6_reg_3613[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_6_reg_3613[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_6_reg_3613[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_6_reg_3613[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_6_reg_3613[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_6_reg_3613[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_6_reg_3613[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_6_reg_3613[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_6_reg_3613[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_6_reg_3613[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_6_reg_3613[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_6_reg_3613[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_6_reg_3613[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_6_reg_3613[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_6_reg_3613[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_10_reg_3588[3]),
        .O(\gmem_addr_6_reg_3613[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_10_reg_3588[2]),
        .O(\gmem_addr_6_reg_3613[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_10_reg_3588[1]),
        .O(\gmem_addr_6_reg_3613[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_10_reg_3588[0]),
        .O(\gmem_addr_6_reg_3613[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_10_reg_3588[7]),
        .O(\gmem_addr_6_reg_3613[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_10_reg_3588[6]),
        .O(\gmem_addr_6_reg_3613[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_10_reg_3588[5]),
        .O(\gmem_addr_6_reg_3613[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_6_reg_3613[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_10_reg_3588[4]),
        .O(\gmem_addr_6_reg_3613[7]_i_5_n_1 ));
  FDRE \gmem_addr_6_reg_3613_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[0]),
        .Q(gmem_addr_6_reg_3613[0]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[10]),
        .Q(gmem_addr_6_reg_3613[10]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[11]),
        .Q(gmem_addr_6_reg_3613[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[11]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_6_reg_3613_reg[11]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[11]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[11]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_6_fu_1614_p1[11:8]),
        .S({\gmem_addr_6_reg_3613[11]_i_2_n_1 ,\gmem_addr_6_reg_3613[11]_i_3_n_1 ,\gmem_addr_6_reg_3613[11]_i_4_n_1 ,\gmem_addr_6_reg_3613[11]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[12]),
        .Q(gmem_addr_6_reg_3613[12]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[13]),
        .Q(gmem_addr_6_reg_3613[13]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[14]),
        .Q(gmem_addr_6_reg_3613[14]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[15]),
        .Q(gmem_addr_6_reg_3613[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[15]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_6_reg_3613_reg[15]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[15]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[15]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_6_reg_3613[15]_i_2_n_1 ,add_ln42_10_reg_3588[12]}),
        .O(sext_ln215_6_fu_1614_p1[15:12]),
        .S({\gmem_addr_6_reg_3613[15]_i_3_n_1 ,\gmem_addr_6_reg_3613[15]_i_4_n_1 ,\gmem_addr_6_reg_3613[15]_i_5_n_1 ,\gmem_addr_6_reg_3613[15]_i_6_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[16]),
        .Q(gmem_addr_6_reg_3613[16]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[17]),
        .Q(gmem_addr_6_reg_3613[17]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[18]),
        .Q(gmem_addr_6_reg_3613[18]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[19]),
        .Q(gmem_addr_6_reg_3613[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[19]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_6_reg_3613_reg[19]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[19]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[19]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_6_fu_1614_p1[19:16]),
        .S({\gmem_addr_6_reg_3613[19]_i_2_n_1 ,\gmem_addr_6_reg_3613[19]_i_3_n_1 ,\gmem_addr_6_reg_3613[19]_i_4_n_1 ,\gmem_addr_6_reg_3613[19]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[1]),
        .Q(gmem_addr_6_reg_3613[1]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[20]),
        .Q(gmem_addr_6_reg_3613[20]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[21]),
        .Q(gmem_addr_6_reg_3613[21]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[22]),
        .Q(gmem_addr_6_reg_3613[22]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[23]),
        .Q(gmem_addr_6_reg_3613[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[23]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_6_reg_3613_reg[23]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[23]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[23]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_6_fu_1614_p1[23:20]),
        .S({\gmem_addr_6_reg_3613[23]_i_2_n_1 ,\gmem_addr_6_reg_3613[23]_i_3_n_1 ,\gmem_addr_6_reg_3613[23]_i_4_n_1 ,\gmem_addr_6_reg_3613[23]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[24]),
        .Q(gmem_addr_6_reg_3613[24]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[25]),
        .Q(gmem_addr_6_reg_3613[25]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[26]),
        .Q(gmem_addr_6_reg_3613[26]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[27]),
        .Q(gmem_addr_6_reg_3613[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[27]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_6_reg_3613_reg[27]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[27]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[27]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_6_fu_1614_p1[27:24]),
        .S({\gmem_addr_6_reg_3613[27]_i_2_n_1 ,\gmem_addr_6_reg_3613[27]_i_3_n_1 ,\gmem_addr_6_reg_3613[27]_i_4_n_1 ,\gmem_addr_6_reg_3613[27]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[28]),
        .Q(gmem_addr_6_reg_3613[28]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[29]),
        .Q(gmem_addr_6_reg_3613[29]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[2]),
        .Q(gmem_addr_6_reg_3613[2]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[30]),
        .Q(gmem_addr_6_reg_3613[30]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[31]),
        .Q(gmem_addr_6_reg_3613[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[31]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_6_reg_3613_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_6_reg_3613_reg[31]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[31]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_6_fu_1614_p1[31:28]),
        .S({\gmem_addr_6_reg_3613[31]_i_2_n_1 ,\gmem_addr_6_reg_3613[31]_i_3_n_1 ,\gmem_addr_6_reg_3613[31]_i_4_n_1 ,\gmem_addr_6_reg_3613[31]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[3]),
        .Q(gmem_addr_6_reg_3613[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_6_reg_3613_reg[3]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[3]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[3]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_6_fu_1614_p1[3:0]),
        .S({\gmem_addr_6_reg_3613[3]_i_2_n_1 ,\gmem_addr_6_reg_3613[3]_i_3_n_1 ,\gmem_addr_6_reg_3613[3]_i_4_n_1 ,\gmem_addr_6_reg_3613[3]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[4]),
        .Q(gmem_addr_6_reg_3613[4]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[5]),
        .Q(gmem_addr_6_reg_3613[5]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[6]),
        .Q(gmem_addr_6_reg_3613[6]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[7]),
        .Q(gmem_addr_6_reg_3613[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_6_reg_3613_reg[7]_i_1 
       (.CI(\gmem_addr_6_reg_3613_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_6_reg_3613_reg[7]_i_1_n_1 ,\gmem_addr_6_reg_3613_reg[7]_i_1_n_2 ,\gmem_addr_6_reg_3613_reg[7]_i_1_n_3 ,\gmem_addr_6_reg_3613_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_6_fu_1614_p1[7:4]),
        .S({\gmem_addr_6_reg_3613[7]_i_2_n_1 ,\gmem_addr_6_reg_3613[7]_i_3_n_1 ,\gmem_addr_6_reg_3613[7]_i_4_n_1 ,\gmem_addr_6_reg_3613[7]_i_5_n_1 }));
  FDRE \gmem_addr_6_reg_3613_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[8]),
        .Q(gmem_addr_6_reg_3613[8]),
        .R(1'b0));
  FDRE \gmem_addr_6_reg_3613_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_6_fu_1614_p1[9]),
        .Q(gmem_addr_6_reg_3613[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_11_reg_3593[11]),
        .O(\gmem_addr_7_reg_3619[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_11_reg_3593[10]),
        .O(\gmem_addr_7_reg_3619[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_11_reg_3593[9]),
        .O(\gmem_addr_7_reg_3619[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_11_reg_3593[8]),
        .O(\gmem_addr_7_reg_3619[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_7_reg_3619[15]_i_2 
       (.I0(add_ln42_11_reg_3593[12]),
        .O(\gmem_addr_7_reg_3619[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_7_reg_3619[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_7_reg_3619[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[15]_i_5 
       (.I0(add_ln42_11_reg_3593[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_7_reg_3619[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[15]_i_6 
       (.I0(add_ln42_11_reg_3593[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_7_reg_3619[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_7_reg_3619[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_7_reg_3619[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_7_reg_3619[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_7_reg_3619[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_7_reg_3619[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_7_reg_3619[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_7_reg_3619[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_7_reg_3619[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_7_reg_3619[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_7_reg_3619[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_7_reg_3619[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_7_reg_3619[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_7_reg_3619[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_7_reg_3619[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_7_reg_3619[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_7_reg_3619[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_7_reg_3619[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_11_reg_3593[3]),
        .O(\gmem_addr_7_reg_3619[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_11_reg_3593[2]),
        .O(\gmem_addr_7_reg_3619[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_11_reg_3593[1]),
        .O(\gmem_addr_7_reg_3619[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_11_reg_3593[0]),
        .O(\gmem_addr_7_reg_3619[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_11_reg_3593[7]),
        .O(\gmem_addr_7_reg_3619[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_11_reg_3593[6]),
        .O(\gmem_addr_7_reg_3619[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_11_reg_3593[5]),
        .O(\gmem_addr_7_reg_3619[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_7_reg_3619[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_11_reg_3593[4]),
        .O(\gmem_addr_7_reg_3619[7]_i_5_n_1 ));
  FDRE \gmem_addr_7_reg_3619_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[0]),
        .Q(gmem_addr_7_reg_3619[0]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[10]),
        .Q(gmem_addr_7_reg_3619[10]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[11]),
        .Q(gmem_addr_7_reg_3619[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[11]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_7_reg_3619_reg[11]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[11]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[11]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_7_fu_1636_p1[11:8]),
        .S({\gmem_addr_7_reg_3619[11]_i_2_n_1 ,\gmem_addr_7_reg_3619[11]_i_3_n_1 ,\gmem_addr_7_reg_3619[11]_i_4_n_1 ,\gmem_addr_7_reg_3619[11]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[12]),
        .Q(gmem_addr_7_reg_3619[12]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[13]),
        .Q(gmem_addr_7_reg_3619[13]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[14]),
        .Q(gmem_addr_7_reg_3619[14]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[15]),
        .Q(gmem_addr_7_reg_3619[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[15]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_7_reg_3619_reg[15]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[15]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[15]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_7_reg_3619[15]_i_2_n_1 ,add_ln42_11_reg_3593[12]}),
        .O(sext_ln215_7_fu_1636_p1[15:12]),
        .S({\gmem_addr_7_reg_3619[15]_i_3_n_1 ,\gmem_addr_7_reg_3619[15]_i_4_n_1 ,\gmem_addr_7_reg_3619[15]_i_5_n_1 ,\gmem_addr_7_reg_3619[15]_i_6_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[16]),
        .Q(gmem_addr_7_reg_3619[16]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[17]),
        .Q(gmem_addr_7_reg_3619[17]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[18]),
        .Q(gmem_addr_7_reg_3619[18]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[19]),
        .Q(gmem_addr_7_reg_3619[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[19]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_7_reg_3619_reg[19]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[19]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[19]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_7_fu_1636_p1[19:16]),
        .S({\gmem_addr_7_reg_3619[19]_i_2_n_1 ,\gmem_addr_7_reg_3619[19]_i_3_n_1 ,\gmem_addr_7_reg_3619[19]_i_4_n_1 ,\gmem_addr_7_reg_3619[19]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[1]),
        .Q(gmem_addr_7_reg_3619[1]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[20]),
        .Q(gmem_addr_7_reg_3619[20]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[21]),
        .Q(gmem_addr_7_reg_3619[21]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[22]),
        .Q(gmem_addr_7_reg_3619[22]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[23]),
        .Q(gmem_addr_7_reg_3619[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[23]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_7_reg_3619_reg[23]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[23]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[23]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_7_fu_1636_p1[23:20]),
        .S({\gmem_addr_7_reg_3619[23]_i_2_n_1 ,\gmem_addr_7_reg_3619[23]_i_3_n_1 ,\gmem_addr_7_reg_3619[23]_i_4_n_1 ,\gmem_addr_7_reg_3619[23]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[24]),
        .Q(gmem_addr_7_reg_3619[24]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[25]),
        .Q(gmem_addr_7_reg_3619[25]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[26]),
        .Q(gmem_addr_7_reg_3619[26]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[27]),
        .Q(gmem_addr_7_reg_3619[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[27]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_7_reg_3619_reg[27]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[27]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[27]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_7_fu_1636_p1[27:24]),
        .S({\gmem_addr_7_reg_3619[27]_i_2_n_1 ,\gmem_addr_7_reg_3619[27]_i_3_n_1 ,\gmem_addr_7_reg_3619[27]_i_4_n_1 ,\gmem_addr_7_reg_3619[27]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[28]),
        .Q(gmem_addr_7_reg_3619[28]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[29]),
        .Q(gmem_addr_7_reg_3619[29]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[2]),
        .Q(gmem_addr_7_reg_3619[2]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[30]),
        .Q(gmem_addr_7_reg_3619[30]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[31]),
        .Q(gmem_addr_7_reg_3619[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[31]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_7_reg_3619_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_7_reg_3619_reg[31]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[31]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_7_fu_1636_p1[31:28]),
        .S({\gmem_addr_7_reg_3619[31]_i_2_n_1 ,\gmem_addr_7_reg_3619[31]_i_3_n_1 ,\gmem_addr_7_reg_3619[31]_i_4_n_1 ,\gmem_addr_7_reg_3619[31]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[3]),
        .Q(gmem_addr_7_reg_3619[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_7_reg_3619_reg[3]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[3]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[3]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_7_fu_1636_p1[3:0]),
        .S({\gmem_addr_7_reg_3619[3]_i_2_n_1 ,\gmem_addr_7_reg_3619[3]_i_3_n_1 ,\gmem_addr_7_reg_3619[3]_i_4_n_1 ,\gmem_addr_7_reg_3619[3]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[4]),
        .Q(gmem_addr_7_reg_3619[4]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[5]),
        .Q(gmem_addr_7_reg_3619[5]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[6]),
        .Q(gmem_addr_7_reg_3619[6]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[7]),
        .Q(gmem_addr_7_reg_3619[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_7_reg_3619_reg[7]_i_1 
       (.CI(\gmem_addr_7_reg_3619_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_7_reg_3619_reg[7]_i_1_n_1 ,\gmem_addr_7_reg_3619_reg[7]_i_1_n_2 ,\gmem_addr_7_reg_3619_reg[7]_i_1_n_3 ,\gmem_addr_7_reg_3619_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_7_fu_1636_p1[7:4]),
        .S({\gmem_addr_7_reg_3619[7]_i_2_n_1 ,\gmem_addr_7_reg_3619[7]_i_3_n_1 ,\gmem_addr_7_reg_3619[7]_i_4_n_1 ,\gmem_addr_7_reg_3619[7]_i_5_n_1 }));
  FDRE \gmem_addr_7_reg_3619_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[8]),
        .Q(gmem_addr_7_reg_3619[8]),
        .R(1'b0));
  FDRE \gmem_addr_7_reg_3619_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_7_fu_1636_p1[9]),
        .Q(gmem_addr_7_reg_3619[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_12_reg_3598[11]),
        .O(\gmem_addr_8_reg_3625[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_12_reg_3598[10]),
        .O(\gmem_addr_8_reg_3625[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_12_reg_3598[9]),
        .O(\gmem_addr_8_reg_3625[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_12_reg_3598[8]),
        .O(\gmem_addr_8_reg_3625[11]_i_5_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_8_reg_3625[15]_i_2 
       (.I0(add_ln42_12_reg_3598[12]),
        .O(\gmem_addr_8_reg_3625[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_8_reg_3625[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_8_reg_3625[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[15]_i_5 
       (.I0(add_ln42_12_reg_3598[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_8_reg_3625[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[15]_i_6 
       (.I0(add_ln42_12_reg_3598[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_8_reg_3625[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_8_reg_3625[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_8_reg_3625[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_8_reg_3625[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_8_reg_3625[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_8_reg_3625[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_8_reg_3625[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_8_reg_3625[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_8_reg_3625[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_8_reg_3625[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_8_reg_3625[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_8_reg_3625[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_8_reg_3625[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[31]_i_3 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_8_reg_3625[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_8_reg_3625[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_8_reg_3625[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_8_reg_3625[31]_i_6 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_8_reg_3625[31]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_12_reg_3598[3]),
        .O(\gmem_addr_8_reg_3625[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_12_reg_3598[2]),
        .O(\gmem_addr_8_reg_3625[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_12_reg_3598[1]),
        .O(\gmem_addr_8_reg_3625[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_12_reg_3598[0]),
        .O(\gmem_addr_8_reg_3625[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_12_reg_3598[7]),
        .O(\gmem_addr_8_reg_3625[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_12_reg_3598[6]),
        .O(\gmem_addr_8_reg_3625[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_12_reg_3598[5]),
        .O(\gmem_addr_8_reg_3625[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_8_reg_3625[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_12_reg_3598[4]),
        .O(\gmem_addr_8_reg_3625[7]_i_5_n_1 ));
  FDRE \gmem_addr_8_reg_3625_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[0]),
        .Q(gmem_addr_8_reg_3625[0]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[10]),
        .Q(gmem_addr_8_reg_3625[10]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[11]),
        .Q(gmem_addr_8_reg_3625[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[11]_i_1 
       (.CI(\gmem_addr_8_reg_3625_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_8_reg_3625_reg[11]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[11]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[11]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_8_fu_1658_p1[11:8]),
        .S({\gmem_addr_8_reg_3625[11]_i_2_n_1 ,\gmem_addr_8_reg_3625[11]_i_3_n_1 ,\gmem_addr_8_reg_3625[11]_i_4_n_1 ,\gmem_addr_8_reg_3625[11]_i_5_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[12]),
        .Q(gmem_addr_8_reg_3625[12]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[13]),
        .Q(gmem_addr_8_reg_3625[13]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[14]),
        .Q(gmem_addr_8_reg_3625[14]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[15]),
        .Q(gmem_addr_8_reg_3625[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[15]_i_1 
       (.CI(\gmem_addr_8_reg_3625_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_8_reg_3625_reg[15]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[15]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[15]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_8_reg_3625[15]_i_2_n_1 ,add_ln42_12_reg_3598[12]}),
        .O(sext_ln215_8_fu_1658_p1[15:12]),
        .S({\gmem_addr_8_reg_3625[15]_i_3_n_1 ,\gmem_addr_8_reg_3625[15]_i_4_n_1 ,\gmem_addr_8_reg_3625[15]_i_5_n_1 ,\gmem_addr_8_reg_3625[15]_i_6_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[16]),
        .Q(gmem_addr_8_reg_3625[16]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[17]),
        .Q(gmem_addr_8_reg_3625[17]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[18]),
        .Q(gmem_addr_8_reg_3625[18]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[19]),
        .Q(gmem_addr_8_reg_3625[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[19]_i_1 
       (.CI(\gmem_addr_8_reg_3625_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_8_reg_3625_reg[19]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[19]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[19]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_8_fu_1658_p1[19:16]),
        .S({\gmem_addr_8_reg_3625[19]_i_2_n_1 ,\gmem_addr_8_reg_3625[19]_i_3_n_1 ,\gmem_addr_8_reg_3625[19]_i_4_n_1 ,\gmem_addr_8_reg_3625[19]_i_5_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[1]),
        .Q(gmem_addr_8_reg_3625[1]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[20]),
        .Q(gmem_addr_8_reg_3625[20]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[21]),
        .Q(gmem_addr_8_reg_3625[21]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[22]),
        .Q(gmem_addr_8_reg_3625[22]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[23]),
        .Q(gmem_addr_8_reg_3625[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[23]_i_1 
       (.CI(\gmem_addr_8_reg_3625_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_8_reg_3625_reg[23]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[23]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[23]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_8_fu_1658_p1[23:20]),
        .S({\gmem_addr_8_reg_3625[23]_i_2_n_1 ,\gmem_addr_8_reg_3625[23]_i_3_n_1 ,\gmem_addr_8_reg_3625[23]_i_4_n_1 ,\gmem_addr_8_reg_3625[23]_i_5_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[24]),
        .Q(gmem_addr_8_reg_3625[24]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[25]),
        .Q(gmem_addr_8_reg_3625[25]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[26]),
        .Q(gmem_addr_8_reg_3625[26]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[27]),
        .Q(gmem_addr_8_reg_3625[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[27]_i_1 
       (.CI(\gmem_addr_8_reg_3625_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_8_reg_3625_reg[27]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[27]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[27]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_8_fu_1658_p1[27:24]),
        .S({\gmem_addr_8_reg_3625[27]_i_2_n_1 ,\gmem_addr_8_reg_3625[27]_i_3_n_1 ,\gmem_addr_8_reg_3625[27]_i_4_n_1 ,\gmem_addr_8_reg_3625[27]_i_5_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[28]),
        .Q(gmem_addr_8_reg_3625[28]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[29]),
        .Q(gmem_addr_8_reg_3625[29]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[2]),
        .Q(gmem_addr_8_reg_3625[2]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[30]),
        .Q(gmem_addr_8_reg_3625[30]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[31]),
        .Q(gmem_addr_8_reg_3625[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[31]_i_2 
       (.CI(\gmem_addr_8_reg_3625_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_8_reg_3625_reg[31]_i_2_CO_UNCONNECTED [3],\gmem_addr_8_reg_3625_reg[31]_i_2_n_2 ,\gmem_addr_8_reg_3625_reg[31]_i_2_n_3 ,\gmem_addr_8_reg_3625_reg[31]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_8_fu_1658_p1[31:28]),
        .S({\gmem_addr_8_reg_3625[31]_i_3_n_1 ,\gmem_addr_8_reg_3625[31]_i_4_n_1 ,\gmem_addr_8_reg_3625[31]_i_5_n_1 ,\gmem_addr_8_reg_3625[31]_i_6_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[3]),
        .Q(gmem_addr_8_reg_3625[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_8_reg_3625_reg[3]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[3]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[3]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O(sext_ln215_8_fu_1658_p1[3:0]),
        .S({\gmem_addr_8_reg_3625[3]_i_2_n_1 ,\gmem_addr_8_reg_3625[3]_i_3_n_1 ,\gmem_addr_8_reg_3625[3]_i_4_n_1 ,\gmem_addr_8_reg_3625[3]_i_5_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[4]),
        .Q(gmem_addr_8_reg_3625[4]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[5]),
        .Q(gmem_addr_8_reg_3625[5]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[6]),
        .Q(gmem_addr_8_reg_3625[6]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[7]),
        .Q(gmem_addr_8_reg_3625[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_8_reg_3625_reg[7]_i_1 
       (.CI(\gmem_addr_8_reg_3625_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_8_reg_3625_reg[7]_i_1_n_1 ,\gmem_addr_8_reg_3625_reg[7]_i_1_n_2 ,\gmem_addr_8_reg_3625_reg[7]_i_1_n_3 ,\gmem_addr_8_reg_3625_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_8_fu_1658_p1[7:4]),
        .S({\gmem_addr_8_reg_3625[7]_i_2_n_1 ,\gmem_addr_8_reg_3625[7]_i_3_n_1 ,\gmem_addr_8_reg_3625[7]_i_4_n_1 ,\gmem_addr_8_reg_3625[7]_i_5_n_1 }));
  FDRE \gmem_addr_8_reg_3625_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[8]),
        .Q(gmem_addr_8_reg_3625[8]),
        .R(1'b0));
  FDRE \gmem_addr_8_reg_3625_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_24),
        .D(sext_ln215_8_fu_1658_p1[9]),
        .Q(gmem_addr_8_reg_3625[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(add_ln42_13_reg_3671[11]),
        .O(\gmem_addr_9_reg_3736[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(add_ln42_13_reg_3671[10]),
        .O(\gmem_addr_9_reg_3736[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(add_ln42_13_reg_3671[9]),
        .O(\gmem_addr_9_reg_3736[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(add_ln42_13_reg_3671[8]),
        .O(\gmem_addr_9_reg_3736[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[15]_i_2 
       (.I0(p_cast_reg_3218[15]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[15]_i_3 
       (.I0(p_cast_reg_3218[14]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[15]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[15]_i_4 
       (.I0(p_cast_reg_3218[13]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[15]_i_5 
       (.I0(p_cast_reg_3218[12]),
        .I1(add_ln42_13_reg_3671[12]),
        .O(\gmem_addr_9_reg_3736[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[19]_i_2 
       (.I0(p_cast_reg_3218[19]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[19]_i_3 
       (.I0(p_cast_reg_3218[18]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[19]_i_4 
       (.I0(p_cast_reg_3218[17]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[19]_i_5 
       (.I0(p_cast_reg_3218[16]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[23]_i_2 
       (.I0(p_cast_reg_3218[23]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[23]_i_3 
       (.I0(p_cast_reg_3218[22]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[23]_i_4 
       (.I0(p_cast_reg_3218[21]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[23]_i_5 
       (.I0(p_cast_reg_3218[20]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[27]_i_2 
       (.I0(p_cast_reg_3218[27]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[27]_i_3 
       (.I0(p_cast_reg_3218[26]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[27]_i_4 
       (.I0(p_cast_reg_3218[25]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[27]_i_5 
       (.I0(p_cast_reg_3218[24]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[31]_i_3 
       (.I0(p_cast_reg_3218[30]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[31]_i_4 
       (.I0(p_cast_reg_3218[29]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[31]_i_5 
       (.I0(p_cast_reg_3218[28]),
        .I1(add_ln42_13_reg_3671[31]),
        .O(\gmem_addr_9_reg_3736[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(add_ln42_13_reg_3671[3]),
        .O(\gmem_addr_9_reg_3736[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(add_ln42_13_reg_3671[2]),
        .O(\gmem_addr_9_reg_3736[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[3]_i_4 
       (.I0(p_cast_reg_3218[1]),
        .I1(add_ln42_13_reg_3671[1]),
        .O(\gmem_addr_9_reg_3736[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(add_ln42_19_reg_3701[0]),
        .O(\gmem_addr_9_reg_3736[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(add_ln42_13_reg_3671[7]),
        .O(\gmem_addr_9_reg_3736[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(add_ln42_13_reg_3671[6]),
        .O(\gmem_addr_9_reg_3736[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(add_ln42_13_reg_3671[5]),
        .O(\gmem_addr_9_reg_3736[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_9_reg_3736[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(add_ln42_13_reg_3671[4]),
        .O(\gmem_addr_9_reg_3736[7]_i_5_n_1 ));
  FDRE \gmem_addr_9_reg_3736_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[10]),
        .Q(gmem_addr_9_reg_3736[10]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[11]),
        .Q(gmem_addr_9_reg_3736[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[11]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_9_reg_3736_reg[11]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[11]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[11]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_9_fu_1965_p1[11:8]),
        .S({\gmem_addr_9_reg_3736[11]_i_2_n_1 ,\gmem_addr_9_reg_3736[11]_i_3_n_1 ,\gmem_addr_9_reg_3736[11]_i_4_n_1 ,\gmem_addr_9_reg_3736[11]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[12]),
        .Q(gmem_addr_9_reg_3736[12]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[13]),
        .Q(gmem_addr_9_reg_3736[13]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[14]),
        .Q(gmem_addr_9_reg_3736[14]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[15]),
        .Q(gmem_addr_9_reg_3736[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[15]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_9_reg_3736_reg[15]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[15]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[15]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[15:12]),
        .O(sext_ln215_9_fu_1965_p1[15:12]),
        .S({\gmem_addr_9_reg_3736[15]_i_2_n_1 ,\gmem_addr_9_reg_3736[15]_i_3_n_1 ,\gmem_addr_9_reg_3736[15]_i_4_n_1 ,\gmem_addr_9_reg_3736[15]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[16]),
        .Q(gmem_addr_9_reg_3736[16]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[17]),
        .Q(gmem_addr_9_reg_3736[17]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[18]),
        .Q(gmem_addr_9_reg_3736[18]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[19]),
        .Q(gmem_addr_9_reg_3736[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[19]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_9_reg_3736_reg[19]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[19]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[19]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[19:16]),
        .O(sext_ln215_9_fu_1965_p1[19:16]),
        .S({\gmem_addr_9_reg_3736[19]_i_2_n_1 ,\gmem_addr_9_reg_3736[19]_i_3_n_1 ,\gmem_addr_9_reg_3736[19]_i_4_n_1 ,\gmem_addr_9_reg_3736[19]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[1]),
        .Q(gmem_addr_9_reg_3736[1]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[20]),
        .Q(gmem_addr_9_reg_3736[20]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[21]),
        .Q(gmem_addr_9_reg_3736[21]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[22]),
        .Q(gmem_addr_9_reg_3736[22]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[23]),
        .Q(gmem_addr_9_reg_3736[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[23]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_9_reg_3736_reg[23]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[23]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[23]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[23:20]),
        .O(sext_ln215_9_fu_1965_p1[23:20]),
        .S({\gmem_addr_9_reg_3736[23]_i_2_n_1 ,\gmem_addr_9_reg_3736[23]_i_3_n_1 ,\gmem_addr_9_reg_3736[23]_i_4_n_1 ,\gmem_addr_9_reg_3736[23]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[24]),
        .Q(gmem_addr_9_reg_3736[24]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[25]),
        .Q(gmem_addr_9_reg_3736[25]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[26]),
        .Q(gmem_addr_9_reg_3736[26]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[27]),
        .Q(gmem_addr_9_reg_3736[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[27]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_9_reg_3736_reg[27]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[27]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[27]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[27:24]),
        .O(sext_ln215_9_fu_1965_p1[27:24]),
        .S({\gmem_addr_9_reg_3736[27]_i_2_n_1 ,\gmem_addr_9_reg_3736[27]_i_3_n_1 ,\gmem_addr_9_reg_3736[27]_i_4_n_1 ,\gmem_addr_9_reg_3736[27]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[28]),
        .Q(gmem_addr_9_reg_3736[28]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[29]),
        .Q(gmem_addr_9_reg_3736[29]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[2]),
        .Q(gmem_addr_9_reg_3736[2]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[30]),
        .Q(gmem_addr_9_reg_3736[30]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[31]),
        .Q(gmem_addr_9_reg_3736[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[31]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_9_reg_3736_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_9_reg_3736_reg[31]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[31]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[30:28]}),
        .O(sext_ln215_9_fu_1965_p1[31:28]),
        .S({\gmem_addr_9_reg_3736[31]_i_2_n_1 ,\gmem_addr_9_reg_3736[31]_i_3_n_1 ,\gmem_addr_9_reg_3736[31]_i_4_n_1 ,\gmem_addr_9_reg_3736[31]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[3]),
        .Q(gmem_addr_9_reg_3736[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_9_reg_3736_reg[3]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[3]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[3]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_9_fu_1965_p1[3:1],\NLW_gmem_addr_9_reg_3736_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_9_reg_3736[3]_i_2_n_1 ,\gmem_addr_9_reg_3736[3]_i_3_n_1 ,\gmem_addr_9_reg_3736[3]_i_4_n_1 ,\gmem_addr_9_reg_3736[3]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[4]),
        .Q(gmem_addr_9_reg_3736[4]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[5]),
        .Q(gmem_addr_9_reg_3736[5]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[6]),
        .Q(gmem_addr_9_reg_3736[6]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[7]),
        .Q(gmem_addr_9_reg_3736[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_9_reg_3736_reg[7]_i_1 
       (.CI(\gmem_addr_9_reg_3736_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_9_reg_3736_reg[7]_i_1_n_1 ,\gmem_addr_9_reg_3736_reg[7]_i_1_n_2 ,\gmem_addr_9_reg_3736_reg[7]_i_1_n_3 ,\gmem_addr_9_reg_3736_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_9_fu_1965_p1[7:4]),
        .S({\gmem_addr_9_reg_3736[7]_i_2_n_1 ,\gmem_addr_9_reg_3736[7]_i_3_n_1 ,\gmem_addr_9_reg_3736[7]_i_4_n_1 ,\gmem_addr_9_reg_3736[7]_i_5_n_1 }));
  FDRE \gmem_addr_9_reg_3736_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[8]),
        .Q(gmem_addr_9_reg_3736[8]),
        .R(1'b0));
  FDRE \gmem_addr_9_reg_3736_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_46),
        .D(sext_ln215_9_fu_1965_p1[9]),
        .Q(gmem_addr_9_reg_3736[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[0]_i_1 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_1_reg_3371[0]),
        .O(sext_ln215_fu_1139_p1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[11]_i_2 
       (.I0(p_cast_reg_3218[11]),
        .I1(sext_ln42_9_fu_1126_p1[11]),
        .O(\gmem_addr_reg_3423[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[11]_i_3 
       (.I0(p_cast_reg_3218[10]),
        .I1(sext_ln42_9_fu_1126_p1[10]),
        .O(\gmem_addr_reg_3423[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[11]_i_4 
       (.I0(p_cast_reg_3218[9]),
        .I1(sext_ln42_9_fu_1126_p1[9]),
        .O(\gmem_addr_reg_3423[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[11]_i_5 
       (.I0(p_cast_reg_3218[8]),
        .I1(sext_ln42_9_fu_1126_p1[8]),
        .O(\gmem_addr_reg_3423[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[15]_i_10 
       (.I0(select_ln28_1_reg_3364_reg[5]),
        .I1(select_ln28_1_reg_3364_reg[6]),
        .O(\gmem_addr_reg_3423[15]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[15]_i_11 
       (.I0(select_ln28_1_reg_3364_reg[4]),
        .I1(select_ln28_1_reg_3364_reg[5]),
        .O(\gmem_addr_reg_3423[15]_i_11_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[15]_i_12 
       (.I0(select_ln28_1_reg_3364_reg[3]),
        .I1(select_ln28_1_reg_3364_reg[4]),
        .O(\gmem_addr_reg_3423[15]_i_12_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[15]_i_13 
       (.I0(select_ln28_1_reg_3364_reg[1]),
        .I1(sub_ln42_1_reg_3371[6]),
        .O(\gmem_addr_reg_3423[15]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[15]_i_14 
       (.I0(select_ln28_1_reg_3364_reg[0]),
        .I1(sub_ln42_1_reg_3371[5]),
        .O(sext_ln42_9_fu_1126_p1[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_reg_3423[15]_i_2 
       (.I0(sext_ln42_9_fu_1126_p1[12]),
        .O(\gmem_addr_reg_3423[15]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[15]_i_4 
       (.I0(p_cast_reg_3218[14]),
        .I1(p_cast_reg_3218[15]),
        .O(\gmem_addr_reg_3423[15]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[15]_i_5 
       (.I0(p_cast_reg_3218[13]),
        .I1(p_cast_reg_3218[14]),
        .O(\gmem_addr_reg_3423[15]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[15]_i_6 
       (.I0(sext_ln42_9_fu_1126_p1[12]),
        .I1(p_cast_reg_3218[13]),
        .O(\gmem_addr_reg_3423[15]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[15]_i_7 
       (.I0(sext_ln42_9_fu_1126_p1[12]),
        .I1(p_cast_reg_3218[12]),
        .O(\gmem_addr_reg_3423[15]_i_7_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gmem_addr_reg_3423[15]_i_9 
       (.I0(select_ln28_1_reg_3364_reg[6]),
        .O(\gmem_addr_reg_3423[15]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[19]_i_2 
       (.I0(p_cast_reg_3218[18]),
        .I1(p_cast_reg_3218[19]),
        .O(\gmem_addr_reg_3423[19]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[19]_i_3 
       (.I0(p_cast_reg_3218[17]),
        .I1(p_cast_reg_3218[18]),
        .O(\gmem_addr_reg_3423[19]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[19]_i_4 
       (.I0(p_cast_reg_3218[16]),
        .I1(p_cast_reg_3218[17]),
        .O(\gmem_addr_reg_3423[19]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[19]_i_5 
       (.I0(p_cast_reg_3218[15]),
        .I1(p_cast_reg_3218[16]),
        .O(\gmem_addr_reg_3423[19]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[23]_i_2 
       (.I0(p_cast_reg_3218[22]),
        .I1(p_cast_reg_3218[23]),
        .O(\gmem_addr_reg_3423[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[23]_i_3 
       (.I0(p_cast_reg_3218[21]),
        .I1(p_cast_reg_3218[22]),
        .O(\gmem_addr_reg_3423[23]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[23]_i_4 
       (.I0(p_cast_reg_3218[20]),
        .I1(p_cast_reg_3218[21]),
        .O(\gmem_addr_reg_3423[23]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[23]_i_5 
       (.I0(p_cast_reg_3218[19]),
        .I1(p_cast_reg_3218[20]),
        .O(\gmem_addr_reg_3423[23]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[27]_i_2 
       (.I0(p_cast_reg_3218[26]),
        .I1(p_cast_reg_3218[27]),
        .O(\gmem_addr_reg_3423[27]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[27]_i_3 
       (.I0(p_cast_reg_3218[25]),
        .I1(p_cast_reg_3218[26]),
        .O(\gmem_addr_reg_3423[27]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[27]_i_4 
       (.I0(p_cast_reg_3218[24]),
        .I1(p_cast_reg_3218[25]),
        .O(\gmem_addr_reg_3423[27]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[27]_i_5 
       (.I0(p_cast_reg_3218[23]),
        .I1(p_cast_reg_3218[24]),
        .O(\gmem_addr_reg_3423[27]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[31]_i_2 
       (.I0(p_cast_reg_3218[31]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_reg_3423[31]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[31]_i_3 
       (.I0(p_cast_reg_3218[29]),
        .I1(p_cast_reg_3218[30]),
        .O(\gmem_addr_reg_3423[31]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[31]_i_4 
       (.I0(p_cast_reg_3218[28]),
        .I1(p_cast_reg_3218[29]),
        .O(\gmem_addr_reg_3423[31]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmem_addr_reg_3423[31]_i_5 
       (.I0(p_cast_reg_3218[27]),
        .I1(p_cast_reg_3218[28]),
        .O(\gmem_addr_reg_3423[31]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[3]_i_2 
       (.I0(p_cast_reg_3218[3]),
        .I1(sub_ln42_1_reg_3371[3]),
        .O(\gmem_addr_reg_3423[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[3]_i_3 
       (.I0(p_cast_reg_3218[2]),
        .I1(sub_ln42_1_reg_3371[2]),
        .O(\gmem_addr_reg_3423[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[3]_i_4 
       (.I0(sub_ln42_1_reg_3371[1]),
        .I1(p_cast_reg_3218[1]),
        .O(\gmem_addr_reg_3423[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[3]_i_5 
       (.I0(p_cast_reg_3218[0]),
        .I1(sub_ln42_1_reg_3371[0]),
        .O(\gmem_addr_reg_3423[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[7]_i_2 
       (.I0(p_cast_reg_3218[7]),
        .I1(sext_ln42_9_fu_1126_p1[7]),
        .O(\gmem_addr_reg_3423[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[7]_i_3 
       (.I0(p_cast_reg_3218[6]),
        .I1(sext_ln42_9_fu_1126_p1[6]),
        .O(\gmem_addr_reg_3423[7]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \gmem_addr_reg_3423[7]_i_4 
       (.I0(p_cast_reg_3218[5]),
        .I1(sub_ln42_1_reg_3371[5]),
        .I2(select_ln28_1_reg_3364_reg[0]),
        .O(\gmem_addr_reg_3423[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gmem_addr_reg_3423[7]_i_5 
       (.I0(p_cast_reg_3218[4]),
        .I1(sub_ln42_1_reg_3371[4]),
        .O(\gmem_addr_reg_3423[7]_i_5_n_1 ));
  FDRE \gmem_addr_reg_3423_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[0]),
        .Q(gmem_addr_reg_3423[0]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[10]),
        .Q(gmem_addr_reg_3423[10]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[11]),
        .Q(gmem_addr_reg_3423[11]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[11]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[7]_i_1_n_1 ),
        .CO({\gmem_addr_reg_3423_reg[11]_i_1_n_1 ,\gmem_addr_reg_3423_reg[11]_i_1_n_2 ,\gmem_addr_reg_3423_reg[11]_i_1_n_3 ,\gmem_addr_reg_3423_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[11:8]),
        .O(sext_ln215_fu_1139_p1[11:8]),
        .S({\gmem_addr_reg_3423[11]_i_2_n_1 ,\gmem_addr_reg_3423[11]_i_3_n_1 ,\gmem_addr_reg_3423[11]_i_4_n_1 ,\gmem_addr_reg_3423[11]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[12]),
        .Q(gmem_addr_reg_3423[12]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[13]),
        .Q(gmem_addr_reg_3423[13]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[14]),
        .Q(gmem_addr_reg_3423[14]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[15] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[15]),
        .Q(gmem_addr_reg_3423[15]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[15]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[11]_i_1_n_1 ),
        .CO({\gmem_addr_reg_3423_reg[15]_i_1_n_1 ,\gmem_addr_reg_3423_reg[15]_i_1_n_2 ,\gmem_addr_reg_3423_reg[15]_i_1_n_3 ,\gmem_addr_reg_3423_reg[15]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({p_cast_reg_3218[14:13],\gmem_addr_reg_3423[15]_i_2_n_1 ,sext_ln42_9_fu_1126_p1[12]}),
        .O(sext_ln215_fu_1139_p1[15:12]),
        .S({\gmem_addr_reg_3423[15]_i_4_n_1 ,\gmem_addr_reg_3423[15]_i_5_n_1 ,\gmem_addr_reg_3423[15]_i_6_n_1 ,\gmem_addr_reg_3423[15]_i_7_n_1 }));
  CARRY4 \gmem_addr_reg_3423_reg[15]_i_3 
       (.CI(\gmem_addr_reg_3423_reg[15]_i_8_n_1 ),
        .CO({\NLW_gmem_addr_reg_3423_reg[15]_i_3_CO_UNCONNECTED [3],\gmem_addr_reg_3423_reg[15]_i_3_n_2 ,\gmem_addr_reg_3423_reg[15]_i_3_n_3 ,\gmem_addr_reg_3423_reg[15]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,select_ln28_1_reg_3364_reg[5:3]}),
        .O(sext_ln42_9_fu_1126_p1[12:9]),
        .S({\gmem_addr_reg_3423[15]_i_9_n_1 ,\gmem_addr_reg_3423[15]_i_10_n_1 ,\gmem_addr_reg_3423[15]_i_11_n_1 ,\gmem_addr_reg_3423[15]_i_12_n_1 }));
  CARRY4 \gmem_addr_reg_3423_reg[15]_i_8 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_3423_reg[15]_i_8_n_1 ,\gmem_addr_reg_3423_reg[15]_i_8_n_2 ,\gmem_addr_reg_3423_reg[15]_i_8_n_3 ,\gmem_addr_reg_3423_reg[15]_i_8_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b0,select_ln28_1_reg_3364_reg[1:0]}),
        .O({sext_ln42_9_fu_1126_p1[8:6],\NLW_gmem_addr_reg_3423_reg[15]_i_8_O_UNCONNECTED [0]}),
        .S({select_ln28_1_reg_3364_reg[3:2],\gmem_addr_reg_3423[15]_i_13_n_1 ,sext_ln42_9_fu_1126_p1[5]}));
  FDRE \gmem_addr_reg_3423_reg[16] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[16]),
        .Q(gmem_addr_reg_3423[16]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[17] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[17]),
        .Q(gmem_addr_reg_3423[17]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[18] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[18]),
        .Q(gmem_addr_reg_3423[18]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[19] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[19]),
        .Q(gmem_addr_reg_3423[19]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[19]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[15]_i_1_n_1 ),
        .CO({\gmem_addr_reg_3423_reg[19]_i_1_n_1 ,\gmem_addr_reg_3423_reg[19]_i_1_n_2 ,\gmem_addr_reg_3423_reg[19]_i_1_n_3 ,\gmem_addr_reg_3423_reg[19]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[18:15]),
        .O(sext_ln215_fu_1139_p1[19:16]),
        .S({\gmem_addr_reg_3423[19]_i_2_n_1 ,\gmem_addr_reg_3423[19]_i_3_n_1 ,\gmem_addr_reg_3423[19]_i_4_n_1 ,\gmem_addr_reg_3423[19]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[1]),
        .Q(gmem_addr_reg_3423[1]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[20] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[20]),
        .Q(gmem_addr_reg_3423[20]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[21] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[21]),
        .Q(gmem_addr_reg_3423[21]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[22] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[22]),
        .Q(gmem_addr_reg_3423[22]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[23] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[23]),
        .Q(gmem_addr_reg_3423[23]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[23]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[19]_i_1_n_1 ),
        .CO({\gmem_addr_reg_3423_reg[23]_i_1_n_1 ,\gmem_addr_reg_3423_reg[23]_i_1_n_2 ,\gmem_addr_reg_3423_reg[23]_i_1_n_3 ,\gmem_addr_reg_3423_reg[23]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[22:19]),
        .O(sext_ln215_fu_1139_p1[23:20]),
        .S({\gmem_addr_reg_3423[23]_i_2_n_1 ,\gmem_addr_reg_3423[23]_i_3_n_1 ,\gmem_addr_reg_3423[23]_i_4_n_1 ,\gmem_addr_reg_3423[23]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[24] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[24]),
        .Q(gmem_addr_reg_3423[24]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[25] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[25]),
        .Q(gmem_addr_reg_3423[25]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[26] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[26]),
        .Q(gmem_addr_reg_3423[26]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[27] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[27]),
        .Q(gmem_addr_reg_3423[27]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[27]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[23]_i_1_n_1 ),
        .CO({\gmem_addr_reg_3423_reg[27]_i_1_n_1 ,\gmem_addr_reg_3423_reg[27]_i_1_n_2 ,\gmem_addr_reg_3423_reg[27]_i_1_n_3 ,\gmem_addr_reg_3423_reg[27]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[26:23]),
        .O(sext_ln215_fu_1139_p1[27:24]),
        .S({\gmem_addr_reg_3423[27]_i_2_n_1 ,\gmem_addr_reg_3423[27]_i_3_n_1 ,\gmem_addr_reg_3423[27]_i_4_n_1 ,\gmem_addr_reg_3423[27]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[28] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[28]),
        .Q(gmem_addr_reg_3423[28]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[29] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[29]),
        .Q(gmem_addr_reg_3423[29]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[2]),
        .Q(gmem_addr_reg_3423[2]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[30] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[30]),
        .Q(gmem_addr_reg_3423[30]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[31] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[31]),
        .Q(gmem_addr_reg_3423[31]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[31]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[27]_i_1_n_1 ),
        .CO({\NLW_gmem_addr_reg_3423_reg[31]_i_1_CO_UNCONNECTED [3],\gmem_addr_reg_3423_reg[31]_i_1_n_2 ,\gmem_addr_reg_3423_reg[31]_i_1_n_3 ,\gmem_addr_reg_3423_reg[31]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_cast_reg_3218[29:27]}),
        .O(sext_ln215_fu_1139_p1[31:28]),
        .S({\gmem_addr_reg_3423[31]_i_2_n_1 ,\gmem_addr_reg_3423[31]_i_3_n_1 ,\gmem_addr_reg_3423[31]_i_4_n_1 ,\gmem_addr_reg_3423[31]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[3]),
        .Q(gmem_addr_reg_3423[3]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\gmem_addr_reg_3423_reg[3]_i_1_n_1 ,\gmem_addr_reg_3423_reg[3]_i_1_n_2 ,\gmem_addr_reg_3423_reg[3]_i_1_n_3 ,\gmem_addr_reg_3423_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[3:0]),
        .O({sext_ln215_fu_1139_p1[3:1],\NLW_gmem_addr_reg_3423_reg[3]_i_1_O_UNCONNECTED [0]}),
        .S({\gmem_addr_reg_3423[3]_i_2_n_1 ,\gmem_addr_reg_3423[3]_i_3_n_1 ,\gmem_addr_reg_3423[3]_i_4_n_1 ,\gmem_addr_reg_3423[3]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[4]),
        .Q(gmem_addr_reg_3423[4]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[5]),
        .Q(gmem_addr_reg_3423[5]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[6]),
        .Q(gmem_addr_reg_3423[6]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[7]),
        .Q(gmem_addr_reg_3423[7]),
        .R(1'b0));
  CARRY4 \gmem_addr_reg_3423_reg[7]_i_1 
       (.CI(\gmem_addr_reg_3423_reg[3]_i_1_n_1 ),
        .CO({\gmem_addr_reg_3423_reg[7]_i_1_n_1 ,\gmem_addr_reg_3423_reg[7]_i_1_n_2 ,\gmem_addr_reg_3423_reg[7]_i_1_n_3 ,\gmem_addr_reg_3423_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_cast_reg_3218[7:4]),
        .O(sext_ln215_fu_1139_p1[7:4]),
        .S({\gmem_addr_reg_3423[7]_i_2_n_1 ,\gmem_addr_reg_3423[7]_i_3_n_1 ,\gmem_addr_reg_3423[7]_i_4_n_1 ,\gmem_addr_reg_3423[7]_i_5_n_1 }));
  FDRE \gmem_addr_reg_3423_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[8]),
        .Q(gmem_addr_reg_3423[8]),
        .R(1'b0));
  FDRE \gmem_addr_reg_3423_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sext_ln215_fu_1139_p1[9]),
        .Q(gmem_addr_reg_3423[9]),
        .R(1'b0));
  FDRE \i_0_reg_816_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln28_11_reg_4223[0]),
        .Q(zext_ln42_fu_962_p1[7]),
        .R(i_0_reg_816));
  FDRE \i_0_reg_816_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln28_11_reg_4223[1]),
        .Q(zext_ln42_fu_962_p1[8]),
        .R(i_0_reg_816));
  FDRE \i_0_reg_816_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln28_11_reg_4223[2]),
        .Q(zext_ln42_fu_962_p1[9]),
        .R(i_0_reg_816));
  FDRE \i_0_reg_816_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln28_11_reg_4223[3]),
        .Q(zext_ln42_fu_962_p1[10]),
        .R(i_0_reg_816));
  FDRE \i_0_reg_816_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln28_11_reg_4223[4]),
        .Q(zext_ln42_fu_962_p1[11]),
        .R(i_0_reg_816));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \icmp_ln27_reg_3255[0]_i_2 
       (.I0(\icmp_ln27_reg_3255[0]_i_3_n_1 ),
        .I1(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[5]),
        .I2(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[10]),
        .I3(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[12]),
        .I4(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[4]),
        .I5(\icmp_ln27_reg_3255[0]_i_4_n_1 ),
        .O(icmp_ln27_fu_898_p2));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \icmp_ln27_reg_3255[0]_i_3 
       (.I0(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[1]),
        .I1(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[6]),
        .I2(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[7]),
        .I3(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[11]),
        .I4(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[0]),
        .I5(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[3]),
        .O(\icmp_ln27_reg_3255[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFCFFFFFFFCFAFA)) 
    \icmp_ln27_reg_3255[0]_i_4 
       (.I0(add_ln27_reg_3259_reg[9]),
        .I1(indvar_flatten135_reg_780[9]),
        .I2(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[2]),
        .I3(indvar_flatten135_reg_780[8]),
        .I4(\ap_CS_fsm[1]_i_2_n_1 ),
        .I5(add_ln27_reg_3259_reg[8]),
        .O(\icmp_ln27_reg_3255[0]_i_4_n_1 ));
  FDRE \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .Q(\icmp_ln27_reg_3255_pp0_iter1_reg_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \icmp_ln27_reg_3255_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(icmp_ln27_fu_898_p2),
        .Q(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h808F8080)) 
    \icmp_ln28_reg_3265[0]_i_2 
       (.I0(\icmp_ln28_reg_3265[0]_i_3_n_1 ),
        .I1(\icmp_ln28_reg_3265[0]_i_4_n_1 ),
        .I2(\ap_CS_fsm[1]_i_2_n_1 ),
        .I3(\icmp_ln28_reg_3265[0]_i_5_n_1 ),
        .I4(\icmp_ln28_reg_3265[0]_i_6_n_1 ),
        .O(icmp_ln28_fu_910_p2));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \icmp_ln28_reg_3265[0]_i_3 
       (.I0(indvar_flatten_reg_804[9]),
        .I1(indvar_flatten_reg_804[6]),
        .I2(indvar_flatten_reg_804[5]),
        .I3(indvar_flatten_reg_804[3]),
        .O(\icmp_ln28_reg_3265[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \icmp_ln28_reg_3265[0]_i_4 
       (.I0(indvar_flatten_reg_804[1]),
        .I1(indvar_flatten_reg_804[0]),
        .I2(indvar_flatten_reg_804[2]),
        .I3(indvar_flatten_reg_804[4]),
        .I4(indvar_flatten_reg_804[7]),
        .I5(indvar_flatten_reg_804[8]),
        .O(\icmp_ln28_reg_3265[0]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \icmp_ln28_reg_3265[0]_i_5 
       (.I0(\select_ln28_12_reg_4238_reg_n_1_[9] ),
        .I1(\select_ln28_12_reg_4238_reg_n_1_[8] ),
        .I2(\select_ln28_12_reg_4238_reg_n_1_[5] ),
        .I3(\select_ln28_12_reg_4238_reg_n_1_[3] ),
        .O(\icmp_ln28_reg_3265[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \icmp_ln28_reg_3265[0]_i_6 
       (.I0(\select_ln28_12_reg_4238_reg_n_1_[0] ),
        .I1(\select_ln28_12_reg_4238_reg_n_1_[2] ),
        .I2(\select_ln28_12_reg_4238_reg_n_1_[1] ),
        .I3(\select_ln28_12_reg_4238_reg_n_1_[4] ),
        .I4(\select_ln28_12_reg_4238_reg_n_1_[6] ),
        .I5(\select_ln28_12_reg_4238_reg_n_1_[7] ),
        .O(\icmp_ln28_reg_3265[0]_i_6_n_1 ));
  FDRE \icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32941),
        .D(icmp_ln28_reg_3265),
        .Q(icmp_ln28_reg_3265_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln28_reg_3265_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(icmp_ln28_fu_910_p2),
        .Q(icmp_ln28_reg_3265),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \icmp_ln29_reg_3301[0]_i_2 
       (.I0(j_0_reg_828[2]),
        .I1(j_0_reg_828[0]),
        .I2(j_0_reg_828[3]),
        .I3(j_0_reg_828[1]),
        .I4(j_0_reg_828[4]),
        .O(\icmp_ln29_reg_3301[0]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \icmp_ln29_reg_3301[0]_i_3 
       (.I0(j_reg_3429[3]),
        .I1(j_reg_3429[2]),
        .I2(j_reg_3429[1]),
        .I3(j_reg_3429[4]),
        .I4(j_reg_3429[0]),
        .O(\icmp_ln29_reg_3301[0]_i_3_n_1 ));
  FDRE \icmp_ln29_reg_3301_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(cnn_accel_gmem_m_axi_U_n_183),
        .Q(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \indvar_flatten135_reg_780_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[0]),
        .Q(indvar_flatten135_reg_780[0]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[10]),
        .Q(indvar_flatten135_reg_780[10]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[11]),
        .Q(indvar_flatten135_reg_780[11]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[12]),
        .Q(indvar_flatten135_reg_780[12]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[1]),
        .Q(indvar_flatten135_reg_780[1]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[2]),
        .Q(indvar_flatten135_reg_780[2]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[3]),
        .Q(indvar_flatten135_reg_780[3]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[4]),
        .Q(indvar_flatten135_reg_780[4]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[5]),
        .Q(indvar_flatten135_reg_780[5]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[6]),
        .Q(indvar_flatten135_reg_780[6]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[7]),
        .Q(indvar_flatten135_reg_780[7]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[8]),
        .Q(indvar_flatten135_reg_780[8]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten135_reg_780_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(add_ln27_reg_3259_reg[9]),
        .Q(indvar_flatten135_reg_780[9]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[0] ),
        .Q(indvar_flatten_reg_804[0]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[1] ),
        .Q(indvar_flatten_reg_804[1]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[2] ),
        .Q(indvar_flatten_reg_804[2]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[3] ),
        .Q(indvar_flatten_reg_804[3]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[4] ),
        .Q(indvar_flatten_reg_804[4]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[5] ),
        .Q(indvar_flatten_reg_804[5]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[6] ),
        .Q(indvar_flatten_reg_804[6]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[7] ),
        .Q(indvar_flatten_reg_804[7]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[8] ),
        .Q(indvar_flatten_reg_804[8]),
        .R(i_0_reg_816));
  FDRE \indvar_flatten_reg_804_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(\select_ln28_12_reg_4238_reg_n_1_[9] ),
        .Q(indvar_flatten_reg_804[9]),
        .R(i_0_reg_816));
  FDRE \j_0_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(j_reg_3429[0]),
        .Q(j_0_reg_828[0]),
        .R(i_0_reg_816));
  FDRE \j_0_reg_828_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(j_reg_3429[1]),
        .Q(j_0_reg_828[1]),
        .R(i_0_reg_816));
  FDRE \j_0_reg_828_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(j_reg_3429[2]),
        .Q(j_0_reg_828[2]),
        .R(i_0_reg_816));
  FDRE \j_0_reg_828_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(j_reg_3429[3]),
        .Q(j_0_reg_828[3]),
        .R(i_0_reg_816));
  FDRE \j_0_reg_828_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(j_reg_3429[4]),
        .Q(j_0_reg_828[4]),
        .R(i_0_reg_816));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_3429[0]_i_1 
       (.I0(sub_ln42_1_reg_3371[0]),
        .O(\j_reg_3429[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_reg_3429[1]_i_1 
       (.I0(select_ln28_reg_3358[1]),
        .I1(sub_ln42_1_reg_3371[0]),
        .O(zext_ln42_12_fu_1166_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \j_reg_3429[2]_i_1 
       (.I0(select_ln28_reg_3358[2]),
        .I1(sub_ln42_1_reg_3371[0]),
        .I2(select_ln28_reg_3358[1]),
        .O(zext_ln42_12_fu_1166_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \j_reg_3429[3]_i_1 
       (.I0(sub_ln42_1_reg_3371[0]),
        .I1(select_ln28_reg_3358[1]),
        .I2(select_ln28_reg_3358[2]),
        .I3(select_ln28_reg_3358[3]),
        .O(zext_ln42_12_fu_1166_p1[5]));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \j_reg_3429[4]_i_2 
       (.I0(select_ln28_reg_3358[4]),
        .I1(sub_ln42_1_reg_3371[0]),
        .I2(select_ln28_reg_3358[2]),
        .I3(select_ln28_reg_3358[1]),
        .I4(select_ln28_reg_3358[3]),
        .O(zext_ln42_12_fu_1166_p1[6]));
  FDRE \j_reg_3429_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_36),
        .D(\j_reg_3429[0]_i_1_n_1 ),
        .Q(j_reg_3429[0]),
        .R(1'b0));
  FDRE \j_reg_3429_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_36),
        .D(zext_ln42_12_fu_1166_p1[3]),
        .Q(j_reg_3429[1]),
        .R(1'b0));
  FDRE \j_reg_3429_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_36),
        .D(zext_ln42_12_fu_1166_p1[4]),
        .Q(j_reg_3429[2]),
        .R(1'b0));
  FDRE \j_reg_3429_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_36),
        .D(zext_ln42_12_fu_1166_p1[5]),
        .Q(j_reg_3429[3]),
        .R(1'b0));
  FDRE \j_reg_3429_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_36),
        .D(zext_ln42_12_fu_1166_p1[6]),
        .Q(j_reg_3429[4]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_4),
        .Q(mul_ln59_1_reg_4324[10]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_3),
        .Q(mul_ln59_1_reg_4324[11]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_2),
        .Q(mul_ln59_1_reg_4324[12]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_1),
        .Q(mul_ln59_1_reg_4324[13]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_11),
        .Q(mul_ln59_1_reg_4324[2]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_10),
        .Q(mul_ln59_1_reg_4324[3]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_9),
        .Q(mul_ln59_1_reg_4324[4]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_8),
        .Q(mul_ln59_1_reg_4324[5]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_7),
        .Q(mul_ln59_1_reg_4324[7]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_6),
        .Q(mul_ln59_1_reg_4324[8]),
        .R(1'b0));
  FDRE \mul_ln59_1_reg_4324_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_37),
        .D(cnn_accel_mul_11nfYi_U4_n_5),
        .Q(mul_ln59_1_reg_4324[9]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[10]),
        .Q(mul_ln59_reg_4273[10]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[11]),
        .Q(mul_ln59_reg_4273[11]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[12] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[12]),
        .Q(mul_ln59_reg_4273[12]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[13] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[13]),
        .Q(mul_ln59_reg_4273[13]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[3]),
        .Q(mul_ln59_reg_4273[3]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[4] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[4]),
        .Q(mul_ln59_reg_4273[4]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[5]),
        .Q(mul_ln59_reg_4273[5]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[7]),
        .Q(mul_ln59_reg_4273[7]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[8]),
        .Q(mul_ln59_reg_4273[8]),
        .R(1'b0));
  FDRE \mul_ln59_reg_4273_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(p[9]),
        .Q(mul_ln59_reg_4273[9]),
        .R(1'b0));
  FDRE \oc_0_reg_792_reg[0] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln59_1_reg_4202[0]),
        .Q(oc_0_reg_792[0]),
        .R(i_0_reg_816));
  FDRE \oc_0_reg_792_reg[1] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln59_1_reg_4202[1]),
        .Q(oc_0_reg_792[1]),
        .R(i_0_reg_816));
  FDRE \oc_0_reg_792_reg[2] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln59_1_reg_4202[2]),
        .Q(oc_0_reg_792[2]),
        .R(i_0_reg_816));
  FDRE \oc_0_reg_792_reg[3] 
       (.C(ap_clk),
        .CE(gmem_ARADDR1179_out),
        .D(select_ln59_1_reg_4202__0),
        .Q(oc_0_reg_792[3]),
        .R(i_0_reg_816));
  FDRE \p_cast109_reg_3213_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[0]),
        .Q(p_cast109_reg_3213[0]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[10]),
        .Q(p_cast109_reg_3213[10]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[11]),
        .Q(p_cast109_reg_3213[11]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[12]),
        .Q(p_cast109_reg_3213[12]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[13]),
        .Q(p_cast109_reg_3213[13]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[14]),
        .Q(p_cast109_reg_3213[14]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[15]),
        .Q(p_cast109_reg_3213[15]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[16]),
        .Q(p_cast109_reg_3213[16]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[17]),
        .Q(p_cast109_reg_3213[17]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[18]),
        .Q(p_cast109_reg_3213[18]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[19]),
        .Q(p_cast109_reg_3213[19]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[1]),
        .Q(p_cast109_reg_3213[1]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[20]),
        .Q(p_cast109_reg_3213[20]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[21]),
        .Q(p_cast109_reg_3213[21]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[22]),
        .Q(p_cast109_reg_3213[22]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[23]),
        .Q(p_cast109_reg_3213[23]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[24]),
        .Q(p_cast109_reg_3213[24]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[25]),
        .Q(p_cast109_reg_3213[25]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[26]),
        .Q(p_cast109_reg_3213[26]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[27]),
        .Q(p_cast109_reg_3213[27]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[28]),
        .Q(p_cast109_reg_3213[28]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[29]),
        .Q(p_cast109_reg_3213[29]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[2]),
        .Q(p_cast109_reg_3213[2]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[30]),
        .Q(p_cast109_reg_3213[30]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[31]),
        .Q(p_cast109_reg_3213[31]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[3]),
        .Q(p_cast109_reg_3213[3]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[4]),
        .Q(p_cast109_reg_3213[4]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[5]),
        .Q(p_cast109_reg_3213[5]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[6]),
        .Q(p_cast109_reg_3213[6]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[7]),
        .Q(p_cast109_reg_3213[7]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[8]),
        .Q(p_cast109_reg_3213[8]),
        .R(1'b0));
  FDRE \p_cast109_reg_3213_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(output_V[9]),
        .Q(p_cast109_reg_3213[9]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[0]),
        .Q(p_cast_reg_3218[0]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[10]),
        .Q(p_cast_reg_3218[10]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[11]),
        .Q(p_cast_reg_3218[11]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[12]),
        .Q(p_cast_reg_3218[12]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[13]),
        .Q(p_cast_reg_3218[13]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[14]),
        .Q(p_cast_reg_3218[14]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[15]),
        .Q(p_cast_reg_3218[15]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[16]),
        .Q(p_cast_reg_3218[16]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[17]),
        .Q(p_cast_reg_3218[17]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[18]),
        .Q(p_cast_reg_3218[18]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[19]),
        .Q(p_cast_reg_3218[19]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[1]),
        .Q(p_cast_reg_3218[1]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[20]),
        .Q(p_cast_reg_3218[20]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[21]),
        .Q(p_cast_reg_3218[21]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[22]),
        .Q(p_cast_reg_3218[22]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[23]),
        .Q(p_cast_reg_3218[23]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[24]),
        .Q(p_cast_reg_3218[24]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[25]),
        .Q(p_cast_reg_3218[25]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[26]),
        .Q(p_cast_reg_3218[26]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[27]),
        .Q(p_cast_reg_3218[27]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[28]),
        .Q(p_cast_reg_3218[28]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[29]),
        .Q(p_cast_reg_3218[29]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[2]),
        .Q(p_cast_reg_3218[2]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[30]),
        .Q(p_cast_reg_3218[30]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[31]),
        .Q(p_cast_reg_3218[31]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[3]),
        .Q(p_cast_reg_3218[3]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[4]),
        .Q(p_cast_reg_3218[4]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[5]),
        .Q(p_cast_reg_3218[5]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[6]),
        .Q(p_cast_reg_3218[6]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[7]),
        .Q(p_cast_reg_3218[7]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[8]),
        .Q(p_cast_reg_3218[8]),
        .R(1'b0));
  FDRE \p_cast_reg_3218_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(input_V[9]),
        .Q(p_cast_reg_3218[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_11_reg_4223[0]_i_1 
       (.I0(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .I1(and_ln59_reg_3327),
        .I2(\select_ln59_reg_3286_reg_n_1_[0] ),
        .O(select_ln28_11_fu_2660_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_11_reg_4223[1]_i_1 
       (.I0(shl_ln42_5_dup_reg_3347_reg[1]),
        .I1(and_ln59_reg_3327),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .O(select_ln28_11_fu_2660_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_11_reg_4223[2]_i_1 
       (.I0(shl_ln42_5_dup_reg_3347_reg[2]),
        .I1(and_ln59_reg_3327),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .O(select_ln28_11_fu_2660_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_11_reg_4223[3]_i_1 
       (.I0(shl_ln42_5_dup_reg_3347_reg[3]),
        .I1(and_ln59_reg_3327),
        .I2(\select_ln59_reg_3286_reg_n_1_[3] ),
        .O(select_ln28_11_fu_2660_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln28_11_reg_4223[4]_i_1 
       (.I0(shl_ln42_5_dup_reg_3347_reg[4]),
        .I1(and_ln59_reg_3327),
        .I2(\select_ln59_reg_3286_reg_n_1_[4] ),
        .O(select_ln28_11_fu_2660_p3[4]));
  FDRE \select_ln28_11_reg_4223_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln28_11_fu_2660_p3[0]),
        .Q(select_ln28_11_reg_4223[0]),
        .R(1'b0));
  FDRE \select_ln28_11_reg_4223_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln28_11_fu_2660_p3[1]),
        .Q(select_ln28_11_reg_4223[1]),
        .R(1'b0));
  FDRE \select_ln28_11_reg_4223_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln28_11_fu_2660_p3[2]),
        .Q(select_ln28_11_reg_4223[2]),
        .R(1'b0));
  FDRE \select_ln28_11_reg_4223_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln28_11_fu_2660_p3[3]),
        .Q(select_ln28_11_reg_4223[3]),
        .R(1'b0));
  FDRE \select_ln28_11_reg_4223_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln28_11_fu_2660_p3[4]),
        .Q(select_ln28_11_reg_4223[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \select_ln28_12_reg_4238[0]_i_1 
       (.I0(indvar_flatten_reg_804[0]),
        .O(add_ln28_fu_2668_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln28_12_reg_4238[1]_i_1 
       (.I0(indvar_flatten_reg_804[0]),
        .I1(indvar_flatten_reg_804[1]),
        .O(add_ln28_fu_2668_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln28_12_reg_4238[2]_i_1 
       (.I0(indvar_flatten_reg_804[2]),
        .I1(indvar_flatten_reg_804[1]),
        .I2(indvar_flatten_reg_804[0]),
        .O(add_ln28_fu_2668_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln28_12_reg_4238[3]_i_1 
       (.I0(indvar_flatten_reg_804[3]),
        .I1(indvar_flatten_reg_804[0]),
        .I2(indvar_flatten_reg_804[1]),
        .I3(indvar_flatten_reg_804[2]),
        .O(add_ln28_fu_2668_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln28_12_reg_4238[4]_i_1 
       (.I0(indvar_flatten_reg_804[4]),
        .I1(indvar_flatten_reg_804[2]),
        .I2(indvar_flatten_reg_804[1]),
        .I3(indvar_flatten_reg_804[0]),
        .I4(indvar_flatten_reg_804[3]),
        .O(add_ln28_fu_2668_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \select_ln28_12_reg_4238[5]_i_1 
       (.I0(indvar_flatten_reg_804[5]),
        .I1(indvar_flatten_reg_804[3]),
        .I2(indvar_flatten_reg_804[0]),
        .I3(indvar_flatten_reg_804[1]),
        .I4(indvar_flatten_reg_804[2]),
        .I5(indvar_flatten_reg_804[4]),
        .O(add_ln28_fu_2668_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \select_ln28_12_reg_4238[6]_i_1 
       (.I0(indvar_flatten_reg_804[6]),
        .I1(\select_ln28_12_reg_4238[9]_i_3_n_1 ),
        .O(add_ln28_fu_2668_p2[6]));
  LUT3 #(
    .INIT(8'h6A)) 
    \select_ln28_12_reg_4238[7]_i_1 
       (.I0(indvar_flatten_reg_804[7]),
        .I1(\select_ln28_12_reg_4238[9]_i_3_n_1 ),
        .I2(indvar_flatten_reg_804[6]),
        .O(add_ln28_fu_2668_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \select_ln28_12_reg_4238[8]_i_1 
       (.I0(indvar_flatten_reg_804[8]),
        .I1(indvar_flatten_reg_804[6]),
        .I2(\select_ln28_12_reg_4238[9]_i_3_n_1 ),
        .I3(indvar_flatten_reg_804[7]),
        .O(add_ln28_fu_2668_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \select_ln28_12_reg_4238[9]_i_2 
       (.I0(indvar_flatten_reg_804[9]),
        .I1(indvar_flatten_reg_804[6]),
        .I2(\select_ln28_12_reg_4238[9]_i_3_n_1 ),
        .I3(indvar_flatten_reg_804[7]),
        .I4(indvar_flatten_reg_804[8]),
        .O(add_ln28_fu_2668_p2[9]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \select_ln28_12_reg_4238[9]_i_3 
       (.I0(indvar_flatten_reg_804[5]),
        .I1(indvar_flatten_reg_804[3]),
        .I2(indvar_flatten_reg_804[0]),
        .I3(indvar_flatten_reg_804[1]),
        .I4(indvar_flatten_reg_804[2]),
        .I5(indvar_flatten_reg_804[4]),
        .O(\select_ln28_12_reg_4238[9]_i_3_n_1 ));
  FDSE \select_ln28_12_reg_4238_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[0]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[0] ),
        .S(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[1]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[1] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[2]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[2] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[3]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[3] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[4]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[4] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[5]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[5] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[6]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[6] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[7]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[7] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[8]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[8] ),
        .R(select_ln28_12_reg_4238));
  FDRE \select_ln28_12_reg_4238_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(add_ln28_fu_2668_p2[9]),
        .Q(\select_ln28_12_reg_4238_reg_n_1_[9] ),
        .R(select_ln28_12_reg_4238));
  LUT4 #(
    .INIT(16'h4540)) 
    \select_ln28_1_reg_3364[10]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(\sub_ln42_6_reg_3352[10]_i_1_n_1 ),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(sub_ln42_fu_966_p2[10]),
        .O(\select_ln28_1_reg_3364[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h4540)) 
    \select_ln28_1_reg_3364[11]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(sub_ln42_6_fu_1035_p2[11]),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(sub_ln42_fu_966_p2[11]),
        .O(\select_ln28_1_reg_3364[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h1510)) 
    \select_ln28_1_reg_3364[5]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(zext_ln42_fu_962_p1[7]),
        .O(\select_ln28_1_reg_3364[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'h10151510)) 
    \select_ln28_1_reg_3364[6]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(zext_ln42_fu_962_p1[7]),
        .I4(zext_ln42_fu_962_p1[8]),
        .O(\select_ln28_1_reg_3364[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT5 #(
    .INIT(32'h14551400)) 
    \select_ln28_1_reg_3364[7]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I4(sub_ln42_fu_966_p2[7]),
        .O(\select_ln28_1_reg_3364[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6696FFFF66960000)) 
    \select_ln28_1_reg_3364[8]_i_2 
       (.I0(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I4(and_ln59_fu_1001_p2),
        .I5(\sub_ln42_reg_3311[8]_i_1_n_1 ),
        .O(select_ln28_1_fu_1054_p3));
  LUT4 #(
    .INIT(16'h4540)) 
    \select_ln28_1_reg_3364[9]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(sub_ln42_6_fu_1035_p2[9]),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(\sub_ln42_reg_3311[9]_i_1_n_1 ),
        .O(\select_ln28_1_reg_3364[9]_i_1_n_1 ));
  FDRE \select_ln28_1_reg_3364_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\select_ln28_1_reg_3364[10]_i_1_n_1 ),
        .Q(select_ln28_1_reg_3364_reg[5]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_3364_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\select_ln28_1_reg_3364[11]_i_1_n_1 ),
        .Q(select_ln28_1_reg_3364_reg[6]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_3364_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\select_ln28_1_reg_3364[5]_i_1_n_1 ),
        .Q(select_ln28_1_reg_3364_reg[0]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_3364_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\select_ln28_1_reg_3364[6]_i_1_n_1 ),
        .Q(select_ln28_1_reg_3364_reg[1]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_3364_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\select_ln28_1_reg_3364[7]_i_1_n_1 ),
        .Q(select_ln28_1_reg_3364_reg[2]),
        .R(1'b0));
  FDRE \select_ln28_1_reg_3364_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(select_ln28_1_fu_1054_p3),
        .Q(select_ln28_1_reg_3364_reg[3]),
        .R(cnn_accel_gmem_m_axi_U_n_176));
  FDRE \select_ln28_1_reg_3364_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\select_ln28_1_reg_3364[9]_i_1_n_1 ),
        .Q(select_ln28_1_reg_3364_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_2_reg_3492[10]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(sub_ln42_7_fu_1324_p2[10]),
        .I3(sub_ln42_4_fu_1273_p2[10]),
        .O(\select_ln28_2_reg_3492[10]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h7A00FFFF7A000000)) 
    \select_ln28_2_reg_3492[11]_i_2 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[4] ),
        .I4(and_ln59_reg_3327),
        .I5(sub_ln42_4_fu_1273_p2[11]),
        .O(p_1_in[6]));
  LUT4 #(
    .INIT(16'hE4F5)) 
    \select_ln28_2_reg_3492[5]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I3(zext_ln42_fu_962_p1[7]),
        .O(\select_ln28_2_reg_3492[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hE44EF55F)) 
    \select_ln28_2_reg_3492[6]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I4(zext_ln42_fu_962_p1[8]),
        .O(\select_ln28_2_reg_3492[6]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h4B004BFF4BFF4B00)) 
    \select_ln28_2_reg_3492[7]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(and_ln59_reg_3327),
        .I4(zext_ln42_fu_962_p1[7]),
        .I5(zext_ln42_fu_962_p1[9]),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h0BF4FFFF0BF40000)) 
    \select_ln28_2_reg_3492[8]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I4(and_ln59_reg_3327),
        .I5(\sub_ln42_4_reg_3470[8]_i_1_n_1 ),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_2_reg_3492[9]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(sub_ln42_7_fu_1324_p2[9]),
        .I3(sub_ln42_4_fu_1273_p2[9]),
        .O(\select_ln28_2_reg_3492[9]_i_1_n_1 ));
  FDRE \select_ln28_2_reg_3492_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(\select_ln28_2_reg_3492[10]_i_1_n_1 ),
        .Q(select_ln28_2_reg_3492[10]),
        .R(1'b0));
  FDRE \select_ln28_2_reg_3492_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(p_1_in[6]),
        .Q(select_ln28_2_reg_3492[11]),
        .R(cnn_accel_gmem_m_axi_U_n_159));
  FDSE \select_ln28_2_reg_3492_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(\select_ln28_2_reg_3492[5]_i_1_n_1 ),
        .Q(select_ln28_2_reg_3492[5]),
        .S(1'b0));
  FDSE \select_ln28_2_reg_3492_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(\select_ln28_2_reg_3492[6]_i_1_n_1 ),
        .Q(select_ln28_2_reg_3492[6]),
        .S(1'b0));
  FDRE \select_ln28_2_reg_3492_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(p_1_in[2]),
        .Q(select_ln28_2_reg_3492[7]),
        .R(cnn_accel_gmem_m_axi_U_n_159));
  FDRE \select_ln28_2_reg_3492_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(p_1_in[3]),
        .Q(select_ln28_2_reg_3492[8]),
        .R(cnn_accel_gmem_m_axi_U_n_159));
  FDRE \select_ln28_2_reg_3492_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(\select_ln28_2_reg_3492[9]_i_1_n_1 ),
        .Q(select_ln28_2_reg_3492[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[10]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .O(\select_ln28_7_reg_3651[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[11]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .O(\select_ln28_7_reg_3651[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[5]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .O(\select_ln28_7_reg_3651[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[6]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[6] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[6] ),
        .O(\select_ln28_7_reg_3651[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[7]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[7] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[7] ),
        .O(\select_ln28_7_reg_3651[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[8]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .O(\select_ln28_7_reg_3651[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_7_reg_3651[9]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .I3(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .O(\select_ln28_7_reg_3651[9]_i_1_n_1 ));
  FDRE \select_ln28_7_reg_3651_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[10]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \select_ln28_7_reg_3651_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[11]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \select_ln28_7_reg_3651_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[5]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \select_ln28_7_reg_3651_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[6]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \select_ln28_7_reg_3651_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[7]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \select_ln28_7_reg_3651_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[8]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \select_ln28_7_reg_3651_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_7_reg_3651[9]_i_1_n_1 ),
        .Q(\select_ln28_7_reg_3651_reg_n_1_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_8_reg_3656[10]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .O(\select_ln28_8_reg_3656[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_8_reg_3656[11]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .O(\select_ln28_8_reg_3656[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF5E4)) 
    \select_ln28_8_reg_3656[5]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[5] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[5] ),
        .O(\select_ln28_8_reg_3656[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF5E4)) 
    \select_ln28_8_reg_3656[6]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[6] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[6] ),
        .O(\select_ln28_8_reg_3656[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_8_reg_3656[7]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[7] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[7] ),
        .O(\select_ln28_8_reg_3656[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_8_reg_3656[8]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .O(\select_ln28_8_reg_3656[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_8_reg_3656[9]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .I3(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .O(\select_ln28_8_reg_3656[9]_i_1_n_1 ));
  FDRE \select_ln28_8_reg_3656_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[10]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[5]),
        .R(1'b0));
  FDRE \select_ln28_8_reg_3656_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[11]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[6]),
        .R(1'b0));
  FDSE \select_ln28_8_reg_3656_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[5]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[0]),
        .S(1'b0));
  FDSE \select_ln28_8_reg_3656_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[6]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[1]),
        .S(1'b0));
  FDRE \select_ln28_8_reg_3656_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[7]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[2]),
        .R(1'b0));
  FDRE \select_ln28_8_reg_3656_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[8]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[3]),
        .R(1'b0));
  FDRE \select_ln28_8_reg_3656_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_8_reg_3656[9]_i_1_n_1 ),
        .Q(select_ln28_8_reg_3656_reg[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_9_reg_3661[10]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .O(\select_ln28_9_reg_3661[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_9_reg_3661[11]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .O(\select_ln28_9_reg_3661[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_9_reg_3661[5]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[5] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[5] ),
        .O(\select_ln28_9_reg_3661[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF5E4)) 
    \select_ln28_9_reg_3661[6]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[6] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[6] ),
        .O(\select_ln28_9_reg_3661[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF5E4)) 
    \select_ln28_9_reg_3661[7]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[7] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[7] ),
        .O(\select_ln28_9_reg_3661[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_9_reg_3661[8]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .O(\select_ln28_9_reg_3661[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hB1A0)) 
    \select_ln28_9_reg_3661[9]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .I3(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .O(\select_ln28_9_reg_3661[9]_i_1_n_1 ));
  FDRE \select_ln28_9_reg_3661_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[10]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[10]),
        .R(1'b0));
  FDRE \select_ln28_9_reg_3661_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[11]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[11]),
        .R(1'b0));
  FDRE \select_ln28_9_reg_3661_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[5]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[5]),
        .R(1'b0));
  FDSE \select_ln28_9_reg_3661_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[6]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[6]),
        .S(1'b0));
  FDSE \select_ln28_9_reg_3661_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[7]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[7]),
        .S(1'b0));
  FDRE \select_ln28_9_reg_3661_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[8]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[8]),
        .R(1'b0));
  FDRE \select_ln28_9_reg_3661_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_45),
        .D(\select_ln28_9_reg_3661[9]_i_1_n_1 ),
        .Q(sext_ln28_3_fu_1936_p1[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln28_reg_3358[1]_i_1 
       (.I0(j_0_reg_828[1]),
        .I1(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I2(icmp_ln28_reg_3265),
        .O(select_ln28_fu_1046_p3[1]));
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln28_reg_3358[2]_i_1 
       (.I0(j_0_reg_828[2]),
        .I1(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I2(icmp_ln28_reg_3265),
        .O(select_ln28_fu_1046_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln28_reg_3358[3]_i_1 
       (.I0(j_0_reg_828[3]),
        .I1(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I2(icmp_ln28_reg_3265),
        .O(select_ln28_fu_1046_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \select_ln28_reg_3358[4]_i_2 
       (.I0(j_0_reg_828[4]),
        .I1(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I2(icmp_ln28_reg_3265),
        .O(select_ln28_fu_1046_p3[4]));
  FDRE \select_ln28_reg_3358_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(select_ln28_fu_1046_p3[1]),
        .Q(select_ln28_reg_3358[1]),
        .R(1'b0));
  FDRE \select_ln28_reg_3358_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(select_ln28_fu_1046_p3[2]),
        .Q(select_ln28_reg_3358[2]),
        .R(1'b0));
  FDRE \select_ln28_reg_3358_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(select_ln28_fu_1046_p3[3]),
        .Q(select_ln28_reg_3358[3]),
        .R(1'b0));
  FDRE \select_ln28_reg_3358_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(select_ln28_fu_1046_p3[4]),
        .Q(select_ln28_reg_3358[4]),
        .R(1'b0));
  FDRE \select_ln53_reg_4579_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[0]),
        .Q(\select_ln53_reg_4579_reg_n_1_[0] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[1]),
        .Q(\select_ln53_reg_4579_reg_n_1_[1] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[2]),
        .Q(\select_ln53_reg_4579_reg_n_1_[2] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[3]),
        .Q(\select_ln53_reg_4579_reg_n_1_[3] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[4]),
        .Q(\select_ln53_reg_4579_reg_n_1_[4] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[5]),
        .Q(\select_ln53_reg_4579_reg_n_1_[5] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[6]),
        .Q(\select_ln53_reg_4579_reg_n_1_[6] ),
        .R(select_ln53_reg_4579));
  FDRE \select_ln53_reg_4579_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_14),
        .D(tmp_1_reg_4574[7]),
        .Q(\select_ln53_reg_4579_reg_n_1_[7] ),
        .R(select_ln53_reg_4579));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_1_reg_4202[0]_i_1 
       (.I0(add_ln27_1_reg_3294[0]),
        .I1(icmp_ln28_reg_3265),
        .I2(oc_0_reg_792[0]),
        .O(select_ln59_1_fu_2641_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_1_reg_4202[1]_i_1 
       (.I0(add_ln27_1_reg_3294[1]),
        .I1(icmp_ln28_reg_3265),
        .I2(oc_0_reg_792[1]),
        .O(select_ln59_1_fu_2641_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_1_reg_4202[2]_i_1 
       (.I0(add_ln27_1_reg_3294[2]),
        .I1(icmp_ln28_reg_3265),
        .I2(oc_0_reg_792[2]),
        .O(select_ln59_1_fu_2641_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln59_1_reg_4202[3]_i_2 
       (.I0(add_ln27_1_reg_3294[3]),
        .I1(icmp_ln28_reg_3265),
        .I2(oc_0_reg_792[3]),
        .O(select_ln59_1_fu_2641_p3[3]));
  FDRE \select_ln59_1_reg_4202_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln59_1_fu_2641_p3[0]),
        .Q(select_ln59_1_reg_4202[0]),
        .R(1'b0));
  FDRE \select_ln59_1_reg_4202_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln59_1_fu_2641_p3[1]),
        .Q(select_ln59_1_reg_4202[1]),
        .R(1'b0));
  FDRE \select_ln59_1_reg_4202_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln59_1_fu_2641_p3[2]),
        .Q(select_ln59_1_reg_4202[2]),
        .R(1'b0));
  FDRE \select_ln59_1_reg_4202_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_60),
        .D(select_ln59_1_fu_2641_p3[3]),
        .Q(select_ln59_1_reg_4202__0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln59_reg_3286[0]_i_1 
       (.I0(zext_ln42_fu_962_p1[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(select_ln28_11_reg_4223[0]),
        .O(ap_phi_mux_i_0_phi_fu_820_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln59_reg_3286[1]_i_1 
       (.I0(zext_ln42_fu_962_p1[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(select_ln28_11_reg_4223[1]),
        .O(ap_phi_mux_i_0_phi_fu_820_p4[1]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln59_reg_3286[2]_i_1 
       (.I0(zext_ln42_fu_962_p1[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(select_ln28_11_reg_4223[2]),
        .O(ap_phi_mux_i_0_phi_fu_820_p4[2]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln59_reg_3286[3]_i_1 
       (.I0(zext_ln42_fu_962_p1[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(select_ln28_11_reg_4223[3]),
        .O(ap_phi_mux_i_0_phi_fu_820_p4[3]));
  LUT4 #(
    .INIT(16'hAEA2)) 
    \select_ln59_reg_3286[4]_i_2 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_1),
        .I2(\icmp_ln27_reg_3255_reg_n_1_[0] ),
        .I3(select_ln28_11_reg_4223[4]),
        .O(ap_phi_mux_i_0_phi_fu_820_p4[4]));
  FDRE \select_ln59_reg_3286_reg[0] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(ap_phi_mux_i_0_phi_fu_820_p4[0]),
        .Q(\select_ln59_reg_3286_reg_n_1_[0] ),
        .R(select_ln59_reg_3286));
  FDRE \select_ln59_reg_3286_reg[1] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(ap_phi_mux_i_0_phi_fu_820_p4[1]),
        .Q(\select_ln59_reg_3286_reg_n_1_[1] ),
        .R(select_ln59_reg_3286));
  FDRE \select_ln59_reg_3286_reg[2] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(ap_phi_mux_i_0_phi_fu_820_p4[2]),
        .Q(\select_ln59_reg_3286_reg_n_1_[2] ),
        .R(select_ln59_reg_3286));
  FDRE \select_ln59_reg_3286_reg[3] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(ap_phi_mux_i_0_phi_fu_820_p4[3]),
        .Q(\select_ln59_reg_3286_reg_n_1_[3] ),
        .R(select_ln59_reg_3286));
  FDRE \select_ln59_reg_3286_reg[4] 
       (.C(ap_clk),
        .CE(add_ln27_1_reg_32940),
        .D(ap_phi_mux_i_0_phi_fu_820_p4[4]),
        .Q(\select_ln59_reg_3286_reg_n_1_[4] ),
        .R(select_ln59_reg_3286));
  FDRE \sext_ln42_12_reg_3451_reg[0] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[0]),
        .Q(sext_ln42_12_reg_3451[0]),
        .R(1'b0));
  FDRE \sext_ln42_12_reg_3451_reg[1] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[1]),
        .Q(sext_ln42_12_reg_3451[1]),
        .R(1'b0));
  FDRE \sext_ln42_12_reg_3451_reg[2] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[2]),
        .Q(sext_ln42_12_reg_3451[2]),
        .R(1'b0));
  FDRE \sext_ln42_12_reg_3451_reg[3] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[3]),
        .Q(sext_ln42_12_reg_3451[3]),
        .R(1'b0));
  FDRE \sext_ln42_12_reg_3451_reg[4] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[4]),
        .Q(sext_ln42_12_reg_3451[4]),
        .R(1'b0));
  FDRE \sext_ln42_12_reg_3451_reg[5] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[5]),
        .Q(sext_ln42_12_reg_3451[5]),
        .R(1'b0));
  FDRE \sext_ln42_12_reg_3451_reg[6] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_2_reg_3434[6]),
        .Q(sext_ln42_12_reg_3451[6]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[0]),
        .Q(sext_ln42_16_reg_3499[0]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[1]),
        .Q(sext_ln42_16_reg_3499[1]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[2]),
        .Q(sext_ln42_16_reg_3499[2]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[3]),
        .Q(sext_ln42_16_reg_3499[3]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[4]),
        .Q(sext_ln42_16_reg_3499[4]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[5]),
        .Q(sext_ln42_16_reg_3499[5]),
        .R(1'b0));
  FDRE \sext_ln42_16_reg_3499_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_3_reg_3463[6]),
        .Q(sext_ln42_16_reg_3499[6]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[0]),
        .Q(sext_ln42_8_reg_3417[0]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[1]),
        .Q(sext_ln42_8_reg_3417[1]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[2]),
        .Q(sext_ln42_8_reg_3417[2]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[3]),
        .Q(sext_ln42_8_reg_3417[3]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[4]),
        .Q(sext_ln42_8_reg_3417[4]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[5]),
        .Q(sext_ln42_8_reg_3417[5]),
        .R(1'b0));
  FDRE \sext_ln42_8_reg_3417_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_1_reg_3371[6]),
        .Q(sext_ln42_8_reg_3417[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shl_ln42_5_dup_reg_3347[6]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .O(add_ln42_9_fu_1006_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \shl_ln42_5_dup_reg_3347[7]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .O(add_ln42_9_fu_1006_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \shl_ln42_5_dup_reg_3347[8]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[3] ),
        .O(add_ln42_9_fu_1006_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \shl_ln42_5_dup_reg_3347[9]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[4] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[3] ),
        .O(add_ln42_9_fu_1006_p2[4]));
  FDRE \shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .Q(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(shl_ln42_5_dup_reg_3347_reg[1]),
        .Q(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[1]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(shl_ln42_5_dup_reg_3347_reg[2]),
        .Q(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[2]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(shl_ln42_5_dup_reg_3347_reg[3]),
        .Q(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[3]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(shl_ln42_5_dup_reg_3347_reg[4]),
        .Q(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[4]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(add_ln42_9_fu_1006_p2[1]),
        .Q(shl_ln42_5_dup_reg_3347_reg[1]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(add_ln42_9_fu_1006_p2[2]),
        .Q(shl_ln42_5_dup_reg_3347_reg[2]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(add_ln42_9_fu_1006_p2[3]),
        .Q(shl_ln42_5_dup_reg_3347_reg[3]),
        .R(1'b0));
  FDRE \shl_ln42_5_dup_reg_3347_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(add_ln42_9_fu_1006_p2[4]),
        .Q(shl_ln42_5_dup_reg_3347_reg[4]),
        .R(1'b0));
  FDRE \shl_ln_reg_3306_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(zext_ln42_fu_962_p1[8]),
        .Q(shl_ln_reg_3306_reg[1]),
        .R(1'b0));
  FDRE \shl_ln_reg_3306_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(zext_ln42_fu_962_p1[9]),
        .Q(shl_ln_reg_3306_reg[2]),
        .R(1'b0));
  FDRE \shl_ln_reg_3306_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(zext_ln42_fu_962_p1[10]),
        .Q(shl_ln_reg_3306_reg[3]),
        .R(1'b0));
  FDRE \shl_ln_reg_3306_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(zext_ln42_fu_962_p1[11]),
        .Q(shl_ln_reg_3306_reg[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \sub_ln42_1_reg_3371[0]_i_1 
       (.I0(j_0_reg_828[0]),
        .I1(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I2(icmp_ln28_reg_3265),
        .O(select_ln28_fu_1046_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT4 #(
    .INIT(16'h0102)) 
    \sub_ln42_1_reg_3371[1]_i_1 
       (.I0(j_0_reg_828[1]),
        .I1(icmp_ln28_reg_3265),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(j_0_reg_828[0]),
        .O(sub_ln42_1_fu_1078_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT5 #(
    .INIT(32'h000D0002)) 
    \sub_ln42_1_reg_3371[2]_i_1 
       (.I0(j_0_reg_828[1]),
        .I1(j_0_reg_828[0]),
        .I2(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I3(icmp_ln28_reg_3265),
        .I4(j_0_reg_828[2]),
        .O(sub_ln42_1_fu_1078_p2[2]));
  LUT6 #(
    .INIT(64'h000000D30000002C)) 
    \sub_ln42_1_reg_3371[3]_i_1 
       (.I0(j_0_reg_828[0]),
        .I1(j_0_reg_828[2]),
        .I2(j_0_reg_828[1]),
        .I3(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I4(icmp_ln28_reg_3265),
        .I5(j_0_reg_828[3]),
        .O(sub_ln42_1_fu_1078_p2[3]));
  LUT6 #(
    .INIT(64'h2222211112122222)) 
    \sub_ln42_1_reg_3371[4]_i_1 
       (.I0(j_0_reg_828[4]),
        .I1(\sub_ln42_1_reg_3371[5]_i_2_n_1 ),
        .I2(j_0_reg_828[1]),
        .I3(j_0_reg_828[0]),
        .I4(j_0_reg_828[2]),
        .I5(j_0_reg_828[3]),
        .O(sub_ln42_1_fu_1078_p2[4]));
  LUT6 #(
    .INIT(64'h000011550000A888)) 
    \sub_ln42_1_reg_3371[5]_i_1 
       (.I0(j_0_reg_828[3]),
        .I1(j_0_reg_828[2]),
        .I2(j_0_reg_828[0]),
        .I3(j_0_reg_828[1]),
        .I4(\sub_ln42_1_reg_3371[5]_i_2_n_1 ),
        .I5(j_0_reg_828[4]),
        .O(sub_ln42_1_fu_1078_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sub_ln42_1_reg_3371[5]_i_2 
       (.I0(icmp_ln28_reg_3265),
        .I1(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .O(\sub_ln42_1_reg_3371[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h000A000A00080000)) 
    \sub_ln42_1_reg_3371[6]_i_1 
       (.I0(j_0_reg_828[4]),
        .I1(j_0_reg_828[2]),
        .I2(icmp_ln28_reg_3265),
        .I3(\icmp_ln29_reg_3301_reg_n_1_[0] ),
        .I4(j_0_reg_828[1]),
        .I5(j_0_reg_828[3]),
        .O(sub_ln42_1_fu_1078_p2[6]));
  FDRE \sub_ln42_1_reg_3371_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(select_ln28_fu_1046_p3[0]),
        .Q(sub_ln42_1_reg_3371[0]),
        .R(1'b0));
  FDRE \sub_ln42_1_reg_3371_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_1_fu_1078_p2[1]),
        .Q(sub_ln42_1_reg_3371[1]),
        .R(1'b0));
  FDRE \sub_ln42_1_reg_3371_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_1_fu_1078_p2[2]),
        .Q(sub_ln42_1_reg_3371[2]),
        .R(1'b0));
  FDRE \sub_ln42_1_reg_3371_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_1_fu_1078_p2[3]),
        .Q(sub_ln42_1_reg_3371[3]),
        .R(1'b0));
  FDRE \sub_ln42_1_reg_3371_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_1_fu_1078_p2[4]),
        .Q(sub_ln42_1_reg_3371[4]),
        .R(1'b0));
  FDRE \sub_ln42_1_reg_3371_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_1_fu_1078_p2[5]),
        .Q(sub_ln42_1_reg_3371[5]),
        .R(1'b0));
  FDRE \sub_ln42_1_reg_3371_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_1_fu_1078_p2[6]),
        .Q(sub_ln42_1_reg_3371[6]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln42_2_reg_3434[1]_i_1 
       (.I0(select_ln28_reg_3358[1]),
        .O(sub_ln42_2_fu_1170_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln42_2_reg_3434[2]_i_1 
       (.I0(sub_ln42_1_reg_3371[0]),
        .I1(select_ln28_reg_3358[2]),
        .O(sub_ln42_2_fu_1170_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \sub_ln42_2_reg_3434[3]_i_1 
       (.I0(select_ln28_reg_3358[1]),
        .I1(select_ln28_reg_3358[2]),
        .I2(sub_ln42_1_reg_3371[0]),
        .I3(select_ln28_reg_3358[3]),
        .O(sub_ln42_2_fu_1170_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h69A95A6A)) 
    \sub_ln42_2_reg_3434[4]_i_1 
       (.I0(select_ln28_reg_3358[4]),
        .I1(select_ln28_reg_3358[1]),
        .I2(select_ln28_reg_3358[2]),
        .I3(sub_ln42_1_reg_3371[0]),
        .I4(select_ln28_reg_3358[3]),
        .O(sub_ln42_2_fu_1170_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h0037EE00)) 
    \sub_ln42_2_reg_3434[5]_i_1 
       (.I0(select_ln28_reg_3358[1]),
        .I1(select_ln28_reg_3358[2]),
        .I2(sub_ln42_1_reg_3371[0]),
        .I3(select_ln28_reg_3358[3]),
        .I4(select_ln28_reg_3358[4]),
        .O(\sub_ln42_2_reg_3434[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT5 #(
    .INIT(32'h6EEA0000)) 
    \sub_ln42_2_reg_3434[6]_i_2 
       (.I0(select_ln28_reg_3358[3]),
        .I1(select_ln28_reg_3358[2]),
        .I2(select_ln28_reg_3358[1]),
        .I3(sub_ln42_1_reg_3371[0]),
        .I4(select_ln28_reg_3358[4]),
        .O(sub_ln42_2_fu_1170_p2[6]));
  FDRE \sub_ln42_2_reg_3434_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(\j_reg_3429[0]_i_1_n_1 ),
        .Q(sub_ln42_2_reg_3434[0]),
        .R(1'b0));
  FDRE \sub_ln42_2_reg_3434_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_2_fu_1170_p2[1]),
        .Q(sub_ln42_2_reg_3434[1]),
        .R(1'b0));
  FDRE \sub_ln42_2_reg_3434_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_2_fu_1170_p2[2]),
        .Q(sub_ln42_2_reg_3434[2]),
        .R(1'b0));
  FDRE \sub_ln42_2_reg_3434_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_2_fu_1170_p2[3]),
        .Q(sub_ln42_2_reg_3434[3]),
        .R(1'b0));
  FDRE \sub_ln42_2_reg_3434_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_2_fu_1170_p2[4]),
        .Q(sub_ln42_2_reg_3434[4]),
        .R(1'b0));
  FDRE \sub_ln42_2_reg_3434_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(\sub_ln42_2_reg_3434[5]_i_1_n_1 ),
        .Q(sub_ln42_2_reg_3434[5]),
        .R(1'b0));
  FDRE \sub_ln42_2_reg_3434_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_38),
        .D(sub_ln42_2_fu_1170_p2[6]),
        .Q(sub_ln42_2_reg_3434[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln42_3_reg_3463[1]_i_1 
       (.I0(sub_ln42_1_reg_3371[0]),
        .I1(select_ln28_reg_3358[1]),
        .O(sub_ln42_3_fu_1237_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln42_3_reg_3463[2]_i_1 
       (.I0(select_ln28_reg_3358[1]),
        .I1(sub_ln42_1_reg_3371[0]),
        .I2(select_ln28_reg_3358[2]),
        .O(sub_ln42_3_fu_1237_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h0BF4)) 
    \sub_ln42_3_reg_3463[3]_i_1 
       (.I0(select_ln28_reg_3358[2]),
        .I1(sub_ln42_1_reg_3371[0]),
        .I2(select_ln28_reg_3358[1]),
        .I3(select_ln28_reg_3358[3]),
        .O(sub_ln42_3_fu_1237_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h3EC10FF0)) 
    \sub_ln42_3_reg_3463[4]_i_1 
       (.I0(sub_ln42_1_reg_3371[0]),
        .I1(select_ln28_reg_3358[1]),
        .I2(select_ln28_reg_3358[2]),
        .I3(select_ln28_reg_3358[4]),
        .I4(select_ln28_reg_3358[3]),
        .O(sub_ln42_3_fu_1237_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h0055AAA8)) 
    \sub_ln42_3_reg_3463[5]_i_1 
       (.I0(select_ln28_reg_3358[3]),
        .I1(select_ln28_reg_3358[1]),
        .I2(sub_ln42_1_reg_3371[0]),
        .I3(select_ln28_reg_3358[2]),
        .I4(select_ln28_reg_3358[4]),
        .O(sub_ln42_3_fu_1237_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT4 #(
    .INIT(16'h7A00)) 
    \sub_ln42_3_reg_3463[6]_i_2 
       (.I0(select_ln28_reg_3358[2]),
        .I1(select_ln28_reg_3358[1]),
        .I2(select_ln28_reg_3358[3]),
        .I3(select_ln28_reg_3358[4]),
        .O(sub_ln42_3_fu_1237_p2[6]));
  FDRE \sub_ln42_3_reg_3463_reg[0] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_1_reg_3371[0]),
        .Q(sub_ln42_3_reg_3463[0]),
        .R(1'b0));
  FDRE \sub_ln42_3_reg_3463_reg[1] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_3_fu_1237_p2[1]),
        .Q(sub_ln42_3_reg_3463[1]),
        .R(1'b0));
  FDRE \sub_ln42_3_reg_3463_reg[2] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_3_fu_1237_p2[2]),
        .Q(sub_ln42_3_reg_3463[2]),
        .R(1'b0));
  FDRE \sub_ln42_3_reg_3463_reg[3] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_3_fu_1237_p2[3]),
        .Q(sub_ln42_3_reg_3463[3]),
        .R(1'b0));
  FDRE \sub_ln42_3_reg_3463_reg[4] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_3_fu_1237_p2[4]),
        .Q(sub_ln42_3_reg_3463[4]),
        .R(1'b0));
  FDRE \sub_ln42_3_reg_3463_reg[5] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_3_fu_1237_p2[5]),
        .Q(sub_ln42_3_reg_3463[5]),
        .R(1'b0));
  FDRE \sub_ln42_3_reg_3463_reg[6] 
       (.C(ap_clk),
        .CE(add_ln59_3_reg_34460),
        .D(sub_ln42_3_fu_1237_p2[6]),
        .Q(sub_ln42_3_reg_3463[6]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h0515AAA0)) 
    \sub_ln42_4_reg_3470[10]_i_1 
       (.I0(zext_ln42_fu_962_p1[10]),
        .I1(zext_ln42_fu_962_p1[7]),
        .I2(zext_ln42_fu_962_p1[9]),
        .I3(zext_ln42_fu_962_p1[8]),
        .I4(zext_ln42_fu_962_p1[11]),
        .O(sub_ln42_4_fu_1273_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h2AAAA080)) 
    \sub_ln42_4_reg_3470[11]_i_2 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(zext_ln42_fu_962_p1[8]),
        .I2(zext_ln42_fu_962_p1[9]),
        .I3(zext_ln42_fu_962_p1[7]),
        .I4(zext_ln42_fu_962_p1[10]),
        .O(sub_ln42_4_fu_1273_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln42_4_reg_3470[5]_i_1 
       (.I0(zext_ln42_fu_962_p1[7]),
        .O(i_fu_1243_p2));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln42_4_reg_3470[7]_i_1 
       (.I0(zext_ln42_fu_962_p1[7]),
        .I1(zext_ln42_fu_962_p1[9]),
        .O(sub_ln42_4_fu_1273_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT4 #(
    .INIT(16'h59A6)) 
    \sub_ln42_4_reg_3470[8]_i_1 
       (.I0(zext_ln42_fu_962_p1[10]),
        .I1(zext_ln42_fu_962_p1[9]),
        .I2(zext_ln42_fu_962_p1[7]),
        .I3(zext_ln42_fu_962_p1[8]),
        .O(\sub_ln42_4_reg_3470[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT5 #(
    .INIT(32'h5A969AA6)) 
    \sub_ln42_4_reg_3470[9]_i_1 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(zext_ln42_fu_962_p1[10]),
        .I2(zext_ln42_fu_962_p1[9]),
        .I3(zext_ln42_fu_962_p1[8]),
        .I4(zext_ln42_fu_962_p1[7]),
        .O(sub_ln42_4_fu_1273_p2[9]));
  FDRE \sub_ln42_4_reg_3470_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(sub_ln42_4_fu_1273_p2[10]),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \sub_ln42_4_reg_3470_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(sub_ln42_4_fu_1273_p2[11]),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \sub_ln42_4_reg_3470_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(i_fu_1243_p2),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \sub_ln42_4_reg_3470_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(sub_ln42_4_fu_1273_p2[6]),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \sub_ln42_4_reg_3470_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(sub_ln42_4_fu_1273_p2[7]),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \sub_ln42_4_reg_3470_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(\sub_ln42_4_reg_3470[8]_i_1_n_1 ),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \sub_ln42_4_reg_3470_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3),
        .D(sub_ln42_4_fu_1273_p2[9]),
        .Q(\sub_ln42_4_reg_3470_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'h544422AA)) 
    \sub_ln42_5_reg_3566[10]_i_1 
       (.I0(zext_ln42_3_fu_1506_p1[11]),
        .I1(zext_ln42_3_fu_1506_p1[9]),
        .I2(zext_ln42_3_fu_1506_p1[7]),
        .I3(zext_ln42_3_fu_1506_p1[8]),
        .I4(zext_ln42_3_fu_1506_p1[10]),
        .O(sub_ln42_5_fu_1521_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \sub_ln42_5_reg_3566[11]_i_2 
       (.I0(zext_ln42_3_fu_1506_p1[11]),
        .I1(zext_ln42_3_fu_1506_p1[9]),
        .I2(zext_ln42_3_fu_1506_p1[8]),
        .I3(zext_ln42_3_fu_1506_p1[10]),
        .O(sub_ln42_5_fu_1521_p2[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln42_5_reg_3566[6]_i_1 
       (.I0(zext_ln42_3_fu_1506_p1[7]),
        .I1(zext_ln42_3_fu_1506_p1[8]),
        .O(sub_ln42_5_fu_1521_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \sub_ln42_5_reg_3566[7]_i_1 
       (.I0(zext_ln42_3_fu_1506_p1[8]),
        .I1(zext_ln42_3_fu_1506_p1[9]),
        .I2(zext_ln42_3_fu_1506_p1[7]),
        .O(sub_ln42_5_fu_1521_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'hB54A)) 
    \sub_ln42_5_reg_3566[8]_i_1 
       (.I0(zext_ln42_3_fu_1506_p1[9]),
        .I1(zext_ln42_3_fu_1506_p1[7]),
        .I2(zext_ln42_3_fu_1506_p1[8]),
        .I3(zext_ln42_3_fu_1506_p1[10]),
        .O(sub_ln42_5_fu_1521_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hEA5F15A0)) 
    \sub_ln42_5_reg_3566[9]_i_1 
       (.I0(zext_ln42_3_fu_1506_p1[9]),
        .I1(zext_ln42_3_fu_1506_p1[7]),
        .I2(zext_ln42_3_fu_1506_p1[8]),
        .I3(zext_ln42_3_fu_1506_p1[10]),
        .I4(zext_ln42_3_fu_1506_p1[11]),
        .O(sub_ln42_5_fu_1521_p2[9]));
  FDRE \sub_ln42_5_reg_3566_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(sub_ln42_5_fu_1521_p2[10]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \sub_ln42_5_reg_3566_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(sub_ln42_5_fu_1521_p2[11]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \sub_ln42_5_reg_3566_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(zext_ln42_3_fu_1506_p1[7]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \sub_ln42_5_reg_3566_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(sub_ln42_5_fu_1521_p2[6]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \sub_ln42_5_reg_3566_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(sub_ln42_5_fu_1521_p2[7]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \sub_ln42_5_reg_3566_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(sub_ln42_5_fu_1521_p2[8]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \sub_ln42_5_reg_3566_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR392_out),
        .D(sub_ln42_5_fu_1521_p2[9]),
        .Q(\sub_ln42_5_reg_3566_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h0155AAA0)) 
    \sub_ln42_6_reg_3352[10]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[4] ),
        .O(\sub_ln42_6_reg_3352[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h7EAA0000)) 
    \sub_ln42_6_reg_3352[11]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[4] ),
        .O(sub_ln42_6_fu_1035_p2[11]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln42_6_reg_3352[6]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[1] ),
        .O(sub_ln42_6_fu_1035_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln42_6_reg_3352[7]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[2] ),
        .O(sub_ln42_6_fu_1035_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT4 #(
    .INIT(16'h6696)) 
    \sub_ln42_6_reg_3352[8]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[0] ),
        .O(\sub_ln42_6_reg_3352[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT5 #(
    .INIT(32'h599AAA66)) 
    \sub_ln42_6_reg_3352[9]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[4] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[2] ),
        .O(sub_ln42_6_fu_1035_p2[9]));
  FDRE \sub_ln42_6_reg_3352_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\sub_ln42_6_reg_3352[10]_i_1_n_1 ),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \sub_ln42_6_reg_3352_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_6_fu_1035_p2[11]),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \sub_ln42_6_reg_3352_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\add_ln42_32_reg_3548[0]_i_1_n_1 ),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \sub_ln42_6_reg_3352_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_6_fu_1035_p2[6]),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \sub_ln42_6_reg_3352_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_6_fu_1035_p2[7]),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \sub_ln42_6_reg_3352_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(\sub_ln42_6_reg_3352[8]_i_1_n_1 ),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \sub_ln42_6_reg_3352_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_33),
        .D(sub_ln42_6_fu_1035_p2[9]),
        .Q(\sub_ln42_6_reg_3352_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'h555400AA)) 
    \sub_ln42_7_reg_3486[10]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[4] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[3] ),
        .O(sub_ln42_7_fu_1324_p2[10]));
  LUT4 #(
    .INIT(16'h7A00)) 
    \sub_ln42_7_reg_3486[11]_i_2 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[4] ),
        .O(sub_ln42_7_fu_1324_p2[11]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln42_7_reg_3486[7]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .O(sub_ln42_7_fu_1324_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT4 #(
    .INIT(16'h0BF4)) 
    \sub_ln42_7_reg_3486[8]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[0] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[3] ),
        .O(sub_ln42_7_fu_1324_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h5A9A5A96)) 
    \sub_ln42_7_reg_3486[9]_i_1 
       (.I0(\select_ln59_reg_3286_reg_n_1_[4] ),
        .I1(\select_ln59_reg_3286_reg_n_1_[3] ),
        .I2(\select_ln59_reg_3286_reg_n_1_[2] ),
        .I3(\select_ln59_reg_3286_reg_n_1_[1] ),
        .I4(\select_ln59_reg_3286_reg_n_1_[0] ),
        .O(sub_ln42_7_fu_1324_p2[9]));
  FDRE \sub_ln42_7_reg_3486_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_7_fu_1324_p2[10]),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \sub_ln42_7_reg_3486_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_7_fu_1324_p2[11]),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \sub_ln42_7_reg_3486_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(\select_ln59_reg_3286_reg_n_1_[0] ),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \sub_ln42_7_reg_3486_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_7_fu_1324_p2[6]),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \sub_ln42_7_reg_3486_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_7_fu_1324_p2[7]),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \sub_ln42_7_reg_3486_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_7_fu_1324_p2[8]),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \sub_ln42_7_reg_3486_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_26),
        .D(sub_ln42_7_fu_1324_p2[9]),
        .Q(\sub_ln42_7_reg_3486_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT5 #(
    .INIT(32'h544422AA)) 
    \sub_ln42_8_reg_3582[10]_i_1 
       (.I0(zext_ln42_11_fu_1550_p1[11]),
        .I1(zext_ln42_11_fu_1550_p1[9]),
        .I2(zext_ln42_11_fu_1550_p1[7]),
        .I3(zext_ln42_11_fu_1550_p1[8]),
        .I4(zext_ln42_11_fu_1550_p1[10]),
        .O(sub_ln42_8_fu_1565_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT4 #(
    .INIT(16'hAA80)) 
    \sub_ln42_8_reg_3582[11]_i_2 
       (.I0(zext_ln42_11_fu_1550_p1[11]),
        .I1(zext_ln42_11_fu_1550_p1[9]),
        .I2(zext_ln42_11_fu_1550_p1[8]),
        .I3(zext_ln42_11_fu_1550_p1[10]),
        .O(sub_ln42_8_fu_1565_p2[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln42_8_reg_3582[6]_i_1 
       (.I0(zext_ln42_11_fu_1550_p1[7]),
        .I1(zext_ln42_11_fu_1550_p1[8]),
        .O(sub_ln42_8_fu_1565_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \sub_ln42_8_reg_3582[7]_i_1 
       (.I0(zext_ln42_11_fu_1550_p1[8]),
        .I1(zext_ln42_11_fu_1550_p1[9]),
        .I2(zext_ln42_11_fu_1550_p1[7]),
        .O(sub_ln42_8_fu_1565_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'hB54A)) 
    \sub_ln42_8_reg_3582[8]_i_1 
       (.I0(zext_ln42_11_fu_1550_p1[9]),
        .I1(zext_ln42_11_fu_1550_p1[7]),
        .I2(zext_ln42_11_fu_1550_p1[8]),
        .I3(zext_ln42_11_fu_1550_p1[10]),
        .O(sub_ln42_8_fu_1565_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT5 #(
    .INIT(32'hEA5F15A0)) 
    \sub_ln42_8_reg_3582[9]_i_1 
       (.I0(zext_ln42_11_fu_1550_p1[9]),
        .I1(zext_ln42_11_fu_1550_p1[7]),
        .I2(zext_ln42_11_fu_1550_p1[8]),
        .I3(zext_ln42_11_fu_1550_p1[10]),
        .I4(zext_ln42_11_fu_1550_p1[11]),
        .O(sub_ln42_8_fu_1565_p2[9]));
  FDRE \sub_ln42_8_reg_3582_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sub_ln42_8_fu_1565_p2[10]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \sub_ln42_8_reg_3582_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sub_ln42_8_fu_1565_p2[11]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \sub_ln42_8_reg_3582_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(zext_ln42_11_fu_1550_p1[7]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \sub_ln42_8_reg_3582_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sub_ln42_8_fu_1565_p2[6]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \sub_ln42_8_reg_3582_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sub_ln42_8_fu_1565_p2[7]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \sub_ln42_8_reg_3582_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sub_ln42_8_fu_1565_p2[8]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \sub_ln42_8_reg_3582_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_29),
        .D(sub_ln42_8_fu_1565_p2[9]),
        .Q(\sub_ln42_8_reg_3582_reg_n_1_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'h524A424A)) 
    \sub_ln42_reg_3311[10]_i_1 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(zext_ln42_fu_962_p1[9]),
        .I2(zext_ln42_fu_962_p1[10]),
        .I3(zext_ln42_fu_962_p1[8]),
        .I4(zext_ln42_fu_962_p1[7]),
        .O(sub_ln42_fu_966_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hEA00)) 
    \sub_ln42_reg_3311[11]_i_1 
       (.I0(zext_ln42_fu_962_p1[10]),
        .I1(zext_ln42_fu_962_p1[8]),
        .I2(zext_ln42_fu_962_p1[9]),
        .I3(zext_ln42_fu_962_p1[11]),
        .O(sub_ln42_fu_966_p2[11]));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln42_reg_3311[6]_i_1 
       (.I0(zext_ln42_fu_962_p1[7]),
        .I1(zext_ln42_fu_962_p1[8]),
        .O(\sub_ln42_reg_3311[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \sub_ln42_reg_3311[7]_i_1 
       (.I0(zext_ln42_fu_962_p1[8]),
        .I1(zext_ln42_fu_962_p1[9]),
        .I2(zext_ln42_fu_962_p1[7]),
        .O(sub_ln42_fu_966_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h96A6)) 
    \sub_ln42_reg_3311[8]_i_1 
       (.I0(zext_ln42_fu_962_p1[10]),
        .I1(zext_ln42_fu_962_p1[9]),
        .I2(zext_ln42_fu_962_p1[8]),
        .I3(zext_ln42_fu_962_p1[7]),
        .O(\sub_ln42_reg_3311[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT5 #(
    .INIT(32'hAA5A95AA)) 
    \sub_ln42_reg_3311[9]_i_1 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(zext_ln42_fu_962_p1[7]),
        .I2(zext_ln42_fu_962_p1[8]),
        .I3(zext_ln42_fu_962_p1[10]),
        .I4(zext_ln42_fu_962_p1[9]),
        .O(\sub_ln42_reg_3311[9]_i_1_n_1 ));
  FDRE \sub_ln42_reg_3311_reg[10] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(sub_ln42_fu_966_p2[10]),
        .Q(\sub_ln42_reg_3311_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \sub_ln42_reg_3311_reg[11] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(sub_ln42_fu_966_p2[11]),
        .Q(\sub_ln42_reg_3311_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \sub_ln42_reg_3311_reg[5] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(zext_ln42_fu_962_p1[7]),
        .Q(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \sub_ln42_reg_3311_reg[6] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(\sub_ln42_reg_3311[6]_i_1_n_1 ),
        .Q(\sub_ln42_reg_3311_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \sub_ln42_reg_3311_reg[7] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(sub_ln42_fu_966_p2[7]),
        .Q(\sub_ln42_reg_3311_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \sub_ln42_reg_3311_reg[8] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(\sub_ln42_reg_3311[8]_i_1_n_1 ),
        .Q(\sub_ln42_reg_3311_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \sub_ln42_reg_3311_reg[9] 
       (.C(ap_clk),
        .CE(gmem_ARADDR3180_out),
        .D(\sub_ln42_reg_3311[9]_i_1_n_1 ),
        .Q(\sub_ln42_reg_3311_reg_n_1_[9] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_1_reg_4335[10]_i_3 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[4]),
        .O(\sub_ln59_1_reg_4335[10]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_1_reg_4335[10]_i_4 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[3]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[4]),
        .O(\sub_ln59_1_reg_4335[10]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_1_reg_4335[4]_i_2 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]),
        .O(\sub_ln59_1_reg_4335[4]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_1_reg_4335[4]_i_3 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[3]),
        .O(\sub_ln59_1_reg_4335[4]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_1_reg_4335[4]_i_4 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[2]),
        .O(\sub_ln59_1_reg_4335[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln59_1_reg_4335[4]_i_5 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[1]),
        .O(\sub_ln59_1_reg_4335[4]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln59_1_reg_4335[8]_i_2 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[4]),
        .O(\sub_ln59_1_reg_4335[8]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_1_reg_4335[8]_i_3 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[2]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[3]),
        .O(\sub_ln59_1_reg_4335[8]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_1_reg_4335[8]_i_4 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[1]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[2]),
        .O(\sub_ln59_1_reg_4335[8]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln59_1_reg_4335[8]_i_5 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[4]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]),
        .I2(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[1]),
        .O(\sub_ln59_1_reg_4335[8]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_1_reg_4335[8]_i_6 
       (.I0(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]),
        .I1(shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[4]),
        .O(\sub_ln59_1_reg_4335[8]_i_6_n_1 ));
  FDRE \sub_ln59_1_reg_4335_reg[10] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[10]),
        .Q(sub_ln59_1_reg_4335_reg[9]),
        .R(1'b0));
  CARRY4 \sub_ln59_1_reg_4335_reg[10]_i_2 
       (.CI(\sub_ln59_1_reg_4335_reg[8]_i_1_n_1 ),
        .CO({\NLW_sub_ln59_1_reg_4335_reg[10]_i_2_CO_UNCONNECTED [3:1],\sub_ln59_1_reg_4335_reg[10]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[3]}),
        .O({\NLW_sub_ln59_1_reg_4335_reg[10]_i_2_O_UNCONNECTED [3:2],sub_ln59_1_fu_2764_p2[10:9]}),
        .S({1'b0,1'b0,\sub_ln59_1_reg_4335[10]_i_3_n_1 ,\sub_ln59_1_reg_4335[10]_i_4_n_1 }));
  FDRE \sub_ln59_1_reg_4335_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[1]),
        .Q(sub_ln59_1_reg_4335_reg[0]),
        .R(1'b0));
  FDRE \sub_ln59_1_reg_4335_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[2]),
        .Q(sub_ln59_1_reg_4335_reg[1]),
        .R(1'b0));
  FDRE \sub_ln59_1_reg_4335_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[3]),
        .Q(sub_ln59_1_reg_4335_reg[2]),
        .R(1'b0));
  FDRE \sub_ln59_1_reg_4335_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[4]),
        .Q(sub_ln59_1_reg_4335_reg[3]),
        .R(1'b0));
  CARRY4 \sub_ln59_1_reg_4335_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln59_1_reg_4335_reg[4]_i_1_n_1 ,\sub_ln59_1_reg_4335_reg[4]_i_1_n_2 ,\sub_ln59_1_reg_4335_reg[4]_i_1_n_3 ,\sub_ln59_1_reg_4335_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln59_1_reg_4335[4]_i_2_n_1 ,1'b0}),
        .O(sub_ln59_1_fu_2764_p2[4:1]),
        .S({\sub_ln59_1_reg_4335[4]_i_3_n_1 ,\sub_ln59_1_reg_4335[4]_i_4_n_1 ,\sub_ln59_1_reg_4335[4]_i_5_n_1 ,shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[0]}));
  FDRE \sub_ln59_1_reg_4335_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[5]),
        .Q(sub_ln59_1_reg_4335_reg[4]),
        .R(1'b0));
  FDRE \sub_ln59_1_reg_4335_reg[6] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[6]),
        .Q(sub_ln59_1_reg_4335_reg[5]),
        .R(1'b0));
  FDRE \sub_ln59_1_reg_4335_reg[7] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[7]),
        .Q(sub_ln59_1_reg_4335_reg[6]),
        .R(1'b0));
  FDRE \sub_ln59_1_reg_4335_reg[8] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[8]),
        .Q(sub_ln59_1_reg_4335_reg[7]),
        .R(1'b0));
  CARRY4 \sub_ln59_1_reg_4335_reg[8]_i_1 
       (.CI(\sub_ln59_1_reg_4335_reg[4]_i_1_n_1 ),
        .CO({\sub_ln59_1_reg_4335_reg[8]_i_1_n_1 ,\sub_ln59_1_reg_4335_reg[8]_i_1_n_2 ,\sub_ln59_1_reg_4335_reg[8]_i_1_n_3 ,\sub_ln59_1_reg_4335_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({shl_ln42_5_dup_reg_3347_pp0_iter1_reg_reg[2:1],\sub_ln59_1_reg_4335[8]_i_2_n_1 ,1'b0}),
        .O(sub_ln59_1_fu_2764_p2[8:5]),
        .S({\sub_ln59_1_reg_4335[8]_i_3_n_1 ,\sub_ln59_1_reg_4335[8]_i_4_n_1 ,\sub_ln59_1_reg_4335[8]_i_5_n_1 ,\sub_ln59_1_reg_4335[8]_i_6_n_1 }));
  FDRE \sub_ln59_1_reg_4335_reg[9] 
       (.C(ap_clk),
        .CE(sub_ln59_1_reg_4335_reg0),
        .D(sub_ln59_1_fu_2764_p2[9]),
        .Q(sub_ln59_1_reg_4335_reg[8]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_reg_3527[10]_i_3 
       (.I0(shl_ln_reg_3306_reg[4]),
        .O(\sub_ln59_reg_3527[10]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_reg_3527[10]_i_4 
       (.I0(shl_ln_reg_3306_reg[3]),
        .I1(shl_ln_reg_3306_reg[4]),
        .O(\sub_ln59_reg_3527[10]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_reg_3527[4]_i_2 
       (.I0(zext_ln42_fu_962_p1[7]),
        .O(\sub_ln59_reg_3527[4]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_reg_3527[4]_i_3 
       (.I0(zext_ln42_fu_962_p1[10]),
        .O(\sub_ln59_reg_3527[4]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln59_reg_3527[4]_i_4 
       (.I0(zext_ln42_fu_962_p1[9]),
        .O(\sub_ln59_reg_3527[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sub_ln59_reg_3527[4]_i_5 
       (.I0(zext_ln42_fu_962_p1[7]),
        .I1(zext_ln42_fu_962_p1[8]),
        .O(\sub_ln59_reg_3527[4]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \sub_ln59_reg_3527[8]_i_2 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .I1(zext_ln42_fu_962_p1[11]),
        .O(\sub_ln59_reg_3527[8]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_reg_3527[8]_i_3 
       (.I0(shl_ln_reg_3306_reg[2]),
        .I1(shl_ln_reg_3306_reg[3]),
        .O(\sub_ln59_reg_3527[8]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_reg_3527[8]_i_4 
       (.I0(shl_ln_reg_3306_reg[1]),
        .I1(shl_ln_reg_3306_reg[2]),
        .O(\sub_ln59_reg_3527[8]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \sub_ln59_reg_3527[8]_i_5 
       (.I0(zext_ln42_fu_962_p1[11]),
        .I1(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .I2(shl_ln_reg_3306_reg[1]),
        .O(\sub_ln59_reg_3527[8]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \sub_ln59_reg_3527[8]_i_6 
       (.I0(\sub_ln42_reg_3311_reg_n_1_[5] ),
        .I1(zext_ln42_fu_962_p1[11]),
        .O(\sub_ln59_reg_3527[8]_i_6_n_1 ));
  FDRE \sub_ln59_reg_3527_reg[10] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[10]),
        .Q(sext_ln59_fu_2734_p1[10]),
        .R(1'b0));
  CARRY4 \sub_ln59_reg_3527_reg[10]_i_2 
       (.CI(\sub_ln59_reg_3527_reg[8]_i_1_n_1 ),
        .CO({\NLW_sub_ln59_reg_3527_reg[10]_i_2_CO_UNCONNECTED [3:1],\sub_ln59_reg_3527_reg[10]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,shl_ln_reg_3306_reg[3]}),
        .O({\NLW_sub_ln59_reg_3527_reg[10]_i_2_O_UNCONNECTED [3:2],sub_ln59_fu_1419_p2[10:9]}),
        .S({1'b0,1'b0,\sub_ln59_reg_3527[10]_i_3_n_1 ,\sub_ln59_reg_3527[10]_i_4_n_1 }));
  FDRE \sub_ln59_reg_3527_reg[1] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[1]),
        .Q(sext_ln59_fu_2734_p1[1]),
        .R(1'b0));
  FDRE \sub_ln59_reg_3527_reg[2] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[2]),
        .Q(sext_ln59_fu_2734_p1[2]),
        .R(1'b0));
  FDRE \sub_ln59_reg_3527_reg[3] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[3]),
        .Q(sext_ln59_fu_2734_p1[3]),
        .R(1'b0));
  FDRE \sub_ln59_reg_3527_reg[4] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[4]),
        .Q(sext_ln59_fu_2734_p1[4]),
        .R(1'b0));
  CARRY4 \sub_ln59_reg_3527_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_ln59_reg_3527_reg[4]_i_1_n_1 ,\sub_ln59_reg_3527_reg[4]_i_1_n_2 ,\sub_ln59_reg_3527_reg[4]_i_1_n_3 ,\sub_ln59_reg_3527_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sub_ln59_reg_3527[4]_i_2_n_1 ,1'b0}),
        .O(sub_ln59_fu_1419_p2[4:1]),
        .S({\sub_ln59_reg_3527[4]_i_3_n_1 ,\sub_ln59_reg_3527[4]_i_4_n_1 ,\sub_ln59_reg_3527[4]_i_5_n_1 ,zext_ln42_fu_962_p1[7]}));
  FDRE \sub_ln59_reg_3527_reg[5] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[5]),
        .Q(sext_ln59_fu_2734_p1[5]),
        .R(1'b0));
  FDRE \sub_ln59_reg_3527_reg[6] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[6]),
        .Q(sext_ln59_fu_2734_p1[6]),
        .R(1'b0));
  FDRE \sub_ln59_reg_3527_reg[7] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[7]),
        .Q(sext_ln59_fu_2734_p1[7]),
        .R(1'b0));
  FDRE \sub_ln59_reg_3527_reg[8] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[8]),
        .Q(sext_ln59_fu_2734_p1[8]),
        .R(1'b0));
  CARRY4 \sub_ln59_reg_3527_reg[8]_i_1 
       (.CI(\sub_ln59_reg_3527_reg[4]_i_1_n_1 ),
        .CO({\sub_ln59_reg_3527_reg[8]_i_1_n_1 ,\sub_ln59_reg_3527_reg[8]_i_1_n_2 ,\sub_ln59_reg_3527_reg[8]_i_1_n_3 ,\sub_ln59_reg_3527_reg[8]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({shl_ln_reg_3306_reg[2:1],\sub_ln59_reg_3527[8]_i_2_n_1 ,1'b0}),
        .O(sub_ln59_fu_1419_p2[8:5]),
        .S({\sub_ln59_reg_3527[8]_i_3_n_1 ,\sub_ln59_reg_3527[8]_i_4_n_1 ,\sub_ln59_reg_3527[8]_i_5_n_1 ,\sub_ln59_reg_3527[8]_i_6_n_1 }));
  FDRE \sub_ln59_reg_3527_reg[9] 
       (.C(ap_clk),
        .CE(sub_ln59_reg_3527_reg0),
        .D(sub_ln59_fu_1419_p2[9]),
        .Q(sext_ln59_fu_2734_p1[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_10 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[4] ),
        .I1(trunc_ln47_reg_4558[4]),
        .I2(add_ln47_24_reg_4563[4]),
        .I3(\tmp_1_reg_4574[0]_i_6_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_10_n_1 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_11 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[2] ),
        .I1(trunc_ln47_reg_4558[2]),
        .I2(add_ln47_24_reg_4563[2]),
        .O(\tmp_1_reg_4574[0]_i_11_n_1 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_12 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[1] ),
        .I1(trunc_ln47_reg_4558[1]),
        .I2(add_ln47_24_reg_4563[1]),
        .O(\tmp_1_reg_4574[0]_i_12_n_1 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_13 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[0] ),
        .I1(trunc_ln47_reg_4558[0]),
        .I2(add_ln47_24_reg_4563[0]),
        .O(\tmp_1_reg_4574[0]_i_13_n_1 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_14 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[3] ),
        .I1(trunc_ln47_reg_4558[3]),
        .I2(add_ln47_24_reg_4563[3]),
        .I3(\tmp_1_reg_4574[0]_i_11_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_14_n_1 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_15 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[2] ),
        .I1(trunc_ln47_reg_4558[2]),
        .I2(add_ln47_24_reg_4563[2]),
        .I3(\tmp_1_reg_4574[0]_i_12_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_15_n_1 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_16 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[1] ),
        .I1(trunc_ln47_reg_4558[1]),
        .I2(add_ln47_24_reg_4563[1]),
        .I3(\tmp_1_reg_4574[0]_i_13_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_16_n_1 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \tmp_1_reg_4574[0]_i_17 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[0] ),
        .I1(trunc_ln47_reg_4558[0]),
        .I2(add_ln47_24_reg_4563[0]),
        .O(\tmp_1_reg_4574[0]_i_17_n_1 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_3 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[6] ),
        .I1(trunc_ln47_reg_4558[6]),
        .I2(add_ln47_24_reg_4563[6]),
        .O(\tmp_1_reg_4574[0]_i_3_n_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_4 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[5] ),
        .I1(trunc_ln47_reg_4558[5]),
        .I2(add_ln47_24_reg_4563[5]),
        .O(\tmp_1_reg_4574[0]_i_4_n_1 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_5 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[4] ),
        .I1(trunc_ln47_reg_4558[4]),
        .I2(add_ln47_24_reg_4563[4]),
        .O(\tmp_1_reg_4574[0]_i_5_n_1 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[0]_i_6 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[3] ),
        .I1(trunc_ln47_reg_4558[3]),
        .I2(add_ln47_24_reg_4563[3]),
        .O(\tmp_1_reg_4574[0]_i_6_n_1 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_7 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[7] ),
        .I1(trunc_ln47_reg_4558[7]),
        .I2(add_ln47_24_reg_4563[7]),
        .I3(\tmp_1_reg_4574[0]_i_3_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_7_n_1 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_8 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[6] ),
        .I1(trunc_ln47_reg_4558[6]),
        .I2(add_ln47_24_reg_4563[6]),
        .I3(\tmp_1_reg_4574[0]_i_4_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_8_n_1 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[0]_i_9 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[5] ),
        .I1(trunc_ln47_reg_4558[5]),
        .I2(add_ln47_24_reg_4563[5]),
        .I3(\tmp_1_reg_4574[0]_i_5_n_1 ),
        .O(\tmp_1_reg_4574[0]_i_9_n_1 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[4]_i_2 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[10] ),
        .I1(trunc_ln47_reg_4558[10]),
        .I2(add_ln47_24_reg_4563[10]),
        .O(\tmp_1_reg_4574[4]_i_2_n_1 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[4]_i_3 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[9] ),
        .I1(trunc_ln47_reg_4558[9]),
        .I2(add_ln47_24_reg_4563[9]),
        .O(\tmp_1_reg_4574[4]_i_3_n_1 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[4]_i_4 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[8] ),
        .I1(trunc_ln47_reg_4558[8]),
        .I2(add_ln47_24_reg_4563[8]),
        .O(\tmp_1_reg_4574[4]_i_4_n_1 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[4]_i_5 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[7] ),
        .I1(trunc_ln47_reg_4558[7]),
        .I2(add_ln47_24_reg_4563[7]),
        .O(\tmp_1_reg_4574[4]_i_5_n_1 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[4]_i_6 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[11] ),
        .I1(trunc_ln47_reg_4558[11]),
        .I2(add_ln47_24_reg_4563[11]),
        .I3(\tmp_1_reg_4574[4]_i_2_n_1 ),
        .O(\tmp_1_reg_4574[4]_i_6_n_1 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[4]_i_7 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[10] ),
        .I1(trunc_ln47_reg_4558[10]),
        .I2(add_ln47_24_reg_4563[10]),
        .I3(\tmp_1_reg_4574[4]_i_3_n_1 ),
        .O(\tmp_1_reg_4574[4]_i_7_n_1 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[4]_i_8 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[9] ),
        .I1(trunc_ln47_reg_4558[9]),
        .I2(add_ln47_24_reg_4563[9]),
        .I3(\tmp_1_reg_4574[4]_i_4_n_1 ),
        .O(\tmp_1_reg_4574[4]_i_8_n_1 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[4]_i_9 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[8] ),
        .I1(trunc_ln47_reg_4558[8]),
        .I2(add_ln47_24_reg_4563[8]),
        .I3(\tmp_1_reg_4574[4]_i_5_n_1 ),
        .O(\tmp_1_reg_4574[4]_i_9_n_1 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[7]_i_2 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[12] ),
        .I1(trunc_ln47_reg_4558[12]),
        .I2(add_ln47_24_reg_4563[12]),
        .O(\tmp_1_reg_4574[7]_i_2_n_1 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_1_reg_4574[7]_i_3 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[11] ),
        .I1(trunc_ln47_reg_4558[11]),
        .I2(add_ln47_24_reg_4563[11]),
        .O(\tmp_1_reg_4574[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \tmp_1_reg_4574[7]_i_4 
       (.I0(add_ln47_24_reg_4563[13]),
        .I1(trunc_ln47_reg_4558[13]),
        .I2(\add_ln47_18_reg_4355_reg_n_1_[13] ),
        .I3(trunc_ln47_reg_4558[14]),
        .I4(\add_ln47_18_reg_4355_reg_n_1_[14] ),
        .I5(add_ln47_24_reg_4563[14]),
        .O(\tmp_1_reg_4574[7]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[7]_i_5 
       (.I0(\tmp_1_reg_4574[7]_i_2_n_1 ),
        .I1(trunc_ln47_reg_4558[13]),
        .I2(\add_ln47_18_reg_4355_reg_n_1_[13] ),
        .I3(add_ln47_24_reg_4563[13]),
        .O(\tmp_1_reg_4574[7]_i_5_n_1 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \tmp_1_reg_4574[7]_i_6 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[12] ),
        .I1(trunc_ln47_reg_4558[12]),
        .I2(add_ln47_24_reg_4563[12]),
        .I3(\tmp_1_reg_4574[7]_i_3_n_1 ),
        .O(\tmp_1_reg_4574[7]_i_6_n_1 ));
  FDRE \tmp_1_reg_4574_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[7]),
        .Q(tmp_1_reg_4574[0]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_4574_reg[0]_i_1 
       (.CI(\tmp_1_reg_4574_reg[0]_i_2_n_1 ),
        .CO({\tmp_1_reg_4574_reg[0]_i_1_n_1 ,\tmp_1_reg_4574_reg[0]_i_1_n_2 ,\tmp_1_reg_4574_reg[0]_i_1_n_3 ,\tmp_1_reg_4574_reg[0]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_4574[0]_i_3_n_1 ,\tmp_1_reg_4574[0]_i_4_n_1 ,\tmp_1_reg_4574[0]_i_5_n_1 ,\tmp_1_reg_4574[0]_i_6_n_1 }),
        .O({add_ln53_fu_3075_p2[7],\NLW_tmp_1_reg_4574_reg[0]_i_1_O_UNCONNECTED [2:0]}),
        .S({\tmp_1_reg_4574[0]_i_7_n_1 ,\tmp_1_reg_4574[0]_i_8_n_1 ,\tmp_1_reg_4574[0]_i_9_n_1 ,\tmp_1_reg_4574[0]_i_10_n_1 }));
  CARRY4 \tmp_1_reg_4574_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\tmp_1_reg_4574_reg[0]_i_2_n_1 ,\tmp_1_reg_4574_reg[0]_i_2_n_2 ,\tmp_1_reg_4574_reg[0]_i_2_n_3 ,\tmp_1_reg_4574_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_4574[0]_i_11_n_1 ,\tmp_1_reg_4574[0]_i_12_n_1 ,\tmp_1_reg_4574[0]_i_13_n_1 ,1'b0}),
        .O(\NLW_tmp_1_reg_4574_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_1_reg_4574[0]_i_14_n_1 ,\tmp_1_reg_4574[0]_i_15_n_1 ,\tmp_1_reg_4574[0]_i_16_n_1 ,\tmp_1_reg_4574[0]_i_17_n_1 }));
  FDRE \tmp_1_reg_4574_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[8]),
        .Q(tmp_1_reg_4574[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_4574_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[9]),
        .Q(tmp_1_reg_4574[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_4574_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[10]),
        .Q(tmp_1_reg_4574[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_4574_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[11]),
        .Q(tmp_1_reg_4574[4]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_4574_reg[4]_i_1 
       (.CI(\tmp_1_reg_4574_reg[0]_i_1_n_1 ),
        .CO({\tmp_1_reg_4574_reg[4]_i_1_n_1 ,\tmp_1_reg_4574_reg[4]_i_1_n_2 ,\tmp_1_reg_4574_reg[4]_i_1_n_3 ,\tmp_1_reg_4574_reg[4]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({\tmp_1_reg_4574[4]_i_2_n_1 ,\tmp_1_reg_4574[4]_i_3_n_1 ,\tmp_1_reg_4574[4]_i_4_n_1 ,\tmp_1_reg_4574[4]_i_5_n_1 }),
        .O(add_ln53_fu_3075_p2[11:8]),
        .S({\tmp_1_reg_4574[4]_i_6_n_1 ,\tmp_1_reg_4574[4]_i_7_n_1 ,\tmp_1_reg_4574[4]_i_8_n_1 ,\tmp_1_reg_4574[4]_i_9_n_1 }));
  FDRE \tmp_1_reg_4574_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[12]),
        .Q(tmp_1_reg_4574[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_4574_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[13]),
        .Q(tmp_1_reg_4574[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_4574_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln53_fu_3075_p2[14]),
        .Q(tmp_1_reg_4574[7]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_4574_reg[7]_i_1 
       (.CI(\tmp_1_reg_4574_reg[4]_i_1_n_1 ),
        .CO({\NLW_tmp_1_reg_4574_reg[7]_i_1_CO_UNCONNECTED [3:2],\tmp_1_reg_4574_reg[7]_i_1_n_3 ,\tmp_1_reg_4574_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_1_reg_4574[7]_i_2_n_1 ,\tmp_1_reg_4574[7]_i_3_n_1 }),
        .O({\NLW_tmp_1_reg_4574_reg[7]_i_1_O_UNCONNECTED [3],add_ln53_fu_3075_p2[14:12]}),
        .S({1'b0,\tmp_1_reg_4574[7]_i_4_n_1 ,\tmp_1_reg_4574[7]_i_5_n_1 ,\tmp_1_reg_4574[7]_i_6_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_10 
       (.I0(add_ln47_12_reg_4548[13]),
        .I1(sext_ln47_26_fu_3053_p1[13]),
        .O(\tmp_2_reg_4569[0]_i_10_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_11 
       (.I0(add_ln47_12_reg_4548[12]),
        .I1(sext_ln47_26_fu_3053_p1[12]),
        .O(\tmp_2_reg_4569[0]_i_11_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_4569[0]_i_13 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[16] ),
        .O(\tmp_2_reg_4569[0]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_14 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[16] ),
        .I1(add_ln47_24_reg_4563[16]),
        .O(\tmp_2_reg_4569[0]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_16 
       (.I0(add_ln47_12_reg_4548[11]),
        .I1(sext_ln47_26_fu_3053_p1[11]),
        .O(\tmp_2_reg_4569[0]_i_16_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_17 
       (.I0(add_ln47_12_reg_4548[10]),
        .I1(sext_ln47_26_fu_3053_p1[10]),
        .O(\tmp_2_reg_4569[0]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_18 
       (.I0(add_ln47_12_reg_4548[9]),
        .I1(sext_ln47_26_fu_3053_p1[9]),
        .O(\tmp_2_reg_4569[0]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_19 
       (.I0(add_ln47_12_reg_4548[8]),
        .I1(sext_ln47_26_fu_3053_p1[8]),
        .O(\tmp_2_reg_4569[0]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_21 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[15] ),
        .I1(add_ln47_24_reg_4563[15]),
        .O(\tmp_2_reg_4569[0]_i_21_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_22 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[14] ),
        .I1(add_ln47_24_reg_4563[14]),
        .O(\tmp_2_reg_4569[0]_i_22_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_23 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[13] ),
        .I1(add_ln47_24_reg_4563[13]),
        .O(\tmp_2_reg_4569[0]_i_23_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_24 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[12] ),
        .I1(add_ln47_24_reg_4563[12]),
        .O(\tmp_2_reg_4569[0]_i_24_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_26 
       (.I0(add_ln47_12_reg_4548[7]),
        .I1(sext_ln47_26_fu_3053_p1[7]),
        .O(\tmp_2_reg_4569[0]_i_26_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_27 
       (.I0(add_ln47_12_reg_4548[6]),
        .I1(sext_ln47_26_fu_3053_p1[6]),
        .O(\tmp_2_reg_4569[0]_i_27_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_28 
       (.I0(add_ln47_12_reg_4548[5]),
        .I1(sext_ln47_26_fu_3053_p1[5]),
        .O(\tmp_2_reg_4569[0]_i_28_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_29 
       (.I0(add_ln47_12_reg_4548[4]),
        .I1(sext_ln47_26_fu_3053_p1[4]),
        .O(\tmp_2_reg_4569[0]_i_29_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_31 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[11] ),
        .I1(add_ln47_24_reg_4563[11]),
        .O(\tmp_2_reg_4569[0]_i_31_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_32 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[10] ),
        .I1(add_ln47_24_reg_4563[10]),
        .O(\tmp_2_reg_4569[0]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_33 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[9] ),
        .I1(add_ln47_24_reg_4563[9]),
        .O(\tmp_2_reg_4569[0]_i_33_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_34 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[8] ),
        .I1(add_ln47_24_reg_4563[8]),
        .O(\tmp_2_reg_4569[0]_i_34_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_35 
       (.I0(add_ln47_12_reg_4548[3]),
        .I1(sext_ln47_26_fu_3053_p1[3]),
        .O(\tmp_2_reg_4569[0]_i_35_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_36 
       (.I0(add_ln47_12_reg_4548[2]),
        .I1(sext_ln47_26_fu_3053_p1[2]),
        .O(\tmp_2_reg_4569[0]_i_36_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_37 
       (.I0(add_ln47_12_reg_4548[1]),
        .I1(sext_ln47_26_fu_3053_p1[1]),
        .O(\tmp_2_reg_4569[0]_i_37_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_38 
       (.I0(add_ln47_12_reg_4548[0]),
        .I1(sext_ln47_26_fu_3053_p1[0]),
        .O(\tmp_2_reg_4569[0]_i_38_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_40 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[7] ),
        .I1(add_ln47_24_reg_4563[7]),
        .O(\tmp_2_reg_4569[0]_i_40_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_41 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[6] ),
        .I1(add_ln47_24_reg_4563[6]),
        .O(\tmp_2_reg_4569[0]_i_41_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_42 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[5] ),
        .I1(add_ln47_24_reg_4563[5]),
        .O(\tmp_2_reg_4569[0]_i_42_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_43 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[4] ),
        .I1(add_ln47_24_reg_4563[4]),
        .O(\tmp_2_reg_4569[0]_i_43_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_44 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[3] ),
        .I1(add_ln47_24_reg_4563[3]),
        .O(\tmp_2_reg_4569[0]_i_44_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_45 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[2] ),
        .I1(add_ln47_24_reg_4563[2]),
        .O(\tmp_2_reg_4569[0]_i_45_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_46 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[1] ),
        .I1(add_ln47_24_reg_4563[1]),
        .O(\tmp_2_reg_4569[0]_i_46_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_47 
       (.I0(\add_ln47_18_reg_4355_reg_n_1_[0] ),
        .I1(add_ln47_24_reg_4563[0]),
        .O(\tmp_2_reg_4569[0]_i_47_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_4569[0]_i_5 
       (.I0(add_ln47_12_reg_4548[17]),
        .I1(\tmp_2_reg_4569_reg[0]_i_4_n_3 ),
        .O(\tmp_2_reg_4569[0]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_6 
       (.I0(add_ln47_12_reg_4548[16]),
        .I1(sext_ln47_26_fu_3053_p1[16]),
        .O(\tmp_2_reg_4569[0]_i_6_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_8 
       (.I0(add_ln47_12_reg_4548[15]),
        .I1(sext_ln47_26_fu_3053_p1[15]),
        .O(\tmp_2_reg_4569[0]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_2_reg_4569[0]_i_9 
       (.I0(add_ln47_12_reg_4548[14]),
        .I1(sext_ln47_26_fu_3053_p1[14]),
        .O(\tmp_2_reg_4569[0]_i_9_n_1 ));
  FDRE \tmp_2_reg_4569_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_55),
        .D(add_ln47_26_fu_3061_p2),
        .Q(tmp_2_reg_4569),
        .R(1'b0));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_12 
       (.CI(\tmp_2_reg_4569_reg[0]_i_20_n_1 ),
        .CO({\tmp_2_reg_4569_reg[0]_i_12_n_1 ,\tmp_2_reg_4569_reg[0]_i_12_n_2 ,\tmp_2_reg_4569_reg[0]_i_12_n_3 ,\tmp_2_reg_4569_reg[0]_i_12_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_18_reg_4355_reg_n_1_[15] ,\add_ln47_18_reg_4355_reg_n_1_[14] ,\add_ln47_18_reg_4355_reg_n_1_[13] ,\add_ln47_18_reg_4355_reg_n_1_[12] }),
        .O(sext_ln47_26_fu_3053_p1[15:12]),
        .S({\tmp_2_reg_4569[0]_i_21_n_1 ,\tmp_2_reg_4569[0]_i_22_n_1 ,\tmp_2_reg_4569[0]_i_23_n_1 ,\tmp_2_reg_4569[0]_i_24_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_15 
       (.CI(\tmp_2_reg_4569_reg[0]_i_25_n_1 ),
        .CO({\tmp_2_reg_4569_reg[0]_i_15_n_1 ,\tmp_2_reg_4569_reg[0]_i_15_n_2 ,\tmp_2_reg_4569_reg[0]_i_15_n_3 ,\tmp_2_reg_4569_reg[0]_i_15_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_12_reg_4548[7:4]),
        .O(\NLW_tmp_2_reg_4569_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_4569[0]_i_26_n_1 ,\tmp_2_reg_4569[0]_i_27_n_1 ,\tmp_2_reg_4569[0]_i_28_n_1 ,\tmp_2_reg_4569[0]_i_29_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_2 
       (.CI(\tmp_2_reg_4569_reg[0]_i_3_n_1 ),
        .CO({\NLW_tmp_2_reg_4569_reg[0]_i_2_CO_UNCONNECTED [3:2],\tmp_2_reg_4569_reg[0]_i_2_n_3 ,\tmp_2_reg_4569_reg[0]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_2_reg_4569_reg[0]_i_4_n_3 ,add_ln47_12_reg_4548[16]}),
        .O({\NLW_tmp_2_reg_4569_reg[0]_i_2_O_UNCONNECTED [3],add_ln47_26_fu_3061_p2,\NLW_tmp_2_reg_4569_reg[0]_i_2_O_UNCONNECTED [1:0]}),
        .S({1'b0,1'b1,\tmp_2_reg_4569[0]_i_5_n_1 ,\tmp_2_reg_4569[0]_i_6_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_20 
       (.CI(\tmp_2_reg_4569_reg[0]_i_30_n_1 ),
        .CO({\tmp_2_reg_4569_reg[0]_i_20_n_1 ,\tmp_2_reg_4569_reg[0]_i_20_n_2 ,\tmp_2_reg_4569_reg[0]_i_20_n_3 ,\tmp_2_reg_4569_reg[0]_i_20_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_18_reg_4355_reg_n_1_[11] ,\add_ln47_18_reg_4355_reg_n_1_[10] ,\add_ln47_18_reg_4355_reg_n_1_[9] ,\add_ln47_18_reg_4355_reg_n_1_[8] }),
        .O(sext_ln47_26_fu_3053_p1[11:8]),
        .S({\tmp_2_reg_4569[0]_i_31_n_1 ,\tmp_2_reg_4569[0]_i_32_n_1 ,\tmp_2_reg_4569[0]_i_33_n_1 ,\tmp_2_reg_4569[0]_i_34_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_25 
       (.CI(1'b0),
        .CO({\tmp_2_reg_4569_reg[0]_i_25_n_1 ,\tmp_2_reg_4569_reg[0]_i_25_n_2 ,\tmp_2_reg_4569_reg[0]_i_25_n_3 ,\tmp_2_reg_4569_reg[0]_i_25_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_12_reg_4548[3:0]),
        .O(\NLW_tmp_2_reg_4569_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_4569[0]_i_35_n_1 ,\tmp_2_reg_4569[0]_i_36_n_1 ,\tmp_2_reg_4569[0]_i_37_n_1 ,\tmp_2_reg_4569[0]_i_38_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_3 
       (.CI(\tmp_2_reg_4569_reg[0]_i_7_n_1 ),
        .CO({\tmp_2_reg_4569_reg[0]_i_3_n_1 ,\tmp_2_reg_4569_reg[0]_i_3_n_2 ,\tmp_2_reg_4569_reg[0]_i_3_n_3 ,\tmp_2_reg_4569_reg[0]_i_3_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_12_reg_4548[15:12]),
        .O(\NLW_tmp_2_reg_4569_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_4569[0]_i_8_n_1 ,\tmp_2_reg_4569[0]_i_9_n_1 ,\tmp_2_reg_4569[0]_i_10_n_1 ,\tmp_2_reg_4569[0]_i_11_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_30 
       (.CI(\tmp_2_reg_4569_reg[0]_i_39_n_1 ),
        .CO({\tmp_2_reg_4569_reg[0]_i_30_n_1 ,\tmp_2_reg_4569_reg[0]_i_30_n_2 ,\tmp_2_reg_4569_reg[0]_i_30_n_3 ,\tmp_2_reg_4569_reg[0]_i_30_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_18_reg_4355_reg_n_1_[7] ,\add_ln47_18_reg_4355_reg_n_1_[6] ,\add_ln47_18_reg_4355_reg_n_1_[5] ,\add_ln47_18_reg_4355_reg_n_1_[4] }),
        .O(sext_ln47_26_fu_3053_p1[7:4]),
        .S({\tmp_2_reg_4569[0]_i_40_n_1 ,\tmp_2_reg_4569[0]_i_41_n_1 ,\tmp_2_reg_4569[0]_i_42_n_1 ,\tmp_2_reg_4569[0]_i_43_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_39 
       (.CI(1'b0),
        .CO({\tmp_2_reg_4569_reg[0]_i_39_n_1 ,\tmp_2_reg_4569_reg[0]_i_39_n_2 ,\tmp_2_reg_4569_reg[0]_i_39_n_3 ,\tmp_2_reg_4569_reg[0]_i_39_n_4 }),
        .CYINIT(1'b0),
        .DI({\add_ln47_18_reg_4355_reg_n_1_[3] ,\add_ln47_18_reg_4355_reg_n_1_[2] ,\add_ln47_18_reg_4355_reg_n_1_[1] ,\add_ln47_18_reg_4355_reg_n_1_[0] }),
        .O(sext_ln47_26_fu_3053_p1[3:0]),
        .S({\tmp_2_reg_4569[0]_i_44_n_1 ,\tmp_2_reg_4569[0]_i_45_n_1 ,\tmp_2_reg_4569[0]_i_46_n_1 ,\tmp_2_reg_4569[0]_i_47_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_4 
       (.CI(\tmp_2_reg_4569_reg[0]_i_12_n_1 ),
        .CO({\NLW_tmp_2_reg_4569_reg[0]_i_4_CO_UNCONNECTED [3:2],\tmp_2_reg_4569_reg[0]_i_4_n_3 ,\NLW_tmp_2_reg_4569_reg[0]_i_4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\tmp_2_reg_4569[0]_i_13_n_1 }),
        .O({\NLW_tmp_2_reg_4569_reg[0]_i_4_O_UNCONNECTED [3:1],sext_ln47_26_fu_3053_p1[16]}),
        .S({1'b0,1'b0,1'b1,\tmp_2_reg_4569[0]_i_14_n_1 }));
  CARRY4 \tmp_2_reg_4569_reg[0]_i_7 
       (.CI(\tmp_2_reg_4569_reg[0]_i_15_n_1 ),
        .CO({\tmp_2_reg_4569_reg[0]_i_7_n_1 ,\tmp_2_reg_4569_reg[0]_i_7_n_2 ,\tmp_2_reg_4569_reg[0]_i_7_n_3 ,\tmp_2_reg_4569_reg[0]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_12_reg_4548[11:8]),
        .O(\NLW_tmp_2_reg_4569_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_4569[0]_i_16_n_1 ,\tmp_2_reg_4569[0]_i_17_n_1 ,\tmp_2_reg_4569[0]_i_18_n_1 ,\tmp_2_reg_4569[0]_i_19_n_1 }));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[11]_i_2 
       (.I0(add_ln47_11_reg_4482[11]),
        .I1(sext_ln47_6_fu_2987_p1[11]),
        .O(\trunc_ln47_reg_4558[11]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[11]_i_3 
       (.I0(add_ln47_11_reg_4482[10]),
        .I1(sext_ln47_6_fu_2987_p1[10]),
        .O(\trunc_ln47_reg_4558[11]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[11]_i_4 
       (.I0(add_ln47_11_reg_4482[9]),
        .I1(sext_ln47_6_fu_2987_p1[9]),
        .O(\trunc_ln47_reg_4558[11]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[11]_i_5 
       (.I0(add_ln47_11_reg_4482[8]),
        .I1(sext_ln47_6_fu_2987_p1[8]),
        .O(\trunc_ln47_reg_4558[11]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[14]_i_2 
       (.I0(add_ln47_11_reg_4482[14]),
        .I1(sext_ln47_6_fu_2987_p1[14]),
        .O(\trunc_ln47_reg_4558[14]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[14]_i_3 
       (.I0(add_ln47_11_reg_4482[13]),
        .I1(sext_ln47_6_fu_2987_p1[13]),
        .O(\trunc_ln47_reg_4558[14]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[14]_i_4 
       (.I0(add_ln47_11_reg_4482[12]),
        .I1(sext_ln47_6_fu_2987_p1[12]),
        .O(\trunc_ln47_reg_4558[14]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[3]_i_2 
       (.I0(add_ln47_11_reg_4482[3]),
        .I1(sext_ln47_6_fu_2987_p1[3]),
        .O(\trunc_ln47_reg_4558[3]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[3]_i_3 
       (.I0(add_ln47_11_reg_4482[2]),
        .I1(sext_ln47_6_fu_2987_p1[2]),
        .O(\trunc_ln47_reg_4558[3]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[3]_i_4 
       (.I0(add_ln47_11_reg_4482[1]),
        .I1(sext_ln47_6_fu_2987_p1[1]),
        .O(\trunc_ln47_reg_4558[3]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[3]_i_5 
       (.I0(add_ln47_11_reg_4482[0]),
        .I1(sext_ln47_6_fu_2987_p1[0]),
        .O(\trunc_ln47_reg_4558[3]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[7]_i_2 
       (.I0(add_ln47_11_reg_4482[7]),
        .I1(sext_ln47_6_fu_2987_p1[7]),
        .O(\trunc_ln47_reg_4558[7]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[7]_i_3 
       (.I0(add_ln47_11_reg_4482[6]),
        .I1(sext_ln47_6_fu_2987_p1[6]),
        .O(\trunc_ln47_reg_4558[7]_i_3_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[7]_i_4 
       (.I0(add_ln47_11_reg_4482[5]),
        .I1(sext_ln47_6_fu_2987_p1[5]),
        .O(\trunc_ln47_reg_4558[7]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \trunc_ln47_reg_4558[7]_i_5 
       (.I0(add_ln47_11_reg_4482[4]),
        .I1(sext_ln47_6_fu_2987_p1[4]),
        .O(\trunc_ln47_reg_4558[7]_i_5_n_1 ));
  FDRE \trunc_ln47_reg_4558_reg[0] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[0]),
        .Q(trunc_ln47_reg_4558[0]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[10] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[10]),
        .Q(trunc_ln47_reg_4558[10]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[11] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[11]),
        .Q(trunc_ln47_reg_4558[11]),
        .R(1'b0));
  CARRY4 \trunc_ln47_reg_4558_reg[11]_i_1 
       (.CI(\trunc_ln47_reg_4558_reg[7]_i_1_n_1 ),
        .CO({\trunc_ln47_reg_4558_reg[11]_i_1_n_1 ,\trunc_ln47_reg_4558_reg[11]_i_1_n_2 ,\trunc_ln47_reg_4558_reg[11]_i_1_n_3 ,\trunc_ln47_reg_4558_reg[11]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_11_reg_4482[11:8]),
        .O(trunc_ln47_fu_3005_p1[11:8]),
        .S({\trunc_ln47_reg_4558[11]_i_2_n_1 ,\trunc_ln47_reg_4558[11]_i_3_n_1 ,\trunc_ln47_reg_4558[11]_i_4_n_1 ,\trunc_ln47_reg_4558[11]_i_5_n_1 }));
  FDRE \trunc_ln47_reg_4558_reg[12] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[12]),
        .Q(trunc_ln47_reg_4558[12]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[13] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[13]),
        .Q(trunc_ln47_reg_4558[13]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[14] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[14]),
        .Q(trunc_ln47_reg_4558[14]),
        .R(1'b0));
  CARRY4 \trunc_ln47_reg_4558_reg[14]_i_1 
       (.CI(\trunc_ln47_reg_4558_reg[11]_i_1_n_1 ),
        .CO({\NLW_trunc_ln47_reg_4558_reg[14]_i_1_CO_UNCONNECTED [3:2],\trunc_ln47_reg_4558_reg[14]_i_1_n_3 ,\trunc_ln47_reg_4558_reg[14]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,add_ln47_11_reg_4482[13:12]}),
        .O({\NLW_trunc_ln47_reg_4558_reg[14]_i_1_O_UNCONNECTED [3],trunc_ln47_fu_3005_p1[14:12]}),
        .S({1'b0,\trunc_ln47_reg_4558[14]_i_2_n_1 ,\trunc_ln47_reg_4558[14]_i_3_n_1 ,\trunc_ln47_reg_4558[14]_i_4_n_1 }));
  FDRE \trunc_ln47_reg_4558_reg[1] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[1]),
        .Q(trunc_ln47_reg_4558[1]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[2] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[2]),
        .Q(trunc_ln47_reg_4558[2]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[3] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[3]),
        .Q(trunc_ln47_reg_4558[3]),
        .R(1'b0));
  CARRY4 \trunc_ln47_reg_4558_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln47_reg_4558_reg[3]_i_1_n_1 ,\trunc_ln47_reg_4558_reg[3]_i_1_n_2 ,\trunc_ln47_reg_4558_reg[3]_i_1_n_3 ,\trunc_ln47_reg_4558_reg[3]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_11_reg_4482[3:0]),
        .O(trunc_ln47_fu_3005_p1[3:0]),
        .S({\trunc_ln47_reg_4558[3]_i_2_n_1 ,\trunc_ln47_reg_4558[3]_i_3_n_1 ,\trunc_ln47_reg_4558[3]_i_4_n_1 ,\trunc_ln47_reg_4558[3]_i_5_n_1 }));
  FDRE \trunc_ln47_reg_4558_reg[4] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[4]),
        .Q(trunc_ln47_reg_4558[4]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[5] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[5]),
        .Q(trunc_ln47_reg_4558[5]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[6] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[6]),
        .Q(trunc_ln47_reg_4558[6]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[7] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[7]),
        .Q(trunc_ln47_reg_4558[7]),
        .R(1'b0));
  CARRY4 \trunc_ln47_reg_4558_reg[7]_i_1 
       (.CI(\trunc_ln47_reg_4558_reg[3]_i_1_n_1 ),
        .CO({\trunc_ln47_reg_4558_reg[7]_i_1_n_1 ,\trunc_ln47_reg_4558_reg[7]_i_1_n_2 ,\trunc_ln47_reg_4558_reg[7]_i_1_n_3 ,\trunc_ln47_reg_4558_reg[7]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI(add_ln47_11_reg_4482[7:4]),
        .O(trunc_ln47_fu_3005_p1[7:4]),
        .S({\trunc_ln47_reg_4558[7]_i_2_n_1 ,\trunc_ln47_reg_4558[7]_i_3_n_1 ,\trunc_ln47_reg_4558[7]_i_4_n_1 ,\trunc_ln47_reg_4558[7]_i_5_n_1 }));
  FDRE \trunc_ln47_reg_4558_reg[8] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[8]),
        .Q(trunc_ln47_reg_4558[8]),
        .R(1'b0));
  FDRE \trunc_ln47_reg_4558_reg[9] 
       (.C(ap_clk),
        .CE(cnn_accel_gmem_m_axi_U_n_47),
        .D(trunc_ln47_fu_3005_p1[9]),
        .Q(trunc_ln47_reg_4558[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_control_s_axi
   (Q,
    \int_input_V_reg[31]_0 ,
    \FSM_onehot_rstate_reg[1]_0 ,
    \ap_CS_fsm_reg[27] ,
    ap_NS_fsm1,
    D,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    s_axi_control_RDATA,
    interrupt,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    ap_CS_fsm_pp0_stage26,
    ap_enable_reg_pp0_iter0_reg,
    int_ap_ready_reg_0,
    ap_enable_reg_pp0_iter0,
    ap_rst_n,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID,
    s_axi_control_WVALID,
    s_axi_control_BREADY,
    s_axi_control_RREADY);
  output [31:0]Q;
  output [31:0]\int_input_V_reg[31]_0 ;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \ap_CS_fsm_reg[27] ;
  output ap_NS_fsm1;
  output [0:0]D;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input [4:0]s_axi_control_ARADDR;
  input s_axi_control_ARVALID;
  input ap_CS_fsm_pp0_stage26;
  input ap_enable_reg_pp0_iter0_reg;
  input [1:0]int_ap_ready_reg_0;
  input ap_enable_reg_pp0_iter0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input ap_clk;
  input [4:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;
  input s_axi_control_WVALID;
  input s_axi_control_BREADY;
  input s_axi_control_RREADY;

  wire [0:0]D;
  wire \FSM_onehot_rstate[1]_i_1_n_1 ;
  wire \FSM_onehot_rstate[2]_i_1_n_1 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_1 ;
  wire \FSM_onehot_wstate[2]_i_1_n_1 ;
  wire \FSM_onehot_wstate[3]_i_1_n_1 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [31:0]Q;
  wire ap_CS_fsm_pp0_stage26;
  wire \ap_CS_fsm_reg[27] ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ar_hs;
  wire [7:1]data0;
  wire int_ap_done_i_1_n_1;
  wire int_ap_done_i_2_n_1;
  wire [1:0]int_ap_ready_reg_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_1;
  wire int_auto_restart_i_1_n_1;
  wire int_gie_i_1_n_1;
  wire int_gie_i_2_n_1;
  wire int_gie_reg_n_1;
  wire \int_ier[0]_i_1_n_1 ;
  wire \int_ier[1]_i_1_n_1 ;
  wire \int_ier[1]_i_2_n_1 ;
  wire \int_ier_reg_n_1_[0] ;
  wire [31:0]int_input_V0;
  wire \int_input_V[31]_i_1_n_1 ;
  wire \int_input_V[31]_i_3_n_1 ;
  wire [31:0]\int_input_V_reg[31]_0 ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_1 ;
  wire \int_isr[1]_i_1_n_1 ;
  wire \int_isr_reg_n_1_[0] ;
  wire [31:0]int_output_V0;
  wire \int_output_V[31]_i_1_n_1 ;
  wire interrupt;
  wire p_0_in4_in;
  wire p_1_in;
  wire [31:4]rdata;
  wire \rdata[0]_i_1_n_1 ;
  wire \rdata[0]_i_2_n_1 ;
  wire \rdata[1]_i_1_n_1 ;
  wire \rdata[1]_i_2_n_1 ;
  wire \rdata[2]_i_1_n_1 ;
  wire \rdata[31]_i_3_n_1 ;
  wire \rdata[3]_i_1_n_1 ;
  wire \rdata[7]_i_1_n_1 ;
  wire \rdata[7]_i_2_n_1 ;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_1_[0] ;
  wire \waddr_reg_n_1_[1] ;
  wire \waddr_reg_n_1_[2] ;
  wire \waddr_reg_n_1_[3] ;
  wire \waddr_reg_n_1_[4] ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(\FSM_onehot_rstate[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_1 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_1 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_1 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAE0CAE3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_1 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_1 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_1 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_1 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(int_ap_ready_reg_0[1]),
        .I1(ap_start),
        .I2(int_ap_ready_reg_0[0]),
        .O(D));
  LUT6 #(
    .INIT(64'h7777700000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(ap_start),
        .I3(int_ap_ready_reg_0[0]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFFFEFAAAAAAAA)) 
    int_ap_done_i_1
       (.I0(int_ap_ready_reg_0[1]),
        .I1(int_ap_done_i_2_n_1),
        .I2(ar_hs),
        .I3(s_axi_control_ARADDR[1]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .O(int_ap_done_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_1),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h2)) 
    int_ap_idle_i_1
       (.I0(int_ap_ready_reg_0[0]),
        .I1(ap_start),
        .O(ap_idle));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_reg_0[1]),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(int_ap_ready_reg_0[1]),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_1_[3] ),
        .I3(\int_ier[1]_i_2_n_1 ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_1),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(\waddr_reg_n_1_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_1),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .I3(int_gie_i_2_n_1),
        .I4(int_gie_reg_n_1),
        .O(int_gie_i_1_n_1));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    int_gie_i_2
       (.I0(\waddr_reg_n_1_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_1_[1] ),
        .I4(\waddr_reg_n_1_[0] ),
        .I5(\waddr_reg_n_1_[4] ),
        .O(int_gie_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_1),
        .Q(int_gie_reg_n_1),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(\waddr_reg_n_1_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(\int_ier_reg_n_1_[0] ),
        .O(\int_ier[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\int_ier[1]_i_2_n_1 ),
        .I2(\waddr_reg_n_1_[3] ),
        .I3(s_axi_control_WSTRB[0]),
        .I4(p_0_in4_in),
        .O(\int_ier[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_1_[2] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_1_[1] ),
        .I4(\waddr_reg_n_1_[0] ),
        .I5(\waddr_reg_n_1_[4] ),
        .O(\int_ier[1]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_1 ),
        .Q(\int_ier_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_1 ),
        .Q(p_0_in4_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [0]),
        .O(int_input_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [10]),
        .O(int_input_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [11]),
        .O(int_input_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [12]),
        .O(int_input_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [13]),
        .O(int_input_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [14]),
        .O(int_input_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [15]),
        .O(int_input_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [16]),
        .O(int_input_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [17]),
        .O(int_input_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [18]),
        .O(int_input_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [19]),
        .O(int_input_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [1]),
        .O(int_input_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [20]),
        .O(int_input_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [21]),
        .O(int_input_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [22]),
        .O(int_input_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(\int_input_V_reg[31]_0 [23]),
        .O(int_input_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [24]),
        .O(int_input_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [25]),
        .O(int_input_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [26]),
        .O(int_input_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [27]),
        .O(int_input_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [28]),
        .O(int_input_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [29]),
        .O(int_input_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [2]),
        .O(int_input_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [30]),
        .O(int_input_V0[30]));
  LUT2 #(
    .INIT(4'h1)) 
    \int_input_V[31]_i_1 
       (.I0(\waddr_reg_n_1_[3] ),
        .I1(\int_input_V[31]_i_3_n_1 ),
        .O(\int_input_V[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(\int_input_V_reg[31]_0 [31]),
        .O(int_input_V0[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEFFFFFFF)) 
    \int_input_V[31]_i_3 
       (.I0(\waddr_reg_n_1_[0] ),
        .I1(\waddr_reg_n_1_[1] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_1_[4] ),
        .I5(\waddr_reg_n_1_[2] ),
        .O(\int_input_V[31]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [3]),
        .O(int_input_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [4]),
        .O(int_input_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [5]),
        .O(int_input_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [6]),
        .O(int_input_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_input_V_reg[31]_0 [7]),
        .O(int_input_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [8]),
        .O(int_input_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_V[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(\int_input_V_reg[31]_0 [9]),
        .O(int_input_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[0]),
        .Q(\int_input_V_reg[31]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[10]),
        .Q(\int_input_V_reg[31]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[11]),
        .Q(\int_input_V_reg[31]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[12]),
        .Q(\int_input_V_reg[31]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[13]),
        .Q(\int_input_V_reg[31]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[14]),
        .Q(\int_input_V_reg[31]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[15]),
        .Q(\int_input_V_reg[31]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[16]),
        .Q(\int_input_V_reg[31]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[17]),
        .Q(\int_input_V_reg[31]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[18]),
        .Q(\int_input_V_reg[31]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[19]),
        .Q(\int_input_V_reg[31]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[1]),
        .Q(\int_input_V_reg[31]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[20]),
        .Q(\int_input_V_reg[31]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[21]),
        .Q(\int_input_V_reg[31]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[22]),
        .Q(\int_input_V_reg[31]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[23]),
        .Q(\int_input_V_reg[31]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[24]),
        .Q(\int_input_V_reg[31]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[25]),
        .Q(\int_input_V_reg[31]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[26]),
        .Q(\int_input_V_reg[31]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[27]),
        .Q(\int_input_V_reg[31]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[28]),
        .Q(\int_input_V_reg[31]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[29]),
        .Q(\int_input_V_reg[31]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[2]),
        .Q(\int_input_V_reg[31]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[30]),
        .Q(\int_input_V_reg[31]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[31]),
        .Q(\int_input_V_reg[31]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[3]),
        .Q(\int_input_V_reg[31]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[4]),
        .Q(\int_input_V_reg[31]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[5]),
        .Q(\int_input_V_reg[31]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[6]),
        .Q(\int_input_V_reg[31]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[7]),
        .Q(\int_input_V_reg[31]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[8]),
        .Q(\int_input_V_reg[31]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_V[31]_i_1_n_1 ),
        .D(int_input_V0[9]),
        .Q(\int_input_V_reg[31]_0 [9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_1_[0] ),
        .I3(int_ap_ready_reg_0[1]),
        .I4(\int_isr_reg_n_1_[0] ),
        .O(\int_isr[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(int_gie_i_2_n_1),
        .I1(\waddr_reg_n_1_[3] ),
        .I2(s_axi_control_WSTRB[0]),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in4_in),
        .I3(int_ap_ready_reg_0[1]),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_1 ),
        .Q(\int_isr_reg_n_1_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_1 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[0]),
        .O(int_output_V0[0]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[10]),
        .O(int_output_V0[10]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[11]),
        .O(int_output_V0[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[12]),
        .O(int_output_V0[12]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[13]),
        .O(int_output_V0[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[14]),
        .O(int_output_V0[14]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[15]),
        .O(int_output_V0[15]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[16]),
        .O(int_output_V0[16]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[17]),
        .O(int_output_V0[17]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[18]),
        .O(int_output_V0[18]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[19]),
        .O(int_output_V0[19]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[1]),
        .O(int_output_V0[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[20]),
        .O(int_output_V0[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[21]),
        .O(int_output_V0[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[22]),
        .O(int_output_V0[22]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(Q[23]),
        .O(int_output_V0[23]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[24]),
        .O(int_output_V0[24]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[25]),
        .O(int_output_V0[25]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[26]),
        .O(int_output_V0[26]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[27]),
        .O(int_output_V0[27]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[28]),
        .O(int_output_V0[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[29]),
        .O(int_output_V0[29]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[2]),
        .O(int_output_V0[2]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[30]),
        .O(int_output_V0[30]));
  LUT2 #(
    .INIT(4'h2)) 
    \int_output_V[31]_i_1 
       (.I0(\waddr_reg_n_1_[3] ),
        .I1(\int_input_V[31]_i_3_n_1 ),
        .O(\int_output_V[31]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(Q[31]),
        .O(int_output_V0[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[3]),
        .O(int_output_V0[3]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[4]),
        .O(int_output_V0[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[5]),
        .O(int_output_V0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[6]),
        .O(int_output_V0[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(Q[7]),
        .O(int_output_V0[7]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[8]),
        .O(int_output_V0[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_V[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(Q[9]),
        .O(int_output_V0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[0] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[0]),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[10] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[10]),
        .Q(Q[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[11] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[11]),
        .Q(Q[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[12] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[12]),
        .Q(Q[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[13] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[13]),
        .Q(Q[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[14] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[14]),
        .Q(Q[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[15] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[15]),
        .Q(Q[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[16] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[16]),
        .Q(Q[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[17] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[17]),
        .Q(Q[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[18] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[18]),
        .Q(Q[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[19] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[19]),
        .Q(Q[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[1] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[20] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[20]),
        .Q(Q[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[21] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[21]),
        .Q(Q[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[22] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[22]),
        .Q(Q[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[23] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[23]),
        .Q(Q[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[24] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[24]),
        .Q(Q[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[25] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[25]),
        .Q(Q[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[26] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[26]),
        .Q(Q[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[27] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[27]),
        .Q(Q[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[28] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[28]),
        .Q(Q[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[29] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[29]),
        .Q(Q[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[2] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[2]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[30] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[30]),
        .Q(Q[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[31] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[31]),
        .Q(Q[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[3] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[3]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[4] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[4]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[5] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[5]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[6] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[6]),
        .Q(Q[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[7] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[7]),
        .Q(Q[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[8] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[8]),
        .Q(Q[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_V_reg[9] 
       (.C(ap_clk),
        .CE(\int_output_V[31]_i_1_n_1 ),
        .D(int_output_V0[9]),
        .Q(Q[9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    interrupt_INST_0
       (.I0(int_gie_reg_n_1),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_1_[0] ),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \p_cast109_reg_3213[31]_i_1 
       (.I0(int_ap_ready_reg_0[0]),
        .I1(ap_start),
        .O(ap_NS_fsm1));
  LUT6 #(
    .INIT(64'h45404540FFFF0000)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[2]),
        .I1(Q[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(\int_input_V_reg[31]_0 [0]),
        .I4(\rdata[0]_i_2_n_1 ),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_1_[0] ),
        .I1(int_gie_reg_n_1),
        .I2(s_axi_control_ARADDR[2]),
        .I3(\int_ier_reg_n_1_[0] ),
        .I4(s_axi_control_ARADDR[3]),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[10]_i_1 
       (.I0(Q[10]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [10]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[10]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[11]_i_1 
       (.I0(Q[11]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [11]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[11]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[12]_i_1 
       (.I0(Q[12]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [12]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[12]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[13]_i_1 
       (.I0(Q[13]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [13]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[13]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[14]_i_1 
       (.I0(Q[14]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [14]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[14]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[15]_i_1 
       (.I0(Q[15]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [15]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[15]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[16]_i_1 
       (.I0(Q[16]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [16]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[16]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[17]_i_1 
       (.I0(Q[17]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [17]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[17]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[18]_i_1 
       (.I0(Q[18]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [18]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[18]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[19]_i_1 
       (.I0(Q[19]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [19]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[19]));
  LUT6 #(
    .INIT(64'hAEAAAEAEAEAAAAAA)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_1 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(Q[1]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(\int_input_V_reg[31]_0 [1]),
        .O(\rdata[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \rdata[1]_i_2 
       (.I0(data0[1]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(p_0_in4_in),
        .I3(s_axi_control_ARADDR[2]),
        .I4(p_1_in),
        .I5(s_axi_control_ARADDR[4]),
        .O(\rdata[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[20]_i_1 
       (.I0(Q[20]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [20]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[20]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[21]_i_1 
       (.I0(Q[21]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [21]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[21]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[22]_i_1 
       (.I0(Q[22]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [22]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[22]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[23]_i_1 
       (.I0(Q[23]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [23]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[23]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[24]_i_1 
       (.I0(Q[24]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [24]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[24]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[25]_i_1 
       (.I0(Q[25]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [25]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[25]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[26]_i_1 
       (.I0(Q[26]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [26]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[26]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[27]_i_1 
       (.I0(Q[27]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [27]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[27]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[28]_i_1 
       (.I0(Q[28]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [28]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[28]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[29]_i_1 
       (.I0(Q[29]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [29]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[29]));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[2]_i_1 
       (.I0(Q[2]),
        .I1(\int_input_V_reg[31]_0 [2]),
        .I2(data0[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[2]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[30]_i_1 
       (.I0(Q[30]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [30]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[30]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[31]_i_2 
       (.I0(Q[31]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [31]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[31]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    \rdata[31]_i_3 
       (.I0(s_axi_control_ARADDR[4]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[3]_i_1 
       (.I0(Q[3]),
        .I1(\int_input_V_reg[31]_0 [3]),
        .I2(data0[3]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[3]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[4]_i_1 
       (.I0(Q[4]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [4]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[4]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[5]_i_1 
       (.I0(Q[5]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [5]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[5]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[6]_i_1 
       (.I0(Q[6]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [6]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[6]));
  LUT4 #(
    .INIT(16'h8880)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .O(\rdata[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h00000000AA00CCF0)) 
    \rdata[7]_i_2 
       (.I0(Q[7]),
        .I1(\int_input_V_reg[31]_0 [7]),
        .I2(data0[7]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[8]_i_1 
       (.I0(Q[8]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [8]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[8]));
  LUT6 #(
    .INIT(64'h00000000FBAA08AA)) 
    \rdata[9]_i_1 
       (.I0(Q[9]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(\int_input_V_reg[31]_0 [9]),
        .I5(\rdata[31]_i_3_n_1 ),
        .O(rdata[9]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_1 ),
        .Q(s_axi_control_RDATA[0]),
        .R(\rdata[7]_i_1_n_1 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_1 ),
        .Q(s_axi_control_RDATA[1]),
        .R(\rdata[7]_i_1_n_1 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[2]_i_1_n_1 ),
        .Q(s_axi_control_RDATA[2]),
        .R(\rdata[7]_i_1_n_1 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[3]_i_1_n_1 ),
        .Q(s_axi_control_RDATA[3]),
        .R(\rdata[7]_i_1_n_1 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[7]_i_2_n_1 ),
        .Q(s_axi_control_RDATA[7]),
        .R(\rdata[7]_i_1_n_1 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[4]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_1_[4] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi
   (full_n_reg,
    D,
    \icmp_ln27_reg_3255_reg[0] ,
    E,
    \ap_CS_fsm_reg[22] ,
    \icmp_ln27_reg_3255_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \icmp_ln27_reg_3255_reg[0]_1 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \icmp_ln27_reg_3255_reg[0]_2 ,
    \icmp_ln27_reg_3255_reg[0]_3 ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln27_reg_3255_reg[0]_4 ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[26]_0 ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[14] ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[27]_0 ,
    \ap_CS_fsm_reg[27]_1 ,
    m_axi_gmem_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3] ,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    SR,
    \state_reg[0] ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_rst_n_inv,
    add_ln47_reg_45380,
    I_RREADY21,
    I_RREADY24,
    gmem_addr_20_read_reg_43810,
    gmem_ARADDR1187_out,
    gmem_ARADDR1183_out,
    add_ln47_1_reg_45430,
    add_ln47_22_reg_45530,
    reg_8520,
    gmem_ARADDR1134_out,
    grp_fu_1084_ce,
    grp_fu_3147_ce,
    grp_fu_936_ce,
    grp_fu_3139_ce,
    grp_fu_3096_ce,
    \tmp_2_reg_4569_reg[0] ,
    grp_fu_3117_ce,
    reg_8760,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ,
    grp_fu_3176_ce,
    grp_fu_3161_ce,
    reg_8600,
    reg_8440,
    I_RREADY20,
    \and_ln59_reg_3327_reg[0] ,
    grp_fu_3154_ce,
    \ap_CS_fsm_reg[5]_1 ,
    reg_8640,
    grp_fu_3197_ce,
    reg_8560,
    I_RREADY23,
    \ap_CS_fsm_reg[8]_2 ,
    I_RREADY22,
    \and_ln59_reg_3327_reg[0]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[3]_1 ,
    reg_8400,
    s_ready_t_reg,
    I_RREADY1,
    grp_fu_3103_ce,
    \ap_CS_fsm_reg[1] ,
    \icmp_ln28_reg_3265_reg[0] ,
    gmem_addr_18_read_reg_43040,
    \ap_CS_fsm_reg[2]_0 ,
    \and_ln59_reg_3327_pp0_iter1_reg_reg[0] ,
    \icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ,
    \state_reg[0]_0 ,
    add_ln27_reg_32590,
    \icmp_ln29_reg_3301_reg[0] ,
    add_ln59_25_reg_42580,
    \icmp_ln27_reg_3255_reg[0]_5 ,
    grp_fu_3124_ce,
    grp_fu_3110_ce,
    reg_8720,
    reg_8680,
    grp_fu_3205_ce,
    \empty_8_reg_4013_reg[0] ,
    \empty_5_reg_3974_reg[0] ,
    \icmp_ln28_reg_3265_reg[0]_0 ,
    \empty_8_reg_4013_pp0_iter1_reg_reg[0] ,
    \bus_wide_gen.WVALID_Dummy_reg ,
    m_axi_gmem_WDATA,
    B,
    load_p1,
    A,
    \data_p1_reg[7]_rep__3 ,
    \data_p1_reg[7]_rep__5 ,
    \data_p1_reg[7]_rep__7 ,
    \data_p1_reg[7]_rep__8 ,
    \data_p1_reg[7]_rep_rep ,
    \data_p1_reg[7]_rep_rep__1 ,
    \data_p1_reg[7]_rep_rep__3 ,
    \data_p1_reg[7]_rep_rep__5 ,
    \data_p1_reg[7]_rep_rep__7 ,
    m_axi_gmem_WSTRB,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    m_axi_gmem_AWVALID,
    full_n_reg_0,
    \data_p2_reg[7] ,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[7]_1 ,
    \data_p2_reg[7]_2 ,
    \data_p2_reg[7]_3 ,
    \data_p2_reg[7]_4 ,
    \data_p2_reg[7]_5 ,
    \data_p2_reg[7]_6 ,
    \data_p2_reg[7]_7 ,
    \data_p2_reg[7]_8 ,
    m_axi_gmem_WLAST,
    ap_rst_n,
    m_axi_gmem_RVALID,
    \ap_CS_fsm_reg[1]_0 ,
    ap_NS_fsm1,
    ap_CS_fsm_pp0_stage26,
    \i_0_reg_816_reg[0] ,
    Q,
    \ap_CS_fsm_reg[16] ,
    \waddr_reg[0] ,
    \waddr_reg[0]_0 ,
    empty_8_reg_4013_pp0_iter1_reg,
    ap_CS_fsm_pp0_stage5,
    ap_enable_reg_pp0_iter0,
    ap_CS_fsm_pp0_stage14,
    ap_CS_fsm_pp0_stage4,
    ap_CS_fsm_pp0_stage6,
    ap_CS_fsm_pp0_stage7,
    ap_CS_fsm_pp0_stage8,
    ap_CS_fsm_pp0_stage9,
    ap_CS_fsm_pp0_stage23,
    ap_CS_fsm_pp0_stage20,
    ap_CS_fsm_pp0_stage19,
    \data_p2[31]_i_7 ,
    ap_CS_fsm_pp0_stage24,
    ap_CS_fsm_pp0_stage25,
    ap_CS_fsm_pp0_stage11,
    ap_CS_fsm_pp0_stage12,
    ap_CS_fsm_pp0_stage13,
    ap_CS_fsm_pp0_stage18,
    \select_ln59_reg_3286_reg[0] ,
    \select_ln59_reg_3286_reg[0]_0 ,
    \select_ln59_reg_3286_reg[0]_1 ,
    \select_ln59_reg_3286_reg[0]_2 ,
    \data_p2_reg[31] ,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 ,
    gmem_addr_20_reg_3802,
    gmem_addr_13_reg_3760,
    gmem_addr_12_reg_3754,
    gmem_addr_14_reg_3766,
    tmp_2_reg_4569,
    gmem_addr_18_reg_3790,
    gmem_addr_19_reg_3796,
    \data_p2[31]_i_8 ,
    \data_p2[31]_i_8_0 ,
    \data_p2[31]_i_8_1 ,
    \data_p2[31]_i_8_2 ,
    \data_p2[31]_i_8_3 ,
    \data_p2[31]_i_8_4 ,
    and_ln59_reg_3327,
    icmp_ln28_reg_3265,
    \data_p2[31]_i_8_5 ,
    \data_p2[31]_i_8_6 ,
    \data_p2[31]_i_8_7 ,
    and_ln59_reg_3327_pp0_iter1_reg,
    icmp_ln28_reg_3265_pp0_iter1_reg,
    \icmp_ln29_reg_3301_reg[0]_0 ,
    \icmp_ln29_reg_3301_reg[0]_1 ,
    \icmp_ln29_reg_3301_reg[0]_2 ,
    icmp_ln27_fu_898_p2,
    \data_p2[31]_i_7_0 ,
    \data_p2[31]_i_7_1 ,
    \data_p2_reg[31]_2 ,
    \data_p2_reg[31]_3 ,
    \data_p2_reg[31]_4 ,
    \data_p2[31]_i_7_2 ,
    \data_p2[31]_i_7_3 ,
    \data_p2[31]_i_15 ,
    \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ,
    \empty_8_reg_4013_reg[0]_0 ,
    \empty_5_reg_3974_reg[0]_0 ,
    ap_clk,
    mem_reg,
    \data_p2_reg[31]_5 ,
    m_axi_gmem_WREADY,
    \q_tmp_reg[34] ,
    m_axi_gmem_RRESP,
    m_axi_gmem_ARREADY,
    m_axi_gmem_AWREADY,
    m_axi_gmem_BVALID);
  output full_n_reg;
  output [10:0]D;
  output \icmp_ln27_reg_3255_reg[0] ;
  output [0:0]E;
  output \ap_CS_fsm_reg[22] ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_0 ;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output \icmp_ln27_reg_3255_reg[0]_1 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output [0:0]\ap_CS_fsm_reg[8]_0 ;
  output [0:0]\ap_CS_fsm_reg[8]_1 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_2 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_3 ;
  output \ap_CS_fsm_reg[27] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_4 ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \ap_CS_fsm_reg[20] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[26]_0 ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output [0:0]\ap_CS_fsm_reg[18] ;
  output \ap_CS_fsm_reg[27]_0 ;
  output \ap_CS_fsm_reg[27]_1 ;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [0:0]SR;
  output [0:0]\state_reg[0] ;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output ap_rst_n_inv;
  output add_ln47_reg_45380;
  output I_RREADY21;
  output I_RREADY24;
  output gmem_addr_20_read_reg_43810;
  output gmem_ARADDR1187_out;
  output gmem_ARADDR1183_out;
  output add_ln47_1_reg_45430;
  output add_ln47_22_reg_45530;
  output reg_8520;
  output gmem_ARADDR1134_out;
  output grp_fu_1084_ce;
  output grp_fu_3147_ce;
  output grp_fu_936_ce;
  output grp_fu_3139_ce;
  output grp_fu_3096_ce;
  output [0:0]\tmp_2_reg_4569_reg[0] ;
  output grp_fu_3117_ce;
  output reg_8760;
  output \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ;
  output grp_fu_3176_ce;
  output grp_fu_3161_ce;
  output reg_8600;
  output reg_8440;
  output I_RREADY20;
  output [0:0]\and_ln59_reg_3327_reg[0] ;
  output grp_fu_3154_ce;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output reg_8640;
  output grp_fu_3197_ce;
  output reg_8560;
  output I_RREADY23;
  output [0:0]\ap_CS_fsm_reg[8]_2 ;
  output I_RREADY22;
  output [0:0]\and_ln59_reg_3327_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[7]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_1 ;
  output reg_8400;
  output [0:0]s_ready_t_reg;
  output I_RREADY1;
  output grp_fu_3103_ce;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\icmp_ln28_reg_3265_reg[0] ;
  output gmem_addr_18_read_reg_43040;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ;
  output [0:0]\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output add_ln27_reg_32590;
  output \icmp_ln29_reg_3301_reg[0] ;
  output add_ln59_25_reg_42580;
  output \icmp_ln27_reg_3255_reg[0]_5 ;
  output grp_fu_3124_ce;
  output grp_fu_3110_ce;
  output reg_8720;
  output reg_8680;
  output grp_fu_3205_ce;
  output \empty_8_reg_4013_reg[0] ;
  output \empty_5_reg_3974_reg[0] ;
  output [0:0]\icmp_ln28_reg_3265_reg[0]_0 ;
  output \empty_8_reg_4013_pp0_iter1_reg_reg[0] ;
  output \bus_wide_gen.WVALID_Dummy_reg ;
  output [31:0]m_axi_gmem_WDATA;
  output [8:0]B;
  output load_p1;
  output [10:0]A;
  output [1:0]\data_p1_reg[7]_rep__3 ;
  output [1:0]\data_p1_reg[7]_rep__5 ;
  output [1:0]\data_p1_reg[7]_rep__7 ;
  output [0:0]\data_p1_reg[7]_rep__8 ;
  output [1:0]\data_p1_reg[7]_rep_rep ;
  output [1:0]\data_p1_reg[7]_rep_rep__1 ;
  output [1:0]\data_p1_reg[7]_rep_rep__3 ;
  output [1:0]\data_p1_reg[7]_rep_rep__5 ;
  output [0:0]\data_p1_reg[7]_rep_rep__7 ;
  output [3:0]m_axi_gmem_WSTRB;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output m_axi_gmem_AWVALID;
  output full_n_reg_0;
  output [2:0]\data_p2_reg[7] ;
  output [1:0]\data_p2_reg[7]_0 ;
  output [1:0]\data_p2_reg[7]_1 ;
  output [2:0]\data_p2_reg[7]_2 ;
  output [1:0]\data_p2_reg[7]_3 ;
  output [2:0]\data_p2_reg[7]_4 ;
  output [1:0]\data_p2_reg[7]_5 ;
  output [0:0]\data_p2_reg[7]_6 ;
  output [1:0]\data_p2_reg[7]_7 ;
  output [1:0]\data_p2_reg[7]_8 ;
  output m_axi_gmem_WLAST;
  input ap_rst_n;
  input m_axi_gmem_RVALID;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_NS_fsm1;
  input ap_CS_fsm_pp0_stage26;
  input \i_0_reg_816_reg[0] ;
  input [9:0]Q;
  input \ap_CS_fsm_reg[16] ;
  input \waddr_reg[0] ;
  input \waddr_reg[0]_0 ;
  input empty_8_reg_4013_pp0_iter1_reg;
  input ap_CS_fsm_pp0_stage5;
  input ap_enable_reg_pp0_iter0;
  input ap_CS_fsm_pp0_stage14;
  input ap_CS_fsm_pp0_stage4;
  input ap_CS_fsm_pp0_stage6;
  input ap_CS_fsm_pp0_stage7;
  input ap_CS_fsm_pp0_stage8;
  input ap_CS_fsm_pp0_stage9;
  input ap_CS_fsm_pp0_stage23;
  input ap_CS_fsm_pp0_stage20;
  input ap_CS_fsm_pp0_stage19;
  input [31:0]\data_p2[31]_i_7 ;
  input ap_CS_fsm_pp0_stage24;
  input ap_CS_fsm_pp0_stage25;
  input ap_CS_fsm_pp0_stage11;
  input ap_CS_fsm_pp0_stage12;
  input ap_CS_fsm_pp0_stage13;
  input ap_CS_fsm_pp0_stage18;
  input \select_ln59_reg_3286_reg[0] ;
  input \select_ln59_reg_3286_reg[0]_0 ;
  input \select_ln59_reg_3286_reg[0]_1 ;
  input \select_ln59_reg_3286_reg[0]_2 ;
  input [31:0]\data_p2_reg[31] ;
  input [31:0]\data_p2_reg[31]_0 ;
  input [31:0]\data_p2_reg[31]_1 ;
  input [31:0]gmem_addr_20_reg_3802;
  input [31:0]gmem_addr_13_reg_3760;
  input [31:0]gmem_addr_12_reg_3754;
  input [31:0]gmem_addr_14_reg_3766;
  input tmp_2_reg_4569;
  input [31:0]gmem_addr_18_reg_3790;
  input [31:0]gmem_addr_19_reg_3796;
  input [31:0]\data_p2[31]_i_8 ;
  input [31:0]\data_p2[31]_i_8_0 ;
  input [31:0]\data_p2[31]_i_8_1 ;
  input [31:0]\data_p2[31]_i_8_2 ;
  input [31:0]\data_p2[31]_i_8_3 ;
  input [31:0]\data_p2[31]_i_8_4 ;
  input and_ln59_reg_3327;
  input icmp_ln28_reg_3265;
  input [31:0]\data_p2[31]_i_8_5 ;
  input [31:0]\data_p2[31]_i_8_6 ;
  input [31:0]\data_p2[31]_i_8_7 ;
  input and_ln59_reg_3327_pp0_iter1_reg;
  input icmp_ln28_reg_3265_pp0_iter1_reg;
  input \icmp_ln29_reg_3301_reg[0]_0 ;
  input \icmp_ln29_reg_3301_reg[0]_1 ;
  input \icmp_ln29_reg_3301_reg[0]_2 ;
  input icmp_ln27_fu_898_p2;
  input [31:0]\data_p2[31]_i_7_0 ;
  input [31:0]\data_p2[31]_i_7_1 ;
  input [30:0]\data_p2_reg[31]_2 ;
  input [30:0]\data_p2_reg[31]_3 ;
  input [30:0]\data_p2_reg[31]_4 ;
  input [30:0]\data_p2[31]_i_7_2 ;
  input [30:0]\data_p2[31]_i_7_3 ;
  input [30:0]\data_p2[31]_i_15 ;
  input \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ;
  input \empty_8_reg_4013_reg[0]_0 ;
  input \empty_5_reg_3974_reg[0]_0 ;
  input ap_clk;
  input [7:0]mem_reg;
  input [31:0]\data_p2_reg[31]_5 ;
  input m_axi_gmem_WREADY;
  input [32:0]\q_tmp_reg[34] ;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_ARREADY;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_BVALID;

  wire [10:0]A;
  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [8:0]B;
  wire [10:0]D;
  wire [0:0]E;
  wire I_RREADY1;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY22;
  wire I_RREADY23;
  wire I_RREADY24;
  wire [9:0]Q;
  wire [0:0]SR;
  wire add_ln27_reg_32590;
  wire add_ln47_1_reg_45430;
  wire add_ln47_22_reg_45530;
  wire add_ln47_reg_45380;
  wire add_ln59_25_reg_42580;
  wire and_ln59_reg_3327;
  wire and_ln59_reg_3327_pp0_iter1_reg;
  wire [0:0]\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ;
  wire [0:0]\and_ln59_reg_3327_reg[0] ;
  wire [0:0]\and_ln59_reg_3327_reg[0]_0 ;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire \ap_CS_fsm_reg[27]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [0:0]\ap_CS_fsm_reg[8]_0 ;
  wire [0:0]\ap_CS_fsm_reg[8]_1 ;
  wire [0:0]\ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[9] ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire bus_read_n_11;
  wire bus_read_n_12;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire bus_write_n_1;
  wire bus_write_n_12;
  wire bus_write_n_13;
  wire bus_write_n_14;
  wire bus_write_n_2;
  wire bus_write_n_4;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [1:0]\data_p1_reg[7]_rep__3 ;
  wire [1:0]\data_p1_reg[7]_rep__5 ;
  wire [1:0]\data_p1_reg[7]_rep__7 ;
  wire [0:0]\data_p1_reg[7]_rep__8 ;
  wire [1:0]\data_p1_reg[7]_rep_rep ;
  wire [1:0]\data_p1_reg[7]_rep_rep__1 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__3 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__5 ;
  wire [0:0]\data_p1_reg[7]_rep_rep__7 ;
  wire [30:0]\data_p2[31]_i_15 ;
  wire [31:0]\data_p2[31]_i_7 ;
  wire [31:0]\data_p2[31]_i_7_0 ;
  wire [31:0]\data_p2[31]_i_7_1 ;
  wire [30:0]\data_p2[31]_i_7_2 ;
  wire [30:0]\data_p2[31]_i_7_3 ;
  wire [31:0]\data_p2[31]_i_8 ;
  wire [31:0]\data_p2[31]_i_8_0 ;
  wire [31:0]\data_p2[31]_i_8_1 ;
  wire [31:0]\data_p2[31]_i_8_2 ;
  wire [31:0]\data_p2[31]_i_8_3 ;
  wire [31:0]\data_p2[31]_i_8_4 ;
  wire [31:0]\data_p2[31]_i_8_5 ;
  wire [31:0]\data_p2[31]_i_8_6 ;
  wire [31:0]\data_p2[31]_i_8_7 ;
  wire [31:0]\data_p2_reg[31] ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire [31:0]\data_p2_reg[31]_1 ;
  wire [30:0]\data_p2_reg[31]_2 ;
  wire [30:0]\data_p2_reg[31]_3 ;
  wire [30:0]\data_p2_reg[31]_4 ;
  wire [31:0]\data_p2_reg[31]_5 ;
  wire [2:0]\data_p2_reg[7] ;
  wire [1:0]\data_p2_reg[7]_0 ;
  wire [1:0]\data_p2_reg[7]_1 ;
  wire [2:0]\data_p2_reg[7]_2 ;
  wire [1:0]\data_p2_reg[7]_3 ;
  wire [2:0]\data_p2_reg[7]_4 ;
  wire [1:0]\data_p2_reg[7]_5 ;
  wire [0:0]\data_p2_reg[7]_6 ;
  wire [1:0]\data_p2_reg[7]_7 ;
  wire [1:0]\data_p2_reg[7]_8 ;
  wire \empty_5_reg_3974_reg[0] ;
  wire \empty_5_reg_3974_reg[0]_0 ;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire \empty_8_reg_4013_pp0_iter1_reg_reg[0] ;
  wire \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ;
  wire \empty_8_reg_4013_reg[0] ;
  wire \empty_8_reg_4013_reg[0]_0 ;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_ARADDR1134_out;
  wire gmem_ARADDR1183_out;
  wire gmem_ARADDR1187_out;
  wire gmem_AWVALID;
  wire gmem_WVALID;
  wire [31:0]gmem_addr_12_reg_3754;
  wire [31:0]gmem_addr_13_reg_3760;
  wire [31:0]gmem_addr_14_reg_3766;
  wire gmem_addr_18_read_reg_43040;
  wire [31:0]gmem_addr_18_reg_3790;
  wire [31:0]gmem_addr_19_reg_3796;
  wire gmem_addr_20_read_reg_43810;
  wire [31:0]gmem_addr_20_reg_3802;
  wire grp_fu_1084_ce;
  wire grp_fu_3096_ce;
  wire grp_fu_3103_ce;
  wire grp_fu_3110_ce;
  wire grp_fu_3117_ce;
  wire grp_fu_3124_ce;
  wire grp_fu_3139_ce;
  wire grp_fu_3147_ce;
  wire grp_fu_3154_ce;
  wire grp_fu_3161_ce;
  wire grp_fu_3176_ce;
  wire grp_fu_3197_ce;
  wire grp_fu_3205_ce;
  wire grp_fu_936_ce;
  wire \i_0_reg_816_reg[0] ;
  wire icmp_ln27_fu_898_p2;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ;
  wire \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ;
  wire \icmp_ln27_reg_3255_reg[0] ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_0 ;
  wire \icmp_ln27_reg_3255_reg[0]_1 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_2 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_3 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_4 ;
  wire \icmp_ln27_reg_3255_reg[0]_5 ;
  wire icmp_ln28_reg_3265;
  wire icmp_ln28_reg_3265_pp0_iter1_reg;
  wire [0:0]\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln28_reg_3265_reg[0] ;
  wire [0:0]\icmp_ln28_reg_3265_reg[0]_0 ;
  wire \icmp_ln29_reg_3301_reg[0] ;
  wire \icmp_ln29_reg_3301_reg[0]_0 ;
  wire \icmp_ln29_reg_3301_reg[0]_1 ;
  wire \icmp_ln29_reg_3301_reg[0]_2 ;
  wire load_p1;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BVALID;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [7:0]mem_reg;
  wire [0:0]p_0_in;
  wire [32:0]\q_tmp_reg[34] ;
  wire reg_8400;
  wire reg_8440;
  wire reg_8520;
  wire reg_8560;
  wire reg_8600;
  wire reg_8640;
  wire reg_8680;
  wire reg_8720;
  wire reg_8760;
  wire \rs_wreq/load_p2 ;
  wire [0:0]s_ready_t_reg;
  wire \select_ln59_reg_3286_reg[0] ;
  wire \select_ln59_reg_3286_reg[0]_0 ;
  wire \select_ln59_reg_3286_reg[0]_1 ;
  wire \select_ln59_reg_3286_reg[0]_2 ;
  wire [0:0]\state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire throttl_cnt10_out__4;
  wire [0:0]throttl_cnt_reg;
  wire tmp_2_reg_4569;
  wire [0:0]\tmp_2_reg_4569_reg[0] ;
  wire \waddr_reg[0] ;
  wire \waddr_reg[0]_0 ;
  wire wreq_throttl_n_2;
  wire wreq_throttl_n_5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_read bus_read
       (.A(A),
        .B(B),
        .D({D[10],D[4:0]}),
        .E(E),
        .I_RREADY1(I_RREADY1),
        .I_RREADY20(I_RREADY20),
        .I_RREADY21(I_RREADY21),
        .I_RREADY22(I_RREADY22),
        .I_RREADY23(I_RREADY23),
        .I_RREADY24(I_RREADY24),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .WEA(gmem_WVALID),
        .add_ln27_reg_32590(add_ln27_reg_32590),
        .\add_ln47_17_reg_4092_reg[15] (bus_write_n_4),
        .add_ln47_1_reg_45430(add_ln47_1_reg_45430),
        .add_ln47_22_reg_45530(add_ln47_22_reg_45530),
        .add_ln47_2_reg_4477_reg(\waddr_reg[0] ),
        .add_ln47_reg_45380(add_ln47_reg_45380),
        .add_ln59_25_reg_42580(add_ln59_25_reg_42580),
        .and_ln59_reg_3327(and_ln59_reg_3327),
        .and_ln59_reg_3327_pp0_iter1_reg(and_ln59_reg_3327_pp0_iter1_reg),
        .\and_ln59_reg_3327_pp0_iter1_reg_reg[0] (\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ),
        .\and_ln59_reg_3327_reg[0] (\and_ln59_reg_3327_reg[0] ),
        .\and_ln59_reg_3327_reg[0]_0 (\and_ln59_reg_3327_reg[0]_0 ),
        .ap_CS_fsm_pp0_stage11(ap_CS_fsm_pp0_stage11),
        .ap_CS_fsm_pp0_stage12(ap_CS_fsm_pp0_stage12),
        .ap_CS_fsm_pp0_stage13(ap_CS_fsm_pp0_stage13),
        .ap_CS_fsm_pp0_stage14(ap_CS_fsm_pp0_stage14),
        .ap_CS_fsm_pp0_stage18(ap_CS_fsm_pp0_stage18),
        .ap_CS_fsm_pp0_stage19(ap_CS_fsm_pp0_stage19),
        .ap_CS_fsm_pp0_stage20(ap_CS_fsm_pp0_stage20),
        .ap_CS_fsm_pp0_stage23(ap_CS_fsm_pp0_stage23),
        .ap_CS_fsm_pp0_stage24(ap_CS_fsm_pp0_stage24),
        .ap_CS_fsm_pp0_stage25(ap_CS_fsm_pp0_stage25),
        .ap_CS_fsm_pp0_stage26(ap_CS_fsm_pp0_stage26),
        .ap_CS_fsm_pp0_stage4(ap_CS_fsm_pp0_stage4),
        .ap_CS_fsm_pp0_stage5(ap_CS_fsm_pp0_stage5),
        .ap_CS_fsm_pp0_stage6(ap_CS_fsm_pp0_stage6),
        .ap_CS_fsm_pp0_stage7(ap_CS_fsm_pp0_stage7),
        .ap_CS_fsm_pp0_stage8(ap_CS_fsm_pp0_stage8),
        .ap_CS_fsm_pp0_stage9(ap_CS_fsm_pp0_stage9),
        .\ap_CS_fsm_reg[10] (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11]_0 ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[14] (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[19]_0 (\ap_CS_fsm_reg[19]_0 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[21]_0 (\ap_CS_fsm_reg[21]_0 ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm_reg[24]_0 ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[26]_0 (\ap_CS_fsm_reg[26]_0 ),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[27]_0 (\ap_CS_fsm_reg[27]_0 ),
        .\ap_CS_fsm_reg[27]_1 (\ap_CS_fsm_reg[27]_1 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[2]_0 (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (gmem_ARADDR1187_out),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[6]_1 (\ap_CS_fsm_reg[6]_1 ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_2 (\ap_CS_fsm_reg[8]_2 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(bus_read_n_12),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(gmem_ARADDR1183_out),
        .ap_enable_reg_pp0_iter1_reg_2(\rs_wreq/load_p2 ),
        .ap_enable_reg_pp0_iter1_reg_3(\waddr_reg[0]_0 ),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.rdata_valid_t_reg_0 (load_p1),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[7]_rep__3 (\data_p1_reg[7]_rep__3 ),
        .\data_p1_reg[7]_rep__5 (\data_p1_reg[7]_rep__5 ),
        .\data_p1_reg[7]_rep__7 (\data_p1_reg[7]_rep__7 ),
        .\data_p1_reg[7]_rep__8 (\data_p1_reg[7]_rep__8 ),
        .\data_p1_reg[7]_rep_rep (\data_p1_reg[7]_rep_rep ),
        .\data_p1_reg[7]_rep_rep__1 (\data_p1_reg[7]_rep_rep__1 ),
        .\data_p1_reg[7]_rep_rep__3 (\data_p1_reg[7]_rep_rep__3 ),
        .\data_p1_reg[7]_rep_rep__5 (\data_p1_reg[7]_rep_rep__5 ),
        .\data_p1_reg[7]_rep_rep__7 (\data_p1_reg[7]_rep_rep__7 ),
        .\data_p2[31]_i_15 (\data_p2[31]_i_15 ),
        .\data_p2[31]_i_7 (\data_p2[31]_i_7 ),
        .\data_p2[31]_i_7_0 (\data_p2[31]_i_7_0 ),
        .\data_p2[31]_i_7_1 (\data_p2[31]_i_7_1 ),
        .\data_p2[31]_i_7_2 (\data_p2[31]_i_7_2 ),
        .\data_p2[31]_i_7_3 (\data_p2[31]_i_7_3 ),
        .\data_p2[31]_i_8 (\data_p2[31]_i_8 ),
        .\data_p2[31]_i_8_0 (\data_p2[31]_i_8_0 ),
        .\data_p2[31]_i_8_1 (\data_p2[31]_i_8_1 ),
        .\data_p2[31]_i_8_2 (\data_p2[31]_i_8_2 ),
        .\data_p2[31]_i_8_3 (\data_p2[31]_i_8_3 ),
        .\data_p2[31]_i_8_4 (\data_p2[31]_i_8_4 ),
        .\data_p2[31]_i_8_5 (\data_p2[31]_i_8_5 ),
        .\data_p2[31]_i_8_6 (\data_p2[31]_i_8_6 ),
        .\data_p2[31]_i_8_7 (\data_p2[31]_i_8_7 ),
        .\data_p2_reg[0] (\ap_CS_fsm_reg[16] ),
        .\data_p2_reg[31] (\data_p2_reg[31] ),
        .\data_p2_reg[31]_0 (\data_p2_reg[31]_0 ),
        .\data_p2_reg[31]_1 (\data_p2_reg[31]_1 ),
        .\data_p2_reg[31]_2 (\data_p2_reg[31]_2 ),
        .\data_p2_reg[31]_3 (\data_p2_reg[31]_3 ),
        .\data_p2_reg[31]_4 (\data_p2_reg[31]_4 ),
        .\data_p2_reg[7] (\data_p2_reg[7] ),
        .\data_p2_reg[7]_0 (\data_p2_reg[7]_0 ),
        .\data_p2_reg[7]_1 (\data_p2_reg[7]_1 ),
        .\data_p2_reg[7]_2 (\data_p2_reg[7]_2 ),
        .\data_p2_reg[7]_3 (\data_p2_reg[7]_3 ),
        .\data_p2_reg[7]_4 (\data_p2_reg[7]_4 ),
        .\data_p2_reg[7]_5 (\data_p2_reg[7]_5 ),
        .\data_p2_reg[7]_6 (\data_p2_reg[7]_6 ),
        .\data_p2_reg[7]_7 (\data_p2_reg[7]_7 ),
        .\data_p2_reg[7]_8 (\data_p2_reg[7]_8 ),
        .\empty_5_reg_3974_reg[0] (\empty_5_reg_3974_reg[0] ),
        .\empty_5_reg_3974_reg[0]_0 (\empty_5_reg_3974_reg[0]_0 ),
        .empty_8_reg_4013_pp0_iter1_reg(empty_8_reg_4013_pp0_iter1_reg),
        .\empty_8_reg_4013_pp0_iter1_reg_reg[0] (\empty_8_reg_4013_pp0_iter1_reg_reg[0] ),
        .\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 (\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ),
        .\empty_8_reg_4013_reg[0] (\empty_8_reg_4013_reg[0] ),
        .\empty_8_reg_4013_reg[0]_0 (\empty_8_reg_4013_reg[0]_0 ),
        .full_n_reg(full_n_reg),
        .gmem_ARADDR1134_out(gmem_ARADDR1134_out),
        .gmem_AWVALID(gmem_AWVALID),
        .gmem_addr_12_reg_3754(gmem_addr_12_reg_3754),
        .gmem_addr_13_reg_3760(gmem_addr_13_reg_3760),
        .gmem_addr_14_reg_3766(gmem_addr_14_reg_3766),
        .gmem_addr_18_read_reg_43040(gmem_addr_18_read_reg_43040),
        .gmem_addr_18_reg_3790(gmem_addr_18_reg_3790),
        .gmem_addr_19_reg_3796(gmem_addr_19_reg_3796),
        .gmem_addr_20_read_reg_43810(gmem_addr_20_read_reg_43810),
        .gmem_addr_20_reg_3802(gmem_addr_20_reg_3802),
        .grp_fu_1084_ce(grp_fu_1084_ce),
        .grp_fu_3096_ce(grp_fu_3096_ce),
        .grp_fu_3110_ce(grp_fu_3110_ce),
        .grp_fu_3117_ce(grp_fu_3117_ce),
        .grp_fu_3124_ce(grp_fu_3124_ce),
        .grp_fu_3139_ce(grp_fu_3139_ce),
        .grp_fu_3147_ce(grp_fu_3147_ce),
        .grp_fu_3154_ce(grp_fu_3154_ce),
        .grp_fu_3161_ce(grp_fu_3161_ce),
        .grp_fu_3176_ce(grp_fu_3176_ce),
        .grp_fu_3197_ce(grp_fu_3197_ce),
        .grp_fu_3205_ce(grp_fu_3205_ce),
        .grp_fu_936_ce(grp_fu_936_ce),
        .\i_0_reg_816_reg[0] (\i_0_reg_816_reg[0] ),
        .icmp_ln27_fu_898_p2(icmp_ln27_fu_898_p2),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ),
        .\icmp_ln27_reg_3255_reg[0] (\icmp_ln27_reg_3255_reg[0] ),
        .\icmp_ln27_reg_3255_reg[0]_0 (\icmp_ln27_reg_3255_reg[0]_0 ),
        .\icmp_ln27_reg_3255_reg[0]_1 (\icmp_ln27_reg_3255_reg[0]_1 ),
        .\icmp_ln27_reg_3255_reg[0]_2 (\icmp_ln27_reg_3255_reg[0]_2 ),
        .\icmp_ln27_reg_3255_reg[0]_3 (\icmp_ln27_reg_3255_reg[0]_3 ),
        .\icmp_ln27_reg_3255_reg[0]_4 (\icmp_ln27_reg_3255_reg[0]_4 ),
        .\icmp_ln27_reg_3255_reg[0]_5 (\icmp_ln27_reg_3255_reg[0]_5 ),
        .icmp_ln28_reg_3265(icmp_ln28_reg_3265),
        .icmp_ln28_reg_3265_pp0_iter1_reg(icmp_ln28_reg_3265_pp0_iter1_reg),
        .\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] (\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ),
        .\icmp_ln28_reg_3265_reg[0] (\icmp_ln28_reg_3265_reg[0] ),
        .\icmp_ln28_reg_3265_reg[0]_0 (\icmp_ln28_reg_3265_reg[0]_0 ),
        .\icmp_ln29_reg_3301_reg[0] (\icmp_ln29_reg_3301_reg[0] ),
        .\icmp_ln29_reg_3301_reg[0]_0 (\icmp_ln29_reg_3301_reg[0]_0 ),
        .\icmp_ln29_reg_3301_reg[0]_1 (\icmp_ln29_reg_3301_reg[0]_1 ),
        .\icmp_ln29_reg_3301_reg[0]_2 (\icmp_ln29_reg_3301_reg[0]_2 ),
        .\indvar_flatten_reg_804_reg[9] (SR),
        .\loop[12].remd_tmp_reg[13][0] (bus_write_n_14),
        .m_axi_gmem_ARADDR(m_axi_gmem_ARADDR),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_reg_reg(bus_write_n_1),
        .m_reg_reg_0(bus_write_n_13),
        .m_reg_reg_1(bus_write_n_12),
        .\q_tmp_reg[34] (\q_tmp_reg[34] ),
        .reg_8400(reg_8400),
        .reg_8440(reg_8440),
        .reg_8520(reg_8520),
        .reg_8560(reg_8560),
        .reg_8600(reg_8600),
        .reg_8640(reg_8640),
        .reg_8680(reg_8680),
        .reg_8720(reg_8720),
        .reg_8760(reg_8760),
        .s_ready_t_reg(s_ready_t_reg),
        .\select_ln53_reg_4579_reg[7] (bus_write_n_2),
        .\select_ln59_reg_3286_reg[0] (\select_ln59_reg_3286_reg[0] ),
        .\select_ln59_reg_3286_reg[0]_0 (\select_ln59_reg_3286_reg[0]_0 ),
        .\select_ln59_reg_3286_reg[0]_1 (\select_ln59_reg_3286_reg[0]_1 ),
        .\select_ln59_reg_3286_reg[0]_2 (\select_ln59_reg_3286_reg[0]_2 ),
        .\state_reg[0] (bus_read_n_11),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .tmp_2_reg_4569(tmp_2_reg_4569),
        .\tmp_2_reg_4569_reg[0] (\tmp_2_reg_4569_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(D[9:5]),
        .E(\rs_wreq/load_p2 ),
        .Q(Q[9:5]),
        .SR(ap_rst_n_inv),
        .WEA(gmem_WVALID),
        .ap_CS_fsm_pp0_stage14(ap_CS_fsm_pp0_stage14),
        .ap_CS_fsm_pp0_stage18(ap_CS_fsm_pp0_stage18),
        .ap_CS_fsm_pp0_stage20(ap_CS_fsm_pp0_stage20),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (bus_read_n_11),
        .\ap_CS_fsm_reg[16]_1 (bus_read_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (\bus_wide_gen.WVALID_Dummy_reg ),
        .\could_multi_bursts.awlen_buf_reg[0]_0 (p_0_in),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (wreq_throttl_n_5),
        .\could_multi_bursts.loop_cnt_reg[5]_1 (wreq_throttl_n_2),
        .\data_p2_reg[31] (\data_p2_reg[31]_5 ),
        .empty_8_reg_4013_pp0_iter1_reg(empty_8_reg_4013_pp0_iter1_reg),
        .empty_n_reg(bus_write_n_4),
        .empty_n_reg_0(bus_write_n_13),
        .full_n_reg(bus_write_n_1),
        .full_n_reg_0(full_n_reg_0),
        .gmem_AWVALID(gmem_AWVALID),
        .grp_fu_3103_ce(grp_fu_3103_ce),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] (bus_write_n_14),
        .m_axi_gmem_AWADDR(m_axi_gmem_AWADDR),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .mem_reg(mem_reg),
        .s_ready_t_reg(bus_write_n_2),
        .s_ready_t_reg_0(bus_write_n_12),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0] (throttl_cnt_reg),
        .\waddr_reg[0] (\waddr_reg[0]_0 ),
        .\waddr_reg[0]_0 (\waddr_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_throttl wreq_throttl
       (.AWREADY_Dummy(AWREADY_Dummy),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D(p_0_in),
        .Q(throttl_cnt_reg),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .throttl_cnt10_out__4(throttl_cnt10_out__4),
        .\throttl_cnt_reg[0]_0 (\bus_wide_gen.WVALID_Dummy_reg ),
        .\throttl_cnt_reg[3]_0 (wreq_throttl_n_2),
        .\throttl_cnt_reg[3]_1 (\could_multi_bursts.awlen_buf_reg[3] [3:1]),
        .\throttl_cnt_reg[7]_0 (wreq_throttl_n_5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_buffer
   (full_n_reg_0,
    data_valid,
    S,
    Q,
    \usedw_reg[6]_0 ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ,
    D,
    grp_fu_3103_ce,
    DI,
    \dout_buf_reg[8]_0 ,
    ap_clk,
    mem_reg_0,
    WEA,
    SR,
    \waddr_reg[0]_0 ,
    \waddr_reg[0]_1 ,
    \ap_CS_fsm_reg[18] ,
    m_reg_reg,
    \ap_CS_fsm_reg[17] ,
    m_reg_reg_0,
    ap_CS_fsm_pp0_stage18,
    ap_rst_n,
    burst_valid,
    \dout_buf_reg[8]_1 ,
    m_axi_gmem_WREADY,
    \usedw_reg[7]_0 );
  output full_n_reg_0;
  output data_valid;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  output [1:0]D;
  output grp_fu_3103_ce;
  output [0:0]DI;
  output [8:0]\dout_buf_reg[8]_0 ;
  input ap_clk;
  input [7:0]mem_reg_0;
  input [0:0]WEA;
  input [0:0]SR;
  input \waddr_reg[0]_0 ;
  input \waddr_reg[0]_1 ;
  input \ap_CS_fsm_reg[18] ;
  input [1:0]m_reg_reg;
  input \ap_CS_fsm_reg[17] ;
  input m_reg_reg_0;
  input ap_CS_fsm_pp0_stage18;
  input ap_rst_n;
  input burst_valid;
  input \dout_buf_reg[8]_1 ;
  input m_axi_gmem_WREADY;
  input [6:0]\usedw_reg[7]_0 ;

  wire [1:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire ap_CS_fsm_pp0_stage18;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[18] ;
  wire ap_clk;
  wire ap_rst_n;
  wire burst_valid;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_1 ;
  wire \dout_buf[1]_i_1_n_1 ;
  wire \dout_buf[2]_i_1_n_1 ;
  wire \dout_buf[3]_i_1_n_1 ;
  wire \dout_buf[4]_i_1_n_1 ;
  wire \dout_buf[5]_i_1_n_1 ;
  wire \dout_buf[6]_i_1_n_1 ;
  wire \dout_buf[7]_i_1_n_1 ;
  wire \dout_buf[8]_i_2_n_1 ;
  wire [8:0]\dout_buf_reg[8]_0 ;
  wire \dout_buf_reg[8]_1 ;
  wire dout_valid_i_1_n_1;
  wire empty_n_i_1_n_1;
  wire empty_n_i_2__1_n_1;
  wire empty_n_i_3__0_n_1;
  wire empty_n_reg_n_1;
  wire full_n_i_1_n_1;
  wire full_n_i_3__0_n_1;
  wire full_n_reg_0;
  wire grp_fu_3103_ce;
  wire \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  wire m_axi_gmem_WREADY;
  wire [1:0]m_reg_reg;
  wire m_reg_reg_0;
  wire [7:0]mem_reg_0;
  wire mem_reg_i_10_n_1;
  wire mem_reg_i_11_n_1;
  wire mem_reg_i_12_n_1;
  wire mem_reg_i_13_n_1;
  wire mem_reg_i_15_n_1;
  wire p_1_in;
  wire pop;
  wire push;
  wire [8:0]q_buf;
  wire [8:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_1;
  wire \usedw[0]_i_1_n_1 ;
  wire \usedw[7]_i_1_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [6:0]\usedw_reg[7]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_1 ;
  wire \waddr[1]_i_1_n_1 ;
  wire \waddr[2]_i_1_n_1 ;
  wire \waddr[3]_i_1_n_1 ;
  wire \waddr[4]_i_1__0_n_1 ;
  wire \waddr[5]_i_1_n_1 ;
  wire \waddr[6]_i_1_n_1 ;
  wire \waddr[6]_i_2_n_1 ;
  wire \waddr[7]_i_2_n_1 ;
  wire \waddr[7]_i_3_n_1 ;
  wire \waddr[7]_i_4_n_1 ;
  wire \waddr_reg[0]_0 ;
  wire \waddr_reg[0]_1 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88888A88FFFFFFFF)) 
    \ap_CS_fsm[17]_i_1 
       (.I0(m_reg_reg[0]),
        .I1(\ap_CS_fsm_reg[18] ),
        .I2(full_n_reg_0),
        .I3(\waddr_reg[0]_1 ),
        .I4(\waddr_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg[17] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFAA8A0000AA8A)) 
    \ap_CS_fsm[18]_i_1 
       (.I0(m_reg_reg[0]),
        .I1(full_n_reg_0),
        .I2(\waddr_reg[0]_1 ),
        .I3(\waddr_reg[0]_0 ),
        .I4(\ap_CS_fsm_reg[18] ),
        .I5(m_reg_reg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hBB3B0000)) 
    \dout_buf[8]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\dout_buf_reg[8]_1 ),
        .I3(m_axi_gmem_WREADY),
        .I4(empty_n_reg_n_1),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_2 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_2_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_1 ),
        .Q(\dout_buf_reg[8]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_2_n_1 ),
        .Q(\dout_buf_reg[8]_0 [8]),
        .R(SR));
  LUT5 #(
    .INIT(32'hBAAAFFAA)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_1),
        .I1(m_axi_gmem_WREADY),
        .I2(\dout_buf_reg[8]_1 ),
        .I3(data_valid),
        .I4(burst_valid),
        .O(dout_valid_i_1_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_1),
        .Q(data_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__1_n_1),
        .I1(Q[4]),
        .I2(empty_n_i_3__0_n_1),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_1),
        .O(empty_n_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__1
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_1),
        .Q(empty_n_reg_n_1),
        .R(SR));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(full_n_reg_0),
        .I3(push),
        .I4(pop),
        .O(full_n_i_1_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(full_n_i_3__0_n_1),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__0_n_1));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFF04FFFF)) 
    \loop[4].remd_tmp[5][4]_i_6 
       (.I0(\waddr_reg[0]_0 ),
        .I1(\waddr_reg[0]_1 ),
        .I2(full_n_reg_0),
        .I3(\ap_CS_fsm_reg[18] ),
        .I4(m_reg_reg[0]),
        .O(\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ));
  LUT6 #(
    .INIT(64'h00FF00FF00FF008A)) 
    m_reg_reg_i_2__0
       (.I0(m_reg_reg[0]),
        .I1(full_n_reg_0),
        .I2(m_reg_reg_0),
        .I3(\ap_CS_fsm_reg[18] ),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(m_reg_reg[1]),
        .O(grp_fu_3103_ce));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "8" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mem_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],q_buf}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(full_n_reg_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1
       (.I0(pop),
        .I1(mem_reg_i_10_n_1),
        .I2(mem_reg_i_11_n_1),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_10
       (.I0(mem_reg_i_15_n_1),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(pop),
        .O(mem_reg_i_10_n_1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_12
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_12_n_1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_13
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_13_n_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_15
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_15_n_1));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2
       (.I0(pop),
        .I1(mem_reg_i_10_n_1),
        .I2(raddr[6]),
        .I3(mem_reg_i_11_n_1),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3
       (.I0(pop),
        .I1(mem_reg_i_10_n_1),
        .I2(raddr[5]),
        .I3(mem_reg_i_12_n_1),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4
       (.I0(pop),
        .I1(mem_reg_i_10_n_1),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_13_n_1),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5
       (.I0(pop),
        .I1(mem_reg_i_10_n_1),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6
       (.I0(pop),
        .I1(mem_reg_i_10_n_1),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7
       (.I0(pop),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_10_n_1),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8
       (.I0(pop),
        .I1(raddr[0]),
        .I2(mem_reg_i_10_n_1),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h2A222222AAAA2222)) 
    p_0_out_carry_i_1
       (.I0(push),
        .I1(empty_n_reg_n_1),
        .I2(m_axi_gmem_WREADY),
        .I3(\dout_buf_reg[8]_1 ),
        .I4(data_valid),
        .I5(burst_valid),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5
       (.I0(Q[1]),
        .I1(pop),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(mem_reg_0[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2_n_1),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000010)) 
    show_ahead_i_2
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(push),
        .I3(usedw_reg[6]),
        .I4(usedw_reg[7]),
        .O(show_ahead_i_2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6565A565AAAAAAAA)) 
    \usedw[7]_i_1 
       (.I0(push),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\dout_buf_reg[8]_1 ),
        .I4(m_axi_gmem_WREADY),
        .I5(empty_n_reg_n_1),
        .O(\usedw[7]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw[0]_i_1_n_1 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [5]),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1_n_1 ),
        .D(\usedw_reg[7]_0 [6]),
        .Q(usedw_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_1 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00400000)) 
    \waddr[7]_i_1 
       (.I0(\waddr_reg[0]_0 ),
        .I1(\waddr_reg[0]_1 ),
        .I2(full_n_reg_0),
        .I3(\ap_CS_fsm_reg[18] ),
        .I4(m_reg_reg[0]),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_1 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_1 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_1 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_1 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_1 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1_n_1 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_1 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1_n_1 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_1 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_1 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    S,
    Q,
    \usedw_reg[6]_0 ,
    DI,
    \dout_buf_reg[16]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[17]_0 ,
    \dout_buf_reg[18]_0 ,
    \dout_buf_reg[19]_0 ,
    \dout_buf_reg[20]_0 ,
    \dout_buf_reg[21]_0 ,
    \dout_buf_reg[22]_0 ,
    \dout_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf00_in ,
    ap_clk,
    \q_tmp_reg[34]_0 ,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    D);
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]S;
  output [5:0]Q;
  output [2:0]\usedw_reg[6]_0 ;
  output [0:0]DI;
  output \dout_buf_reg[16]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  output \dout_buf_reg[17]_0 ;
  output \dout_buf_reg[18]_0 ;
  output \dout_buf_reg[19]_0 ;
  output \dout_buf_reg[20]_0 ;
  output \dout_buf_reg[21]_0 ;
  output \dout_buf_reg[22]_0 ;
  output \dout_buf_reg[23]_0 ;
  output [7:0]\bus_wide_gen.data_buf00_in ;
  input ap_clk;
  input [32:0]\q_tmp_reg[34]_0 ;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf00_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_1 ;
  wire \dout_buf[10]_i_1_n_1 ;
  wire \dout_buf[11]_i_1_n_1 ;
  wire \dout_buf[12]_i_1_n_1 ;
  wire \dout_buf[13]_i_1_n_1 ;
  wire \dout_buf[14]_i_1_n_1 ;
  wire \dout_buf[15]_i_1_n_1 ;
  wire \dout_buf[16]_i_1_n_1 ;
  wire \dout_buf[17]_i_1_n_1 ;
  wire \dout_buf[18]_i_1_n_1 ;
  wire \dout_buf[19]_i_1_n_1 ;
  wire \dout_buf[1]_i_1_n_1 ;
  wire \dout_buf[20]_i_1_n_1 ;
  wire \dout_buf[21]_i_1_n_1 ;
  wire \dout_buf[22]_i_1_n_1 ;
  wire \dout_buf[23]_i_1_n_1 ;
  wire \dout_buf[24]_i_1_n_1 ;
  wire \dout_buf[25]_i_1_n_1 ;
  wire \dout_buf[26]_i_1_n_1 ;
  wire \dout_buf[27]_i_1_n_1 ;
  wire \dout_buf[28]_i_1_n_1 ;
  wire \dout_buf[29]_i_1_n_1 ;
  wire \dout_buf[2]_i_1_n_1 ;
  wire \dout_buf[30]_i_1_n_1 ;
  wire \dout_buf[31]_i_1_n_1 ;
  wire \dout_buf[34]_i_2_n_1 ;
  wire \dout_buf[3]_i_1_n_1 ;
  wire \dout_buf[4]_i_1_n_1 ;
  wire \dout_buf[5]_i_1_n_1 ;
  wire \dout_buf[6]_i_1_n_1 ;
  wire \dout_buf[7]_i_1_n_1 ;
  wire \dout_buf[8]_i_1_n_1 ;
  wire \dout_buf[9]_i_1_n_1 ;
  wire \dout_buf_reg[16]_0 ;
  wire \dout_buf_reg[17]_0 ;
  wire \dout_buf_reg[18]_0 ;
  wire \dout_buf_reg[19]_0 ;
  wire \dout_buf_reg[20]_0 ;
  wire \dout_buf_reg[21]_0 ;
  wire \dout_buf_reg[22]_0 ;
  wire \dout_buf_reg[23]_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_1;
  wire empty_n_i_1_n_1;
  wire empty_n_i_2__2_n_1;
  wire empty_n_i_3__2_n_1;
  wire empty_n_reg_n_1;
  wire full_n_i_1__0_n_1;
  wire full_n_i_3__1_n_1;
  wire full_n_reg_0;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire mem_reg_i_10__0_n_1;
  wire mem_reg_i_11__0_n_1;
  wire mem_reg_i_12__0_n_1;
  wire mem_reg_i_13__0_n_1;
  wire mem_reg_i_14_n_1;
  wire mem_reg_i_9_n_1;
  wire mem_reg_n_33;
  wire mem_reg_n_34;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [32:0]\q_tmp_reg[34]_0 ;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_1;
  wire \usedw[0]_i_1__0_n_1 ;
  wire \usedw[7]_i_1__0_n_1 ;
  wire [7:6]usedw_reg;
  wire [2:0]\usedw_reg[6]_0 ;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_1 ;
  wire \waddr[1]_i_1__0_n_1 ;
  wire \waddr[2]_i_1__0_n_1 ;
  wire \waddr[3]_i_1__0_n_1 ;
  wire \waddr[4]_i_1__1_n_1 ;
  wire \waddr[5]_i_1__0_n_1 ;
  wire \waddr[6]_i_1__0_n_1 ;
  wire \waddr[6]_i_2__0_n_1 ;
  wire \waddr[7]_i_2__0_n_1 ;
  wire \waddr[7]_i_3__0_n_1 ;
  wire \waddr[7]_i_4__0_n_1 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\dout_buf_reg[34]_0 [16]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [8]),
        .O(\bus_wide_gen.data_buf00_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg[34]_0 [18]),
        .I1(\dout_buf_reg[34]_0 [26]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg[34]_0 [19]),
        .I1(\dout_buf_reg[34]_0 [27]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg[34]_0 [20]),
        .I1(\dout_buf_reg[34]_0 [28]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg[34]_0 [21]),
        .I1(\dout_buf_reg[34]_0 [29]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg[34]_0 [22]),
        .I1(\dout_buf_reg[34]_0 [30]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(\dout_buf_reg[34]_0 [23]),
        .I1(\dout_buf_reg[34]_0 [31]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\dout_buf_reg[34]_0 [17]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [9]),
        .O(\bus_wide_gen.data_buf00_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\dout_buf_reg[34]_0 [18]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [10]),
        .O(\bus_wide_gen.data_buf00_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\dout_buf_reg[34]_0 [19]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [11]),
        .O(\bus_wide_gen.data_buf00_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\dout_buf_reg[34]_0 [20]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [12]),
        .O(\bus_wide_gen.data_buf00_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\dout_buf_reg[34]_0 [21]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [13]),
        .O(\bus_wide_gen.data_buf00_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\dout_buf_reg[34]_0 [22]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [14]),
        .O(\bus_wide_gen.data_buf00_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\dout_buf_reg[34]_0 [23]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [15]),
        .O(\bus_wide_gen.data_buf00_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg[34]_0 [16]),
        .I1(\dout_buf_reg[34]_0 [24]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg[34]_0 [17]),
        .I1(\dout_buf_reg[34]_0 [25]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[17]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_1),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_1 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_1 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_1),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_1),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__2_n_1),
        .I1(Q[4]),
        .I2(empty_n_i_3__2_n_1),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_1),
        .O(empty_n_i_1_n_1));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(empty_n_i_2__2_n_1));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(usedw_reg[7]),
        .I1(usedw_reg[6]),
        .I2(Q[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(empty_n_i_3__2_n_1));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_1),
        .Q(empty_n_reg_n_1),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__0_n_1));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__7
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(usedw_reg[7]),
        .I3(usedw_reg[6]),
        .I4(full_n_i_3__1_n_1),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__1_n_1));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "511" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "34" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(\q_tmp_reg[34]_0 [15:0]),
        .DIBDI(\q_tmp_reg[34]_0 [31:16]),
        .DIPADIP(m_axi_gmem_RRESP),
        .DIPBDIP({1'b1,\q_tmp_reg[34]_0 [32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_33,mem_reg_n_34}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID,m_axi_gmem_RVALID}));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10__0
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10__0_n_1));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_1),
        .O(mem_reg_i_12__0_n_1));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13__0_n_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_1));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_1),
        .I3(mem_reg_i_10__0_n_1),
        .I4(pop),
        .I5(mem_reg_i_11__0_n_1),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_1),
        .I3(mem_reg_i_10__0_n_1),
        .I4(pop),
        .I5(mem_reg_i_11__0_n_1),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_12__0_n_1),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13__0_n_1),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4__0
       (.I0(mem_reg_i_12__0_n_1),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_1),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5__0
       (.I0(mem_reg_i_12__0_n_1),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_1),
        .I3(mem_reg_i_10__0_n_1),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_1));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(usedw_reg[6]),
        .I1(usedw_reg[7]),
        .O(\usedw_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[5]),
        .I1(usedw_reg[6]),
        .O(\usedw_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(\usedw_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1__0
       (.I0(m_axi_gmem_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(Q[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(\q_tmp_reg[34]_0 [9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(show_ahead_i_2__0_n_1),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem_RVALID),
        .I4(usedw_reg[6]),
        .I5(usedw_reg[7]),
        .O(show_ahead_i_2__0_n_1));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \usedw[0]_i_1__0 
       (.I0(Q[0]),
        .O(\usedw[0]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'h78)) 
    \usedw[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .I2(pop),
        .O(\usedw[7]_i_1__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[0] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(\usedw[0]_i_1__0_n_1 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[1] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[2] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[3] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[4] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[5] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[6] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[5]),
        .Q(usedw_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \usedw_reg[7] 
       (.C(ap_clk),
        .CE(\usedw[7]_i_1__0_n_1 ),
        .D(D[6]),
        .Q(usedw_reg[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_1 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_1 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_1 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_1 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_1 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_1 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_1 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_1 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_1 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_1 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_1 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    ap_rst_n_0,
    p_81_in,
    in,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    ap_rst_n_1,
    E,
    \q_reg[10]_0 ,
    ap_rst_n_2,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \q_reg[8]_0 ,
    ap_rst_n_3,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    \q_reg[10]_1 ,
    ap_rst_n_4,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    \q_reg[8]_1 ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    \bus_wide_gen.WVALID_Dummy_reg_1 ,
    empty_n_reg_0,
    \bus_wide_gen.WVALID_Dummy_reg_2 ,
    empty_n_reg_1,
    empty_n_reg_2,
    \bus_wide_gen.first_pad_reg ,
    SR,
    ap_clk,
    ap_rst_n,
    Q,
    \q_reg[9]_0 ,
    \q_reg[8]_2 ,
    \bus_wide_gen.strb_buf_reg[0] ,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WREADY,
    \q_reg[0]_0 ,
    \q_reg[0]_1 ,
    data_valid,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.pad_oh_reg_reg[1]_0 ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.pad_oh_reg_reg[3]_0 ,
    data_vld_reg_0,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.awlen_buf_reg[3] ,
    \q_reg[11]_0 ,
    m_axi_gmem_WLAST);
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]ap_rst_n_0;
  output p_81_in;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output ap_rst_n_1;
  output [0:0]E;
  output [0:0]\q_reg[10]_0 ;
  output ap_rst_n_2;
  output [0:0]\bus_wide_gen.WVALID_Dummy_reg ;
  output [0:0]\q_reg[8]_0 ;
  output ap_rst_n_3;
  output [0:0]\bus_wide_gen.WVALID_Dummy_reg_0 ;
  output [0:0]\q_reg[10]_1 ;
  output ap_rst_n_4;
  output [0:0]\bus_wide_gen.pad_oh_reg_reg[3] ;
  output [0:0]\q_reg[8]_1 ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output \bus_wide_gen.WVALID_Dummy_reg_1 ;
  output empty_n_reg_0;
  output \bus_wide_gen.WVALID_Dummy_reg_2 ;
  output empty_n_reg_1;
  output empty_n_reg_2;
  output \bus_wide_gen.first_pad_reg ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [9:0]Q;
  input \q_reg[9]_0 ;
  input \q_reg[8]_2 ;
  input [0:0]\bus_wide_gen.strb_buf_reg[0] ;
  input [3:0]m_axi_gmem_WSTRB;
  input m_axi_gmem_WREADY;
  input \q_reg[0]_0 ;
  input [7:0]\q_reg[0]_1 ;
  input data_valid;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[2] ;
  input \bus_wide_gen.ready_for_data__0 ;
  input \bus_wide_gen.pad_oh_reg_reg[3]_0 ;
  input [0:0]data_vld_reg_0;
  input \could_multi_bursts.next_loop ;
  input [5:0]\could_multi_bursts.awlen_buf_reg[3] ;
  input [1:0]\q_reg[11]_0 ;
  input m_axi_gmem_WLAST;

  wire [0:0]E;
  wire [9:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire burst_valid;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg ;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_1 ;
  wire \bus_wide_gen.WVALID_Dummy_reg_2 ;
  wire [9:8]\bus_wide_gen.burst_pack ;
  wire \bus_wide_gen.data_buf[15]_i_3_n_1 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_1 ;
  wire \bus_wide_gen.data_buf[23]_i_3__0_n_1 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_1 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_5_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_8_n_1 ;
  wire \bus_wide_gen.data_buf[31]_i_9_n_1 ;
  wire \bus_wide_gen.first_pad_i_3_n_1 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire [1:0]\bus_wide_gen.head_pads ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.next_pad ;
  wire \bus_wide_gen.pad_oh_reg[1]_i_2_n_1 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[1]_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[2] ;
  wire [0:0]\bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.pad_oh_reg_reg[3]_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [0:0]\bus_wide_gen.strb_buf_reg[0] ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [5:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_valid;
  wire data_vld_i_1_n_1;
  wire [0:0]data_vld_reg_0;
  wire data_vld_reg_n_1;
  wire empty_n_i_2_n_1;
  wire empty_n_i_3_n_1;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire empty_n_reg_2;
  wire fifo_burst_ready;
  wire full_n_i_1__1_n_1;
  wire full_n_i_2_n_1;
  wire [3:0]in;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire p_0_in37_in;
  wire p_0_in45_in;
  wire p_0_in53_in;
  wire p_81_in;
  wire p_82_in;
  wire p_84_in;
  wire pop0;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire \q_reg[0]_0 ;
  wire [7:0]\q_reg[0]_1 ;
  wire [0:0]\q_reg[10]_0 ;
  wire [0:0]\q_reg[10]_1 ;
  wire [1:0]\q_reg[11]_0 ;
  wire [0:0]\q_reg[8]_0 ;
  wire [0:0]\q_reg[8]_1 ;
  wire \q_reg[8]_2 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_1_[0] ;
  wire \q_reg_n_1_[1] ;
  wire \q_reg_n_1_[2] ;
  wire \q_reg_n_1_[3] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'h88F88888)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(p_82_in),
        .I1(p_81_in),
        .I2(\q_reg[0]_0 ),
        .I3(m_axi_gmem_WREADY),
        .I4(m_axi_gmem_WLAST),
        .O(\bus_wide_gen.WVALID_Dummy_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(p_81_in),
        .I1(\q_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF02020002)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(p_82_in),
        .I1(\bus_wide_gen.burst_pack [8]),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(\q_reg[0]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(\bus_wide_gen.data_buf[15]_i_3_n_1 ),
        .O(\q_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(p_0_in53_in),
        .I1(\q_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hB000)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(m_axi_gmem_WREADY),
        .I1(\q_reg[0]_0 ),
        .I2(\bus_wide_gen.head_pads [1]),
        .I3(p_84_in),
        .O(\bus_wide_gen.data_buf[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8C0C0C0C80000000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_1 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.data_buf[31]_i_9_n_1 ),
        .I4(\bus_wide_gen.data_buf[23]_i_6_n_1 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(p_0_in53_in));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80800080)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(p_84_in),
        .I1(\bus_wide_gen.head_pads [0]),
        .I2(\bus_wide_gen.head_pads [1]),
        .I3(\q_reg[0]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(\bus_wide_gen.data_buf[23]_i_3__0_n_1 ),
        .O(\q_reg[10]_1 ));
  LUT3 #(
    .INIT(8'hA2)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(p_0_in45_in),
        .I1(\q_reg[0]_0 ),
        .I2(m_axi_gmem_WREADY),
        .O(\bus_wide_gen.WVALID_Dummy_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \bus_wide_gen.data_buf[23]_i_3__0 
       (.I0(m_axi_gmem_WREADY),
        .I1(\q_reg[0]_0 ),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(p_82_in),
        .O(\bus_wide_gen.data_buf[23]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h8C0C0C0C80000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\bus_wide_gen.data_buf[23]_i_5_n_1 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.data_buf[31]_i_9_n_1 ),
        .I4(\bus_wide_gen.data_buf[23]_i_6_n_1 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(p_0_in45_in));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\bus_wide_gen.head_pads [1]),
        .I1(\bus_wide_gen.head_pads [0]),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\q_reg[0]_1 [2]),
        .I1(\q_reg[0]_1 [1]),
        .I2(\q_reg[0]_1 [0]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h70770000)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.burst_pack [8]),
        .I1(\bus_wide_gen.burst_pack [9]),
        .I2(m_axi_gmem_WREADY),
        .I3(\q_reg[0]_0 ),
        .I4(p_82_in),
        .O(\q_reg[8]_1 ));
  LUT6 #(
    .INIT(64'hCA000A0000000000)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(\bus_wide_gen.pad_oh_reg_reg[3]_0 ),
        .I1(p_84_in),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(data_valid),
        .I4(\bus_wide_gen.data_buf[31]_i_5_n_1 ),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.pad_oh_reg_reg[3] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(\q_reg[0]_1 [6]),
        .I1(burst_valid),
        .I2(\q_reg[0]_1 [7]),
        .I3(\bus_wide_gen.data_buf[31]_i_7_n_1 ),
        .I4(\bus_wide_gen.data_buf[31]_i_8_n_1 ),
        .O(p_82_in));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_9_n_1 ),
        .I1(\q_reg[0]_1 [0]),
        .I2(\q_reg[0]_1 [1]),
        .I3(\q_reg[0]_1 [2]),
        .O(p_84_in));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .O(\bus_wide_gen.data_buf[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\q_reg[0]_1 [2]),
        .I1(\q_reg_n_1_[2] ),
        .I2(\q_reg[0]_1 [1]),
        .I3(\q_reg_n_1_[1] ),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_wide_gen.data_buf[31]_i_8 
       (.I0(\q_reg_n_1_[3] ),
        .I1(\q_reg[0]_1 [3]),
        .I2(\q_reg_n_1_[0] ),
        .I3(\q_reg[0]_1 [0]),
        .I4(\q_reg[0]_1 [4]),
        .I5(\q_reg[0]_1 [5]),
        .O(\bus_wide_gen.data_buf[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_buf[31]_i_9 
       (.I0(\q_reg[0]_1 [3]),
        .I1(\q_reg[0]_1 [4]),
        .I2(\q_reg[0]_1 [5]),
        .I3(\q_reg[0]_1 [6]),
        .I4(\q_reg[0]_1 [7]),
        .I5(burst_valid),
        .O(\bus_wide_gen.data_buf[31]_i_9_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hE0EE0000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .I2(m_axi_gmem_WREADY),
        .I3(\q_reg[0]_0 ),
        .I4(p_84_in),
        .O(\q_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h200020002000A000)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_84_in),
        .I2(data_valid),
        .I3(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I4(\bus_wide_gen.head_pads [1]),
        .I5(\bus_wide_gen.head_pads [0]),
        .O(E));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.last_pad__0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\q_reg[0]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFC8FFFFFF400000)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(\bus_wide_gen.burst_pack [9]),
        .I1(\bus_wide_gen.burst_pack [8]),
        .I2(p_0_in53_in),
        .I3(\bus_wide_gen.first_pad_i_3_n_1 ),
        .I4(p_82_in),
        .I5(p_0_in37_in),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT4 #(
    .INIT(16'h0A0C)) 
    \bus_wide_gen.first_pad_i_3 
       (.I0(p_0_in45_in),
        .I1(empty_n_i_3_n_1),
        .I2(\bus_wide_gen.burst_pack [8]),
        .I3(\bus_wide_gen.burst_pack [9]),
        .O(\bus_wide_gen.first_pad_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(p_82_in),
        .I1(p_81_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h8A8A8A0000008A00)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(burst_valid),
        .I1(m_axi_gmem_WREADY),
        .I2(\q_reg[0]_0 ),
        .I3(p_0_in37_in),
        .I4(p_82_in),
        .I5(empty_n_i_2_n_1),
        .O(p_81_in));
  LUT6 #(
    .INIT(64'h8C0C0C0C80000000)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(\bus_wide_gen.data_buf[31]_i_5_n_1 ),
        .I1(data_valid),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(\bus_wide_gen.data_buf[31]_i_9_n_1 ),
        .I4(\bus_wide_gen.data_buf[23]_i_6_n_1 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3]_0 ),
        .O(p_0_in37_in));
  LUT6 #(
    .INIT(64'h80C0FFFF80C00000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg[1]_i_2_n_1 ),
        .I1(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I2(data_valid),
        .I3(p_84_in),
        .I4(\bus_wide_gen.next_pad ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1]_0 ),
        .O(\bus_wide_gen.first_pad_reg ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .O(\bus_wide_gen.pad_oh_reg[1]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h8808)) 
    \bus_wide_gen.pad_oh_reg[1]_i_3 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\q_reg[0]_0 ),
        .I3(m_axi_gmem_WREADY),
        .O(\bus_wide_gen.next_pad ));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(p_0_in53_in),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\q_reg[0]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(empty_n_reg_2));
  LUT6 #(
    .INIT(64'hBFBFFFBF80800080)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(p_0_in45_in),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\q_reg[0]_0 ),
        .I4(m_axi_gmem_WREADY),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3]_0 ),
        .O(empty_n_reg_1));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.strb_buf_reg[0] ),
        .I2(E),
        .I3(m_axi_gmem_WSTRB[0]),
        .I4(\q_reg[10]_0 ),
        .O(ap_rst_n_1));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.strb_buf_reg[0] ),
        .I2(\bus_wide_gen.WVALID_Dummy_reg ),
        .I3(m_axi_gmem_WSTRB[1]),
        .I4(\q_reg[8]_0 ),
        .O(ap_rst_n_2));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.strb_buf_reg[0] ),
        .I2(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .I3(m_axi_gmem_WSTRB[2]),
        .I4(\q_reg[10]_1 ),
        .O(ap_rst_n_3));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.strb_buf_reg[0] ),
        .I2(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .I3(m_axi_gmem_WSTRB[3]),
        .I4(\q_reg[8]_1 ),
        .O(ap_rst_n_4));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[31]_i_6 
       (.I0(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I5(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(Q[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(Q[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(Q[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(Q[3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(Q[8]),
        .I1(\could_multi_bursts.awlen_buf_reg[3] [4]),
        .I2(Q[7]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [3]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] [5]),
        .I5(Q[9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(Q[5]),
        .I1(\could_multi_bursts.awlen_buf_reg[3] [1]),
        .I2(Q[4]),
        .I3(\could_multi_bursts.awlen_buf_reg[3] [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3] [2]),
        .I5(Q[6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  LUT5 #(
    .INIT(32'h8A00FFFF)) 
    empty_n_i_1__0
       (.I0(p_82_in),
        .I1(m_axi_gmem_WREADY),
        .I2(\q_reg[0]_0 ),
        .I3(empty_n_i_2_n_1),
        .I4(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'hCAFFCAF0CA0FCA00)) 
    empty_n_i_2
       (.I0(p_0_in53_in),
        .I1(p_0_in37_in),
        .I2(\bus_wide_gen.burst_pack [9]),
        .I3(\bus_wide_gen.burst_pack [8]),
        .I4(empty_n_i_3_n_1),
        .I5(p_0_in45_in),
        .O(empty_n_i_2_n_1));
  LUT6 #(
    .INIT(64'h1000F000F000F000)) 
    empty_n_i_3
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .I2(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I3(data_valid),
        .I4(\bus_wide_gen.data_buf[31]_i_9_n_1 ),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_1 ),
        .O(empty_n_i_3_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_1),
        .I2(pop0),
        .I3(data_vld_reg_n_1),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__1_n_1));
  LUT5 #(
    .INIT(32'h20000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_1),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(push),
        .O(full_n_i_2_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(data_vld_reg_0),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_2 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg_n_1_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(\bus_wide_gen.head_pads [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(\bus_wide_gen.head_pads [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg_n_1_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg_n_1_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\bus_wide_gen.burst_pack [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\bus_wide_gen.burst_pack [9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo_23
   (fifo_burst_ready,
    \q_reg[11]_0 ,
    ap_rst_n_0,
    \bus_wide_gen.last_split ,
    D,
    \bus_wide_gen.data_buf1__0 ,
    in,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    pout17_out,
    push,
    \q_reg[11]_1 ,
    \q_reg[11]_2 ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    ap_rst_n,
    \bus_wide_gen.data_buf_reg[15] ,
    Q,
    \pout_reg[3] ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf00_in ,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 ,
    beat_valid,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.len_cnt_reg[7] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.len_cnt_reg[0] ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem_ARREADY,
    \q_reg[11]_3 ,
    \q_reg[11]_4 ,
    fifo_rctl_ready,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[11]_5 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg );
  output fifo_burst_ready;
  output \q_reg[11]_0 ;
  output [0:0]ap_rst_n_0;
  output \bus_wide_gen.last_split ;
  output [23:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [3:0]in;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output pout17_out;
  output push;
  output [1:0]\q_reg[11]_1 ;
  output \q_reg[11]_2 ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [15:0]Q;
  input [32:0]\pout_reg[3] ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [7:0]\bus_wide_gen.data_buf00_in ;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;
  input beat_valid;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.len_cnt_reg[0] ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem_ARREADY;
  input \q_reg[11]_3 ;
  input \q_reg[11]_4 ;
  input fifo_rctl_ready;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [1:0]\q_reg[11]_5 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;

  wire [23:0]D;
  wire [15:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf00_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5__0_n_1 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_1 ;
  wire \bus_wide_gen.data_buf[23]_i_5__0_n_1 ;
  wire \bus_wide_gen.data_buf[23]_i_6__0_n_1 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[0] ;
  wire [7:0]\bus_wide_gen.len_cnt_reg[7] ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_1 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_6_n_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__3_n_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_3__1_n_1;
  wire empty_n_i_4_n_1;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__5_n_1;
  wire full_n_i_2__3_n_1;
  wire [3:0]in;
  wire m_axi_gmem_ARREADY;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_1 ;
  wire \pout[1]_i_1__0_n_1 ;
  wire \pout[2]_i_1__0_n_1 ;
  wire [32:0]\pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire \q_reg[11]_0 ;
  wire [1:0]\q_reg[11]_1 ;
  wire \q_reg[11]_2 ;
  wire \q_reg[11]_3 ;
  wire \q_reg[11]_4 ;
  wire [1:0]\q_reg[11]_5 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_1_[0] ;
  wire \q_reg_n_1_[1] ;
  wire \q_reg_n_1_[2] ;
  wire \q_reg_n_1_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [0]),
        .I5(\bus_wide_gen.data_buf00_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(Q[10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(Q[11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(Q[12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(Q[13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(Q[14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(Q[15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'h7BD07BDE7BDE7BDE)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(\q_reg[11]_1 [1]),
        .I1(\q_reg[11]_1 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.len_cnt_reg[0] ),
        .I5(\bus_wide_gen.split_cnt_buf[1]_i_6_n_1 ),
        .O(\bus_wide_gen.data_buf[15]_i_5__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [16]),
        .I4(\pout_reg[3] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [17]),
        .I4(\pout_reg[3] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [18]),
        .I4(\pout_reg[3] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [19]),
        .I4(\pout_reg[3] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [1]),
        .I5(\bus_wide_gen.data_buf00_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [20]),
        .I4(\pout_reg[3] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [21]),
        .I4(\pout_reg[3] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [22]),
        .I4(\pout_reg[3] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\q_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .I3(\pout_reg[3] [23]),
        .I4(\pout_reg[3] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4__0 
       (.I0(p_27_in),
        .I1(\q_reg[11]_1 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\q_reg[11]_1 [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5__0 
       (.I0(\q_reg[11]_1 [0]),
        .I1(\q_reg[11]_1 [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6__0 
       (.I0(\q_reg[11]_1 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\q_reg[11]_1 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6__0_n_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.split_cnt_buf[1]_i_6_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [2]),
        .I5(\bus_wide_gen.data_buf00_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_1 ),
        .O(\q_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [3]),
        .I5(\bus_wide_gen.data_buf00_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [4]),
        .I5(\bus_wide_gen.data_buf00_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [5]),
        .I5(\bus_wide_gen.data_buf00_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [6]),
        .I5(\bus_wide_gen.data_buf00_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I4(\pout_reg[3] [7]),
        .I5(\bus_wide_gen.data_buf00_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(Q[8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(Q[9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_1 ),
        .I5(\pout_reg[3] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.first_split ),
        .O(s_ready_t_reg));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_1 ),
        .I2(\bus_wide_gen.split_cnt__5 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_1 ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hCECCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\q_reg[11]_1 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_1 ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  LUT5 #(
    .INIT(32'hF2F0F0F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\q_reg[11]_1 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.len_cnt_reg[0] ),
        .I4(\bus_wide_gen.split_cnt_buf[1]_i_6_n_1 ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_6 
       (.I0(\bus_wide_gen.len_cnt_reg[7] [5]),
        .I1(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[31]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2__0
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(\bus_wide_gen.len_cnt_reg[7] [6]),
        .I3(\bus_wide_gen.len_cnt_reg[7] [7]),
        .I4(empty_n_i_3__1_n_1),
        .I5(empty_n_i_4_n_1),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3__1
       (.I0(\bus_wide_gen.len_cnt_reg[7] [2]),
        .I1(\q_reg_n_1_[2] ),
        .I2(\bus_wide_gen.len_cnt_reg[7] [1]),
        .I3(\q_reg_n_1_[1] ),
        .O(empty_n_i_3__1_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_1_[3] ),
        .I1(\bus_wide_gen.len_cnt_reg[7] [3]),
        .I2(\q_reg_n_1_[0] ),
        .I3(\bus_wide_gen.len_cnt_reg[7] [0]),
        .I4(\bus_wide_gen.len_cnt_reg[7] [4]),
        .I5(\bus_wide_gen.len_cnt_reg[7] [5]),
        .O(empty_n_i_4_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_1),
        .I2(pop0),
        .I3(data_vld_reg_n_1),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__5_n_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_1),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2__3_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_1),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(m_axi_gmem_ARREADY),
        .I1(\q_reg[11]_3 ),
        .I2(fifo_burst_ready),
        .I3(\q_reg[11]_4 ),
        .I4(fifo_rctl_ready),
        .O(push));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\q_reg[11]_5 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\q_reg[11]_5 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(push),
        .I1(\bus_wide_gen.last_split ),
        .I2(\pout_reg[3] [32]),
        .I3(beat_valid),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg_n_1_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(\q_reg[11]_1 [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(\q_reg[11]_1 [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg_n_1_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg_n_1_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    wreq_handling_reg,
    \q_reg[33]_0 ,
    next_wreq,
    D,
    \q_reg[36]_0 ,
    S,
    \q_reg[33]_1 ,
    \sect_cnt_reg[18] ,
    E,
    SR,
    pop0,
    ap_clk,
    \align_len_reg[31] ,
    p_77_in,
    \align_len_reg[31]_0 ,
    ap_rst_n,
    Q,
    sect_cnt0__36,
    last_sect_carry__0,
    \end_addr_buf_reg[31] ,
    full_n_reg_0,
    last_sect_carry__0_0,
    \q_reg[31]_0 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output [0:0]wreq_handling_reg;
  output \q_reg[33]_0 ;
  output next_wreq;
  output [19:0]D;
  output [35:0]\q_reg[36]_0 ;
  output [2:0]S;
  output [0:0]\q_reg[33]_1 ;
  output [2:0]\sect_cnt_reg[18] ;
  output [0:0]E;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input [0:0]\align_len_reg[31] ;
  input p_77_in;
  input \align_len_reg[31]_0 ;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0__36;
  input [8:0]last_sect_carry__0;
  input \end_addr_buf_reg[31] ;
  input [0:0]full_n_reg_0;
  input [7:0]last_sect_carry__0_0;
  input [31:0]\q_reg[31]_0 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]\align_len_reg[31] ;
  wire \align_len_reg[31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__0_n_1;
  wire data_vld_reg_n_1;
  wire \end_addr_buf_reg[31] ;
  wire fifo_wreq_valid;
  wire full_n_i_1__2_n_1;
  wire full_n_i_2__0_n_1;
  wire [0:0]full_n_reg_0;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][12]_srl5_n_1 ;
  wire \mem_reg[4][13]_srl5_n_1 ;
  wire \mem_reg[4][14]_srl5_n_1 ;
  wire \mem_reg[4][15]_srl5_n_1 ;
  wire \mem_reg[4][16]_srl5_n_1 ;
  wire \mem_reg[4][17]_srl5_n_1 ;
  wire \mem_reg[4][18]_srl5_n_1 ;
  wire \mem_reg[4][19]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][20]_srl5_n_1 ;
  wire \mem_reg[4][21]_srl5_n_1 ;
  wire \mem_reg[4][22]_srl5_n_1 ;
  wire \mem_reg[4][23]_srl5_n_1 ;
  wire \mem_reg[4][24]_srl5_n_1 ;
  wire \mem_reg[4][25]_srl5_n_1 ;
  wire \mem_reg[4][26]_srl5_n_1 ;
  wire \mem_reg[4][27]_srl5_n_1 ;
  wire \mem_reg[4][28]_srl5_n_1 ;
  wire \mem_reg[4][29]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][30]_srl5_n_1 ;
  wire \mem_reg[4][31]_srl5_n_1 ;
  wire \mem_reg[4][33]_srl5_n_1 ;
  wire \mem_reg[4][34]_srl5_n_1 ;
  wire \mem_reg[4][35]_srl5_n_1 ;
  wire \mem_reg[4][36]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][4]_srl5_n_1 ;
  wire \mem_reg[4][5]_srl5_n_1 ;
  wire \mem_reg[4][6]_srl5_n_1 ;
  wire \mem_reg[4][7]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire next_wreq;
  wire p_77_in;
  wire pop0;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire [31:0]\q_reg[31]_0 ;
  wire \q_reg[33]_0 ;
  wire [0:0]\q_reg[33]_1 ;
  wire [35:0]\q_reg[36]_0 ;
  wire rs2f_wreq_ack;
  wire [18:0]sect_cnt0__36;
  wire [2:0]\sect_cnt_reg[18] ;
  wire [0:0]wreq_handling_reg;

  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[1]_i_1 
       (.I0(\q_reg[36]_0 [32]),
        .O(\q_reg[33]_1 ));
  LUT6 #(
    .INIT(64'h8F000000FFFFFFFF)) 
    \align_len[31]_i_1__0 
       (.I0(\align_len_reg[31] ),
        .I1(p_77_in),
        .I2(\align_len_reg[31]_0 ),
        .I3(\q_reg[33]_0 ),
        .I4(fifo_wreq_valid),
        .I5(ap_rst_n),
        .O(wreq_handling_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(fifo_wreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\align_len_reg[31] ),
        .I3(p_77_in),
        .I4(\align_len_reg[31]_0 ),
        .O(next_wreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_1),
        .I2(next_wreq),
        .I3(fifo_wreq_valid),
        .I4(data_vld_reg_n_1),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_1__2_n_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__0
       (.I0(data_vld_reg_n_1),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_wreq_ack),
        .O(full_n_i_2__0_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_1),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[36]_0 [35]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[36]_0 [34]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[36]_0 [33]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    invalid_len_event_i_1
       (.I0(\q_reg[36]_0 [32]),
        .I1(\q_reg[36]_0 [33]),
        .I2(\q_reg[36]_0 [34]),
        .I3(\q_reg[36]_0 [35]),
        .I4(fifo_wreq_valid),
        .O(\q_reg[33]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[7]),
        .I3(last_sect_carry__0[8]),
        .O(\sect_cnt_reg[18] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[4]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(\sect_cnt_reg[18] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[1]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[3]),
        .O(\sect_cnt_reg[18] [0]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [12]),
        .Q(\mem_reg[4][12]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [13]),
        .Q(\mem_reg[4][13]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [14]),
        .Q(\mem_reg[4][14]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [15]),
        .Q(\mem_reg[4][15]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [16]),
        .Q(\mem_reg[4][16]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [17]),
        .Q(\mem_reg[4][17]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [18]),
        .Q(\mem_reg[4][18]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [19]),
        .Q(\mem_reg[4][19]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [20]),
        .Q(\mem_reg[4][20]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [21]),
        .Q(\mem_reg[4][21]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [22]),
        .Q(\mem_reg[4][22]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [23]),
        .Q(\mem_reg[4][23]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [24]),
        .Q(\mem_reg[4][24]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [25]),
        .Q(\mem_reg[4][25]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [26]),
        .Q(\mem_reg[4][26]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [27]),
        .Q(\mem_reg[4][27]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [28]),
        .Q(\mem_reg[4][28]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [29]),
        .Q(\mem_reg[4][29]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [30]),
        .Q(\mem_reg[4][30]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [31]),
        .Q(\mem_reg[4][31]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][33]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][34]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][35]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][36]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [4]),
        .Q(\mem_reg[4][4]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [5]),
        .Q(\mem_reg[4][5]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [6]),
        .Q(\mem_reg[4][6]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [7]),
        .Q(\mem_reg[4][7]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_0 [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [31]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [32]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [33]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [34]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [35]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\q_reg[36]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1 
       (.I0(\align_len_reg[31]_0 ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(fifo_wreq_valid),
        .I3(p_77_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0__36[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized0_25
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    D,
    S,
    align_len0,
    invalid_len_event0,
    E,
    \q_reg[31]_0 ,
    SR,
    pop0,
    ap_clk,
    ap_rst_n,
    Q,
    sect_cnt0__36,
    last_sect_carry__0,
    \end_addr_buf_reg[31] ,
    \end_addr_buf_reg[31]_0 ,
    p_20_in,
    \end_addr_buf_reg[31]_1 ,
    full_n_reg_0,
    last_sect_carry__0_0,
    \q_reg[31]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [19:0]D;
  output [2:0]S;
  output [0:0]align_len0;
  output invalid_len_event0;
  output [0:0]E;
  output [31:0]\q_reg[31]_0 ;
  input [0:0]SR;
  input pop0;
  input ap_clk;
  input ap_rst_n;
  input [19:0]Q;
  input [18:0]sect_cnt0__36;
  input [8:0]last_sect_carry__0;
  input \end_addr_buf_reg[31] ;
  input [0:0]\end_addr_buf_reg[31]_0 ;
  input p_20_in;
  input \end_addr_buf_reg[31]_1 ;
  input [0:0]full_n_reg_0;
  input [7:0]last_sect_carry__0_0;
  input [31:0]\q_reg[31]_1 ;

  wire [19:0]D;
  wire [0:0]E;
  wire [19:0]Q;
  wire [2:0]S;
  wire [0:0]SR;
  wire [0:0]align_len0;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__4_n_1;
  wire data_vld_reg_n_1;
  wire \end_addr_buf_reg[31] ;
  wire [0:0]\end_addr_buf_reg[31]_0 ;
  wire \end_addr_buf_reg[31]_1 ;
  wire [32:32]fifo_rreq_data;
  wire fifo_rreq_valid;
  wire full_n_i_1__7_n_1;
  wire full_n_i_2__4_n_1;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire [8:0]last_sect_carry__0;
  wire [7:0]last_sect_carry__0_0;
  wire \mem_reg[4][0]_srl5_n_1 ;
  wire \mem_reg[4][10]_srl5_n_1 ;
  wire \mem_reg[4][11]_srl5_n_1 ;
  wire \mem_reg[4][12]_srl5_n_1 ;
  wire \mem_reg[4][13]_srl5_n_1 ;
  wire \mem_reg[4][14]_srl5_n_1 ;
  wire \mem_reg[4][15]_srl5_n_1 ;
  wire \mem_reg[4][16]_srl5_n_1 ;
  wire \mem_reg[4][17]_srl5_n_1 ;
  wire \mem_reg[4][18]_srl5_n_1 ;
  wire \mem_reg[4][19]_srl5_n_1 ;
  wire \mem_reg[4][1]_srl5_n_1 ;
  wire \mem_reg[4][20]_srl5_n_1 ;
  wire \mem_reg[4][21]_srl5_n_1 ;
  wire \mem_reg[4][22]_srl5_n_1 ;
  wire \mem_reg[4][23]_srl5_n_1 ;
  wire \mem_reg[4][24]_srl5_n_1 ;
  wire \mem_reg[4][25]_srl5_n_1 ;
  wire \mem_reg[4][26]_srl5_n_1 ;
  wire \mem_reg[4][27]_srl5_n_1 ;
  wire \mem_reg[4][28]_srl5_n_1 ;
  wire \mem_reg[4][29]_srl5_n_1 ;
  wire \mem_reg[4][2]_srl5_n_1 ;
  wire \mem_reg[4][30]_srl5_n_1 ;
  wire \mem_reg[4][31]_srl5_n_1 ;
  wire \mem_reg[4][32]_srl5_n_1 ;
  wire \mem_reg[4][3]_srl5_n_1 ;
  wire \mem_reg[4][4]_srl5_n_1 ;
  wire \mem_reg[4][5]_srl5_n_1 ;
  wire \mem_reg[4][6]_srl5_n_1 ;
  wire \mem_reg[4][7]_srl5_n_1 ;
  wire \mem_reg[4][8]_srl5_n_1 ;
  wire \mem_reg[4][9]_srl5_n_1 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;
  wire [31:0]\q_reg[31]_0 ;
  wire [31:0]\q_reg[31]_1 ;
  wire rs2f_rreq_ack;
  wire [18:0]sect_cnt0__36;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[31]_i_2__0 
       (.I0(fifo_rreq_data),
        .O(align_len0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__4
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__4_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_1),
        .Q(fifo_rreq_valid),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(\end_addr_buf_reg[31] ),
        .I2(\end_addr_buf_reg[31]_0 ),
        .I3(p_20_in),
        .I4(\end_addr_buf_reg[31]_1 ),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_1),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_1),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__7_n_1));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__4
       (.I0(data_vld_reg_n_1),
        .I1(\pout_reg_n_1_[2] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(\pout_reg_n_1_[1] ),
        .I4(full_n_reg_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_2__4_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_1),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h2)) 
    invalid_len_event_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_data),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h9009)) 
    last_sect_carry__0_i_1__0
       (.I0(last_sect_carry__0[7]),
        .I1(last_sect_carry__0_0[6]),
        .I2(last_sect_carry__0_0[7]),
        .I3(last_sect_carry__0[8]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(last_sect_carry__0[5]),
        .I1(last_sect_carry__0_0[4]),
        .I2(last_sect_carry__0[4]),
        .I3(last_sect_carry__0_0[3]),
        .I4(last_sect_carry__0_0[5]),
        .I5(last_sect_carry__0[6]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(last_sect_carry__0[2]),
        .I1(last_sect_carry__0_0[1]),
        .I2(last_sect_carry__0[1]),
        .I3(last_sect_carry__0_0[0]),
        .I4(last_sect_carry__0_0[2]),
        .I5(last_sect_carry__0[3]),
        .O(S[0]));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\mem_reg[4][32]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_1_[0] ),
        .A1(\pout_reg_n_1_[1] ),
        .A2(\pout_reg_n_1_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[31]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_1 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_1),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(data_vld_reg_n_1),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_1 ),
        .Q(fifo_rreq_data),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [3]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [4]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [5]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [6]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_1 ),
        .Q(\q_reg[31]_0 [9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFF54)) 
    \sect_cnt[19]_i_1__0 
       (.I0(\end_addr_buf_reg[31]_1 ),
        .I1(\end_addr_buf_reg[31] ),
        .I2(fifo_rreq_valid),
        .I3(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_2__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0__36[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized1
   (ap_rst_n_0,
    p_77_in,
    ap_rst_n_1,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    E,
    next_resp0,
    push,
    pop0,
    wreq_handling_reg,
    \could_multi_bursts.last_sect_buf_reg ,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    next_resp,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_len_buf_reg[3]_1 ,
    wreq_handling_reg_0,
    \could_multi_bursts.loop_cnt_reg[5] ,
    AWREADY_Dummy,
    in,
    \sect_end_buf_reg[1] ,
    fifo_wreq_valid,
    fifo_burst_ready,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_1 ,
    m_axi_gmem_AWREADY,
    m_axi_gmem_BVALID,
    next_resp_reg,
    wreq_handling_reg_1,
    Q,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[0] );
  output [0:0]ap_rst_n_0;
  output p_77_in;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.AWVALID_Dummy_reg ;
  output [0:0]E;
  output next_resp0;
  output push;
  output pop0;
  output wreq_handling_reg;
  output \could_multi_bursts.last_sect_buf_reg ;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input next_resp;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input \sect_len_buf_reg[3]_1 ;
  input wreq_handling_reg_0;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input AWREADY_Dummy;
  input [0:0]in;
  input [0:0]\sect_end_buf_reg[1] ;
  input fifo_wreq_valid;
  input fifo_burst_ready;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_1 ;
  input m_axi_gmem_AWREADY;
  input m_axi_gmem_BVALID;
  input next_resp_reg;
  input wreq_handling_reg_1;
  input [1:0]Q;
  input \sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[0] ;

  wire AWREADY_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire \could_multi_bursts.awaddr_buf[31]_i_4_n_1 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5]_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1__0;
  wire data_vld_i_1__1_n_1;
  wire data_vld_reg_n_1;
  wire empty_n_i_1__5_n_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire full_n_i_1__3_n_1;
  wire full_n_i_2__2_n_1;
  wire [0:0]in;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_BVALID;
  wire \mem_reg[14][0]_srl15_n_1 ;
  wire \mem_reg[14][1]_srl15_n_1 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_10_in;
  wire p_77_in;
  wire pop0;
  wire pop0_1;
  wire pout17_out;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1__0_n_1 ;
  wire \pout[2]_i_1__0_n_1 ;
  wire \pout[3]_i_1_n_1 ;
  wire \pout[3]_i_2_n_1 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \sect_end_buf_reg[0] ;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire \sect_end_buf_reg[1]_0 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg[3]_1 ;
  wire wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;

  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_0),
        .I1(p_77_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5] ),
        .I1(AWREADY_Dummy),
        .I2(ap_rst_n),
        .I3(in),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.AWVALID_Dummy_reg ));
  LUT6 #(
    .INIT(64'h8808080808080808)) 
    \could_multi_bursts.awaddr_buf[31]_i_2 
       (.I0(\could_multi_bursts.awaddr_buf[31]_i_4_n_1 ),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(\could_multi_bursts.loop_cnt_reg[5]_1 ),
        .I5(m_axi_gmem_AWREADY),
        .O(\could_multi_bursts.next_loop ));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awaddr_buf[31]_i_4 
       (.I0(\sect_len_buf_reg[3]_1 ),
        .I1(fifo_resp_ready),
        .O(\could_multi_bursts.awaddr_buf[31]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(p_77_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_77_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\sect_len_buf_reg[3]_1 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(wreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFF44C444C444C4)) 
    data_vld_i_1__1
       (.I0(data_vld1__0),
        .I1(data_vld_reg_n_1),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(data_vld_i_1__1_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__1
       (.I0(wreq_handling_reg_0),
        .I1(p_77_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_wreq_valid),
        .O(pop0));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__5
       (.I0(data_vld_reg_n_1),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__5_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_1),
        .Q(need_wrsp),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_2__2_n_1),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(full_n_i_1__3_n_1));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__2
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_1),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__2_n_1));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_1),
        .Q(fifo_resp_ready),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "\inst/cnn_accel_gmem_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_1 ));
  LUT3 #(
    .INIT(8'h80)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF078F0F00F870F0F)) 
    \pout[1]_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg[0]),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    \pout[2]_i_2 
       (.I0(data_vld_reg_n_1),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'h15C0151500000000)) 
    \pout[3]_i_1 
       (.I0(data_vld1__0),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(data_vld_reg_n_1),
        .O(\pout[3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1__0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_n_1),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[0]_i_1_n_1 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[1]_i_1__0_n_1 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[2]_i_1__0_n_1 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_1 ),
        .D(\pout[3]_i_2_n_1 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0_1));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][0]_srl15_n_1 ),
        .Q(aw2b_bdata[0]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0_1),
        .D(\mem_reg[14][1]_srl15_n_1 ),
        .Q(aw2b_bdata[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(CO),
        .I1(p_77_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_77_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[1]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_77_in),
        .I3(\sect_end_buf_reg[1]_0 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\sect_len_buf_reg[3]_1 ),
        .I4(wreq_handling_reg_0),
        .O(p_77_in));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_0),
        .I1(wreq_handling_reg_1),
        .I2(p_77_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(wreq_handling_reg));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized1_24
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    ap_rst_n_0,
    p_20_in,
    ap_rst_n_1,
    \could_multi_bursts.next_loop ,
    \could_multi_bursts.sect_handling_reg ,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \bus_wide_gen.len_cnt_reg[1] ,
    E,
    pop0,
    rreq_handling_reg,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_clk,
    SR,
    ap_rst_n,
    CO,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    \could_multi_bursts.loop_cnt_reg[5] ,
    rreq_handling_reg_0,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    m_axi_gmem_ARREADY,
    invalid_len_event_reg2,
    push,
    pout17_out,
    beat_valid,
    empty_n_reg_1,
    \bus_wide_gen.last_split ,
    Q,
    \sect_end_buf_reg[1] ,
    fifo_rreq_valid,
    fifo_burst_ready,
    invalid_len_event,
    rreq_handling_reg_1,
    \sect_end_buf_reg[1]_0 ,
    \sect_end_buf_reg[1]_1 ,
    \sect_end_buf_reg[0] );
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output [0:0]ap_rst_n_0;
  output p_20_in;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.next_loop ;
  output \could_multi_bursts.sect_handling_reg ;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \bus_wide_gen.len_cnt_reg[1] ;
  output [0:0]E;
  output pop0;
  output rreq_handling_reg;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input ap_rst_n;
  input [0:0]CO;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input rreq_handling_reg_0;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input m_axi_gmem_ARREADY;
  input invalid_len_event_reg2;
  input push;
  input pout17_out;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input \bus_wide_gen.last_split ;
  input [3:0]Q;
  input [0:0]\sect_end_buf_reg[1] ;
  input fifo_rreq_valid;
  input fifo_burst_ready;
  input invalid_len_event;
  input rreq_handling_reg_1;
  input [1:0]\sect_end_buf_reg[1]_0 ;
  input \sect_end_buf_reg[1]_1 ;
  input \sect_end_buf_reg[0] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt_reg[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1__2;
  wire data_vld_i_1__5_n_1;
  wire data_vld_reg_0;
  wire empty_n_i_1__4_n_1;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__6_n_1;
  wire full_n_i_2__5_n_1;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout[3]_i_1__0_n_1 ;
  wire \pout[3]_i_2__0_n_1 ;
  wire [3:0]pout_reg;
  wire push;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire \sect_end_buf_reg[0] ;
  wire [0:0]\sect_end_buf_reg[1] ;
  wire [1:0]\sect_end_buf_reg[1]_0 ;
  wire \sect_end_buf_reg[1]_1 ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT4 #(
    .INIT(16'h0001)) 
    \bus_wide_gen.split_cnt_buf[1]_i_5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(\bus_wide_gen.len_cnt_reg[1] ));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I1(m_axi_gmem_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .I4(m_axi_gmem_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__5
       (.I0(data_vld1__2),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__5_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_1),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hD5FF)) 
    empty_n_i_1__2
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(\sect_end_buf_reg[1] ),
        .I3(fifo_rreq_valid),
        .O(pop0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__4_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_1),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__5_n_1),
        .I4(p_10_in),
        .O(full_n_i_1__6_n_1));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__5
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__5_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_1),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(push),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1__2),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1__2));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(empty_n_reg_1),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[0]_i_1__0_n_1 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[1]_i_1_n_1 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[2]_i_1_n_1 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_1 ),
        .D(\pout[3]_i_2__0_n_1 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(\sect_end_buf_reg[1] ),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(CO),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1__0 
       (.I0(\sect_end_buf_reg[1]_0 [0]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(\sect_end_buf_reg[1]_0 [1]),
        .I1(\sect_end_buf_reg[1] ),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1]_1 ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized2
   (full_n_reg_0,
    empty_n_reg_0,
    empty_n_reg_1,
    D,
    ap_clk,
    SR,
    m_reg_reg,
    m_reg_reg_0,
    empty_8_reg_4013_pp0_iter1_reg,
    \ap_CS_fsm_reg[22] ,
    Q,
    \ap_CS_fsm_reg[22]_0 ,
    ap_CS_fsm_pp0_stage20,
    ap_rst_n,
    push);
  output full_n_reg_0;
  output empty_n_reg_0;
  output empty_n_reg_1;
  output [1:0]D;
  input ap_clk;
  input [0:0]SR;
  input m_reg_reg;
  input m_reg_reg_0;
  input empty_8_reg_4013_pp0_iter1_reg;
  input \ap_CS_fsm_reg[22] ;
  input [1:0]Q;
  input \ap_CS_fsm_reg[22]_0 ;
  input ap_CS_fsm_pp0_stage20;
  input ap_rst_n;
  input push;

  wire [1:0]D;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_pp0_stage20;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[22]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__2_n_1;
  wire data_vld_reg_n_1;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire empty_n_i_1__3_n_1;
  wire empty_n_reg_0;
  wire empty_n_reg_1;
  wire full_n_i_1__4_n_1;
  wire full_n_i_3_n_1;
  wire full_n_reg_0;
  wire m_reg_reg;
  wire m_reg_reg_0;
  wire p_10_in;
  wire \pout[0]_i_1_n_1 ;
  wire \pout[1]_i_1_n_1 ;
  wire \pout[2]_i_1_n_1 ;
  wire \pout_reg_n_1_[0] ;
  wire \pout_reg_n_1_[1] ;
  wire \pout_reg_n_1_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0080)) 
    \ap_CS_fsm[22]_i_1 
       (.I0(Q[0]),
        .I1(empty_8_reg_4013_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg[22]_0 ),
        .I3(empty_n_reg_0),
        .I4(ap_CS_fsm_pp0_stage20),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFAA2A0000AA2A)) 
    \ap_CS_fsm[23]_i_1 
       (.I0(Q[0]),
        .I1(empty_8_reg_4013_pp0_iter1_reg),
        .I2(\ap_CS_fsm_reg[22]_0 ),
        .I3(empty_n_reg_0),
        .I4(\ap_CS_fsm_reg[22] ),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_1_[0] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_n_1),
        .O(data_vld_i_1__2_n_1));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_1),
        .Q(data_vld_reg_n_1),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFBFFFFFAAAAAAAA)) 
    empty_n_i_1__3
       (.I0(data_vld_reg_n_1),
        .I1(\ap_CS_fsm_reg[22]_0 ),
        .I2(empty_8_reg_4013_pp0_iter1_reg),
        .I3(\ap_CS_fsm_reg[22] ),
        .I4(Q[0]),
        .I5(empty_n_reg_0),
        .O(empty_n_i_1__3_n_1));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_1),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3_n_1),
        .I3(push),
        .I4(full_n_reg_0),
        .O(full_n_i_1__4_n_1));
  LUT6 #(
    .INIT(64'h22A2222222222222)) 
    full_n_i_2__1
       (.I0(data_vld_reg_n_1),
        .I1(empty_n_reg_0),
        .I2(Q[0]),
        .I3(\ap_CS_fsm_reg[22] ),
        .I4(empty_8_reg_4013_pp0_iter1_reg),
        .I5(\ap_CS_fsm_reg[22]_0 ),
        .O(p_10_in));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3
       (.I0(\pout_reg_n_1_[1] ),
        .I1(\pout_reg_n_1_[0] ),
        .I2(\pout_reg_n_1_[2] ),
        .I3(data_vld_reg_n_1),
        .O(full_n_i_3_n_1));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_1),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF0400FFFFFFFF)) 
    m_reg_reg_i_4
       (.I0(empty_n_reg_0),
        .I1(m_reg_reg),
        .I2(m_reg_reg_0),
        .I3(empty_8_reg_4013_pp0_iter1_reg),
        .I4(\ap_CS_fsm_reg[22] ),
        .I5(Q[0]),
        .O(empty_n_reg_1));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_n_1),
        .I2(push),
        .I3(\pout_reg_n_1_[1] ),
        .I4(\pout_reg_n_1_[2] ),
        .I5(\pout_reg_n_1_[0] ),
        .O(\pout[0]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_1),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_1_[2] ),
        .I1(\pout_reg_n_1_[1] ),
        .I2(\pout_reg_n_1_[0] ),
        .I3(push),
        .I4(data_vld_reg_n_1),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_1 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_1 ),
        .Q(\pout_reg_n_1_[2] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_read
   (full_n_reg,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    D,
    \icmp_ln27_reg_3255_reg[0] ,
    \state_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    E,
    \ap_CS_fsm_reg[22] ,
    \icmp_ln27_reg_3255_reg[0]_0 ,
    \ap_CS_fsm_reg[6] ,
    \ap_CS_fsm_reg[6]_0 ,
    \icmp_ln27_reg_3255_reg[0]_1 ,
    \ap_CS_fsm_reg[6]_1 ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[11] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \icmp_ln27_reg_3255_reg[0]_2 ,
    \icmp_ln27_reg_3255_reg[0]_3 ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[2] ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln27_reg_3255_reg[0]_4 ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[26]_0 ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[14] ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[27]_0 ,
    \ap_CS_fsm_reg[27]_1 ,
    m_axi_gmem_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \indvar_flatten_reg_804_reg[9] ,
    \state_reg[0]_0 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    add_ln47_reg_45380,
    I_RREADY21,
    I_RREADY24,
    gmem_addr_20_read_reg_43810,
    \ap_CS_fsm_reg[3]_1 ,
    ap_enable_reg_pp0_iter1_reg_1,
    add_ln47_1_reg_45430,
    add_ln47_22_reg_45530,
    WEA,
    gmem_AWVALID,
    reg_8520,
    gmem_ARADDR1134_out,
    grp_fu_1084_ce,
    grp_fu_3147_ce,
    grp_fu_936_ce,
    grp_fu_3139_ce,
    grp_fu_3096_ce,
    \tmp_2_reg_4569_reg[0] ,
    grp_fu_3117_ce,
    reg_8760,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ,
    grp_fu_3176_ce,
    grp_fu_3161_ce,
    reg_8600,
    reg_8440,
    I_RREADY20,
    \and_ln59_reg_3327_reg[0] ,
    grp_fu_3154_ce,
    \ap_CS_fsm_reg[5]_1 ,
    reg_8640,
    grp_fu_3197_ce,
    reg_8560,
    I_RREADY23,
    \ap_CS_fsm_reg[8]_2 ,
    I_RREADY22,
    \and_ln59_reg_3327_reg[0]_0 ,
    \ap_CS_fsm_reg[7]_1 ,
    \ap_CS_fsm_reg[3]_2 ,
    reg_8400,
    s_ready_t_reg,
    I_RREADY1,
    \ap_CS_fsm_reg[1] ,
    \icmp_ln28_reg_3265_reg[0] ,
    gmem_addr_18_read_reg_43040,
    \ap_CS_fsm_reg[2]_0 ,
    \and_ln59_reg_3327_pp0_iter1_reg_reg[0] ,
    \icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ,
    \state_reg[0]_1 ,
    add_ln27_reg_32590,
    \icmp_ln29_reg_3301_reg[0] ,
    add_ln59_25_reg_42580,
    \icmp_ln27_reg_3255_reg[0]_5 ,
    grp_fu_3124_ce,
    grp_fu_3110_ce,
    reg_8720,
    reg_8680,
    grp_fu_3205_ce,
    \empty_8_reg_4013_reg[0] ,
    \empty_5_reg_3974_reg[0] ,
    \icmp_ln28_reg_3265_reg[0]_0 ,
    \empty_8_reg_4013_pp0_iter1_reg_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_2,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    A,
    \data_p2_reg[7] ,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[7]_1 ,
    \data_p2_reg[7]_2 ,
    \data_p2_reg[7]_3 ,
    \data_p2_reg[7]_4 ,
    \data_p2_reg[7]_5 ,
    \data_p2_reg[7]_6 ,
    \data_p2_reg[7]_7 ,
    \data_p2_reg[7]_8 ,
    B,
    \data_p1_reg[7]_rep__3 ,
    \data_p1_reg[7]_rep__5 ,
    \data_p1_reg[7]_rep__7 ,
    \data_p1_reg[7]_rep__8 ,
    \data_p1_reg[7]_rep_rep ,
    \data_p1_reg[7]_rep_rep__1 ,
    \data_p1_reg[7]_rep_rep__3 ,
    \data_p1_reg[7]_rep_rep__5 ,
    \data_p1_reg[7]_rep_rep__7 ,
    ap_clk,
    \q_tmp_reg[34] ,
    m_axi_gmem_RRESP,
    m_axi_gmem_RVALID,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    ap_NS_fsm1,
    ap_CS_fsm_pp0_stage26,
    \i_0_reg_816_reg[0] ,
    Q,
    \data_p2_reg[0] ,
    \select_ln53_reg_4579_reg[7] ,
    add_ln47_2_reg_4477_reg,
    ap_enable_reg_pp0_iter1_reg_3,
    empty_8_reg_4013_pp0_iter1_reg,
    \add_ln47_17_reg_4092_reg[15] ,
    ap_CS_fsm_pp0_stage5,
    ap_enable_reg_pp0_iter0,
    ap_CS_fsm_pp0_stage14,
    ap_CS_fsm_pp0_stage4,
    ap_CS_fsm_pp0_stage6,
    ap_CS_fsm_pp0_stage7,
    ap_CS_fsm_pp0_stage8,
    ap_CS_fsm_pp0_stage9,
    m_reg_reg,
    ap_CS_fsm_pp0_stage23,
    ap_CS_fsm_pp0_stage20,
    ap_CS_fsm_pp0_stage19,
    \data_p2[31]_i_7 ,
    ap_CS_fsm_pp0_stage24,
    ap_CS_fsm_pp0_stage25,
    ap_CS_fsm_pp0_stage11,
    ap_CS_fsm_pp0_stage12,
    ap_CS_fsm_pp0_stage13,
    ap_CS_fsm_pp0_stage18,
    \select_ln59_reg_3286_reg[0] ,
    \select_ln59_reg_3286_reg[0]_0 ,
    \select_ln59_reg_3286_reg[0]_1 ,
    \select_ln59_reg_3286_reg[0]_2 ,
    \data_p2_reg[31] ,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 ,
    gmem_addr_20_reg_3802,
    m_reg_reg_0,
    gmem_addr_13_reg_3760,
    gmem_addr_12_reg_3754,
    gmem_addr_14_reg_3766,
    \loop[12].remd_tmp_reg[13][0] ,
    m_reg_reg_1,
    tmp_2_reg_4569,
    gmem_addr_18_reg_3790,
    gmem_addr_19_reg_3796,
    \data_p2[31]_i_8 ,
    \data_p2[31]_i_8_0 ,
    \data_p2[31]_i_8_1 ,
    \data_p2[31]_i_8_2 ,
    \data_p2[31]_i_8_3 ,
    \data_p2[31]_i_8_4 ,
    and_ln59_reg_3327,
    icmp_ln28_reg_3265,
    \data_p2[31]_i_8_5 ,
    \data_p2[31]_i_8_6 ,
    \data_p2[31]_i_8_7 ,
    and_ln59_reg_3327_pp0_iter1_reg,
    icmp_ln28_reg_3265_pp0_iter1_reg,
    \icmp_ln29_reg_3301_reg[0]_0 ,
    \icmp_ln29_reg_3301_reg[0]_1 ,
    \icmp_ln29_reg_3301_reg[0]_2 ,
    icmp_ln27_fu_898_p2,
    \data_p2[31]_i_7_0 ,
    \data_p2[31]_i_7_1 ,
    \data_p2_reg[31]_2 ,
    \data_p2_reg[31]_3 ,
    \data_p2_reg[31]_4 ,
    \data_p2[31]_i_7_2 ,
    \data_p2[31]_i_7_3 ,
    \data_p2[31]_i_15 ,
    \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ,
    \empty_8_reg_4013_reg[0]_0 ,
    \empty_5_reg_3974_reg[0]_0 ,
    m_axi_gmem_ARREADY);
  output full_n_reg;
  output [0:0]SR;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [5:0]D;
  output \icmp_ln27_reg_3255_reg[0] ;
  output \state_reg[0] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output \ap_CS_fsm_reg[22] ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_0 ;
  output \ap_CS_fsm_reg[6] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output \icmp_ln27_reg_3255_reg[0]_1 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[11] ;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output [0:0]\ap_CS_fsm_reg[10] ;
  output [0:0]\ap_CS_fsm_reg[8]_0 ;
  output [0:0]\ap_CS_fsm_reg[8]_1 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_2 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_3 ;
  output \ap_CS_fsm_reg[27] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_4 ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \ap_CS_fsm_reg[20] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[26]_0 ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ;
  output \ap_CS_fsm_reg[14] ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output [0:0]\ap_CS_fsm_reg[18] ;
  output \ap_CS_fsm_reg[27]_0 ;
  output \ap_CS_fsm_reg[27]_1 ;
  output [29:0]m_axi_gmem_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [0:0]\indvar_flatten_reg_804_reg[9] ;
  output [0:0]\state_reg[0]_0 ;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output add_ln47_reg_45380;
  output I_RREADY21;
  output I_RREADY24;
  output gmem_addr_20_read_reg_43810;
  output \ap_CS_fsm_reg[3]_1 ;
  output ap_enable_reg_pp0_iter1_reg_1;
  output add_ln47_1_reg_45430;
  output add_ln47_22_reg_45530;
  output [0:0]WEA;
  output gmem_AWVALID;
  output reg_8520;
  output gmem_ARADDR1134_out;
  output grp_fu_1084_ce;
  output grp_fu_3147_ce;
  output grp_fu_936_ce;
  output grp_fu_3139_ce;
  output grp_fu_3096_ce;
  output [0:0]\tmp_2_reg_4569_reg[0] ;
  output grp_fu_3117_ce;
  output reg_8760;
  output \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ;
  output grp_fu_3176_ce;
  output grp_fu_3161_ce;
  output reg_8600;
  output reg_8440;
  output I_RREADY20;
  output [0:0]\and_ln59_reg_3327_reg[0] ;
  output grp_fu_3154_ce;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output reg_8640;
  output grp_fu_3197_ce;
  output reg_8560;
  output I_RREADY23;
  output [0:0]\ap_CS_fsm_reg[8]_2 ;
  output I_RREADY22;
  output [0:0]\and_ln59_reg_3327_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[7]_1 ;
  output [0:0]\ap_CS_fsm_reg[3]_2 ;
  output reg_8400;
  output [0:0]s_ready_t_reg;
  output I_RREADY1;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output [0:0]\icmp_ln28_reg_3265_reg[0] ;
  output gmem_addr_18_read_reg_43040;
  output [0:0]\ap_CS_fsm_reg[2]_0 ;
  output [0:0]\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ;
  output [0:0]\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_1 ;
  output add_ln27_reg_32590;
  output \icmp_ln29_reg_3301_reg[0] ;
  output add_ln59_25_reg_42580;
  output \icmp_ln27_reg_3255_reg[0]_5 ;
  output grp_fu_3124_ce;
  output grp_fu_3110_ce;
  output reg_8720;
  output reg_8680;
  output grp_fu_3205_ce;
  output \empty_8_reg_4013_reg[0] ;
  output \empty_5_reg_3974_reg[0] ;
  output [0:0]\icmp_ln28_reg_3265_reg[0]_0 ;
  output \empty_8_reg_4013_pp0_iter1_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_2;
  output [0:0]\bus_wide_gen.rdata_valid_t_reg_0 ;
  output [10:0]A;
  output [2:0]\data_p2_reg[7] ;
  output [1:0]\data_p2_reg[7]_0 ;
  output [1:0]\data_p2_reg[7]_1 ;
  output [2:0]\data_p2_reg[7]_2 ;
  output [1:0]\data_p2_reg[7]_3 ;
  output [2:0]\data_p2_reg[7]_4 ;
  output [1:0]\data_p2_reg[7]_5 ;
  output [0:0]\data_p2_reg[7]_6 ;
  output [1:0]\data_p2_reg[7]_7 ;
  output [1:0]\data_p2_reg[7]_8 ;
  output [8:0]B;
  output [1:0]\data_p1_reg[7]_rep__3 ;
  output [1:0]\data_p1_reg[7]_rep__5 ;
  output [1:0]\data_p1_reg[7]_rep__7 ;
  output [0:0]\data_p1_reg[7]_rep__8 ;
  output [1:0]\data_p1_reg[7]_rep_rep ;
  output [1:0]\data_p1_reg[7]_rep_rep__1 ;
  output [1:0]\data_p1_reg[7]_rep_rep__3 ;
  output [1:0]\data_p1_reg[7]_rep_rep__5 ;
  output [0:0]\data_p1_reg[7]_rep_rep__7 ;
  input ap_clk;
  input [32:0]\q_tmp_reg[34] ;
  input [1:0]m_axi_gmem_RRESP;
  input m_axi_gmem_RVALID;
  input ap_rst_n;
  input \ap_CS_fsm_reg[1]_0 ;
  input ap_NS_fsm1;
  input ap_CS_fsm_pp0_stage26;
  input \i_0_reg_816_reg[0] ;
  input [9:0]Q;
  input \data_p2_reg[0] ;
  input \select_ln53_reg_4579_reg[7] ;
  input add_ln47_2_reg_4477_reg;
  input ap_enable_reg_pp0_iter1_reg_3;
  input empty_8_reg_4013_pp0_iter1_reg;
  input \add_ln47_17_reg_4092_reg[15] ;
  input ap_CS_fsm_pp0_stage5;
  input ap_enable_reg_pp0_iter0;
  input ap_CS_fsm_pp0_stage14;
  input ap_CS_fsm_pp0_stage4;
  input ap_CS_fsm_pp0_stage6;
  input ap_CS_fsm_pp0_stage7;
  input ap_CS_fsm_pp0_stage8;
  input ap_CS_fsm_pp0_stage9;
  input m_reg_reg;
  input ap_CS_fsm_pp0_stage23;
  input ap_CS_fsm_pp0_stage20;
  input ap_CS_fsm_pp0_stage19;
  input [31:0]\data_p2[31]_i_7 ;
  input ap_CS_fsm_pp0_stage24;
  input ap_CS_fsm_pp0_stage25;
  input ap_CS_fsm_pp0_stage11;
  input ap_CS_fsm_pp0_stage12;
  input ap_CS_fsm_pp0_stage13;
  input ap_CS_fsm_pp0_stage18;
  input \select_ln59_reg_3286_reg[0] ;
  input \select_ln59_reg_3286_reg[0]_0 ;
  input \select_ln59_reg_3286_reg[0]_1 ;
  input \select_ln59_reg_3286_reg[0]_2 ;
  input [31:0]\data_p2_reg[31] ;
  input [31:0]\data_p2_reg[31]_0 ;
  input [31:0]\data_p2_reg[31]_1 ;
  input [31:0]gmem_addr_20_reg_3802;
  input m_reg_reg_0;
  input [31:0]gmem_addr_13_reg_3760;
  input [31:0]gmem_addr_12_reg_3754;
  input [31:0]gmem_addr_14_reg_3766;
  input \loop[12].remd_tmp_reg[13][0] ;
  input m_reg_reg_1;
  input tmp_2_reg_4569;
  input [31:0]gmem_addr_18_reg_3790;
  input [31:0]gmem_addr_19_reg_3796;
  input [31:0]\data_p2[31]_i_8 ;
  input [31:0]\data_p2[31]_i_8_0 ;
  input [31:0]\data_p2[31]_i_8_1 ;
  input [31:0]\data_p2[31]_i_8_2 ;
  input [31:0]\data_p2[31]_i_8_3 ;
  input [31:0]\data_p2[31]_i_8_4 ;
  input and_ln59_reg_3327;
  input icmp_ln28_reg_3265;
  input [31:0]\data_p2[31]_i_8_5 ;
  input [31:0]\data_p2[31]_i_8_6 ;
  input [31:0]\data_p2[31]_i_8_7 ;
  input and_ln59_reg_3327_pp0_iter1_reg;
  input icmp_ln28_reg_3265_pp0_iter1_reg;
  input \icmp_ln29_reg_3301_reg[0]_0 ;
  input \icmp_ln29_reg_3301_reg[0]_1 ;
  input \icmp_ln29_reg_3301_reg[0]_2 ;
  input icmp_ln27_fu_898_p2;
  input [31:0]\data_p2[31]_i_7_0 ;
  input [31:0]\data_p2[31]_i_7_1 ;
  input [30:0]\data_p2_reg[31]_2 ;
  input [30:0]\data_p2_reg[31]_3 ;
  input [30:0]\data_p2_reg[31]_4 ;
  input [30:0]\data_p2[31]_i_7_2 ;
  input [30:0]\data_p2[31]_i_7_3 ;
  input [30:0]\data_p2[31]_i_15 ;
  input \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ;
  input \empty_8_reg_4013_reg[0]_0 ;
  input \empty_5_reg_3974_reg[0]_0 ;
  input m_axi_gmem_ARREADY;

  wire [10:0]A;
  wire [8:0]B;
  wire [5:0]D;
  wire [0:0]E;
  wire I_RREADY1;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY22;
  wire I_RREADY23;
  wire I_RREADY24;
  wire [9:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire add_ln27_reg_32590;
  wire \add_ln47_17_reg_4092_reg[15] ;
  wire add_ln47_1_reg_45430;
  wire add_ln47_22_reg_45530;
  wire add_ln47_2_reg_4477_reg;
  wire add_ln47_reg_45380;
  wire add_ln59_25_reg_42580;
  wire align_len;
  wire [31:31]align_len0;
  wire \align_len_reg_n_1_[31] ;
  wire and_ln59_reg_3327;
  wire and_ln59_reg_3327_pp0_iter1_reg;
  wire [0:0]\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ;
  wire [0:0]\and_ln59_reg_3327_reg[0] ;
  wire [0:0]\and_ln59_reg_3327_reg[0]_0 ;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire [0:0]\ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[15] ;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire \ap_CS_fsm_reg[27]_1 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire [0:0]\ap_CS_fsm_reg[3]_2 ;
  wire \ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire [0:0]\ap_CS_fsm_reg[7]_1 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [0:0]\ap_CS_fsm_reg[8]_0 ;
  wire [0:0]\ap_CS_fsm_reg[8]_1 ;
  wire [0:0]\ap_CS_fsm_reg[8]_2 ;
  wire \ap_CS_fsm_reg[9] ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_rst_n;
  wire [31:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_1 ;
  wire \beat_len_buf[1]_i_3_n_1 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_4 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_4 ;
  wire beat_valid;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_18;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_4;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_5;
  wire buff_rdata_n_50;
  wire buff_rdata_n_51;
  wire buff_rdata_n_52;
  wire buff_rdata_n_53;
  wire buff_rdata_n_54;
  wire buff_rdata_n_55;
  wire buff_rdata_n_56;
  wire buff_rdata_n_57;
  wire buff_rdata_n_58;
  wire buff_rdata_n_6;
  wire buff_rdata_n_7;
  wire [7:0]\bus_wide_gen.data_buf00_in ;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_1_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_1_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_2 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.fifo_burst_n_41 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_44 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5__0_n_1 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire [0:0]\bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_1 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_1_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_1_[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_1 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_1 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_1 ;
  wire [31:2]data1;
  wire [1:0]\data_p1_reg[7]_rep__3 ;
  wire [1:0]\data_p1_reg[7]_rep__5 ;
  wire [1:0]\data_p1_reg[7]_rep__7 ;
  wire [0:0]\data_p1_reg[7]_rep__8 ;
  wire [1:0]\data_p1_reg[7]_rep_rep ;
  wire [1:0]\data_p1_reg[7]_rep_rep__1 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__3 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__5 ;
  wire [0:0]\data_p1_reg[7]_rep_rep__7 ;
  wire [30:0]\data_p2[31]_i_15 ;
  wire [31:0]\data_p2[31]_i_7 ;
  wire [31:0]\data_p2[31]_i_7_0 ;
  wire [31:0]\data_p2[31]_i_7_1 ;
  wire [30:0]\data_p2[31]_i_7_2 ;
  wire [30:0]\data_p2[31]_i_7_3 ;
  wire [31:0]\data_p2[31]_i_8 ;
  wire [31:0]\data_p2[31]_i_8_0 ;
  wire [31:0]\data_p2[31]_i_8_1 ;
  wire [31:0]\data_p2[31]_i_8_2 ;
  wire [31:0]\data_p2[31]_i_8_3 ;
  wire [31:0]\data_p2[31]_i_8_4 ;
  wire [31:0]\data_p2[31]_i_8_5 ;
  wire [31:0]\data_p2[31]_i_8_6 ;
  wire [31:0]\data_p2[31]_i_8_7 ;
  wire \data_p2_reg[0] ;
  wire [31:0]\data_p2_reg[31] ;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire [31:0]\data_p2_reg[31]_1 ;
  wire [30:0]\data_p2_reg[31]_2 ;
  wire [30:0]\data_p2_reg[31]_3 ;
  wire [30:0]\data_p2_reg[31]_4 ;
  wire [2:0]\data_p2_reg[7] ;
  wire [1:0]\data_p2_reg[7]_0 ;
  wire [1:0]\data_p2_reg[7]_1 ;
  wire [2:0]\data_p2_reg[7]_2 ;
  wire [1:0]\data_p2_reg[7]_3 ;
  wire [2:0]\data_p2_reg[7]_4 ;
  wire [1:0]\data_p2_reg[7]_5 ;
  wire [0:0]\data_p2_reg[7]_6 ;
  wire [1:0]\data_p2_reg[7]_7 ;
  wire [1:0]\data_p2_reg[7]_8 ;
  wire [34:34]data_pack;
  wire \empty_5_reg_3974_reg[0] ;
  wire \empty_5_reg_3974_reg[0]_0 ;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire \empty_8_reg_4013_pp0_iter1_reg_reg[0] ;
  wire \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ;
  wire \empty_8_reg_4013_reg[0] ;
  wire \empty_8_reg_4013_reg[0]_0 ;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_1_[0] ;
  wire \end_addr_buf_reg_n_1_[10] ;
  wire \end_addr_buf_reg_n_1_[11] ;
  wire \end_addr_buf_reg_n_1_[1] ;
  wire \end_addr_buf_reg_n_1_[2] ;
  wire \end_addr_buf_reg_n_1_[3] ;
  wire \end_addr_buf_reg_n_1_[4] ;
  wire \end_addr_buf_reg_n_1_[5] ;
  wire \end_addr_buf_reg_n_1_[6] ;
  wire \end_addr_buf_reg_n_1_[7] ;
  wire \end_addr_buf_reg_n_1_[8] ;
  wire \end_addr_buf_reg_n_1_[9] ;
  wire end_addr_carry__0_i_1__0_n_1;
  wire end_addr_carry__0_i_2__0_n_1;
  wire end_addr_carry__0_i_3__0_n_1;
  wire end_addr_carry__0_i_4__0_n_1;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__1_i_1__0_n_1;
  wire end_addr_carry__1_i_2__0_n_1;
  wire end_addr_carry__1_i_3__0_n_1;
  wire end_addr_carry__1_i_4__0_n_1;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__2_i_1__0_n_1;
  wire end_addr_carry__2_i_2__0_n_1;
  wire end_addr_carry__2_i_3__0_n_1;
  wire end_addr_carry__2_i_4__0_n_1;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__3_i_1__0_n_1;
  wire end_addr_carry__3_i_2__0_n_1;
  wire end_addr_carry__3_i_3__0_n_1;
  wire end_addr_carry__3_i_4__0_n_1;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__4_i_1__0_n_1;
  wire end_addr_carry__4_i_2__0_n_1;
  wire end_addr_carry__4_i_3__0_n_1;
  wire end_addr_carry__4_i_4__0_n_1;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__5_i_1__0_n_1;
  wire end_addr_carry__5_i_2__0_n_1;
  wire end_addr_carry__5_i_3__0_n_1;
  wire end_addr_carry__5_i_4__0_n_1;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__6_i_1__0_n_1;
  wire end_addr_carry__6_i_2__0_n_1;
  wire end_addr_carry__6_i_3__0_n_1;
  wire end_addr_carry__6_i_4__0_n_1;
  wire end_addr_carry__6_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry_i_1__0_n_1;
  wire end_addr_carry_i_2__0_n_1;
  wire end_addr_carry_i_3__0_n_1;
  wire end_addr_carry_i_4__0_n_1;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire fifo_burst_ready;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_13;
  wire fifo_rctl_n_14;
  wire fifo_rctl_n_15;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_4;
  wire fifo_rctl_n_6;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_1;
  wire first_sect__6;
  wire first_sect_carry__0_i_1__0_n_1;
  wire first_sect_carry__0_i_2__0_n_1;
  wire first_sect_carry__0_i_3__0_n_1;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry_i_1__0_n_1;
  wire first_sect_carry_i_2__0_n_1;
  wire first_sect_carry_i_3__0_n_1;
  wire first_sect_carry_i_4__0_n_1;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire full_n_reg;
  wire gmem_ARADDR1134_out;
  wire gmem_AWVALID;
  wire [31:0]gmem_addr_12_reg_3754;
  wire [31:0]gmem_addr_13_reg_3760;
  wire [31:0]gmem_addr_14_reg_3766;
  wire gmem_addr_18_read_reg_43040;
  wire [31:0]gmem_addr_18_reg_3790;
  wire [31:0]gmem_addr_19_reg_3796;
  wire gmem_addr_20_read_reg_43810;
  wire [31:0]gmem_addr_20_reg_3802;
  wire grp_fu_1084_ce;
  wire grp_fu_3096_ce;
  wire grp_fu_3110_ce;
  wire grp_fu_3117_ce;
  wire grp_fu_3124_ce;
  wire grp_fu_3139_ce;
  wire grp_fu_3147_ce;
  wire grp_fu_3154_ce;
  wire grp_fu_3161_ce;
  wire grp_fu_3176_ce;
  wire grp_fu_3197_ce;
  wire grp_fu_3205_ce;
  wire grp_fu_936_ce;
  wire \i_0_reg_816_reg[0] ;
  wire icmp_ln27_fu_898_p2;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ;
  wire \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ;
  wire \icmp_ln27_reg_3255_reg[0] ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_0 ;
  wire \icmp_ln27_reg_3255_reg[0]_1 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_2 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_3 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_4 ;
  wire \icmp_ln27_reg_3255_reg[0]_5 ;
  wire icmp_ln28_reg_3265;
  wire icmp_ln28_reg_3265_pp0_iter1_reg;
  wire [0:0]\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln28_reg_3265_reg[0] ;
  wire [0:0]\icmp_ln28_reg_3265_reg[0]_0 ;
  wire \icmp_ln29_reg_3301_reg[0] ;
  wire \icmp_ln29_reg_3301_reg[0]_0 ;
  wire \icmp_ln29_reg_3301_reg[0]_1 ;
  wire \icmp_ln29_reg_3301_reg[0]_2 ;
  wire [0:0]\indvar_flatten_reg_804_reg[9] ;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect__6;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry_i_1__0_n_1;
  wire last_sect_carry_i_2__0_n_1;
  wire last_sect_carry_i_3__0_n_1;
  wire last_sect_carry_i_4__0_n_1;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire \loop[12].remd_tmp_reg[13][0] ;
  wire [29:0]m_axi_gmem_ARADDR;
  wire m_axi_gmem_ARREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire m_reg_reg;
  wire m_reg_reg_0;
  wire m_reg_reg_1;
  wire next_rreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__2;
  wire [7:0]p_0_in__3;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_20_in;
  wire pop0;
  wire pout17_out;
  wire push;
  wire [32:0]\q_tmp_reg[34] ;
  wire rdata_ack_t;
  wire reg_8400;
  wire reg_8440;
  wire reg_8520;
  wire reg_8560;
  wire reg_8600;
  wire reg_8640;
  wire reg_8680;
  wire reg_8720;
  wire reg_8760;
  wire rreq_handling_reg_n_1;
  wire rs2f_rreq_ack;
  wire [31:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire rs_rdata_n_100;
  wire rs_rdata_n_101;
  wire rs_rdata_n_102;
  wire rs_rdata_n_103;
  wire rs_rdata_n_104;
  wire rs_rdata_n_105;
  wire rs_rdata_n_106;
  wire rs_rdata_n_107;
  wire rs_rdata_n_108;
  wire rs_rdata_n_109;
  wire rs_rdata_n_110;
  wire rs_rdata_n_111;
  wire rs_rdata_n_112;
  wire rs_rdata_n_113;
  wire rs_rdata_n_114;
  wire rs_rdata_n_115;
  wire rs_rdata_n_116;
  wire rs_rdata_n_117;
  wire rs_rdata_n_118;
  wire rs_rdata_n_119;
  wire rs_rdata_n_120;
  wire rs_rdata_n_121;
  wire rs_rdata_n_122;
  wire rs_rdata_n_123;
  wire rs_rdata_n_124;
  wire rs_rdata_n_125;
  wire rs_rdata_n_126;
  wire rs_rdata_n_127;
  wire rs_rdata_n_128;
  wire rs_rdata_n_129;
  wire rs_rdata_n_130;
  wire rs_rdata_n_131;
  wire rs_rdata_n_132;
  wire rs_rdata_n_133;
  wire rs_rdata_n_134;
  wire rs_rdata_n_135;
  wire rs_rdata_n_136;
  wire rs_rdata_n_137;
  wire rs_rdata_n_138;
  wire rs_rdata_n_140;
  wire rs_rdata_n_141;
  wire rs_rdata_n_142;
  wire rs_rdata_n_143;
  wire rs_rdata_n_144;
  wire rs_rdata_n_145;
  wire rs_rdata_n_150;
  wire rs_rdata_n_151;
  wire rs_rdata_n_159;
  wire rs_rdata_n_160;
  wire rs_rdata_n_161;
  wire rs_rdata_n_162;
  wire rs_rdata_n_163;
  wire rs_rdata_n_164;
  wire rs_rdata_n_165;
  wire rs_rdata_n_166;
  wire rs_rdata_n_167;
  wire rs_rdata_n_168;
  wire rs_rdata_n_169;
  wire rs_rdata_n_170;
  wire rs_rdata_n_171;
  wire rs_rdata_n_172;
  wire rs_rdata_n_173;
  wire rs_rdata_n_188;
  wire rs_rdata_n_189;
  wire rs_rdata_n_190;
  wire rs_rdata_n_191;
  wire rs_rdata_n_192;
  wire rs_rdata_n_193;
  wire rs_rdata_n_194;
  wire rs_rdata_n_195;
  wire rs_rdata_n_196;
  wire rs_rdata_n_197;
  wire rs_rdata_n_198;
  wire rs_rdata_n_199;
  wire rs_rdata_n_200;
  wire rs_rdata_n_201;
  wire rs_rdata_n_202;
  wire rs_rdata_n_203;
  wire rs_rdata_n_204;
  wire rs_rdata_n_205;
  wire rs_rdata_n_23;
  wire rs_rdata_n_48;
  wire rs_rdata_n_49;
  wire rs_rdata_n_50;
  wire rs_rdata_n_51;
  wire rs_rdata_n_52;
  wire rs_rdata_n_53;
  wire rs_rdata_n_54;
  wire rs_rdata_n_55;
  wire rs_rdata_n_56;
  wire rs_rdata_n_57;
  wire rs_rdata_n_58;
  wire rs_rdata_n_59;
  wire rs_rdata_n_6;
  wire rs_rdata_n_60;
  wire rs_rdata_n_61;
  wire rs_rdata_n_62;
  wire rs_rdata_n_63;
  wire rs_rdata_n_64;
  wire rs_rdata_n_65;
  wire rs_rdata_n_66;
  wire rs_rdata_n_67;
  wire rs_rdata_n_68;
  wire rs_rdata_n_69;
  wire rs_rdata_n_7;
  wire rs_rdata_n_70;
  wire rs_rdata_n_71;
  wire rs_rdata_n_72;
  wire rs_rdata_n_73;
  wire rs_rdata_n_74;
  wire rs_rdata_n_75;
  wire rs_rdata_n_76;
  wire rs_rdata_n_77;
  wire rs_rdata_n_78;
  wire rs_rdata_n_79;
  wire rs_rdata_n_80;
  wire rs_rdata_n_81;
  wire rs_rdata_n_82;
  wire rs_rdata_n_83;
  wire rs_rdata_n_84;
  wire rs_rdata_n_85;
  wire rs_rdata_n_86;
  wire rs_rdata_n_87;
  wire rs_rdata_n_88;
  wire rs_rdata_n_89;
  wire rs_rdata_n_90;
  wire rs_rdata_n_91;
  wire rs_rdata_n_92;
  wire rs_rdata_n_93;
  wire rs_rdata_n_94;
  wire rs_rdata_n_95;
  wire rs_rdata_n_96;
  wire rs_rdata_n_97;
  wire rs_rdata_n_98;
  wire rs_rdata_n_99;
  wire rs_rreq_n_1;
  wire rs_rreq_n_101;
  wire rs_rreq_n_119;
  wire rs_rreq_n_120;
  wire rs_rreq_n_121;
  wire rs_rreq_n_122;
  wire rs_rreq_n_123;
  wire rs_rreq_n_124;
  wire rs_rreq_n_126;
  wire rs_rreq_n_129;
  wire rs_rreq_n_130;
  wire rs_rreq_n_131;
  wire rs_rreq_n_14;
  wire rs_rreq_n_16;
  wire rs_rreq_n_23;
  wire rs_rreq_n_26;
  wire rs_rreq_n_27;
  wire rs_rreq_n_28;
  wire rs_rreq_n_29;
  wire rs_rreq_n_3;
  wire rs_rreq_n_30;
  wire rs_rreq_n_31;
  wire rs_rreq_n_32;
  wire rs_rreq_n_33;
  wire rs_rreq_n_34;
  wire rs_rreq_n_35;
  wire rs_rreq_n_36;
  wire rs_rreq_n_37;
  wire rs_rreq_n_38;
  wire rs_rreq_n_39;
  wire rs_rreq_n_40;
  wire rs_rreq_n_41;
  wire rs_rreq_n_42;
  wire rs_rreq_n_43;
  wire rs_rreq_n_44;
  wire rs_rreq_n_45;
  wire rs_rreq_n_46;
  wire rs_rreq_n_47;
  wire rs_rreq_n_48;
  wire rs_rreq_n_49;
  wire rs_rreq_n_50;
  wire rs_rreq_n_51;
  wire rs_rreq_n_52;
  wire rs_rreq_n_53;
  wire rs_rreq_n_54;
  wire rs_rreq_n_56;
  wire rs_rreq_n_57;
  wire rs_rreq_n_58;
  wire rs_rreq_n_59;
  wire rs_rreq_n_60;
  wire rs_rreq_n_61;
  wire rs_rreq_n_62;
  wire rs_rreq_n_63;
  wire rs_rreq_n_64;
  wire rs_rreq_n_65;
  wire rs_rreq_n_66;
  wire rs_rreq_n_67;
  wire rs_rreq_n_68;
  wire rs_rreq_n_69;
  wire rs_rreq_n_70;
  wire rs_rreq_n_71;
  wire rs_rreq_n_72;
  wire rs_rreq_n_73;
  wire rs_rreq_n_74;
  wire rs_rreq_n_75;
  wire rs_rreq_n_76;
  wire rs_rreq_n_77;
  wire rs_rreq_n_78;
  wire rs_rreq_n_79;
  wire rs_rreq_n_8;
  wire rs_rreq_n_80;
  wire rs_rreq_n_81;
  wire rs_rreq_n_82;
  wire rs_rreq_n_83;
  wire rs_rreq_n_84;
  wire rs_rreq_n_85;
  wire rs_rreq_n_86;
  wire rs_rreq_n_87;
  wire rs_rreq_n_88;
  wire rs_rreq_n_89;
  wire rs_rreq_n_90;
  wire rs_rreq_n_91;
  wire rs_rreq_n_96;
  wire [0:0]s_ready_t_reg;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_1_[0] ;
  wire \sect_addr_buf_reg_n_1_[10] ;
  wire \sect_addr_buf_reg_n_1_[11] ;
  wire \sect_addr_buf_reg_n_1_[12] ;
  wire \sect_addr_buf_reg_n_1_[13] ;
  wire \sect_addr_buf_reg_n_1_[14] ;
  wire \sect_addr_buf_reg_n_1_[15] ;
  wire \sect_addr_buf_reg_n_1_[16] ;
  wire \sect_addr_buf_reg_n_1_[17] ;
  wire \sect_addr_buf_reg_n_1_[18] ;
  wire \sect_addr_buf_reg_n_1_[19] ;
  wire \sect_addr_buf_reg_n_1_[1] ;
  wire \sect_addr_buf_reg_n_1_[20] ;
  wire \sect_addr_buf_reg_n_1_[21] ;
  wire \sect_addr_buf_reg_n_1_[22] ;
  wire \sect_addr_buf_reg_n_1_[23] ;
  wire \sect_addr_buf_reg_n_1_[24] ;
  wire \sect_addr_buf_reg_n_1_[25] ;
  wire \sect_addr_buf_reg_n_1_[26] ;
  wire \sect_addr_buf_reg_n_1_[27] ;
  wire \sect_addr_buf_reg_n_1_[28] ;
  wire \sect_addr_buf_reg_n_1_[29] ;
  wire \sect_addr_buf_reg_n_1_[2] ;
  wire \sect_addr_buf_reg_n_1_[30] ;
  wire \sect_addr_buf_reg_n_1_[31] ;
  wire \sect_addr_buf_reg_n_1_[3] ;
  wire \sect_addr_buf_reg_n_1_[4] ;
  wire \sect_addr_buf_reg_n_1_[5] ;
  wire \sect_addr_buf_reg_n_1_[6] ;
  wire \sect_addr_buf_reg_n_1_[7] ;
  wire \sect_addr_buf_reg_n_1_[8] ;
  wire \sect_addr_buf_reg_n_1_[9] ;
  wire [19:1]sect_cnt0__36;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire \sect_cnt_reg_n_1_[0] ;
  wire \sect_cnt_reg_n_1_[10] ;
  wire \sect_cnt_reg_n_1_[11] ;
  wire \sect_cnt_reg_n_1_[12] ;
  wire \sect_cnt_reg_n_1_[13] ;
  wire \sect_cnt_reg_n_1_[14] ;
  wire \sect_cnt_reg_n_1_[15] ;
  wire \sect_cnt_reg_n_1_[16] ;
  wire \sect_cnt_reg_n_1_[17] ;
  wire \sect_cnt_reg_n_1_[18] ;
  wire \sect_cnt_reg_n_1_[19] ;
  wire \sect_cnt_reg_n_1_[1] ;
  wire \sect_cnt_reg_n_1_[2] ;
  wire \sect_cnt_reg_n_1_[3] ;
  wire \sect_cnt_reg_n_1_[4] ;
  wire \sect_cnt_reg_n_1_[5] ;
  wire \sect_cnt_reg_n_1_[6] ;
  wire \sect_cnt_reg_n_1_[7] ;
  wire \sect_cnt_reg_n_1_[8] ;
  wire \sect_cnt_reg_n_1_[9] ;
  wire \sect_end_buf_reg_n_1_[0] ;
  wire \sect_end_buf_reg_n_1_[1] ;
  wire \sect_len_buf[0]_i_1__0_n_1 ;
  wire \sect_len_buf[1]_i_1__0_n_1 ;
  wire \sect_len_buf[2]_i_1__0_n_1 ;
  wire \sect_len_buf[3]_i_1__0_n_1 ;
  wire \sect_len_buf[4]_i_1__0_n_1 ;
  wire \sect_len_buf[5]_i_1__0_n_1 ;
  wire \sect_len_buf[6]_i_1__0_n_1 ;
  wire \sect_len_buf[7]_i_1__0_n_1 ;
  wire \sect_len_buf[8]_i_1__0_n_1 ;
  wire \sect_len_buf[9]_i_2__0_n_1 ;
  wire \sect_len_buf_reg_n_1_[0] ;
  wire \sect_len_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[2] ;
  wire \sect_len_buf_reg_n_1_[3] ;
  wire \sect_len_buf_reg_n_1_[4] ;
  wire \sect_len_buf_reg_n_1_[5] ;
  wire \sect_len_buf_reg_n_1_[6] ;
  wire \sect_len_buf_reg_n_1_[7] ;
  wire \sect_len_buf_reg_n_1_[8] ;
  wire \sect_len_buf_reg_n_1_[9] ;
  wire \select_ln53_reg_4579_reg[7] ;
  wire \select_ln59_reg_3286_reg[0] ;
  wire \select_ln59_reg_3286_reg[0]_0 ;
  wire \select_ln59_reg_3286_reg[0]_1 ;
  wire \select_ln59_reg_3286_reg[0]_2 ;
  wire \start_addr_buf_reg_n_1_[0] ;
  wire \start_addr_buf_reg_n_1_[10] ;
  wire \start_addr_buf_reg_n_1_[11] ;
  wire \start_addr_buf_reg_n_1_[1] ;
  wire \start_addr_buf_reg_n_1_[2] ;
  wire \start_addr_buf_reg_n_1_[3] ;
  wire \start_addr_buf_reg_n_1_[4] ;
  wire \start_addr_buf_reg_n_1_[5] ;
  wire \start_addr_buf_reg_n_1_[6] ;
  wire \start_addr_buf_reg_n_1_[7] ;
  wire \start_addr_buf_reg_n_1_[8] ;
  wire \start_addr_buf_reg_n_1_[9] ;
  wire \start_addr_reg_n_1_[0] ;
  wire \start_addr_reg_n_1_[10] ;
  wire \start_addr_reg_n_1_[11] ;
  wire \start_addr_reg_n_1_[12] ;
  wire \start_addr_reg_n_1_[13] ;
  wire \start_addr_reg_n_1_[14] ;
  wire \start_addr_reg_n_1_[15] ;
  wire \start_addr_reg_n_1_[16] ;
  wire \start_addr_reg_n_1_[17] ;
  wire \start_addr_reg_n_1_[18] ;
  wire \start_addr_reg_n_1_[19] ;
  wire \start_addr_reg_n_1_[1] ;
  wire \start_addr_reg_n_1_[20] ;
  wire \start_addr_reg_n_1_[21] ;
  wire \start_addr_reg_n_1_[22] ;
  wire \start_addr_reg_n_1_[23] ;
  wire \start_addr_reg_n_1_[24] ;
  wire \start_addr_reg_n_1_[25] ;
  wire \start_addr_reg_n_1_[26] ;
  wire \start_addr_reg_n_1_[27] ;
  wire \start_addr_reg_n_1_[28] ;
  wire \start_addr_reg_n_1_[29] ;
  wire \start_addr_reg_n_1_[2] ;
  wire \start_addr_reg_n_1_[30] ;
  wire \start_addr_reg_n_1_[31] ;
  wire \start_addr_reg_n_1_[3] ;
  wire \start_addr_reg_n_1_[4] ;
  wire \start_addr_reg_n_1_[5] ;
  wire \start_addr_reg_n_1_[6] ;
  wire \start_addr_reg_n_1_[7] ;
  wire \start_addr_reg_n_1_[8] ;
  wire \start_addr_reg_n_1_[9] ;
  wire \state_reg[0] ;
  wire [0:0]\state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire tmp_2_reg_4569;
  wire [0:0]\tmp_2_reg_4569_reg[0] ;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0),
        .Q(\align_len_reg_n_1_[31] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_1_[31] ),
        .I1(\start_addr_reg_n_1_[1] ),
        .O(\beat_len_buf[1]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_1_[31] ),
        .I1(\start_addr_reg_n_1_[0] ),
        .O(\beat_len_buf[1]_i_3_n_1 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1__0_n_1 ,\beat_len_buf_reg[1]_i_1__0_n_2 ,\beat_len_buf_reg[1]_i_1__0_n_3 ,\beat_len_buf_reg[1]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\beat_len_buf[1]_i_2_n_1 ,\beat_len_buf[1]_i_3_n_1 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1__0 
       (.CI(\beat_len_buf_reg[1]_i_1__0_n_1 ),
        .CO({\beat_len_buf_reg[5]_i_1__0_n_1 ,\beat_len_buf_reg[5]_i_1__0_n_2 ,\beat_len_buf_reg[5]_i_1__0_n_3 ,\beat_len_buf_reg[5]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[5]_i_1__0_n_1 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1__0_n_2 ,\beat_len_buf_reg[9]_i_1__0_n_3 ,\beat_len_buf_reg[9]_i_1__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .DI(usedw19_out),
        .Q(usedw_reg),
        .S({buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf00_in (\bus_wide_gen.data_buf00_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[16]_0 (buff_rdata_n_18),
        .\dout_buf_reg[17]_0 (buff_rdata_n_52),
        .\dout_buf_reg[18]_0 (buff_rdata_n_53),
        .\dout_buf_reg[19]_0 (buff_rdata_n_54),
        .\dout_buf_reg[20]_0 (buff_rdata_n_55),
        .\dout_buf_reg[21]_0 (buff_rdata_n_56),
        .\dout_buf_reg[22]_0 (buff_rdata_n_57),
        .\dout_buf_reg[23]_0 (buff_rdata_n_58),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51}),
        .full_n_reg_0(full_n_reg),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .\q_tmp_reg[34]_0 (\q_tmp_reg[34] ),
        .\usedw_reg[6]_0 ({buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_27),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_26),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_25),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_24),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_23),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_22),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_21),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(buff_rdata_n_20),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_2 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_40 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_1_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo_23 \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_5 ,\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 ,\bus_wide_gen.fifo_burst_n_28 }),
        .Q({\bus_wide_gen.data_buf_reg_n_1_[23] ,\bus_wide_gen.data_buf_reg_n_1_[22] ,\bus_wide_gen.data_buf_reg_n_1_[21] ,\bus_wide_gen.data_buf_reg_n_1_[20] ,\bus_wide_gen.data_buf_reg_n_1_[19] ,\bus_wide_gen.data_buf_reg_n_1_[18] ,\bus_wide_gen.data_buf_reg_n_1_[17] ,\bus_wide_gen.data_buf_reg_n_1_[16] ,\bus_wide_gen.data_buf_reg_n_1_[15] ,\bus_wide_gen.data_buf_reg_n_1_[14] ,\bus_wide_gen.data_buf_reg_n_1_[13] ,\bus_wide_gen.data_buf_reg_n_1_[12] ,\bus_wide_gen.data_buf_reg_n_1_[11] ,\bus_wide_gen.data_buf_reg_n_1_[10] ,\bus_wide_gen.data_buf_reg_n_1_[9] ,\bus_wide_gen.data_buf_reg_n_1_[8] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_3 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf00_in (\bus_wide_gen.data_buf00_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_53),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_54),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_55),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_56),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_57),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_58),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_1_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_1_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_1_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_1_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_1_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_1_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_1_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_1_[31] ),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_18),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_52),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[0] (fifo_rctl_n_10),
        .\bus_wide_gen.len_cnt_reg[7] (\bus_wide_gen.len_cnt_reg ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_44 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_43 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_1_[1] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_1_[9] ,\sect_len_buf_reg_n_1_[8] ,\sect_len_buf_reg_n_1_[7] ,\sect_len_buf_reg_n_1_[6] ,\sect_len_buf_reg_n_1_[5] ,\sect_len_buf_reg_n_1_[4] ,\sect_len_buf_reg_n_1_[3] ,\sect_len_buf_reg_n_1_[2] ,\sect_len_buf_reg_n_1_[1] ,\sect_len_buf_reg_n_1_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_41 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .pout17_out(pout17_out),
        .\pout_reg[3] ({data_pack,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43,buff_rdata_n_44,buff_rdata_n_45,buff_rdata_n_46,buff_rdata_n_47,buff_rdata_n_48,buff_rdata_n_49,buff_rdata_n_50,buff_rdata_n_51}),
        .\pout_reg[3]_0 (fifo_rctl_n_3),
        .\pout_reg[3]_1 (fifo_rctl_n_2),
        .push(push),
        .\q_reg[11]_0 (\bus_wide_gen.fifo_burst_n_2 ),
        .\q_reg[11]_1 (\bus_wide_gen.data_buf1 ),
        .\q_reg[11]_2 (\bus_wide_gen.fifo_burst_n_40 ),
        .\q_reg[11]_3 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\q_reg[11]_4 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\q_reg[11]_5 ({\sect_addr_buf_reg_n_1_[1] ,\sect_addr_buf_reg_n_1_[0] }),
        .\q_reg[8]_0 (\sect_end_buf_reg_n_1_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_1_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_42 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_34 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__3[5]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__3[6]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__3[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5__0_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__3[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_44 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_9),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_2 
       (.I0(\sect_addr_buf_reg_n_1_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_41 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem_ARADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem_ARADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem_ARADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem_ARADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem_ARADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem_ARADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[31]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[31]_i_4_n_3 ,\could_multi_bursts.araddr_buf_reg[31]_i_4_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_ARADDR[29:27]}));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem_ARADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_1 ,\could_multi_bursts.araddr_buf[4]_i_4_n_1 ,\could_multi_bursts.araddr_buf[4]_i_5_n_1 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem_ARADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_1 ,\could_multi_bursts.araddr_buf[8]_i_4_n_1 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__2[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__2[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_4));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_8),
        .Q(\could_multi_bursts.sect_handling_reg_n_1 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_1_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_1_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_1_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[3] ,\start_addr_reg_n_1_[2] ,\start_addr_reg_n_1_[1] ,\start_addr_reg_n_1_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1__0_n_1,end_addr_carry_i_2__0_n_1,end_addr_carry_i_3__0_n_1,end_addr_carry_i_4__0_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_1),
        .CO({end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[7] ,\start_addr_reg_n_1_[6] ,\start_addr_reg_n_1_[5] ,\start_addr_reg_n_1_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1__0_n_1,end_addr_carry__0_i_2__0_n_1,end_addr_carry__0_i_3__0_n_1,end_addr_carry__0_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1__0
       (.I0(\start_addr_reg_n_1_[7] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2__0
       (.I0(\start_addr_reg_n_1_[6] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3__0
       (.I0(\start_addr_reg_n_1_[5] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4__0
       (.I0(\start_addr_reg_n_1_[4] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_1),
        .CO({end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[11] ,\start_addr_reg_n_1_[10] ,\start_addr_reg_n_1_[9] ,\start_addr_reg_n_1_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1__0_n_1,end_addr_carry__1_i_2__0_n_1,end_addr_carry__1_i_3__0_n_1,end_addr_carry__1_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1__0
       (.I0(\start_addr_reg_n_1_[11] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2__0
       (.I0(\start_addr_reg_n_1_[10] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3__0
       (.I0(\start_addr_reg_n_1_[9] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4__0
       (.I0(\start_addr_reg_n_1_[8] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_1),
        .CO({end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1__0_n_1,end_addr_carry__2_i_2__0_n_1,end_addr_carry__2_i_3__0_n_1,end_addr_carry__2_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1__0
       (.I0(\start_addr_reg_n_1_[15] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2__0
       (.I0(\start_addr_reg_n_1_[14] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3__0
       (.I0(\start_addr_reg_n_1_[13] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4__0
       (.I0(\start_addr_reg_n_1_[12] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_1),
        .CO({end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] }),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1__0_n_1,end_addr_carry__3_i_2__0_n_1,end_addr_carry__3_i_3__0_n_1,end_addr_carry__3_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1__0
       (.I0(\start_addr_reg_n_1_[19] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2__0
       (.I0(\start_addr_reg_n_1_[18] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3__0
       (.I0(\start_addr_reg_n_1_[17] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4__0
       (.I0(\start_addr_reg_n_1_[16] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_1),
        .CO({end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] }),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1__0_n_1,end_addr_carry__4_i_2__0_n_1,end_addr_carry__4_i_3__0_n_1,end_addr_carry__4_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1__0
       (.I0(\start_addr_reg_n_1_[23] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2__0
       (.I0(\start_addr_reg_n_1_[22] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3__0
       (.I0(\start_addr_reg_n_1_[21] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4__0
       (.I0(\start_addr_reg_n_1_[20] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_1),
        .CO({end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] }),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1__0_n_1,end_addr_carry__5_i_2__0_n_1,end_addr_carry__5_i_3__0_n_1,end_addr_carry__5_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1__0
       (.I0(\start_addr_reg_n_1_[27] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2__0
       (.I0(\start_addr_reg_n_1_[26] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3__0
       (.I0(\start_addr_reg_n_1_[25] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4__0
       (.I0(\start_addr_reg_n_1_[24] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_1),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_2,end_addr_carry__6_n_3,end_addr_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] }),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1__0_n_1,end_addr_carry__6_i_2__0_n_1,end_addr_carry__6_i_3__0_n_1,end_addr_carry__6_i_4__0_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1__0
       (.I0(\start_addr_reg_n_1_[31] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2__0
       (.I0(\start_addr_reg_n_1_[30] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3__0
       (.I0(\start_addr_reg_n_1_[29] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4__0
       (.I0(\start_addr_reg_n_1_[28] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_4__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1__0
       (.I0(\start_addr_reg_n_1_[3] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_1__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2__0
       (.I0(\start_addr_reg_n_1_[2] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_2__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3__0
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_3__0_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4__0
       (.I0(\start_addr_reg_n_1_[0] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry_i_4__0_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized1_24 fifo_rctl
       (.CO(first_sect__6),
        .E(align_len),
        .Q(\bus_wide_gen.len_cnt_reg [3:0]),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_4),
        .ap_rst_n_1(fifo_rctl_n_6),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.len_cnt_reg[1] (fifo_rctl_n_10),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_9),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_1 ),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_8),
        .data_vld_reg_0(fifo_rctl_n_2),
        .empty_n_reg_0(fifo_rctl_n_3),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[0] (fifo_rctl_n_15),
        .\end_addr_buf_reg[1] (fifo_rctl_n_14),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .pout17_out(pout17_out),
        .push(push),
        .rreq_handling_reg(fifo_rctl_n_13),
        .rreq_handling_reg_0(rreq_handling_reg_n_1),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_1),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_1_[0] ),
        .\sect_end_buf_reg[1] (last_sect__6),
        .\sect_end_buf_reg[1]_0 ({\end_addr_buf_reg_n_1_[1] ,\end_addr_buf_reg_n_1_[0] }),
        .\sect_end_buf_reg[1]_1 (\sect_end_buf_reg_n_1_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_34 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_35 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized0_25 fifo_rreq
       (.D({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23}),
        .E(fifo_rreq_n_29),
        .Q({\start_addr_reg_n_1_[31] ,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .S({fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26}),
        .SR(SR),
        .align_len0(align_len0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[31] (fifo_rreq_valid_buf_reg_n_1),
        .\end_addr_buf_reg[31]_0 (last_sect__6),
        .\end_addr_buf_reg[31]_1 (rreq_handling_reg_n_1),
        .fifo_rreq_valid(fifo_rreq_valid),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__0({\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] ,\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] ,\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .pop0(pop0),
        .\q_reg[31]_0 ({fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61}),
        .\q_reg[31]_1 (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0__36(sect_cnt0__36));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_1),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_1,first_sect_carry_i_2__0_n_1,first_sect_carry_i_3__0_n_1,first_sect_carry_i_4__0_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_1),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect__6,first_sect_carry__0_n_3,first_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1__0_n_1,first_sect_carry__0_i_2__0_n_1,first_sect_carry__0_i_3__0_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_1_[18] ),
        .I1(p_0_in[18]),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_1_[19] ),
        .O(first_sect_carry__0_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_1_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_1_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_1_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_1_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_1_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_1_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_1_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in[6]),
        .I4(\sect_cnt_reg_n_1_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_1_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in[3]),
        .I4(\sect_cnt_reg_n_1_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_1_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_1_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4__0_n_1));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_1,last_sect_carry_i_2__0_n_1,last_sect_carry_i_3__0_n_1,last_sect_carry_i_4__0_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_1),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect__6,last_sect_carry__0_n_3,last_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_1_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_1_[11] ),
        .O(last_sect_carry_i_1__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_1_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_1_[8] ),
        .O(last_sect_carry_i_2__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_1_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_1_[5] ),
        .O(last_sect_carry_i_3__0_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_1_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_1_[2] ),
        .O(last_sect_carry_i_4__0_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_rdata_n_4,buff_rdata_n_5,buff_rdata_n_6,buff_rdata_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_13),
        .Q(rreq_handling_reg_n_1),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_reg_slice__parameterized0 rs_rdata
       (.A(A),
        .B(B),
        .D({D[5:4],D[2],D[0]}),
        .E(E),
        .\FSM_sequential_state[1]_i_4_0 (rs_rreq_n_129),
        .\FSM_sequential_state[1]_i_4_1 (rs_rreq_n_96),
        .I_RREADY20(I_RREADY20),
        .I_RREADY21(I_RREADY21),
        .I_RREADY22(I_RREADY22),
        .I_RREADY23(I_RREADY23),
        .I_RREADY24(I_RREADY24),
        .Q(rs_rdata_n_6),
        .SR(SR),
        .WEA(WEA),
        .add_ln27_reg_32590(add_ln27_reg_32590),
        .\add_ln47_17_reg_4092_reg[15] (\add_ln47_17_reg_4092_reg[15] ),
        .add_ln47_1_reg_45430(add_ln47_1_reg_45430),
        .add_ln47_22_reg_45530(add_ln47_22_reg_45530),
        .add_ln47_reg_45380(add_ln47_reg_45380),
        .add_ln59_25_reg_42580(add_ln59_25_reg_42580),
        .\add_ln59_reg_4314_reg[1] (ap_enable_reg_pp0_iter1_reg),
        .and_ln59_reg_3327_pp0_iter1_reg(and_ln59_reg_3327_pp0_iter1_reg),
        .ap_CS_fsm_pp0_stage11(ap_CS_fsm_pp0_stage11),
        .ap_CS_fsm_pp0_stage12(ap_CS_fsm_pp0_stage12),
        .ap_CS_fsm_pp0_stage13(ap_CS_fsm_pp0_stage13),
        .ap_CS_fsm_pp0_stage14(ap_CS_fsm_pp0_stage14),
        .ap_CS_fsm_pp0_stage18(ap_CS_fsm_pp0_stage18),
        .ap_CS_fsm_pp0_stage19(ap_CS_fsm_pp0_stage19),
        .ap_CS_fsm_pp0_stage20(ap_CS_fsm_pp0_stage20),
        .ap_CS_fsm_pp0_stage23(ap_CS_fsm_pp0_stage23),
        .ap_CS_fsm_pp0_stage24(ap_CS_fsm_pp0_stage24),
        .ap_CS_fsm_pp0_stage25(ap_CS_fsm_pp0_stage25),
        .ap_CS_fsm_pp0_stage26(ap_CS_fsm_pp0_stage26),
        .ap_CS_fsm_pp0_stage4(ap_CS_fsm_pp0_stage4),
        .ap_CS_fsm_pp0_stage5(ap_CS_fsm_pp0_stage5),
        .ap_CS_fsm_pp0_stage6(ap_CS_fsm_pp0_stage6),
        .ap_CS_fsm_pp0_stage7(ap_CS_fsm_pp0_stage7),
        .ap_CS_fsm_pp0_stage8(ap_CS_fsm_pp0_stage8),
        .ap_CS_fsm_pp0_stage9(ap_CS_fsm_pp0_stage9),
        .\ap_CS_fsm_reg[10] (rs_rdata_n_173),
        .\ap_CS_fsm_reg[11] (\ap_CS_fsm_reg[11] ),
        .\ap_CS_fsm_reg[11]_0 (\ap_CS_fsm_reg[11]_0 ),
        .\ap_CS_fsm_reg[12] (\ap_CS_fsm_reg[12] ),
        .\ap_CS_fsm_reg[13] (\ap_CS_fsm_reg[13] ),
        .\ap_CS_fsm_reg[14] (rs_rdata_n_7),
        .\ap_CS_fsm_reg[14]_0 (\ap_CS_fsm_reg[14] ),
        .\ap_CS_fsm_reg[15] (\ap_CS_fsm_reg[15] ),
        .\ap_CS_fsm_reg[16] (rs_rdata_n_150),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[18] ),
        .\ap_CS_fsm_reg[19] (\ap_CS_fsm_reg[19] ),
        .\ap_CS_fsm_reg[19]_0 (\ap_CS_fsm_reg[19]_0 ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (rs_rreq_n_1),
        .\ap_CS_fsm_reg[1]_1 (rs_rreq_n_3),
        .\ap_CS_fsm_reg[20] (\ap_CS_fsm_reg[20] ),
        .\ap_CS_fsm_reg[21] (\ap_CS_fsm_reg[21] ),
        .\ap_CS_fsm_reg[21]_0 (\ap_CS_fsm_reg[21]_0 ),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[22] ),
        .\ap_CS_fsm_reg[23] (\ap_CS_fsm_reg[23] ),
        .\ap_CS_fsm_reg[24] (\ap_CS_fsm_reg[24] ),
        .\ap_CS_fsm_reg[24]_0 (\ap_CS_fsm_reg[24]_0 ),
        .\ap_CS_fsm_reg[25] (\ap_CS_fsm_reg[25] ),
        .\ap_CS_fsm_reg[25]_0 (\ap_CS_fsm_reg[25]_0 ),
        .\ap_CS_fsm_reg[26] (\ap_CS_fsm_reg[26] ),
        .\ap_CS_fsm_reg[26]_0 (\ap_CS_fsm_reg[26]_0 ),
        .\ap_CS_fsm_reg[27] (rs_rdata_n_23),
        .\ap_CS_fsm_reg[27]_0 (\ap_CS_fsm_reg[27]_0 ),
        .\ap_CS_fsm_reg[27]_1 (\ap_CS_fsm_reg[27]_1 ),
        .\ap_CS_fsm_reg[27]_2 (rs_rdata_n_138),
        .\ap_CS_fsm_reg[27]_3 (rs_rdata_n_141),
        .\ap_CS_fsm_reg[27]_4 (rs_rdata_n_143),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2]_0 ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3] ),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_1 (rs_rdata_n_82),
        .\ap_CS_fsm_reg[3]_2 (\ap_CS_fsm_reg[3]_1 ),
        .\ap_CS_fsm_reg[3]_3 (\ap_CS_fsm_reg[3]_2 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(rs_rdata_n_151),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg_2),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[26] (rs_rreq_n_119),
        .\data_p1_reg[27] (rs_rreq_n_120),
        .\data_p1_reg[28] (rs_rreq_n_121),
        .\data_p1_reg[29] (rs_rreq_n_122),
        .\data_p1_reg[30] (rs_rreq_n_123),
        .\data_p1_reg[31] (rs_rreq_n_124),
        .\data_p1_reg[7]_rep__3_0 (\data_p1_reg[7]_rep__3 ),
        .\data_p1_reg[7]_rep__5_0 (\data_p1_reg[7]_rep__5 ),
        .\data_p1_reg[7]_rep__7_0 (\data_p1_reg[7]_rep__7 ),
        .\data_p1_reg[7]_rep__8_0 (\data_p1_reg[7]_rep__8 ),
        .\data_p1_reg[7]_rep_rep_0 (\data_p1_reg[7]_rep_rep ),
        .\data_p1_reg[7]_rep_rep__1_0 (\data_p1_reg[7]_rep_rep__1 ),
        .\data_p1_reg[7]_rep_rep__3_0 (\data_p1_reg[7]_rep_rep__3 ),
        .\data_p1_reg[7]_rep_rep__5_0 (\data_p1_reg[7]_rep_rep__5 ),
        .\data_p1_reg[7]_rep_rep__7_0 (\data_p1_reg[7]_rep_rep__7 ),
        .\data_p2[0]_i_2_0 (rs_rreq_n_23),
        .\data_p2[30]_i_2_0 (\data_p2[31]_i_15 [29:0]),
        .\data_p2[31]_i_7_0 (\data_p2[31]_i_7 ),
        .\data_p2[31]_i_7_1 (\data_p2[31]_i_7_0 ),
        .\data_p2[31]_i_7_2 (\data_p2[31]_i_7_1 ),
        .\data_p2[31]_i_7_3 (\data_p2[31]_i_7_2 ),
        .\data_p2[31]_i_7_4 (\data_p2[31]_i_7_3 ),
        .\data_p2[31]_i_7_5 (rs_rreq_n_131),
        .\data_p2[31]_i_8 (rs_rreq_n_130),
        .\data_p2[31]_i_8_0 (\data_p2[31]_i_8_5 ),
        .\data_p2[31]_i_8_1 (\data_p2[31]_i_8_6 ),
        .\data_p2[31]_i_8_2 (\data_p2[31]_i_8_7 ),
        .\data_p2[31]_i_8_3 (rs_rreq_n_14),
        .\data_p2_reg[0]_0 (\data_p2_reg[0] ),
        .\data_p2_reg[0]_1 (add_ln47_2_reg_4477_reg),
        .\data_p2_reg[0]_2 (ap_enable_reg_pp0_iter1_reg_3),
        .\data_p2_reg[0]_3 (rs_rreq_n_60),
        .\data_p2_reg[0]_4 (rs_rreq_n_28),
        .\data_p2_reg[0]_5 (rs_rreq_n_126),
        .\data_p2_reg[0]_6 (rs_rreq_n_58),
        .\data_p2_reg[10] (rs_rreq_n_70),
        .\data_p2_reg[10]_0 (rs_rreq_n_38),
        .\data_p2_reg[11] (rs_rreq_n_71),
        .\data_p2_reg[11]_0 (rs_rreq_n_39),
        .\data_p2_reg[12] (rs_rreq_n_72),
        .\data_p2_reg[12]_0 (rs_rreq_n_40),
        .\data_p2_reg[13] (rs_rreq_n_73),
        .\data_p2_reg[13]_0 (rs_rreq_n_41),
        .\data_p2_reg[14] (rs_rreq_n_74),
        .\data_p2_reg[14]_0 (rs_rreq_n_42),
        .\data_p2_reg[15] (rs_rreq_n_75),
        .\data_p2_reg[15]_0 (rs_rreq_n_43),
        .\data_p2_reg[16] (rs_rreq_n_76),
        .\data_p2_reg[16]_0 (rs_rreq_n_44),
        .\data_p2_reg[17] (rs_rreq_n_77),
        .\data_p2_reg[17]_0 (rs_rreq_n_45),
        .\data_p2_reg[18] (rs_rreq_n_78),
        .\data_p2_reg[18]_0 (rs_rreq_n_46),
        .\data_p2_reg[19] (rs_rreq_n_79),
        .\data_p2_reg[19]_0 (rs_rreq_n_47),
        .\data_p2_reg[1]_0 (rs_rreq_n_61),
        .\data_p2_reg[1]_1 (rs_rreq_n_29),
        .\data_p2_reg[20] (rs_rreq_n_80),
        .\data_p2_reg[20]_0 (rs_rreq_n_48),
        .\data_p2_reg[21] (rs_rreq_n_81),
        .\data_p2_reg[21]_0 (rs_rreq_n_49),
        .\data_p2_reg[22] (rs_rreq_n_82),
        .\data_p2_reg[22]_0 (rs_rreq_n_50),
        .\data_p2_reg[23] (rs_rreq_n_83),
        .\data_p2_reg[23]_0 (rs_rreq_n_51),
        .\data_p2_reg[24] (rs_rreq_n_84),
        .\data_p2_reg[24]_0 (rs_rreq_n_52),
        .\data_p2_reg[25] (rs_rreq_n_85),
        .\data_p2_reg[25]_0 (rs_rreq_n_53),
        .\data_p2_reg[26] (rs_rreq_n_86),
        .\data_p2_reg[26]_0 (rs_rreq_n_54),
        .\data_p2_reg[26]_1 (rs_rreq_n_27),
        .\data_p2_reg[27] (rs_rreq_n_87),
        .\data_p2_reg[27]_0 (rs_rreq_n_56),
        .\data_p2_reg[28] (rs_rreq_n_88),
        .\data_p2_reg[29] (rs_rreq_n_89),
        .\data_p2_reg[2]_0 (rs_rreq_n_62),
        .\data_p2_reg[2]_1 (rs_rreq_n_30),
        .\data_p2_reg[30] ({\data_p2_reg[31] [30:28],\data_p2_reg[31] [25:0]}),
        .\data_p2_reg[30]_0 (\data_p2_reg[31]_0 [30:28]),
        .\data_p2_reg[30]_1 (\data_p2_reg[31]_1 [30:28]),
        .\data_p2_reg[30]_2 (rs_rreq_n_90),
        .\data_p2_reg[31] (rs_rreq_n_91),
        .\data_p2_reg[31]_0 (rs_rreq_n_57),
        .\data_p2_reg[31]_1 (\data_p2_reg[31]_2 ),
        .\data_p2_reg[31]_2 (\data_p2_reg[31]_3 ),
        .\data_p2_reg[31]_3 (\data_p2_reg[31]_4 ),
        .\data_p2_reg[3]_0 (rs_rreq_n_63),
        .\data_p2_reg[3]_1 (rs_rreq_n_31),
        .\data_p2_reg[4]_0 (rs_rreq_n_64),
        .\data_p2_reg[4]_1 (rs_rreq_n_32),
        .\data_p2_reg[5]_0 (rs_rreq_n_65),
        .\data_p2_reg[5]_1 (rs_rreq_n_33),
        .\data_p2_reg[6]_0 (rs_rreq_n_66),
        .\data_p2_reg[6]_1 (rs_rreq_n_34),
        .\data_p2_reg[7]_0 (\data_p2_reg[7] ),
        .\data_p2_reg[7]_1 (\data_p2_reg[7]_0 ),
        .\data_p2_reg[7]_10 (rs_rreq_n_67),
        .\data_p2_reg[7]_11 (rs_rreq_n_35),
        .\data_p2_reg[7]_12 ({\bus_wide_gen.data_buf_reg_n_1_[7] ,\bus_wide_gen.data_buf_reg_n_1_[6] ,\bus_wide_gen.data_buf_reg_n_1_[5] ,\bus_wide_gen.data_buf_reg_n_1_[4] ,\bus_wide_gen.data_buf_reg_n_1_[3] ,\bus_wide_gen.data_buf_reg_n_1_[2] ,\bus_wide_gen.data_buf_reg_n_1_[1] ,\bus_wide_gen.data_buf_reg_n_1_[0] }),
        .\data_p2_reg[7]_2 (\data_p2_reg[7]_1 ),
        .\data_p2_reg[7]_3 (\data_p2_reg[7]_2 ),
        .\data_p2_reg[7]_4 (\data_p2_reg[7]_3 ),
        .\data_p2_reg[7]_5 (\data_p2_reg[7]_4 ),
        .\data_p2_reg[7]_6 (\data_p2_reg[7]_5 ),
        .\data_p2_reg[7]_7 (\data_p2_reg[7]_6 ),
        .\data_p2_reg[7]_8 (\data_p2_reg[7]_7 ),
        .\data_p2_reg[7]_9 (\data_p2_reg[7]_8 ),
        .\data_p2_reg[8] (rs_rreq_n_68),
        .\data_p2_reg[8]_0 (rs_rreq_n_36),
        .\data_p2_reg[9] (rs_rreq_n_69),
        .\data_p2_reg[9]_0 (rs_rreq_n_37),
        .\empty_5_reg_3974_reg[0] (\empty_5_reg_3974_reg[0] ),
        .\empty_5_reg_3974_reg[0]_0 (\empty_5_reg_3974_reg[0]_0 ),
        .empty_8_reg_4013_pp0_iter1_reg(empty_8_reg_4013_pp0_iter1_reg),
        .\empty_8_reg_4013_reg[0] (\empty_8_reg_4013_reg[0] ),
        .\empty_8_reg_4013_reg[0]_0 (\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ),
        .\empty_8_reg_4013_reg[0]_1 (\empty_8_reg_4013_reg[0]_0 ),
        .gmem_ARADDR1134_out(gmem_ARADDR1134_out),
        .gmem_AWVALID(gmem_AWVALID),
        .\gmem_addr_11_reg_3748_reg[16] (rs_rdata_n_113),
        .gmem_addr_12_reg_3754(gmem_addr_12_reg_3754),
        .gmem_addr_13_reg_3760(gmem_addr_13_reg_3760),
        .\gmem_addr_13_reg_3760_reg[10] (rs_rdata_n_101),
        .\gmem_addr_13_reg_3760_reg[11] (rs_rdata_n_103),
        .\gmem_addr_13_reg_3760_reg[12] (rs_rdata_n_105),
        .\gmem_addr_13_reg_3760_reg[13] (rs_rdata_n_107),
        .\gmem_addr_13_reg_3760_reg[14] (rs_rdata_n_109),
        .\gmem_addr_13_reg_3760_reg[15] (rs_rdata_n_111),
        .\gmem_addr_13_reg_3760_reg[17] (rs_rdata_n_115),
        .\gmem_addr_13_reg_3760_reg[18] (rs_rdata_n_117),
        .\gmem_addr_13_reg_3760_reg[19] (rs_rdata_n_119),
        .\gmem_addr_13_reg_3760_reg[1] (rs_rdata_n_83),
        .\gmem_addr_13_reg_3760_reg[20] (rs_rdata_n_121),
        .\gmem_addr_13_reg_3760_reg[21] (rs_rdata_n_123),
        .\gmem_addr_13_reg_3760_reg[22] (rs_rdata_n_125),
        .\gmem_addr_13_reg_3760_reg[23] (rs_rdata_n_127),
        .\gmem_addr_13_reg_3760_reg[24] (rs_rdata_n_129),
        .\gmem_addr_13_reg_3760_reg[25] (rs_rdata_n_131),
        .\gmem_addr_13_reg_3760_reg[26] (rs_rdata_n_133),
        .\gmem_addr_13_reg_3760_reg[27] (rs_rdata_n_135),
        .\gmem_addr_13_reg_3760_reg[28] (rs_rdata_n_137),
        .\gmem_addr_13_reg_3760_reg[29] (rs_rdata_n_140),
        .\gmem_addr_13_reg_3760_reg[2] (rs_rdata_n_85),
        .\gmem_addr_13_reg_3760_reg[30] (rs_rdata_n_142),
        .\gmem_addr_13_reg_3760_reg[31] (rs_rdata_n_144),
        .\gmem_addr_13_reg_3760_reg[3] (rs_rdata_n_87),
        .\gmem_addr_13_reg_3760_reg[4] (rs_rdata_n_89),
        .\gmem_addr_13_reg_3760_reg[5] (rs_rdata_n_91),
        .\gmem_addr_13_reg_3760_reg[6] (rs_rdata_n_93),
        .\gmem_addr_13_reg_3760_reg[7] (rs_rdata_n_95),
        .\gmem_addr_13_reg_3760_reg[8] (rs_rdata_n_97),
        .\gmem_addr_13_reg_3760_reg[9] (rs_rdata_n_99),
        .gmem_addr_14_reg_3766(gmem_addr_14_reg_3766),
        .\gmem_addr_14_reg_3766_reg[0] (rs_rdata_n_80),
        .gmem_addr_18_reg_3790(gmem_addr_18_reg_3790),
        .gmem_addr_19_reg_3796(gmem_addr_19_reg_3796),
        .gmem_addr_20_read_reg_43810(gmem_addr_20_read_reg_43810),
        .gmem_addr_20_reg_3802(gmem_addr_20_reg_3802),
        .\gmem_addr_20_reg_3802_reg[0] (rs_rdata_n_81),
        .\gmem_addr_20_reg_3802_reg[10] (rs_rdata_n_102),
        .\gmem_addr_20_reg_3802_reg[11] (rs_rdata_n_104),
        .\gmem_addr_20_reg_3802_reg[12] (rs_rdata_n_106),
        .\gmem_addr_20_reg_3802_reg[13] (rs_rdata_n_108),
        .\gmem_addr_20_reg_3802_reg[14] (rs_rdata_n_110),
        .\gmem_addr_20_reg_3802_reg[15] (rs_rdata_n_112),
        .\gmem_addr_20_reg_3802_reg[16] (rs_rdata_n_114),
        .\gmem_addr_20_reg_3802_reg[17] (rs_rdata_n_116),
        .\gmem_addr_20_reg_3802_reg[18] (rs_rdata_n_118),
        .\gmem_addr_20_reg_3802_reg[19] (rs_rdata_n_120),
        .\gmem_addr_20_reg_3802_reg[1] (rs_rdata_n_84),
        .\gmem_addr_20_reg_3802_reg[20] (rs_rdata_n_122),
        .\gmem_addr_20_reg_3802_reg[21] (rs_rdata_n_124),
        .\gmem_addr_20_reg_3802_reg[22] (rs_rdata_n_126),
        .\gmem_addr_20_reg_3802_reg[23] (rs_rdata_n_128),
        .\gmem_addr_20_reg_3802_reg[24] (rs_rdata_n_130),
        .\gmem_addr_20_reg_3802_reg[25] (rs_rdata_n_132),
        .\gmem_addr_20_reg_3802_reg[2] (rs_rdata_n_86),
        .\gmem_addr_20_reg_3802_reg[3] (rs_rdata_n_88),
        .\gmem_addr_20_reg_3802_reg[4] (rs_rdata_n_90),
        .\gmem_addr_20_reg_3802_reg[5] (rs_rdata_n_92),
        .\gmem_addr_20_reg_3802_reg[6] (rs_rdata_n_94),
        .\gmem_addr_20_reg_3802_reg[7] (rs_rdata_n_96),
        .\gmem_addr_20_reg_3802_reg[8] (rs_rdata_n_98),
        .\gmem_addr_20_reg_3802_reg[9] (rs_rdata_n_100),
        .\gmem_addr_22_reg_3814_reg[26] (rs_rdata_n_134),
        .\gmem_addr_22_reg_3814_reg[27] (rs_rdata_n_136),
        .\gmem_addr_22_reg_3814_reg[31] (rs_rdata_n_145),
        .\gmem_addr_24_reg_3826_reg[31] ({rs_rdata_n_48,rs_rdata_n_49,rs_rdata_n_50,rs_rdata_n_51,rs_rdata_n_52,rs_rdata_n_53,rs_rdata_n_54,rs_rdata_n_55,rs_rdata_n_56,rs_rdata_n_57,rs_rdata_n_58,rs_rdata_n_59,rs_rdata_n_60,rs_rdata_n_61,rs_rdata_n_62,rs_rdata_n_63,rs_rdata_n_64,rs_rdata_n_65,rs_rdata_n_66,rs_rdata_n_67,rs_rdata_n_68,rs_rdata_n_69,rs_rdata_n_70,rs_rdata_n_71,rs_rdata_n_72,rs_rdata_n_73,rs_rdata_n_74,rs_rdata_n_75,rs_rdata_n_76,rs_rdata_n_77,rs_rdata_n_78,rs_rdata_n_79}),
        .\gmem_addr_7_reg_3619_reg[0] (rs_rdata_n_188),
        .\gmem_addr_7_reg_3619_reg[10] (rs_rdata_n_164),
        .\gmem_addr_7_reg_3619_reg[11] (rs_rdata_n_193),
        .\gmem_addr_7_reg_3619_reg[12] (rs_rdata_n_194),
        .\gmem_addr_7_reg_3619_reg[13] (rs_rdata_n_165),
        .\gmem_addr_7_reg_3619_reg[14] (rs_rdata_n_195),
        .\gmem_addr_7_reg_3619_reg[15] (rs_rdata_n_196),
        .\gmem_addr_7_reg_3619_reg[16] (rs_rdata_n_197),
        .\gmem_addr_7_reg_3619_reg[17] (rs_rdata_n_166),
        .\gmem_addr_7_reg_3619_reg[18] (rs_rdata_n_198),
        .\gmem_addr_7_reg_3619_reg[19] (rs_rdata_n_199),
        .\gmem_addr_7_reg_3619_reg[1] (rs_rdata_n_159),
        .\gmem_addr_7_reg_3619_reg[20] (rs_rdata_n_200),
        .\gmem_addr_7_reg_3619_reg[21] (rs_rdata_n_201),
        .\gmem_addr_7_reg_3619_reg[22] (rs_rdata_n_167),
        .\gmem_addr_7_reg_3619_reg[23] (rs_rdata_n_168),
        .\gmem_addr_7_reg_3619_reg[24] (rs_rdata_n_202),
        .\gmem_addr_7_reg_3619_reg[25] (rs_rdata_n_169),
        .\gmem_addr_7_reg_3619_reg[26] (rs_rdata_n_203),
        .\gmem_addr_7_reg_3619_reg[27] (rs_rdata_n_170),
        .\gmem_addr_7_reg_3619_reg[28] (rs_rdata_n_204),
        .\gmem_addr_7_reg_3619_reg[29] (rs_rdata_n_205),
        .\gmem_addr_7_reg_3619_reg[2] (rs_rdata_n_189),
        .\gmem_addr_7_reg_3619_reg[30] (rs_rdata_n_171),
        .\gmem_addr_7_reg_3619_reg[31] (rs_rdata_n_172),
        .\gmem_addr_7_reg_3619_reg[3] (rs_rdata_n_190),
        .\gmem_addr_7_reg_3619_reg[4] (rs_rdata_n_160),
        .\gmem_addr_7_reg_3619_reg[5] (rs_rdata_n_161),
        .\gmem_addr_7_reg_3619_reg[6] (rs_rdata_n_162),
        .\gmem_addr_7_reg_3619_reg[7] (rs_rdata_n_163),
        .\gmem_addr_7_reg_3619_reg[8] (rs_rdata_n_191),
        .\gmem_addr_7_reg_3619_reg[9] (rs_rdata_n_192),
        .grp_fu_3117_ce(grp_fu_3117_ce),
        .grp_fu_3139_ce(grp_fu_3139_ce),
        .grp_fu_3205_ce(grp_fu_3205_ce),
        .icmp_ln27_fu_898_p2(icmp_ln27_fu_898_p2),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ),
        .\icmp_ln27_reg_3255_reg[0] (\icmp_ln27_reg_3255_reg[0] ),
        .\icmp_ln27_reg_3255_reg[0]_0 (\icmp_ln27_reg_3255_reg[0]_0 ),
        .\icmp_ln27_reg_3255_reg[0]_1 (\icmp_ln27_reg_3255_reg[0]_2 ),
        .\icmp_ln27_reg_3255_reg[0]_2 (\icmp_ln27_reg_3255_reg[0]_3 ),
        .\icmp_ln27_reg_3255_reg[0]_3 (\icmp_ln27_reg_3255_reg[0]_4 ),
        .icmp_ln28_reg_3265(icmp_ln28_reg_3265),
        .icmp_ln28_reg_3265_pp0_iter1_reg(icmp_ln28_reg_3265_pp0_iter1_reg),
        .\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] (\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ),
        .\icmp_ln28_reg_3265_reg[0] (\icmp_ln28_reg_3265_reg[0] ),
        .\icmp_ln29_reg_3301_reg[0] (\icmp_ln29_reg_3301_reg[0] ),
        .\icmp_ln29_reg_3301_reg[0]_0 (\icmp_ln29_reg_3301_reg[0]_0 ),
        .\icmp_ln29_reg_3301_reg[0]_1 (\icmp_ln29_reg_3301_reg[0]_1 ),
        .\icmp_ln29_reg_3301_reg[0]_2 (\icmp_ln29_reg_3301_reg[0]_2 ),
        .\indvar_flatten_reg_804_reg[9] (\indvar_flatten_reg_804_reg[9] ),
        .m_reg_reg(\i_0_reg_816_reg[0] ),
        .m_reg_reg_0(Q),
        .m_reg_reg_1(rs_rreq_n_8),
        .m_reg_reg_2(m_reg_reg),
        .m_reg_reg_3(m_reg_reg_0),
        .m_reg_reg_4(rs_rreq_n_101),
        .m_reg_reg_5(rs_rreq_n_16),
        .rdata_ack_t(rdata_ack_t),
        .reg_8400(reg_8400),
        .reg_8520(reg_8520),
        .reg_8560(reg_8560),
        .reg_8720(reg_8720),
        .reg_8760(reg_8760),
        .s_ready_t_reg_0(rs_rreq_n_59),
        .s_ready_t_reg_1(\bus_wide_gen.rdata_valid_t_reg_n_1 ),
        .\select_ln53_reg_4579_reg[7] (\select_ln53_reg_4579_reg[7] ),
        .\select_ln59_reg_3286_reg[0] (\select_ln59_reg_3286_reg[0] ),
        .\select_ln59_reg_3286_reg[0]_0 (\select_ln59_reg_3286_reg[0]_0 ),
        .\select_ln59_reg_3286_reg[0]_1 (\select_ln59_reg_3286_reg[0]_1 ),
        .\select_ln59_reg_3286_reg[0]_2 (\select_ln59_reg_3286_reg[0]_2 ),
        .\state_reg[0]_0 (\state_reg[0] ),
        .\state_reg[0]_1 (\state_reg[0]_0 ),
        .\state_reg[0]_2 (\state_reg[0]_1 ),
        .\state_reg[0]_3 (rs_rreq_n_26),
        .\state_reg[0]_4 (\ap_CS_fsm_reg[7] ),
        .tmp_2_reg_4569(tmp_2_reg_4569),
        .\tmp_2_reg_4569_reg[0] (\tmp_2_reg_4569_reg[0] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_reg_slice_26 rs_rreq
       (.D({D[3],D[1]}),
        .I_RREADY1(I_RREADY1),
        .Q(rs_rdata_n_6),
        .SR(SR),
        .add_ln47_1_reg_4543_reg(\state_reg[0] ),
        .add_ln47_2_reg_4477_reg(add_ln47_2_reg_4477_reg),
        .and_ln59_reg_3327(and_ln59_reg_3327),
        .and_ln59_reg_3327_pp0_iter1_reg(and_ln59_reg_3327_pp0_iter1_reg),
        .\and_ln59_reg_3327_pp0_iter1_reg_reg[0] (\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ),
        .\and_ln59_reg_3327_reg[0] (\and_ln59_reg_3327_reg[0] ),
        .\and_ln59_reg_3327_reg[0]_0 (\and_ln59_reg_3327_reg[0]_0 ),
        .ap_CS_fsm_pp0_stage11(ap_CS_fsm_pp0_stage11),
        .ap_CS_fsm_pp0_stage12(ap_CS_fsm_pp0_stage12),
        .ap_CS_fsm_pp0_stage13(ap_CS_fsm_pp0_stage13),
        .ap_CS_fsm_pp0_stage14(ap_CS_fsm_pp0_stage14),
        .ap_CS_fsm_pp0_stage18(ap_CS_fsm_pp0_stage18),
        .ap_CS_fsm_pp0_stage19(ap_CS_fsm_pp0_stage19),
        .ap_CS_fsm_pp0_stage20(ap_CS_fsm_pp0_stage20),
        .ap_CS_fsm_pp0_stage23(ap_CS_fsm_pp0_stage23),
        .ap_CS_fsm_pp0_stage24(ap_CS_fsm_pp0_stage24),
        .ap_CS_fsm_pp0_stage25(ap_CS_fsm_pp0_stage25),
        .ap_CS_fsm_pp0_stage26(ap_CS_fsm_pp0_stage26),
        .ap_CS_fsm_pp0_stage4(ap_CS_fsm_pp0_stage4),
        .ap_CS_fsm_pp0_stage5(ap_CS_fsm_pp0_stage5),
        .ap_CS_fsm_pp0_stage6(ap_CS_fsm_pp0_stage6),
        .ap_CS_fsm_pp0_stage7(ap_CS_fsm_pp0_stage7),
        .ap_CS_fsm_pp0_stage8(ap_CS_fsm_pp0_stage8),
        .ap_CS_fsm_pp0_stage9(ap_CS_fsm_pp0_stage9),
        .\ap_CS_fsm_reg[10] (rs_rreq_n_14),
        .\ap_CS_fsm_reg[10]_0 (\ap_CS_fsm_reg[10] ),
        .\ap_CS_fsm_reg[12] (rs_rreq_n_129),
        .\ap_CS_fsm_reg[13] (rs_rreq_n_130),
        .\ap_CS_fsm_reg[13]_0 (rs_rreq_n_131),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[27] (\ap_CS_fsm_reg[27] ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[5] (\ap_CS_fsm_reg[5] ),
        .\ap_CS_fsm_reg[5]_0 (\ap_CS_fsm_reg[5]_0 ),
        .\ap_CS_fsm_reg[5]_1 (\ap_CS_fsm_reg[5]_1 ),
        .\ap_CS_fsm_reg[6] (\ap_CS_fsm_reg[6] ),
        .\ap_CS_fsm_reg[6]_0 (\ap_CS_fsm_reg[6]_0 ),
        .\ap_CS_fsm_reg[6]_1 (\ap_CS_fsm_reg[6]_1 ),
        .\ap_CS_fsm_reg[7] (\ap_CS_fsm_reg[7] ),
        .\ap_CS_fsm_reg[7]_0 (\ap_CS_fsm_reg[7]_0 ),
        .\ap_CS_fsm_reg[7]_1 (rs_rreq_n_101),
        .\ap_CS_fsm_reg[7]_2 (\ap_CS_fsm_reg[7]_1 ),
        .\ap_CS_fsm_reg[8] (\ap_CS_fsm_reg[8] ),
        .\ap_CS_fsm_reg[8]_0 (rs_rreq_n_16),
        .\ap_CS_fsm_reg[8]_1 (\ap_CS_fsm_reg[8]_0 ),
        .\ap_CS_fsm_reg[8]_2 (\ap_CS_fsm_reg[8]_1 ),
        .\ap_CS_fsm_reg[8]_3 (\ap_CS_fsm_reg[8]_2 ),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm_reg[9] ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm_reg[9]_0 ),
        .ap_NS_fsm1(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter0_reg(ap_enable_reg_pp0_iter0_reg),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_1(rs_rreq_n_26),
        .ap_enable_reg_pp0_iter1_reg_2(rs_rreq_n_27),
        .ap_enable_reg_pp0_iter1_reg_3(ap_enable_reg_pp0_iter1_reg_1),
        .ap_enable_reg_pp0_iter1_reg_4(ap_enable_reg_pp0_iter1_reg_3),
        .ap_rst_n(ap_rst_n),
        .\data_p1_reg[0]_0 (rs_rdata_n_82),
        .\data_p1_reg[0]_1 (rs_rdata_n_188),
        .\data_p1_reg[0]_2 (rs_rdata_n_150),
        .\data_p1_reg[0]_3 (rs_rdata_n_80),
        .\data_p1_reg[0]_4 (rs_rdata_n_81),
        .\data_p1_reg[10]_0 (rs_rdata_n_164),
        .\data_p1_reg[10]_1 (rs_rdata_n_101),
        .\data_p1_reg[10]_2 (rs_rdata_n_102),
        .\data_p1_reg[11]_0 (rs_rdata_n_193),
        .\data_p1_reg[11]_1 (rs_rdata_n_103),
        .\data_p1_reg[11]_2 (rs_rdata_n_104),
        .\data_p1_reg[12]_0 (rs_rdata_n_194),
        .\data_p1_reg[12]_1 (rs_rdata_n_105),
        .\data_p1_reg[12]_2 (rs_rdata_n_106),
        .\data_p1_reg[13]_0 (rs_rdata_n_165),
        .\data_p1_reg[13]_1 (rs_rdata_n_107),
        .\data_p1_reg[13]_2 (rs_rdata_n_108),
        .\data_p1_reg[14]_0 (rs_rdata_n_195),
        .\data_p1_reg[14]_1 (rs_rdata_n_109),
        .\data_p1_reg[14]_2 (rs_rdata_n_110),
        .\data_p1_reg[15]_0 (rs_rdata_n_196),
        .\data_p1_reg[15]_1 (rs_rdata_n_111),
        .\data_p1_reg[15]_2 (rs_rdata_n_112),
        .\data_p1_reg[16]_0 (rs_rdata_n_197),
        .\data_p1_reg[16]_1 (rs_rdata_n_113),
        .\data_p1_reg[16]_2 (rs_rdata_n_114),
        .\data_p1_reg[17]_0 (rs_rdata_n_166),
        .\data_p1_reg[17]_1 (rs_rdata_n_115),
        .\data_p1_reg[17]_2 (rs_rdata_n_116),
        .\data_p1_reg[18]_0 (rs_rdata_n_198),
        .\data_p1_reg[18]_1 (rs_rdata_n_117),
        .\data_p1_reg[18]_2 (rs_rdata_n_118),
        .\data_p1_reg[19]_0 (rs_rdata_n_199),
        .\data_p1_reg[19]_1 (rs_rdata_n_119),
        .\data_p1_reg[19]_2 (rs_rdata_n_120),
        .\data_p1_reg[1]_0 (rs_rdata_n_159),
        .\data_p1_reg[1]_1 (rs_rdata_n_83),
        .\data_p1_reg[1]_2 (rs_rdata_n_84),
        .\data_p1_reg[20]_0 (rs_rdata_n_200),
        .\data_p1_reg[20]_1 (rs_rdata_n_121),
        .\data_p1_reg[20]_2 (rs_rdata_n_122),
        .\data_p1_reg[21]_0 (rs_rdata_n_201),
        .\data_p1_reg[21]_1 (rs_rdata_n_123),
        .\data_p1_reg[21]_2 (rs_rdata_n_124),
        .\data_p1_reg[22]_0 (rs_rdata_n_167),
        .\data_p1_reg[22]_1 (rs_rdata_n_125),
        .\data_p1_reg[22]_2 (rs_rdata_n_126),
        .\data_p1_reg[23]_0 (rs_rdata_n_168),
        .\data_p1_reg[23]_1 (rs_rdata_n_127),
        .\data_p1_reg[23]_2 (rs_rdata_n_128),
        .\data_p1_reg[24]_0 (rs_rdata_n_202),
        .\data_p1_reg[24]_1 (rs_rdata_n_129),
        .\data_p1_reg[24]_2 (rs_rdata_n_130),
        .\data_p1_reg[25]_0 (rs_rdata_n_169),
        .\data_p1_reg[25]_1 (rs_rdata_n_131),
        .\data_p1_reg[25]_2 (rs_rdata_n_132),
        .\data_p1_reg[26]_0 (rs_rdata_n_203),
        .\data_p1_reg[26]_1 (rs_rdata_n_133),
        .\data_p1_reg[26]_2 (rs_rdata_n_134),
        .\data_p1_reg[27]_0 (rs_rdata_n_170),
        .\data_p1_reg[27]_1 (rs_rdata_n_135),
        .\data_p1_reg[27]_2 (rs_rdata_n_136),
        .\data_p1_reg[28]_0 (rs_rdata_n_204),
        .\data_p1_reg[28]_1 (rs_rdata_n_137),
        .\data_p1_reg[28]_2 (rs_rdata_n_138),
        .\data_p1_reg[29]_0 (rs_rdata_n_205),
        .\data_p1_reg[29]_1 (rs_rdata_n_140),
        .\data_p1_reg[29]_2 (rs_rdata_n_141),
        .\data_p1_reg[2]_0 (rs_rdata_n_189),
        .\data_p1_reg[2]_1 (rs_rdata_n_85),
        .\data_p1_reg[2]_2 (rs_rdata_n_86),
        .\data_p1_reg[30]_0 (rs_rdata_n_171),
        .\data_p1_reg[30]_1 (rs_rdata_n_142),
        .\data_p1_reg[30]_2 (rs_rdata_n_143),
        .\data_p1_reg[31]_0 (rs2f_rreq_data),
        .\data_p1_reg[31]_1 (rs_rdata_n_172),
        .\data_p1_reg[31]_2 (rs_rdata_n_144),
        .\data_p1_reg[31]_3 (rs_rdata_n_145),
        .\data_p1_reg[3]_0 (rs_rdata_n_190),
        .\data_p1_reg[3]_1 (rs_rdata_n_87),
        .\data_p1_reg[3]_2 (rs_rdata_n_88),
        .\data_p1_reg[4]_0 (rs_rdata_n_160),
        .\data_p1_reg[4]_1 (rs_rdata_n_89),
        .\data_p1_reg[4]_2 (rs_rdata_n_90),
        .\data_p1_reg[5]_0 (rs_rdata_n_161),
        .\data_p1_reg[5]_1 (rs_rdata_n_91),
        .\data_p1_reg[5]_2 (rs_rdata_n_92),
        .\data_p1_reg[6]_0 (rs_rdata_n_162),
        .\data_p1_reg[6]_1 (rs_rdata_n_93),
        .\data_p1_reg[6]_2 (rs_rdata_n_94),
        .\data_p1_reg[7]_0 (rs_rdata_n_163),
        .\data_p1_reg[7]_1 (rs_rdata_n_95),
        .\data_p1_reg[7]_2 (rs_rdata_n_96),
        .\data_p1_reg[8]_0 (rs_rdata_n_191),
        .\data_p1_reg[8]_1 (rs_rdata_n_97),
        .\data_p1_reg[8]_2 (rs_rdata_n_98),
        .\data_p1_reg[9]_0 (rs_rdata_n_192),
        .\data_p1_reg[9]_1 (rs_rdata_n_99),
        .\data_p1_reg[9]_2 (rs_rdata_n_100),
        .\data_p2[31]_i_15 (\data_p2[31]_i_15 [30]),
        .\data_p2[31]_i_25 ({Q[9],Q[7],Q[4:0]}),
        .\data_p2[31]_i_7 (m_reg_reg_0),
        .\data_p2[31]_i_7_0 (\ap_CS_fsm_reg[24] ),
        .\data_p2[31]_i_7_1 (rs_rdata_n_23),
        .\data_p2[31]_i_8_0 (\data_p2[31]_i_8 ),
        .\data_p2[31]_i_8_1 (\data_p2[31]_i_8_0 ),
        .\data_p2[31]_i_8_2 (\data_p2[31]_i_8_1 ),
        .\data_p2[31]_i_8_3 (\data_p2[31]_i_8_2 ),
        .\data_p2[31]_i_8_4 (\data_p2[31]_i_8_3 ),
        .\data_p2[31]_i_8_5 (\data_p2[31]_i_8_4 ),
        .\data_p2_reg[0]_0 (\ap_CS_fsm_reg[3]_1 ),
        .\data_p2_reg[31]_0 ({\data_p2_reg[31] [31],\data_p2_reg[31] [27:0]}),
        .\data_p2_reg[31]_1 ({\data_p2_reg[31]_0 [31],\data_p2_reg[31]_0 [27:0]}),
        .\data_p2_reg[31]_2 ({\data_p2_reg[31]_1 [31],\data_p2_reg[31]_1 [27:0]}),
        .\data_p2_reg[31]_3 ({rs_rdata_n_48,rs_rdata_n_49,rs_rdata_n_50,rs_rdata_n_51,rs_rdata_n_52,rs_rdata_n_53,rs_rdata_n_54,rs_rdata_n_55,rs_rdata_n_56,rs_rdata_n_57,rs_rdata_n_58,rs_rdata_n_59,rs_rdata_n_60,rs_rdata_n_61,rs_rdata_n_62,rs_rdata_n_63,rs_rdata_n_64,rs_rdata_n_65,rs_rdata_n_66,rs_rdata_n_67,rs_rdata_n_68,rs_rdata_n_69,rs_rdata_n_70,rs_rdata_n_71,rs_rdata_n_72,rs_rdata_n_73,rs_rdata_n_74,rs_rdata_n_75,rs_rdata_n_76,rs_rdata_n_77,rs_rdata_n_78,rs_rdata_n_79}),
        .empty_8_reg_4013_pp0_iter1_reg(empty_8_reg_4013_pp0_iter1_reg),
        .\empty_8_reg_4013_pp0_iter1_reg_reg[0] (\empty_8_reg_4013_pp0_iter1_reg_reg[0] ),
        .\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 (\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ),
        .gmem_addr_18_read_reg_43040(gmem_addr_18_read_reg_43040),
        .\gmem_addr_1_reg_3457_reg[0] (rs_rreq_n_60),
        .\gmem_addr_1_reg_3457_reg[10] (rs_rreq_n_70),
        .\gmem_addr_1_reg_3457_reg[11] (rs_rreq_n_71),
        .\gmem_addr_1_reg_3457_reg[12] (rs_rreq_n_72),
        .\gmem_addr_1_reg_3457_reg[13] (rs_rreq_n_73),
        .\gmem_addr_1_reg_3457_reg[14] (rs_rreq_n_74),
        .\gmem_addr_1_reg_3457_reg[15] (rs_rreq_n_75),
        .\gmem_addr_1_reg_3457_reg[16] (rs_rreq_n_76),
        .\gmem_addr_1_reg_3457_reg[17] (rs_rreq_n_77),
        .\gmem_addr_1_reg_3457_reg[18] (rs_rreq_n_78),
        .\gmem_addr_1_reg_3457_reg[19] (rs_rreq_n_79),
        .\gmem_addr_1_reg_3457_reg[1] (rs_rreq_n_61),
        .\gmem_addr_1_reg_3457_reg[20] (rs_rreq_n_80),
        .\gmem_addr_1_reg_3457_reg[21] (rs_rreq_n_81),
        .\gmem_addr_1_reg_3457_reg[22] (rs_rreq_n_82),
        .\gmem_addr_1_reg_3457_reg[23] (rs_rreq_n_83),
        .\gmem_addr_1_reg_3457_reg[24] (rs_rreq_n_84),
        .\gmem_addr_1_reg_3457_reg[25] (rs_rreq_n_85),
        .\gmem_addr_1_reg_3457_reg[26] (rs_rreq_n_86),
        .\gmem_addr_1_reg_3457_reg[27] (rs_rreq_n_87),
        .\gmem_addr_1_reg_3457_reg[28] (rs_rreq_n_88),
        .\gmem_addr_1_reg_3457_reg[29] (rs_rreq_n_89),
        .\gmem_addr_1_reg_3457_reg[2] (rs_rreq_n_62),
        .\gmem_addr_1_reg_3457_reg[30] (rs_rreq_n_90),
        .\gmem_addr_1_reg_3457_reg[31] (rs_rreq_n_91),
        .\gmem_addr_1_reg_3457_reg[3] (rs_rreq_n_63),
        .\gmem_addr_1_reg_3457_reg[4] (rs_rreq_n_64),
        .\gmem_addr_1_reg_3457_reg[5] (rs_rreq_n_65),
        .\gmem_addr_1_reg_3457_reg[6] (rs_rreq_n_66),
        .\gmem_addr_1_reg_3457_reg[7] (rs_rreq_n_67),
        .\gmem_addr_1_reg_3457_reg[8] (rs_rreq_n_68),
        .\gmem_addr_1_reg_3457_reg[9] (rs_rreq_n_69),
        .gmem_addr_20_read_reg_43810(gmem_addr_20_read_reg_43810),
        .gmem_addr_20_reg_3802(gmem_addr_20_reg_3802[31:26]),
        .\gmem_addr_24_reg_3826_reg[0] (rs_rreq_n_28),
        .\gmem_addr_24_reg_3826_reg[10] (rs_rreq_n_38),
        .\gmem_addr_24_reg_3826_reg[13] (rs_rreq_n_41),
        .\gmem_addr_24_reg_3826_reg[15] (rs_rreq_n_43),
        .\gmem_addr_24_reg_3826_reg[16] (rs_rreq_n_44),
        .\gmem_addr_24_reg_3826_reg[17] (rs_rreq_n_45),
        .\gmem_addr_24_reg_3826_reg[19] (rs_rreq_n_47),
        .\gmem_addr_24_reg_3826_reg[1] (rs_rreq_n_29),
        .\gmem_addr_24_reg_3826_reg[20] (rs_rreq_n_48),
        .\gmem_addr_24_reg_3826_reg[21] (rs_rreq_n_49),
        .\gmem_addr_24_reg_3826_reg[23] (rs_rreq_n_51),
        .\gmem_addr_24_reg_3826_reg[24] (rs_rreq_n_52),
        .\gmem_addr_24_reg_3826_reg[25] (rs_rreq_n_53),
        .\gmem_addr_24_reg_3826_reg[26] (rs_rreq_n_54),
        .\gmem_addr_24_reg_3826_reg[27] (rs_rreq_n_56),
        .\gmem_addr_24_reg_3826_reg[31] (rs_rreq_n_57),
        .\gmem_addr_24_reg_3826_reg[4] (rs_rreq_n_32),
        .\gmem_addr_24_reg_3826_reg[6] (rs_rreq_n_34),
        .\gmem_addr_24_reg_3826_reg[7] (rs_rreq_n_35),
        .\gmem_addr_24_reg_3826_reg[8] (rs_rreq_n_36),
        .\gmem_addr_26_reg_3838_reg[11] (rs_rreq_n_39),
        .\gmem_addr_26_reg_3838_reg[12] (rs_rreq_n_40),
        .\gmem_addr_26_reg_3838_reg[14] (rs_rreq_n_42),
        .\gmem_addr_26_reg_3838_reg[18] (rs_rreq_n_46),
        .\gmem_addr_26_reg_3838_reg[22] (rs_rreq_n_50),
        .\gmem_addr_26_reg_3838_reg[2] (rs_rreq_n_30),
        .\gmem_addr_26_reg_3838_reg[3] (rs_rreq_n_31),
        .\gmem_addr_26_reg_3838_reg[5] (rs_rreq_n_33),
        .\gmem_addr_26_reg_3838_reg[9] (rs_rreq_n_37),
        .grp_fu_1084_ce(grp_fu_1084_ce),
        .grp_fu_3096_ce(grp_fu_3096_ce),
        .grp_fu_3110_ce(grp_fu_3110_ce),
        .grp_fu_3124_ce(grp_fu_3124_ce),
        .grp_fu_3139_ce(grp_fu_3139_ce),
        .grp_fu_3147_ce(grp_fu_3147_ce),
        .grp_fu_3154_ce(grp_fu_3154_ce),
        .grp_fu_3161_ce(grp_fu_3161_ce),
        .grp_fu_3176_ce(grp_fu_3176_ce),
        .grp_fu_3197_ce(grp_fu_3197_ce),
        .grp_fu_936_ce(grp_fu_936_ce),
        .\i_0_reg_816_reg[0] (\i_0_reg_816_reg[0] ),
        .\icmp_ln27_reg_3255_reg[0] (rs_rreq_n_3),
        .\icmp_ln27_reg_3255_reg[0]_0 (\icmp_ln27_reg_3255_reg[0]_1 ),
        .\icmp_ln27_reg_3255_reg[0]_1 (rs_rreq_n_23),
        .\icmp_ln27_reg_3255_reg[0]_10 (rs_rreq_n_123),
        .\icmp_ln27_reg_3255_reg[0]_11 (rs_rreq_n_124),
        .\icmp_ln27_reg_3255_reg[0]_12 (rs_rreq_n_126),
        .\icmp_ln27_reg_3255_reg[0]_2 (rs_rreq_n_58),
        .\icmp_ln27_reg_3255_reg[0]_3 (rs_rreq_n_59),
        .\icmp_ln27_reg_3255_reg[0]_4 (rs_rreq_n_96),
        .\icmp_ln27_reg_3255_reg[0]_5 (\icmp_ln27_reg_3255_reg[0]_5 ),
        .\icmp_ln27_reg_3255_reg[0]_6 (rs_rreq_n_119),
        .\icmp_ln27_reg_3255_reg[0]_7 (rs_rreq_n_120),
        .\icmp_ln27_reg_3255_reg[0]_8 (rs_rreq_n_121),
        .\icmp_ln27_reg_3255_reg[0]_9 (rs_rreq_n_122),
        .icmp_ln28_reg_3265(icmp_ln28_reg_3265),
        .\icmp_ln28_reg_3265_reg[0] (\icmp_ln28_reg_3265_reg[0]_0 ),
        .\loop[12].remd_tmp_reg[13][0] (rs_rdata_n_173),
        .\loop[12].remd_tmp_reg[13][0]_0 (\loop[12].remd_tmp_reg[13][0] ),
        .m_reg_reg(m_reg_reg_1),
        .m_reg_reg_0(rs_rdata_n_7),
        .m_reg_reg_1(\ap_CS_fsm_reg[3]_2 ),
        .reg_8440(reg_8440),
        .reg_8600(reg_8600),
        .reg_8640(reg_8640),
        .reg_8680(reg_8680),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(rs_rreq_n_1),
        .s_ready_t_reg_1(rs_rreq_n_8),
        .s_ready_t_reg_2(s_ready_t_reg),
        .s_ready_t_reg_3(rs_rdata_n_151),
        .\state_reg[0]_0 (rs2f_rreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in[0]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in[1]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in[2]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in[3]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in[4]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in[5]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in[6]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in[7]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in[8]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in[9]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in[10]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in[11]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in[12]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in[13]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in[14]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in[15]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in[16]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in[17]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in[18]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in[19]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_1_[0] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_1_[10] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_1_[11] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_1_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_1_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_1_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_1_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_1_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_1_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_1_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_1_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_1_[1] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_1_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_1_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_1_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_1_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_1_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_1_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_1_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_1_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_1_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_1_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_1_[2] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_1_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_1_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_1_[3] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_1_[4] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_1_[5] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_1_[6] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_1_[7] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_1_[8] ),
        .R(fifo_rctl_n_6));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_1_[9] ),
        .R(fifo_rctl_n_6));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4}),
        .CYINIT(\sect_cnt_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[4:1]),
        .S({\sect_cnt_reg_n_1_[4] ,\sect_cnt_reg_n_1_[3] ,\sect_cnt_reg_n_1_[2] ,\sect_cnt_reg_n_1_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_1),
        .CO({sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[8:5]),
        .S({\sect_cnt_reg_n_1_[8] ,\sect_cnt_reg_n_1_[7] ,\sect_cnt_reg_n_1_[6] ,\sect_cnt_reg_n_1_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_1),
        .CO({sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[12:9]),
        .S({\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[11] ,\sect_cnt_reg_n_1_[10] ,\sect_cnt_reg_n_1_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_1),
        .CO({sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[16:13]),
        .S({\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_1),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0__36[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_1_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_1_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_1_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_1_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_1_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_1_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_1_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_1_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_1_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_1_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_1_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_1_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_1_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_1_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_1_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_1_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_1_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_1_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_29),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_1_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_15),
        .Q(\sect_end_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_14),
        .Q(\sect_end_buf_reg_n_1_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .I2(\end_addr_buf_reg_n_1_[2] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[0]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .I2(\end_addr_buf_reg_n_1_[3] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[1]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .I2(\end_addr_buf_reg_n_1_[4] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[2]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .I2(\end_addr_buf_reg_n_1_[5] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[3]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .I2(\end_addr_buf_reg_n_1_[6] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[4]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .I2(\end_addr_buf_reg_n_1_[7] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[5]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .I2(\end_addr_buf_reg_n_1_[8] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[6]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .I2(\end_addr_buf_reg_n_1_[9] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[7]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .I2(\end_addr_buf_reg_n_1_[10] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[8]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .I2(\end_addr_buf_reg_n_1_[11] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[9]_i_2__0_n_1 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2__0_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[0] ),
        .Q(\start_addr_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[10] ),
        .Q(\start_addr_buf_reg_n_1_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[11] ),
        .Q(\start_addr_buf_reg_n_1_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[1] ),
        .Q(\start_addr_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[2] ),
        .Q(\start_addr_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[3] ),
        .Q(\start_addr_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[4] ),
        .Q(\start_addr_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[5] ),
        .Q(\start_addr_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[6] ),
        .Q(\start_addr_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[7] ),
        .Q(\start_addr_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[8] ),
        .Q(\start_addr_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_1_[9] ),
        .Q(\start_addr_buf_reg_n_1_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_61),
        .Q(\start_addr_reg_n_1_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_51),
        .Q(\start_addr_reg_n_1_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_50),
        .Q(\start_addr_reg_n_1_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_49),
        .Q(\start_addr_reg_n_1_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_48),
        .Q(\start_addr_reg_n_1_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_47),
        .Q(\start_addr_reg_n_1_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_46),
        .Q(\start_addr_reg_n_1_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_45),
        .Q(\start_addr_reg_n_1_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_44),
        .Q(\start_addr_reg_n_1_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_43),
        .Q(\start_addr_reg_n_1_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_42),
        .Q(\start_addr_reg_n_1_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_60),
        .Q(\start_addr_reg_n_1_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_41),
        .Q(\start_addr_reg_n_1_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_40),
        .Q(\start_addr_reg_n_1_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_39),
        .Q(\start_addr_reg_n_1_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_38),
        .Q(\start_addr_reg_n_1_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_37),
        .Q(\start_addr_reg_n_1_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_36),
        .Q(\start_addr_reg_n_1_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_35),
        .Q(\start_addr_reg_n_1_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_34),
        .Q(\start_addr_reg_n_1_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_33),
        .Q(\start_addr_reg_n_1_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_32),
        .Q(\start_addr_reg_n_1_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_59),
        .Q(\start_addr_reg_n_1_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_31),
        .Q(\start_addr_reg_n_1_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_30),
        .Q(\start_addr_reg_n_1_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_58),
        .Q(\start_addr_reg_n_1_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_57),
        .Q(\start_addr_reg_n_1_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_56),
        .Q(\start_addr_reg_n_1_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_55),
        .Q(\start_addr_reg_n_1_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_54),
        .Q(\start_addr_reg_n_1_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_53),
        .Q(\start_addr_reg_n_1_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_52),
        .Q(\start_addr_reg_n_1_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_reg_slice
   (s_ready_t_reg_0,
    s_ready_t_reg_1,
    D,
    \state_reg[0]_0 ,
    \data_p1_reg[31]_0 ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[17] ,
    \ap_CS_fsm_reg[17]_0 ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    Q,
    \ap_CS_fsm_reg[16]_1 ,
    ap_CS_fsm_pp0_stage14,
    rs2f_wreq_ack,
    gmem_AWVALID,
    \data_p2_reg[31]_0 ,
    E);
  output s_ready_t_reg_0;
  output s_ready_t_reg_1;
  output [0:0]D;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \ap_CS_fsm_reg[17] ;
  input \ap_CS_fsm_reg[17]_0 ;
  input \ap_CS_fsm_reg[16] ;
  input \ap_CS_fsm_reg[16]_0 ;
  input [0:0]Q;
  input \ap_CS_fsm_reg[16]_1 ;
  input ap_CS_fsm_pp0_stage14;
  input rs2f_wreq_ack;
  input gmem_AWVALID;
  input [31:0]\data_p2_reg[31]_0 ;
  input [0:0]E;

  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_CS_fsm_pp0_stage14;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire \ap_CS_fsm_reg[17] ;
  wire \ap_CS_fsm_reg[17]_0 ;
  wire ap_clk;
  wire \data_p1[0]_i_1_n_1 ;
  wire \data_p1[10]_i_1_n_1 ;
  wire \data_p1[11]_i_1_n_1 ;
  wire \data_p1[12]_i_1_n_1 ;
  wire \data_p1[13]_i_1_n_1 ;
  wire \data_p1[14]_i_1_n_1 ;
  wire \data_p1[15]_i_1_n_1 ;
  wire \data_p1[16]_i_1_n_1 ;
  wire \data_p1[17]_i_1_n_1 ;
  wire \data_p1[18]_i_1_n_1 ;
  wire \data_p1[19]_i_1_n_1 ;
  wire \data_p1[1]_i_1_n_1 ;
  wire \data_p1[20]_i_1_n_1 ;
  wire \data_p1[21]_i_1_n_1 ;
  wire \data_p1[22]_i_1_n_1 ;
  wire \data_p1[23]_i_1_n_1 ;
  wire \data_p1[24]_i_1_n_1 ;
  wire \data_p1[25]_i_1_n_1 ;
  wire \data_p1[26]_i_1_n_1 ;
  wire \data_p1[27]_i_1_n_1 ;
  wire \data_p1[28]_i_1_n_1 ;
  wire \data_p1[29]_i_1_n_1 ;
  wire \data_p1[2]_i_1_n_1 ;
  wire \data_p1[30]_i_1_n_1 ;
  wire \data_p1[31]_i_2_n_1 ;
  wire \data_p1[3]_i_1_n_1 ;
  wire \data_p1[4]_i_1_n_1 ;
  wire \data_p1[5]_i_1_n_1 ;
  wire \data_p1[6]_i_1_n_1 ;
  wire \data_p1[7]_i_1_n_1 ;
  wire \data_p1[8]_i_1_n_1 ;
  wire \data_p1[9]_i_1_n_1 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire [31:0]data_p2;
  wire [31:0]\data_p2_reg[31]_0 ;
  wire gmem_AWVALID;
  wire load_p1;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1_n_1;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1_n_1 ;
  wire \state[1]_i_1_n_1 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(gmem_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_wreq_ack),
        .I4(gmem_AWVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFFF0080)) 
    \ap_CS_fsm[16]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[16] ),
        .I2(\ap_CS_fsm_reg[16]_1 ),
        .I3(s_ready_t_reg_0),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(\ap_CS_fsm_reg[16]_0 ),
        .O(D));
  LUT6 #(
    .INIT(64'hFFFF0400FFFFFFFF)) 
    \ap_CS_fsm[17]_i_2 
       (.I0(s_ready_t_reg_0),
        .I1(\ap_CS_fsm_reg[17] ),
        .I2(\ap_CS_fsm_reg[17]_0 ),
        .I3(\ap_CS_fsm_reg[16] ),
        .I4(\ap_CS_fsm_reg[16]_0 ),
        .I5(Q),
        .O(s_ready_t_reg_1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [0]),
        .O(\data_p1[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [10]),
        .O(\data_p1[10]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [11]),
        .O(\data_p1[11]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [12]),
        .O(\data_p1[12]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [13]),
        .O(\data_p1[13]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [14]),
        .O(\data_p1[14]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [15]),
        .O(\data_p1[15]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [16]),
        .O(\data_p1[16]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [17]),
        .O(\data_p1[17]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [18]),
        .O(\data_p1[18]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [19]),
        .O(\data_p1[19]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [1]),
        .O(\data_p1[1]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [20]),
        .O(\data_p1[20]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [21]),
        .O(\data_p1[21]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [22]),
        .O(\data_p1[22]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [23]),
        .O(\data_p1[23]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [24]),
        .O(\data_p1[24]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [25]),
        .O(\data_p1[25]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [26]),
        .O(\data_p1[26]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [27]),
        .O(\data_p1[27]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [28]),
        .O(\data_p1[28]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [29]),
        .O(\data_p1[29]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [2]),
        .O(\data_p1[2]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [30]),
        .O(\data_p1[30]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[31]_i_1 
       (.I0(gmem_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_2 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [31]),
        .O(\data_p1[31]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [3]),
        .O(\data_p1[3]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [4]),
        .O(\data_p1[4]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [5]),
        .O(\data_p1[5]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [6]),
        .O(\data_p1[6]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [7]),
        .O(\data_p1[7]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [8]),
        .O(\data_p1[8]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[31]_0 [9]),
        .O(\data_p1[9]_i_1_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2_n_1 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_1 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[31]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(gmem_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(gmem_AWVALID),
        .I2(rs2f_wreq_ack),
        .I3(state),
        .I4(\state_reg[0]_0 ),
        .O(\state[0]_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_wreq_ack),
        .I3(gmem_AWVALID),
        .O(\state[1]_i_1_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_1 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_1 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_reg_slice_26
   (s_ready_t_reg_0,
    \ap_CS_fsm_reg[6] ,
    \icmp_ln27_reg_3255_reg[0] ,
    \ap_CS_fsm_reg[6]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    \icmp_ln27_reg_3255_reg[0]_0 ,
    \ap_CS_fsm_reg[6]_1 ,
    s_ready_t_reg_1,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[5] ,
    \ap_CS_fsm_reg[5]_0 ,
    \ap_CS_fsm_reg[10] ,
    \ap_CS_fsm_reg[10]_0 ,
    \ap_CS_fsm_reg[8]_0 ,
    \ap_CS_fsm_reg[8]_1 ,
    \ap_CS_fsm_reg[8]_2 ,
    \ap_CS_fsm_reg[7] ,
    \ap_CS_fsm_reg[7]_0 ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[2] ,
    \icmp_ln27_reg_3255_reg[0]_1 ,
    ap_enable_reg_pp0_iter0_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter1_reg_2,
    \gmem_addr_24_reg_3826_reg[0] ,
    \gmem_addr_24_reg_3826_reg[1] ,
    \gmem_addr_26_reg_3838_reg[2] ,
    \gmem_addr_26_reg_3838_reg[3] ,
    \gmem_addr_24_reg_3826_reg[4] ,
    \gmem_addr_26_reg_3838_reg[5] ,
    \gmem_addr_24_reg_3826_reg[6] ,
    \gmem_addr_24_reg_3826_reg[7] ,
    \gmem_addr_24_reg_3826_reg[8] ,
    \gmem_addr_26_reg_3838_reg[9] ,
    \gmem_addr_24_reg_3826_reg[10] ,
    \gmem_addr_26_reg_3838_reg[11] ,
    \gmem_addr_26_reg_3838_reg[12] ,
    \gmem_addr_24_reg_3826_reg[13] ,
    \gmem_addr_26_reg_3838_reg[14] ,
    \gmem_addr_24_reg_3826_reg[15] ,
    \gmem_addr_24_reg_3826_reg[16] ,
    \gmem_addr_24_reg_3826_reg[17] ,
    \gmem_addr_26_reg_3838_reg[18] ,
    \gmem_addr_24_reg_3826_reg[19] ,
    \gmem_addr_24_reg_3826_reg[20] ,
    \gmem_addr_24_reg_3826_reg[21] ,
    \gmem_addr_26_reg_3838_reg[22] ,
    \gmem_addr_24_reg_3826_reg[23] ,
    \gmem_addr_24_reg_3826_reg[24] ,
    \gmem_addr_24_reg_3826_reg[25] ,
    \gmem_addr_24_reg_3826_reg[26] ,
    ap_enable_reg_pp0_iter1_reg_3,
    \gmem_addr_24_reg_3826_reg[27] ,
    \gmem_addr_24_reg_3826_reg[31] ,
    \icmp_ln27_reg_3255_reg[0]_2 ,
    \icmp_ln27_reg_3255_reg[0]_3 ,
    \gmem_addr_1_reg_3457_reg[0] ,
    \gmem_addr_1_reg_3457_reg[1] ,
    \gmem_addr_1_reg_3457_reg[2] ,
    \gmem_addr_1_reg_3457_reg[3] ,
    \gmem_addr_1_reg_3457_reg[4] ,
    \gmem_addr_1_reg_3457_reg[5] ,
    \gmem_addr_1_reg_3457_reg[6] ,
    \gmem_addr_1_reg_3457_reg[7] ,
    \gmem_addr_1_reg_3457_reg[8] ,
    \gmem_addr_1_reg_3457_reg[9] ,
    \gmem_addr_1_reg_3457_reg[10] ,
    \gmem_addr_1_reg_3457_reg[11] ,
    \gmem_addr_1_reg_3457_reg[12] ,
    \gmem_addr_1_reg_3457_reg[13] ,
    \gmem_addr_1_reg_3457_reg[14] ,
    \gmem_addr_1_reg_3457_reg[15] ,
    \gmem_addr_1_reg_3457_reg[16] ,
    \gmem_addr_1_reg_3457_reg[17] ,
    \gmem_addr_1_reg_3457_reg[18] ,
    \gmem_addr_1_reg_3457_reg[19] ,
    \gmem_addr_1_reg_3457_reg[20] ,
    \gmem_addr_1_reg_3457_reg[21] ,
    \gmem_addr_1_reg_3457_reg[22] ,
    \gmem_addr_1_reg_3457_reg[23] ,
    \gmem_addr_1_reg_3457_reg[24] ,
    \gmem_addr_1_reg_3457_reg[25] ,
    \gmem_addr_1_reg_3457_reg[26] ,
    \gmem_addr_1_reg_3457_reg[27] ,
    \gmem_addr_1_reg_3457_reg[28] ,
    \gmem_addr_1_reg_3457_reg[29] ,
    \gmem_addr_1_reg_3457_reg[30] ,
    \gmem_addr_1_reg_3457_reg[31] ,
    grp_fu_1084_ce,
    grp_fu_3147_ce,
    grp_fu_936_ce,
    grp_fu_3096_ce,
    \icmp_ln27_reg_3255_reg[0]_4 ,
    D,
    grp_fu_3176_ce,
    grp_fu_3161_ce,
    \ap_CS_fsm_reg[7]_1 ,
    reg_8600,
    reg_8440,
    \and_ln59_reg_3327_reg[0] ,
    grp_fu_3154_ce,
    \ap_CS_fsm_reg[5]_1 ,
    reg_8640,
    grp_fu_3197_ce,
    \ap_CS_fsm_reg[8]_3 ,
    \and_ln59_reg_3327_reg[0]_0 ,
    \ap_CS_fsm_reg[7]_2 ,
    s_ready_t_reg_2,
    I_RREADY1,
    gmem_addr_20_read_reg_43810,
    \ap_CS_fsm_reg[1] ,
    gmem_addr_18_read_reg_43040,
    \and_ln59_reg_3327_pp0_iter1_reg_reg[0] ,
    \icmp_ln27_reg_3255_reg[0]_5 ,
    \icmp_ln27_reg_3255_reg[0]_6 ,
    \icmp_ln27_reg_3255_reg[0]_7 ,
    \icmp_ln27_reg_3255_reg[0]_8 ,
    \icmp_ln27_reg_3255_reg[0]_9 ,
    \icmp_ln27_reg_3255_reg[0]_10 ,
    \icmp_ln27_reg_3255_reg[0]_11 ,
    grp_fu_3124_ce,
    \icmp_ln27_reg_3255_reg[0]_12 ,
    grp_fu_3110_ce,
    reg_8680,
    \ap_CS_fsm_reg[12] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[13]_0 ,
    \icmp_ln28_reg_3265_reg[0] ,
    \empty_8_reg_4013_pp0_iter1_reg_reg[0] ,
    \state_reg[0]_0 ,
    \data_p1_reg[31]_0 ,
    SR,
    ap_clk,
    ap_CS_fsm_pp0_stage5,
    Q,
    ap_enable_reg_pp0_iter1_reg_4,
    add_ln47_2_reg_4477_reg,
    \i_0_reg_816_reg[0] ,
    ap_enable_reg_pp0_iter0,
    ap_CS_fsm_pp0_stage14,
    ap_CS_fsm_pp0_stage4,
    ap_CS_fsm_pp0_stage6,
    \data_p2[31]_i_25 ,
    ap_CS_fsm_pp0_stage7,
    ap_CS_fsm_pp0_stage8,
    ap_CS_fsm_pp0_stage9,
    ap_CS_fsm_pp0_stage26,
    ap_CS_fsm_pp0_stage12,
    ap_NS_fsm1,
    ap_rst_n,
    \data_p1_reg[0]_0 ,
    \data_p2_reg[31]_0 ,
    \data_p2_reg[31]_1 ,
    \data_p2_reg[31]_2 ,
    \data_p2_reg[0]_0 ,
    \data_p2[31]_i_7 ,
    \data_p2[31]_i_7_0 ,
    \data_p2[31]_i_7_1 ,
    \data_p1_reg[0]_1 ,
    \data_p1_reg[0]_2 ,
    \data_p1_reg[1]_0 ,
    \data_p1_reg[2]_0 ,
    \data_p1_reg[3]_0 ,
    \data_p1_reg[4]_0 ,
    \data_p1_reg[5]_0 ,
    \data_p1_reg[6]_0 ,
    \data_p1_reg[7]_0 ,
    \data_p1_reg[8]_0 ,
    \data_p1_reg[9]_0 ,
    \data_p1_reg[10]_0 ,
    \data_p1_reg[11]_0 ,
    \data_p1_reg[12]_0 ,
    \data_p1_reg[13]_0 ,
    \data_p1_reg[14]_0 ,
    \data_p1_reg[15]_0 ,
    \data_p1_reg[16]_0 ,
    \data_p1_reg[17]_0 ,
    \data_p1_reg[18]_0 ,
    \data_p1_reg[19]_0 ,
    \data_p1_reg[20]_0 ,
    \data_p1_reg[21]_0 ,
    \data_p1_reg[22]_0 ,
    \data_p1_reg[23]_0 ,
    \data_p1_reg[24]_0 ,
    \data_p1_reg[25]_0 ,
    \data_p1_reg[26]_0 ,
    \data_p1_reg[27]_0 ,
    \data_p1_reg[28]_0 ,
    \data_p1_reg[29]_0 ,
    \data_p1_reg[30]_0 ,
    \data_p1_reg[31]_1 ,
    grp_fu_3139_ce,
    \loop[12].remd_tmp_reg[13][0] ,
    \loop[12].remd_tmp_reg[13][0]_0 ,
    m_reg_reg,
    ap_CS_fsm_pp0_stage13,
    \data_p2[31]_i_8_0 ,
    \data_p2[31]_i_8_1 ,
    \data_p2[31]_i_8_2 ,
    \data_p2[31]_i_8_3 ,
    \data_p2[31]_i_8_4 ,
    \data_p2[31]_i_8_5 ,
    ap_CS_fsm_pp0_stage18,
    m_reg_reg_0,
    and_ln59_reg_3327,
    icmp_ln28_reg_3265,
    ap_CS_fsm_pp0_stage19,
    ap_CS_fsm_pp0_stage11,
    add_ln47_1_reg_4543_reg,
    m_reg_reg_1,
    and_ln59_reg_3327_pp0_iter1_reg,
    ap_CS_fsm_pp0_stage23,
    gmem_addr_20_reg_3802,
    ap_CS_fsm_pp0_stage24,
    ap_CS_fsm_pp0_stage25,
    ap_CS_fsm_pp0_stage20,
    \data_p2[31]_i_15 ,
    empty_8_reg_4013_pp0_iter1_reg,
    \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ,
    rs2f_rreq_ack,
    s_ready_t_reg_3,
    \data_p1_reg[0]_3 ,
    \data_p1_reg[0]_4 ,
    \data_p1_reg[1]_1 ,
    \data_p1_reg[1]_2 ,
    \data_p1_reg[2]_1 ,
    \data_p1_reg[2]_2 ,
    \data_p1_reg[3]_1 ,
    \data_p1_reg[3]_2 ,
    \data_p1_reg[4]_1 ,
    \data_p1_reg[4]_2 ,
    \data_p1_reg[5]_1 ,
    \data_p1_reg[5]_2 ,
    \data_p1_reg[6]_1 ,
    \data_p1_reg[6]_2 ,
    \data_p1_reg[7]_1 ,
    \data_p1_reg[7]_2 ,
    \data_p1_reg[8]_1 ,
    \data_p1_reg[8]_2 ,
    \data_p1_reg[9]_1 ,
    \data_p1_reg[9]_2 ,
    \data_p1_reg[10]_1 ,
    \data_p1_reg[10]_2 ,
    \data_p1_reg[11]_1 ,
    \data_p1_reg[11]_2 ,
    \data_p1_reg[12]_1 ,
    \data_p1_reg[12]_2 ,
    \data_p1_reg[13]_1 ,
    \data_p1_reg[13]_2 ,
    \data_p1_reg[14]_1 ,
    \data_p1_reg[14]_2 ,
    \data_p1_reg[15]_1 ,
    \data_p1_reg[15]_2 ,
    \data_p1_reg[16]_1 ,
    \data_p1_reg[16]_2 ,
    \data_p1_reg[17]_1 ,
    \data_p1_reg[17]_2 ,
    \data_p1_reg[18]_1 ,
    \data_p1_reg[18]_2 ,
    \data_p1_reg[19]_1 ,
    \data_p1_reg[19]_2 ,
    \data_p1_reg[20]_1 ,
    \data_p1_reg[20]_2 ,
    \data_p1_reg[21]_1 ,
    \data_p1_reg[21]_2 ,
    \data_p1_reg[22]_1 ,
    \data_p1_reg[22]_2 ,
    \data_p1_reg[23]_1 ,
    \data_p1_reg[23]_2 ,
    \data_p1_reg[24]_1 ,
    \data_p1_reg[24]_2 ,
    \data_p1_reg[25]_1 ,
    \data_p1_reg[25]_2 ,
    \data_p1_reg[26]_1 ,
    \data_p1_reg[26]_2 ,
    \data_p1_reg[27]_1 ,
    \data_p1_reg[27]_2 ,
    \data_p1_reg[28]_1 ,
    \data_p1_reg[28]_2 ,
    \data_p1_reg[29]_1 ,
    \data_p1_reg[29]_2 ,
    \data_p1_reg[30]_1 ,
    \data_p1_reg[30]_2 ,
    \data_p1_reg[31]_2 ,
    \data_p1_reg[31]_3 ,
    \data_p2_reg[31]_3 );
  output s_ready_t_reg_0;
  output \ap_CS_fsm_reg[6] ;
  output \icmp_ln27_reg_3255_reg[0] ;
  output [0:0]\ap_CS_fsm_reg[6]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output \icmp_ln27_reg_3255_reg[0]_0 ;
  output \ap_CS_fsm_reg[6]_1 ;
  output s_ready_t_reg_1;
  output \ap_CS_fsm_reg[8] ;
  output \ap_CS_fsm_reg[9] ;
  output [0:0]\ap_CS_fsm_reg[9]_0 ;
  output \ap_CS_fsm_reg[5] ;
  output [0:0]\ap_CS_fsm_reg[5]_0 ;
  output \ap_CS_fsm_reg[10] ;
  output [0:0]\ap_CS_fsm_reg[10]_0 ;
  output \ap_CS_fsm_reg[8]_0 ;
  output [0:0]\ap_CS_fsm_reg[8]_1 ;
  output [0:0]\ap_CS_fsm_reg[8]_2 ;
  output [0:0]\ap_CS_fsm_reg[7] ;
  output [0:0]\ap_CS_fsm_reg[7]_0 ;
  output \ap_CS_fsm_reg[27] ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output \icmp_ln27_reg_3255_reg[0]_1 ;
  output ap_enable_reg_pp0_iter0_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output ap_enable_reg_pp0_iter1_reg_1;
  output ap_enable_reg_pp0_iter1_reg_2;
  output \gmem_addr_24_reg_3826_reg[0] ;
  output \gmem_addr_24_reg_3826_reg[1] ;
  output \gmem_addr_26_reg_3838_reg[2] ;
  output \gmem_addr_26_reg_3838_reg[3] ;
  output \gmem_addr_24_reg_3826_reg[4] ;
  output \gmem_addr_26_reg_3838_reg[5] ;
  output \gmem_addr_24_reg_3826_reg[6] ;
  output \gmem_addr_24_reg_3826_reg[7] ;
  output \gmem_addr_24_reg_3826_reg[8] ;
  output \gmem_addr_26_reg_3838_reg[9] ;
  output \gmem_addr_24_reg_3826_reg[10] ;
  output \gmem_addr_26_reg_3838_reg[11] ;
  output \gmem_addr_26_reg_3838_reg[12] ;
  output \gmem_addr_24_reg_3826_reg[13] ;
  output \gmem_addr_26_reg_3838_reg[14] ;
  output \gmem_addr_24_reg_3826_reg[15] ;
  output \gmem_addr_24_reg_3826_reg[16] ;
  output \gmem_addr_24_reg_3826_reg[17] ;
  output \gmem_addr_26_reg_3838_reg[18] ;
  output \gmem_addr_24_reg_3826_reg[19] ;
  output \gmem_addr_24_reg_3826_reg[20] ;
  output \gmem_addr_24_reg_3826_reg[21] ;
  output \gmem_addr_26_reg_3838_reg[22] ;
  output \gmem_addr_24_reg_3826_reg[23] ;
  output \gmem_addr_24_reg_3826_reg[24] ;
  output \gmem_addr_24_reg_3826_reg[25] ;
  output \gmem_addr_24_reg_3826_reg[26] ;
  output ap_enable_reg_pp0_iter1_reg_3;
  output \gmem_addr_24_reg_3826_reg[27] ;
  output \gmem_addr_24_reg_3826_reg[31] ;
  output \icmp_ln27_reg_3255_reg[0]_2 ;
  output \icmp_ln27_reg_3255_reg[0]_3 ;
  output \gmem_addr_1_reg_3457_reg[0] ;
  output \gmem_addr_1_reg_3457_reg[1] ;
  output \gmem_addr_1_reg_3457_reg[2] ;
  output \gmem_addr_1_reg_3457_reg[3] ;
  output \gmem_addr_1_reg_3457_reg[4] ;
  output \gmem_addr_1_reg_3457_reg[5] ;
  output \gmem_addr_1_reg_3457_reg[6] ;
  output \gmem_addr_1_reg_3457_reg[7] ;
  output \gmem_addr_1_reg_3457_reg[8] ;
  output \gmem_addr_1_reg_3457_reg[9] ;
  output \gmem_addr_1_reg_3457_reg[10] ;
  output \gmem_addr_1_reg_3457_reg[11] ;
  output \gmem_addr_1_reg_3457_reg[12] ;
  output \gmem_addr_1_reg_3457_reg[13] ;
  output \gmem_addr_1_reg_3457_reg[14] ;
  output \gmem_addr_1_reg_3457_reg[15] ;
  output \gmem_addr_1_reg_3457_reg[16] ;
  output \gmem_addr_1_reg_3457_reg[17] ;
  output \gmem_addr_1_reg_3457_reg[18] ;
  output \gmem_addr_1_reg_3457_reg[19] ;
  output \gmem_addr_1_reg_3457_reg[20] ;
  output \gmem_addr_1_reg_3457_reg[21] ;
  output \gmem_addr_1_reg_3457_reg[22] ;
  output \gmem_addr_1_reg_3457_reg[23] ;
  output \gmem_addr_1_reg_3457_reg[24] ;
  output \gmem_addr_1_reg_3457_reg[25] ;
  output \gmem_addr_1_reg_3457_reg[26] ;
  output \gmem_addr_1_reg_3457_reg[27] ;
  output \gmem_addr_1_reg_3457_reg[28] ;
  output \gmem_addr_1_reg_3457_reg[29] ;
  output \gmem_addr_1_reg_3457_reg[30] ;
  output \gmem_addr_1_reg_3457_reg[31] ;
  output grp_fu_1084_ce;
  output grp_fu_3147_ce;
  output grp_fu_936_ce;
  output grp_fu_3096_ce;
  output \icmp_ln27_reg_3255_reg[0]_4 ;
  output [1:0]D;
  output grp_fu_3176_ce;
  output grp_fu_3161_ce;
  output \ap_CS_fsm_reg[7]_1 ;
  output reg_8600;
  output reg_8440;
  output [0:0]\and_ln59_reg_3327_reg[0] ;
  output grp_fu_3154_ce;
  output [0:0]\ap_CS_fsm_reg[5]_1 ;
  output reg_8640;
  output grp_fu_3197_ce;
  output [0:0]\ap_CS_fsm_reg[8]_3 ;
  output [0:0]\and_ln59_reg_3327_reg[0]_0 ;
  output [0:0]\ap_CS_fsm_reg[7]_2 ;
  output [0:0]s_ready_t_reg_2;
  output I_RREADY1;
  output gmem_addr_20_read_reg_43810;
  output [0:0]\ap_CS_fsm_reg[1] ;
  output gmem_addr_18_read_reg_43040;
  output [0:0]\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ;
  output \icmp_ln27_reg_3255_reg[0]_5 ;
  output \icmp_ln27_reg_3255_reg[0]_6 ;
  output \icmp_ln27_reg_3255_reg[0]_7 ;
  output \icmp_ln27_reg_3255_reg[0]_8 ;
  output \icmp_ln27_reg_3255_reg[0]_9 ;
  output \icmp_ln27_reg_3255_reg[0]_10 ;
  output \icmp_ln27_reg_3255_reg[0]_11 ;
  output grp_fu_3124_ce;
  output \icmp_ln27_reg_3255_reg[0]_12 ;
  output grp_fu_3110_ce;
  output reg_8680;
  output \ap_CS_fsm_reg[12] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[13]_0 ;
  output [0:0]\icmp_ln28_reg_3265_reg[0] ;
  output \empty_8_reg_4013_pp0_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_0 ;
  output [31:0]\data_p1_reg[31]_0 ;
  input [0:0]SR;
  input ap_clk;
  input ap_CS_fsm_pp0_stage5;
  input [0:0]Q;
  input ap_enable_reg_pp0_iter1_reg_4;
  input add_ln47_2_reg_4477_reg;
  input \i_0_reg_816_reg[0] ;
  input ap_enable_reg_pp0_iter0;
  input ap_CS_fsm_pp0_stage14;
  input ap_CS_fsm_pp0_stage4;
  input ap_CS_fsm_pp0_stage6;
  input [6:0]\data_p2[31]_i_25 ;
  input ap_CS_fsm_pp0_stage7;
  input ap_CS_fsm_pp0_stage8;
  input ap_CS_fsm_pp0_stage9;
  input ap_CS_fsm_pp0_stage26;
  input ap_CS_fsm_pp0_stage12;
  input ap_NS_fsm1;
  input ap_rst_n;
  input \data_p1_reg[0]_0 ;
  input [28:0]\data_p2_reg[31]_0 ;
  input [28:0]\data_p2_reg[31]_1 ;
  input [28:0]\data_p2_reg[31]_2 ;
  input \data_p2_reg[0]_0 ;
  input \data_p2[31]_i_7 ;
  input \data_p2[31]_i_7_0 ;
  input \data_p2[31]_i_7_1 ;
  input \data_p1_reg[0]_1 ;
  input \data_p1_reg[0]_2 ;
  input \data_p1_reg[1]_0 ;
  input \data_p1_reg[2]_0 ;
  input \data_p1_reg[3]_0 ;
  input \data_p1_reg[4]_0 ;
  input \data_p1_reg[5]_0 ;
  input \data_p1_reg[6]_0 ;
  input \data_p1_reg[7]_0 ;
  input \data_p1_reg[8]_0 ;
  input \data_p1_reg[9]_0 ;
  input \data_p1_reg[10]_0 ;
  input \data_p1_reg[11]_0 ;
  input \data_p1_reg[12]_0 ;
  input \data_p1_reg[13]_0 ;
  input \data_p1_reg[14]_0 ;
  input \data_p1_reg[15]_0 ;
  input \data_p1_reg[16]_0 ;
  input \data_p1_reg[17]_0 ;
  input \data_p1_reg[18]_0 ;
  input \data_p1_reg[19]_0 ;
  input \data_p1_reg[20]_0 ;
  input \data_p1_reg[21]_0 ;
  input \data_p1_reg[22]_0 ;
  input \data_p1_reg[23]_0 ;
  input \data_p1_reg[24]_0 ;
  input \data_p1_reg[25]_0 ;
  input \data_p1_reg[26]_0 ;
  input \data_p1_reg[27]_0 ;
  input \data_p1_reg[28]_0 ;
  input \data_p1_reg[29]_0 ;
  input \data_p1_reg[30]_0 ;
  input \data_p1_reg[31]_1 ;
  input grp_fu_3139_ce;
  input \loop[12].remd_tmp_reg[13][0] ;
  input \loop[12].remd_tmp_reg[13][0]_0 ;
  input m_reg_reg;
  input ap_CS_fsm_pp0_stage13;
  input [31:0]\data_p2[31]_i_8_0 ;
  input [31:0]\data_p2[31]_i_8_1 ;
  input [31:0]\data_p2[31]_i_8_2 ;
  input [31:0]\data_p2[31]_i_8_3 ;
  input [31:0]\data_p2[31]_i_8_4 ;
  input [31:0]\data_p2[31]_i_8_5 ;
  input ap_CS_fsm_pp0_stage18;
  input m_reg_reg_0;
  input and_ln59_reg_3327;
  input icmp_ln28_reg_3265;
  input ap_CS_fsm_pp0_stage19;
  input ap_CS_fsm_pp0_stage11;
  input add_ln47_1_reg_4543_reg;
  input [0:0]m_reg_reg_1;
  input and_ln59_reg_3327_pp0_iter1_reg;
  input ap_CS_fsm_pp0_stage23;
  input [5:0]gmem_addr_20_reg_3802;
  input ap_CS_fsm_pp0_stage24;
  input ap_CS_fsm_pp0_stage25;
  input ap_CS_fsm_pp0_stage20;
  input [0:0]\data_p2[31]_i_15 ;
  input empty_8_reg_4013_pp0_iter1_reg;
  input \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ;
  input rs2f_rreq_ack;
  input s_ready_t_reg_3;
  input \data_p1_reg[0]_3 ;
  input \data_p1_reg[0]_4 ;
  input \data_p1_reg[1]_1 ;
  input \data_p1_reg[1]_2 ;
  input \data_p1_reg[2]_1 ;
  input \data_p1_reg[2]_2 ;
  input \data_p1_reg[3]_1 ;
  input \data_p1_reg[3]_2 ;
  input \data_p1_reg[4]_1 ;
  input \data_p1_reg[4]_2 ;
  input \data_p1_reg[5]_1 ;
  input \data_p1_reg[5]_2 ;
  input \data_p1_reg[6]_1 ;
  input \data_p1_reg[6]_2 ;
  input \data_p1_reg[7]_1 ;
  input \data_p1_reg[7]_2 ;
  input \data_p1_reg[8]_1 ;
  input \data_p1_reg[8]_2 ;
  input \data_p1_reg[9]_1 ;
  input \data_p1_reg[9]_2 ;
  input \data_p1_reg[10]_1 ;
  input \data_p1_reg[10]_2 ;
  input \data_p1_reg[11]_1 ;
  input \data_p1_reg[11]_2 ;
  input \data_p1_reg[12]_1 ;
  input \data_p1_reg[12]_2 ;
  input \data_p1_reg[13]_1 ;
  input \data_p1_reg[13]_2 ;
  input \data_p1_reg[14]_1 ;
  input \data_p1_reg[14]_2 ;
  input \data_p1_reg[15]_1 ;
  input \data_p1_reg[15]_2 ;
  input \data_p1_reg[16]_1 ;
  input \data_p1_reg[16]_2 ;
  input \data_p1_reg[17]_1 ;
  input \data_p1_reg[17]_2 ;
  input \data_p1_reg[18]_1 ;
  input \data_p1_reg[18]_2 ;
  input \data_p1_reg[19]_1 ;
  input \data_p1_reg[19]_2 ;
  input \data_p1_reg[20]_1 ;
  input \data_p1_reg[20]_2 ;
  input \data_p1_reg[21]_1 ;
  input \data_p1_reg[21]_2 ;
  input \data_p1_reg[22]_1 ;
  input \data_p1_reg[22]_2 ;
  input \data_p1_reg[23]_1 ;
  input \data_p1_reg[23]_2 ;
  input \data_p1_reg[24]_1 ;
  input \data_p1_reg[24]_2 ;
  input \data_p1_reg[25]_1 ;
  input \data_p1_reg[25]_2 ;
  input \data_p1_reg[26]_1 ;
  input \data_p1_reg[26]_2 ;
  input \data_p1_reg[27]_1 ;
  input \data_p1_reg[27]_2 ;
  input \data_p1_reg[28]_1 ;
  input \data_p1_reg[28]_2 ;
  input \data_p1_reg[29]_1 ;
  input \data_p1_reg[29]_2 ;
  input \data_p1_reg[30]_1 ;
  input \data_p1_reg[30]_2 ;
  input \data_p1_reg[31]_2 ;
  input \data_p1_reg[31]_3 ;
  input [31:0]\data_p2_reg[31]_3 ;

  wire [1:0]D;
  wire \FSM_sequential_state[1]_i_3_n_1 ;
  wire \FSM_sequential_state[1]_i_7_n_1 ;
  wire I_RREADY1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire add_ln47_13_reg_3924_reg_i_6_n_1;
  wire add_ln47_1_reg_4543_reg;
  wire add_ln47_2_reg_4477_reg;
  wire and_ln59_reg_3327;
  wire and_ln59_reg_3327_pp0_iter1_reg;
  wire [0:0]\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ;
  wire [0:0]\and_ln59_reg_3327_reg[0] ;
  wire [0:0]\and_ln59_reg_3327_reg[0]_0 ;
  wire \ap_CS_fsm[4]_i_2_n_1 ;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[10] ;
  wire [0:0]\ap_CS_fsm_reg[10]_0 ;
  wire \ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[13]_0 ;
  wire [0:0]\ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[27] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[5] ;
  wire [0:0]\ap_CS_fsm_reg[5]_0 ;
  wire [0:0]\ap_CS_fsm_reg[5]_1 ;
  wire \ap_CS_fsm_reg[6] ;
  wire [0:0]\ap_CS_fsm_reg[6]_0 ;
  wire \ap_CS_fsm_reg[6]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7] ;
  wire [0:0]\ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg[7]_1 ;
  wire [0:0]\ap_CS_fsm_reg[7]_2 ;
  wire \ap_CS_fsm_reg[8] ;
  wire \ap_CS_fsm_reg[8]_0 ;
  wire [0:0]\ap_CS_fsm_reg[8]_1 ;
  wire [0:0]\ap_CS_fsm_reg[8]_2 ;
  wire [0:0]\ap_CS_fsm_reg[8]_3 ;
  wire \ap_CS_fsm_reg[9] ;
  wire [0:0]\ap_CS_fsm_reg[9]_0 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire ap_enable_reg_pp0_iter1_i_2_n_1;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_enable_reg_pp0_iter1_reg_3;
  wire ap_enable_reg_pp0_iter1_reg_4;
  wire ap_rst_n;
  wire \data_p1[0]_i_1__0_n_1 ;
  wire \data_p1[0]_i_2_n_1 ;
  wire \data_p1[0]_i_3_n_1 ;
  wire \data_p1[10]_i_1__0_n_1 ;
  wire \data_p1[10]_i_2_n_1 ;
  wire \data_p1[10]_i_3_n_1 ;
  wire \data_p1[11]_i_1__0_n_1 ;
  wire \data_p1[11]_i_2_n_1 ;
  wire \data_p1[11]_i_3_n_1 ;
  wire \data_p1[12]_i_1__0_n_1 ;
  wire \data_p1[12]_i_2_n_1 ;
  wire \data_p1[12]_i_3_n_1 ;
  wire \data_p1[13]_i_1__0_n_1 ;
  wire \data_p1[13]_i_2_n_1 ;
  wire \data_p1[13]_i_3_n_1 ;
  wire \data_p1[14]_i_1__0_n_1 ;
  wire \data_p1[14]_i_2_n_1 ;
  wire \data_p1[14]_i_3_n_1 ;
  wire \data_p1[15]_i_1__0_n_1 ;
  wire \data_p1[15]_i_2_n_1 ;
  wire \data_p1[15]_i_3_n_1 ;
  wire \data_p1[16]_i_1__0_n_1 ;
  wire \data_p1[16]_i_2_n_1 ;
  wire \data_p1[16]_i_3_n_1 ;
  wire \data_p1[17]_i_1__0_n_1 ;
  wire \data_p1[17]_i_2_n_1 ;
  wire \data_p1[17]_i_3_n_1 ;
  wire \data_p1[18]_i_1__0_n_1 ;
  wire \data_p1[18]_i_2_n_1 ;
  wire \data_p1[18]_i_3_n_1 ;
  wire \data_p1[19]_i_1__0_n_1 ;
  wire \data_p1[19]_i_2_n_1 ;
  wire \data_p1[19]_i_3_n_1 ;
  wire \data_p1[1]_i_1__0_n_1 ;
  wire \data_p1[1]_i_2_n_1 ;
  wire \data_p1[1]_i_3_n_1 ;
  wire \data_p1[20]_i_1__0_n_1 ;
  wire \data_p1[20]_i_2_n_1 ;
  wire \data_p1[20]_i_3_n_1 ;
  wire \data_p1[21]_i_1__0_n_1 ;
  wire \data_p1[21]_i_2_n_1 ;
  wire \data_p1[21]_i_3_n_1 ;
  wire \data_p1[22]_i_1__0_n_1 ;
  wire \data_p1[22]_i_2_n_1 ;
  wire \data_p1[22]_i_3_n_1 ;
  wire \data_p1[23]_i_1__0_n_1 ;
  wire \data_p1[23]_i_2_n_1 ;
  wire \data_p1[23]_i_3_n_1 ;
  wire \data_p1[24]_i_1__0_n_1 ;
  wire \data_p1[24]_i_2_n_1 ;
  wire \data_p1[24]_i_3_n_1 ;
  wire \data_p1[25]_i_1__0_n_1 ;
  wire \data_p1[25]_i_3_n_1 ;
  wire \data_p1[25]_i_4_n_1 ;
  wire \data_p1[26]_i_1__0_n_1 ;
  wire \data_p1[27]_i_1__0_n_1 ;
  wire \data_p1[28]_i_1__0_n_1 ;
  wire \data_p1[29]_i_1__0_n_1 ;
  wire \data_p1[2]_i_1__0_n_1 ;
  wire \data_p1[2]_i_2_n_1 ;
  wire \data_p1[2]_i_3_n_1 ;
  wire \data_p1[30]_i_1__0_n_1 ;
  wire \data_p1[31]_i_2__0_n_1 ;
  wire \data_p1[3]_i_1__0_n_1 ;
  wire \data_p1[3]_i_2_n_1 ;
  wire \data_p1[3]_i_3_n_1 ;
  wire \data_p1[4]_i_1__0_n_1 ;
  wire \data_p1[4]_i_2_n_1 ;
  wire \data_p1[4]_i_3_n_1 ;
  wire \data_p1[5]_i_1__0_n_1 ;
  wire \data_p1[5]_i_2_n_1 ;
  wire \data_p1[5]_i_3_n_1 ;
  wire \data_p1[6]_i_1__0_n_1 ;
  wire \data_p1[6]_i_2__0_n_1 ;
  wire \data_p1[6]_i_3_n_1 ;
  wire \data_p1[7]_i_1__0_n_1 ;
  wire \data_p1[7]_i_2_n_1 ;
  wire \data_p1[7]_i_3_n_1 ;
  wire \data_p1[8]_i_1__0_n_1 ;
  wire \data_p1[8]_i_2_n_1 ;
  wire \data_p1[8]_i_3_n_1 ;
  wire \data_p1[9]_i_1__0_n_1 ;
  wire \data_p1[9]_i_2_n_1 ;
  wire \data_p1[9]_i_3_n_1 ;
  wire \data_p1_reg[0]_0 ;
  wire \data_p1_reg[0]_1 ;
  wire \data_p1_reg[0]_2 ;
  wire \data_p1_reg[0]_3 ;
  wire \data_p1_reg[0]_4 ;
  wire \data_p1_reg[10]_0 ;
  wire \data_p1_reg[10]_1 ;
  wire \data_p1_reg[10]_2 ;
  wire \data_p1_reg[11]_0 ;
  wire \data_p1_reg[11]_1 ;
  wire \data_p1_reg[11]_2 ;
  wire \data_p1_reg[12]_0 ;
  wire \data_p1_reg[12]_1 ;
  wire \data_p1_reg[12]_2 ;
  wire \data_p1_reg[13]_0 ;
  wire \data_p1_reg[13]_1 ;
  wire \data_p1_reg[13]_2 ;
  wire \data_p1_reg[14]_0 ;
  wire \data_p1_reg[14]_1 ;
  wire \data_p1_reg[14]_2 ;
  wire \data_p1_reg[15]_0 ;
  wire \data_p1_reg[15]_1 ;
  wire \data_p1_reg[15]_2 ;
  wire \data_p1_reg[16]_0 ;
  wire \data_p1_reg[16]_1 ;
  wire \data_p1_reg[16]_2 ;
  wire \data_p1_reg[17]_0 ;
  wire \data_p1_reg[17]_1 ;
  wire \data_p1_reg[17]_2 ;
  wire \data_p1_reg[18]_0 ;
  wire \data_p1_reg[18]_1 ;
  wire \data_p1_reg[18]_2 ;
  wire \data_p1_reg[19]_0 ;
  wire \data_p1_reg[19]_1 ;
  wire \data_p1_reg[19]_2 ;
  wire \data_p1_reg[1]_0 ;
  wire \data_p1_reg[1]_1 ;
  wire \data_p1_reg[1]_2 ;
  wire \data_p1_reg[20]_0 ;
  wire \data_p1_reg[20]_1 ;
  wire \data_p1_reg[20]_2 ;
  wire \data_p1_reg[21]_0 ;
  wire \data_p1_reg[21]_1 ;
  wire \data_p1_reg[21]_2 ;
  wire \data_p1_reg[22]_0 ;
  wire \data_p1_reg[22]_1 ;
  wire \data_p1_reg[22]_2 ;
  wire \data_p1_reg[23]_0 ;
  wire \data_p1_reg[23]_1 ;
  wire \data_p1_reg[23]_2 ;
  wire \data_p1_reg[24]_0 ;
  wire \data_p1_reg[24]_1 ;
  wire \data_p1_reg[24]_2 ;
  wire \data_p1_reg[25]_0 ;
  wire \data_p1_reg[25]_1 ;
  wire \data_p1_reg[25]_2 ;
  wire \data_p1_reg[26]_0 ;
  wire \data_p1_reg[26]_1 ;
  wire \data_p1_reg[26]_2 ;
  wire \data_p1_reg[27]_0 ;
  wire \data_p1_reg[27]_1 ;
  wire \data_p1_reg[27]_2 ;
  wire \data_p1_reg[28]_0 ;
  wire \data_p1_reg[28]_1 ;
  wire \data_p1_reg[28]_2 ;
  wire \data_p1_reg[29]_0 ;
  wire \data_p1_reg[29]_1 ;
  wire \data_p1_reg[29]_2 ;
  wire \data_p1_reg[2]_0 ;
  wire \data_p1_reg[2]_1 ;
  wire \data_p1_reg[2]_2 ;
  wire \data_p1_reg[30]_0 ;
  wire \data_p1_reg[30]_1 ;
  wire \data_p1_reg[30]_2 ;
  wire [31:0]\data_p1_reg[31]_0 ;
  wire \data_p1_reg[31]_1 ;
  wire \data_p1_reg[31]_2 ;
  wire \data_p1_reg[31]_3 ;
  wire \data_p1_reg[3]_0 ;
  wire \data_p1_reg[3]_1 ;
  wire \data_p1_reg[3]_2 ;
  wire \data_p1_reg[4]_0 ;
  wire \data_p1_reg[4]_1 ;
  wire \data_p1_reg[4]_2 ;
  wire \data_p1_reg[5]_0 ;
  wire \data_p1_reg[5]_1 ;
  wire \data_p1_reg[5]_2 ;
  wire \data_p1_reg[6]_0 ;
  wire \data_p1_reg[6]_1 ;
  wire \data_p1_reg[6]_2 ;
  wire \data_p1_reg[7]_0 ;
  wire \data_p1_reg[7]_1 ;
  wire \data_p1_reg[7]_2 ;
  wire \data_p1_reg[8]_0 ;
  wire \data_p1_reg[8]_1 ;
  wire \data_p1_reg[8]_2 ;
  wire \data_p1_reg[9]_0 ;
  wire \data_p1_reg[9]_1 ;
  wire \data_p1_reg[9]_2 ;
  wire [31:0]data_p2;
  wire \data_p2[0]_i_10_n_1 ;
  wire \data_p2[0]_i_9_n_1 ;
  wire \data_p2[10]_i_10_n_1 ;
  wire \data_p2[10]_i_9_n_1 ;
  wire \data_p2[11]_i_10_n_1 ;
  wire \data_p2[11]_i_9_n_1 ;
  wire \data_p2[12]_i_10_n_1 ;
  wire \data_p2[12]_i_9_n_1 ;
  wire \data_p2[13]_i_10_n_1 ;
  wire \data_p2[13]_i_9_n_1 ;
  wire \data_p2[14]_i_10_n_1 ;
  wire \data_p2[14]_i_9_n_1 ;
  wire \data_p2[15]_i_10_n_1 ;
  wire \data_p2[15]_i_9_n_1 ;
  wire \data_p2[16]_i_10_n_1 ;
  wire \data_p2[16]_i_9_n_1 ;
  wire \data_p2[17]_i_10_n_1 ;
  wire \data_p2[17]_i_9_n_1 ;
  wire \data_p2[18]_i_10_n_1 ;
  wire \data_p2[18]_i_9_n_1 ;
  wire \data_p2[19]_i_10_n_1 ;
  wire \data_p2[19]_i_9_n_1 ;
  wire \data_p2[1]_i_10_n_1 ;
  wire \data_p2[1]_i_9_n_1 ;
  wire \data_p2[20]_i_10_n_1 ;
  wire \data_p2[20]_i_9_n_1 ;
  wire \data_p2[21]_i_10_n_1 ;
  wire \data_p2[21]_i_9_n_1 ;
  wire \data_p2[22]_i_10_n_1 ;
  wire \data_p2[22]_i_9_n_1 ;
  wire \data_p2[23]_i_10_n_1 ;
  wire \data_p2[23]_i_9_n_1 ;
  wire \data_p2[24]_i_10_n_1 ;
  wire \data_p2[24]_i_9_n_1 ;
  wire \data_p2[25]_i_10_n_1 ;
  wire \data_p2[25]_i_11_n_1 ;
  wire \data_p2[26]_i_10_n_1 ;
  wire \data_p2[26]_i_11_n_1 ;
  wire \data_p2[27]_i_10_n_1 ;
  wire \data_p2[27]_i_11_n_1 ;
  wire \data_p2[28]_i_10_n_1 ;
  wire \data_p2[28]_i_11_n_1 ;
  wire \data_p2[29]_i_10_n_1 ;
  wire \data_p2[29]_i_11_n_1 ;
  wire \data_p2[2]_i_10_n_1 ;
  wire \data_p2[2]_i_9_n_1 ;
  wire \data_p2[30]_i_10_n_1 ;
  wire \data_p2[30]_i_11_n_1 ;
  wire [0:0]\data_p2[31]_i_15 ;
  wire \data_p2[31]_i_19_n_1 ;
  wire \data_p2[31]_i_20_n_1 ;
  wire \data_p2[31]_i_21_n_1 ;
  wire [6:0]\data_p2[31]_i_25 ;
  wire \data_p2[31]_i_30_n_1 ;
  wire \data_p2[31]_i_3_n_1 ;
  wire \data_p2[31]_i_6_n_1 ;
  wire \data_p2[31]_i_7 ;
  wire \data_p2[31]_i_7_0 ;
  wire \data_p2[31]_i_7_1 ;
  wire [31:0]\data_p2[31]_i_8_0 ;
  wire [31:0]\data_p2[31]_i_8_1 ;
  wire [31:0]\data_p2[31]_i_8_2 ;
  wire [31:0]\data_p2[31]_i_8_3 ;
  wire [31:0]\data_p2[31]_i_8_4 ;
  wire [31:0]\data_p2[31]_i_8_5 ;
  wire \data_p2[3]_i_10_n_1 ;
  wire \data_p2[3]_i_9_n_1 ;
  wire \data_p2[4]_i_10_n_1 ;
  wire \data_p2[4]_i_9_n_1 ;
  wire \data_p2[5]_i_10_n_1 ;
  wire \data_p2[5]_i_9_n_1 ;
  wire \data_p2[6]_i_10_n_1 ;
  wire \data_p2[6]_i_9_n_1 ;
  wire \data_p2[7]_i_10_n_1 ;
  wire \data_p2[7]_i_9_n_1 ;
  wire \data_p2[8]_i_10_n_1 ;
  wire \data_p2[8]_i_9_n_1 ;
  wire \data_p2[9]_i_10_n_1 ;
  wire \data_p2[9]_i_9_n_1 ;
  wire \data_p2_reg[0]_0 ;
  wire [28:0]\data_p2_reg[31]_0 ;
  wire [28:0]\data_p2_reg[31]_1 ;
  wire [28:0]\data_p2_reg[31]_2 ;
  wire [31:0]\data_p2_reg[31]_3 ;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire \empty_8_reg_4013_pp0_iter1_reg_reg[0] ;
  wire \empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ;
  wire gmem_addr_18_read_reg_43040;
  wire \gmem_addr_1_reg_3457_reg[0] ;
  wire \gmem_addr_1_reg_3457_reg[10] ;
  wire \gmem_addr_1_reg_3457_reg[11] ;
  wire \gmem_addr_1_reg_3457_reg[12] ;
  wire \gmem_addr_1_reg_3457_reg[13] ;
  wire \gmem_addr_1_reg_3457_reg[14] ;
  wire \gmem_addr_1_reg_3457_reg[15] ;
  wire \gmem_addr_1_reg_3457_reg[16] ;
  wire \gmem_addr_1_reg_3457_reg[17] ;
  wire \gmem_addr_1_reg_3457_reg[18] ;
  wire \gmem_addr_1_reg_3457_reg[19] ;
  wire \gmem_addr_1_reg_3457_reg[1] ;
  wire \gmem_addr_1_reg_3457_reg[20] ;
  wire \gmem_addr_1_reg_3457_reg[21] ;
  wire \gmem_addr_1_reg_3457_reg[22] ;
  wire \gmem_addr_1_reg_3457_reg[23] ;
  wire \gmem_addr_1_reg_3457_reg[24] ;
  wire \gmem_addr_1_reg_3457_reg[25] ;
  wire \gmem_addr_1_reg_3457_reg[26] ;
  wire \gmem_addr_1_reg_3457_reg[27] ;
  wire \gmem_addr_1_reg_3457_reg[28] ;
  wire \gmem_addr_1_reg_3457_reg[29] ;
  wire \gmem_addr_1_reg_3457_reg[2] ;
  wire \gmem_addr_1_reg_3457_reg[30] ;
  wire \gmem_addr_1_reg_3457_reg[31] ;
  wire \gmem_addr_1_reg_3457_reg[3] ;
  wire \gmem_addr_1_reg_3457_reg[4] ;
  wire \gmem_addr_1_reg_3457_reg[5] ;
  wire \gmem_addr_1_reg_3457_reg[6] ;
  wire \gmem_addr_1_reg_3457_reg[7] ;
  wire \gmem_addr_1_reg_3457_reg[8] ;
  wire \gmem_addr_1_reg_3457_reg[9] ;
  wire gmem_addr_20_read_reg_43810;
  wire [5:0]gmem_addr_20_reg_3802;
  wire \gmem_addr_24_reg_3826_reg[0] ;
  wire \gmem_addr_24_reg_3826_reg[10] ;
  wire \gmem_addr_24_reg_3826_reg[13] ;
  wire \gmem_addr_24_reg_3826_reg[15] ;
  wire \gmem_addr_24_reg_3826_reg[16] ;
  wire \gmem_addr_24_reg_3826_reg[17] ;
  wire \gmem_addr_24_reg_3826_reg[19] ;
  wire \gmem_addr_24_reg_3826_reg[1] ;
  wire \gmem_addr_24_reg_3826_reg[20] ;
  wire \gmem_addr_24_reg_3826_reg[21] ;
  wire \gmem_addr_24_reg_3826_reg[23] ;
  wire \gmem_addr_24_reg_3826_reg[24] ;
  wire \gmem_addr_24_reg_3826_reg[25] ;
  wire \gmem_addr_24_reg_3826_reg[26] ;
  wire \gmem_addr_24_reg_3826_reg[27] ;
  wire \gmem_addr_24_reg_3826_reg[31] ;
  wire \gmem_addr_24_reg_3826_reg[4] ;
  wire \gmem_addr_24_reg_3826_reg[6] ;
  wire \gmem_addr_24_reg_3826_reg[7] ;
  wire \gmem_addr_24_reg_3826_reg[8] ;
  wire \gmem_addr_26_reg_3838_reg[11] ;
  wire \gmem_addr_26_reg_3838_reg[12] ;
  wire \gmem_addr_26_reg_3838_reg[14] ;
  wire \gmem_addr_26_reg_3838_reg[18] ;
  wire \gmem_addr_26_reg_3838_reg[22] ;
  wire \gmem_addr_26_reg_3838_reg[2] ;
  wire \gmem_addr_26_reg_3838_reg[3] ;
  wire \gmem_addr_26_reg_3838_reg[5] ;
  wire \gmem_addr_26_reg_3838_reg[9] ;
  wire grp_fu_1084_ce;
  wire grp_fu_3096_ce;
  wire grp_fu_3110_ce;
  wire grp_fu_3124_ce;
  wire grp_fu_3139_ce;
  wire grp_fu_3147_ce;
  wire grp_fu_3154_ce;
  wire grp_fu_3161_ce;
  wire grp_fu_3176_ce;
  wire grp_fu_3197_ce;
  wire grp_fu_936_ce;
  wire \i_0_reg_816_reg[0] ;
  wire \icmp_ln27_reg_3255_reg[0] ;
  wire \icmp_ln27_reg_3255_reg[0]_0 ;
  wire \icmp_ln27_reg_3255_reg[0]_1 ;
  wire \icmp_ln27_reg_3255_reg[0]_10 ;
  wire \icmp_ln27_reg_3255_reg[0]_11 ;
  wire \icmp_ln27_reg_3255_reg[0]_12 ;
  wire \icmp_ln27_reg_3255_reg[0]_2 ;
  wire \icmp_ln27_reg_3255_reg[0]_3 ;
  wire \icmp_ln27_reg_3255_reg[0]_4 ;
  wire \icmp_ln27_reg_3255_reg[0]_5 ;
  wire \icmp_ln27_reg_3255_reg[0]_6 ;
  wire \icmp_ln27_reg_3255_reg[0]_7 ;
  wire \icmp_ln27_reg_3255_reg[0]_8 ;
  wire \icmp_ln27_reg_3255_reg[0]_9 ;
  wire icmp_ln28_reg_3265;
  wire [0:0]\icmp_ln28_reg_3265_reg[0] ;
  wire load_p1;
  wire load_p1_from_p2;
  wire load_p2;
  wire \loop[12].remd_tmp_reg[13][0] ;
  wire \loop[12].remd_tmp_reg[13][0]_0 ;
  wire \loop[4].remd_tmp[5][4]_i_3__0_n_1 ;
  wire \loop[4].remd_tmp[5][4]_i_3_n_1 ;
  wire \loop[4].remd_tmp[5][4]_i_8_n_1 ;
  wire m_reg_reg;
  wire m_reg_reg_0;
  wire [0:0]m_reg_reg_1;
  wire m_reg_reg_i_3_n_1;
  wire m_reg_reg_i_4__0_n_1;
  wire [1:0]next__0;
  wire reg_8440;
  wire reg_8600;
  wire reg_8640;
  wire reg_8680;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__0_n_1;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]s_ready_t_reg_2;
  wire s_ready_t_reg_3;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_1 ;
  wire \state[1]_i_1__0_n_1 ;
  wire [1:0]state__0;
  wire [0:0]\state_reg[0]_0 ;

  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h000E0F00)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_3),
        .I1(\FSM_sequential_state[1]_i_3_n_1 ),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'h3E023E023E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(s_ready_t_reg_3),
        .I5(\FSM_sequential_state[1]_i_3_n_1 ),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF10)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\FSM_sequential_state[1]_i_7_n_1 ),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm_reg[10] ),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\FSM_sequential_state[1]_i_3_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \FSM_sequential_state[1]_i_6 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(\data_p2[31]_i_25 [6]),
        .O(\icmp_ln27_reg_3255_reg[0]_3 ));
  LUT4 #(
    .INIT(16'hCCCD)) 
    \FSM_sequential_state[1]_i_7 
       (.I0(\data_p2[31]_i_25 [3]),
        .I1(s_ready_t_reg_1),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(ap_CS_fsm_pp0_stage4),
        .O(\FSM_sequential_state[1]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h3000000020000000)) 
    \FSM_sequential_state[1]_i_9 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [4]),
        .O(\ap_CS_fsm_reg[12] ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'h080A0000080A080A)) 
    \add_ln42_32_reg_3548[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(s_ready_t_reg_0),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A800A8A8)) 
    \add_ln42_5_reg_3532[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[7]_2 ));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    \add_ln47_10_reg_4462[15]_i_1 
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    \add_ln47_11_reg_4482[16]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[8]_1 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    add_ln47_13_reg_3924_reg_i_2
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage14),
        .I5(add_ln47_13_reg_3924_reg_i_6_n_1),
        .O(\icmp_ln27_reg_3255_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7FFF7F7)) 
    add_ln47_13_reg_3924_reg_i_6
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(add_ln47_13_reg_3924_reg_i_6_n_1));
  LUT6 #(
    .INIT(64'hEEEEEEEEEAAAEEEE)) 
    add_ln47_14_reg_4309_reg_i_1
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(ap_CS_fsm_pp0_stage26),
        .I2(Q),
        .I3(s_ready_t_reg_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(\i_0_reg_816_reg[0] ),
        .O(\ap_CS_fsm_reg[27] ));
  LUT5 #(
    .INIT(32'h20000000)) 
    add_ln47_14_reg_4309_reg_i_3
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(add_ln47_2_reg_4477_reg),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(\data_p2[31]_i_25 [1]),
        .O(ap_enable_reg_pp0_iter1_reg_3));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7FFF7F7)) 
    add_ln47_15_reg_4008_reg_i_7
       (.I0(ap_CS_fsm_pp0_stage6),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF40000000)) 
    add_ln47_16_reg_4057_reg_i_2
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage19),
        .I5(\ap_CS_fsm_reg[10] ),
        .O(reg_8640));
  LUT6 #(
    .INIT(64'h3000000020000000)) 
    add_ln47_19_reg_4147_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [4]),
        .O(reg_8680));
  LUT5 #(
    .INIT(32'h3030FFBA)) 
    add_ln47_1_reg_4543_reg_i_1
       (.I0(\data_p2[31]_i_25 [4]),
        .I1(s_ready_t_reg_1),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage11),
        .I4(add_ln47_1_reg_4543_reg),
        .O(grp_fu_3197_ce));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    add_ln47_1_reg_4543_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    add_ln47_22_reg_4553_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[10]_0 ));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    add_ln47_2_reg_4477_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    add_ln47_6_reg_4386_reg_i_3
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(gmem_addr_20_read_reg_43810),
        .O(I_RREADY1));
  LUT4 #(
    .INIT(16'h00FE)) 
    add_ln47_7_reg_4457_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(ap_CS_fsm_pp0_stage4),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(s_ready_t_reg_1),
        .O(\ap_CS_fsm_reg[6]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[11]_i_2 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .O(\icmp_ln27_reg_3255_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hFBBB)) 
    \ap_CS_fsm[27]_i_1 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .O(\icmp_ln27_reg_3255_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hAABFAAAAAAAAAAAA)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(Q),
        .I2(s_ready_t_reg_0),
        .I3(add_ln47_2_reg_4477_reg),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(\data_p2[31]_i_25 [1]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h8888FF8F)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(\data_p2[31]_i_25 [3]),
        .I2(ap_enable_reg_pp0_iter1_reg_4),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(\ap_CS_fsm[4]_i_2_n_1 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h0222FFFF)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(add_ln47_2_reg_4477_reg),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(\data_p2[31]_i_25 [2]),
        .O(\ap_CS_fsm[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h5CCC0CCC00000000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_i_2_n_1),
        .I3(\ap_CS_fsm[4]_i_2_n_1 ),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage26),
        .O(ap_enable_reg_pp0_iter1_i_2_n_1));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[0]_3 ),
        .I3(\gmem_addr_1_reg_3457_reg[0] ),
        .I4(\data_p1_reg[0]_4 ),
        .I5(\data_p1[0]_i_2_n_1 ),
        .O(\data_p1[0]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[0]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [0]),
        .I2(\data_p1[0]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [0]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[0]_i_3 
       (.I0(\data_p2_reg[31]_2 [0]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[10]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[10] ),
        .I4(\data_p1_reg[10]_2 ),
        .I5(\data_p1[10]_i_2_n_1 ),
        .O(\data_p1[10]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \data_p1[10]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [10]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\data_p1[10]_i_3_n_1 ),
        .I4(\data_p2_reg[31]_1 [10]),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(\data_p1[10]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[10]_i_3 
       (.I0(\data_p2_reg[31]_2 [10]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[10]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[11]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[11] ),
        .I4(\data_p1_reg[11]_2 ),
        .I5(\data_p1[11]_i_2_n_1 ),
        .O(\data_p1[11]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[11]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [11]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [11]),
        .I5(\data_p1[11]_i_3_n_1 ),
        .O(\data_p1[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[11]_i_3 
       (.I0(\data_p2_reg[31]_2 [11]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[12]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[12] ),
        .I4(\data_p1_reg[12]_2 ),
        .I5(\data_p1[12]_i_2_n_1 ),
        .O(\data_p1[12]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[12]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [12]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [12]),
        .I5(\data_p1[12]_i_3_n_1 ),
        .O(\data_p1[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[12]_i_3 
       (.I0(\data_p2_reg[31]_2 [12]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[12]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[13]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[13] ),
        .I4(\data_p1_reg[13]_2 ),
        .I5(\data_p1[13]_i_2_n_1 ),
        .O(\data_p1[13]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \data_p1[13]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [13]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\data_p1[13]_i_3_n_1 ),
        .I4(\data_p2_reg[31]_1 [13]),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(\data_p1[13]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[13]_i_3 
       (.I0(\data_p2_reg[31]_2 [13]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[13]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[14]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[14] ),
        .I4(\data_p1_reg[14]_2 ),
        .I5(\data_p1[14]_i_2_n_1 ),
        .O(\data_p1[14]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[14]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [14]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [14]),
        .I5(\data_p1[14]_i_3_n_1 ),
        .O(\data_p1[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[14]_i_3 
       (.I0(\data_p2_reg[31]_2 [14]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[14]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[15]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[15] ),
        .I4(\data_p1_reg[15]_2 ),
        .I5(\data_p1[15]_i_2_n_1 ),
        .O(\data_p1[15]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[15]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [15]),
        .I2(\data_p1[15]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [15]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[15]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[15]_i_3 
       (.I0(\data_p2_reg[31]_2 [15]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[16]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[16] ),
        .I4(\data_p1_reg[16]_2 ),
        .I5(\data_p1[16]_i_2_n_1 ),
        .O(\data_p1[16]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[16]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [16]),
        .I2(\data_p1[16]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [16]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[16]_i_3 
       (.I0(\data_p2_reg[31]_2 [16]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[16]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[17]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[17] ),
        .I4(\data_p1_reg[17]_2 ),
        .I5(\data_p1[17]_i_2_n_1 ),
        .O(\data_p1[17]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[17]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [17]),
        .I2(\data_p1[17]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [17]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[17]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[17]_i_3 
       (.I0(\data_p2_reg[31]_2 [17]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[17]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[18]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[18] ),
        .I4(\data_p1_reg[18]_2 ),
        .I5(\data_p1[18]_i_2_n_1 ),
        .O(\data_p1[18]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[18]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [18]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [18]),
        .I5(\data_p1[18]_i_3_n_1 ),
        .O(\data_p1[18]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[18]_i_3 
       (.I0(\data_p2_reg[31]_2 [18]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[18]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[19]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[19] ),
        .I4(\data_p1_reg[19]_2 ),
        .I5(\data_p1[19]_i_2_n_1 ),
        .O(\data_p1[19]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \data_p1[19]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [19]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\data_p1[19]_i_3_n_1 ),
        .I4(\data_p2_reg[31]_1 [19]),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(\data_p1[19]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[19]_i_3 
       (.I0(\data_p2_reg[31]_2 [19]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[19]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[1]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[1] ),
        .I4(\data_p1_reg[1]_2 ),
        .I5(\data_p1[1]_i_2_n_1 ),
        .O(\data_p1[1]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \data_p1[1]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [1]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\data_p1[1]_i_3_n_1 ),
        .I4(\data_p2_reg[31]_1 [1]),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(\data_p1[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[1]_i_3 
       (.I0(\data_p2_reg[31]_2 [1]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[1]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[20]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[20] ),
        .I4(\data_p1_reg[20]_2 ),
        .I5(\data_p1[20]_i_2_n_1 ),
        .O(\data_p1[20]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[20]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [20]),
        .I2(\data_p1[20]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [20]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[20]_i_3 
       (.I0(\data_p2_reg[31]_2 [20]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[20]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[21]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[21] ),
        .I4(\data_p1_reg[21]_2 ),
        .I5(\data_p1[21]_i_2_n_1 ),
        .O(\data_p1[21]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \data_p1[21]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [21]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\data_p1[21]_i_3_n_1 ),
        .I4(\data_p2_reg[31]_1 [21]),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(\data_p1[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[21]_i_3 
       (.I0(\data_p2_reg[31]_2 [21]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[21]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[22]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[22] ),
        .I4(\data_p1_reg[22]_2 ),
        .I5(\data_p1[22]_i_2_n_1 ),
        .O(\data_p1[22]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[22]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [22]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [22]),
        .I5(\data_p1[22]_i_3_n_1 ),
        .O(\data_p1[22]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[22]_i_3 
       (.I0(\data_p2_reg[31]_2 [22]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[22]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[23]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[23] ),
        .I4(\data_p1_reg[23]_2 ),
        .I5(\data_p1[23]_i_2_n_1 ),
        .O(\data_p1[23]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[23]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [23]),
        .I2(\data_p1[23]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [23]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[23]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[23]_i_3 
       (.I0(\data_p2_reg[31]_2 [23]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[24]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[24] ),
        .I4(\data_p1_reg[24]_2 ),
        .I5(\data_p1[24]_i_2_n_1 ),
        .O(\data_p1[24]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[24]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [24]),
        .I2(\data_p1[24]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [24]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[24]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[24]_i_3 
       (.I0(\data_p2_reg[31]_2 [24]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[24]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[25]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[25] ),
        .I4(\data_p1_reg[25]_2 ),
        .I5(\data_p1[25]_i_3_n_1 ),
        .O(\data_p1[25]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[25]_i_2 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(load_p1_from_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[25]_i_3 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [25]),
        .I2(\data_p1[25]_i_4_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [25]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[25]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[25]_i_4 
       (.I0(\data_p2_reg[31]_2 [25]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[25]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[26]_1 ),
        .I4(\gmem_addr_1_reg_3457_reg[26] ),
        .I5(\data_p1_reg[26]_2 ),
        .O(\data_p1[26]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data_p1[26]_i_3 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(gmem_addr_20_reg_3802[0]),
        .O(\icmp_ln27_reg_3255_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[27]_1 ),
        .I4(\gmem_addr_1_reg_3457_reg[27] ),
        .I5(\data_p1_reg[27]_2 ),
        .O(\data_p1[27]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data_p1[27]_i_3 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(gmem_addr_20_reg_3802[1]),
        .O(\icmp_ln27_reg_3255_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[28]_1 ),
        .I4(\gmem_addr_1_reg_3457_reg[28] ),
        .I5(\data_p1_reg[28]_2 ),
        .O(\data_p1[28]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data_p1[28]_i_3 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(gmem_addr_20_reg_3802[2]),
        .O(\icmp_ln27_reg_3255_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[29]_1 ),
        .I4(\gmem_addr_1_reg_3457_reg[29] ),
        .I5(\data_p1_reg[29]_2 ),
        .O(\data_p1[29]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data_p1[29]_i_3 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(gmem_addr_20_reg_3802[3]),
        .O(\icmp_ln27_reg_3255_reg[0]_9 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[2]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[2] ),
        .I4(\data_p1_reg[2]_2 ),
        .I5(\data_p1[2]_i_2_n_1 ),
        .O(\data_p1[2]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[2]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [2]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [2]),
        .I5(\data_p1[2]_i_3_n_1 ),
        .O(\data_p1[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[2]_i_3 
       (.I0(\data_p2_reg[31]_2 [2]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[2]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[30]_1 ),
        .I4(\gmem_addr_1_reg_3457_reg[30] ),
        .I5(\data_p1_reg[30]_2 ),
        .O(\data_p1[30]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data_p1[30]_i_3 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(gmem_addr_20_reg_3802[4]),
        .O(\icmp_ln27_reg_3255_reg[0]_10 ));
  LUT5 #(
    .INIT(32'h00E0F0EE)) 
    \data_p1[31]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_3_n_1 ),
        .I1(s_ready_t_reg_3),
        .I2(rs2f_rreq_ack),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(load_p1));
  LUT6 #(
    .INIT(64'hFBFBFBFB08FB0808)) 
    \data_p1[31]_i_2__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p1_reg[31]_2 ),
        .I4(\gmem_addr_1_reg_3457_reg[31] ),
        .I5(\data_p1_reg[31]_3 ),
        .O(\data_p1[31]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \data_p1[31]_i_4 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(gmem_addr_20_reg_3802[5]),
        .O(\icmp_ln27_reg_3255_reg[0]_11 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[3]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[3] ),
        .I4(\data_p1_reg[3]_2 ),
        .I5(\data_p1[3]_i_2_n_1 ),
        .O(\data_p1[3]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[3]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [3]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [3]),
        .I5(\data_p1[3]_i_3_n_1 ),
        .O(\data_p1[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[3]_i_3 
       (.I0(\data_p2_reg[31]_2 [3]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[4]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[4] ),
        .I4(\data_p1_reg[4]_2 ),
        .I5(\data_p1[4]_i_2_n_1 ),
        .O(\data_p1[4]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFFFFFF4)) 
    \data_p1[4]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [4]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(\data_p1[4]_i_3_n_1 ),
        .I4(\data_p2_reg[31]_1 [4]),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(\data_p1[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[4]_i_3 
       (.I0(\data_p2_reg[31]_2 [4]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[5]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[5] ),
        .I4(\data_p1_reg[5]_2 ),
        .I5(\data_p1[5]_i_2_n_1 ),
        .O(\data_p1[5]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[5]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [5]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [5]),
        .I5(\data_p1[5]_i_3_n_1 ),
        .O(\data_p1[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[5]_i_3 
       (.I0(\data_p2_reg[31]_2 [5]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[6]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[6] ),
        .I4(\data_p1_reg[6]_2 ),
        .I5(\data_p1[6]_i_2__0_n_1 ),
        .O(\data_p1[6]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[6]_i_2__0 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [6]),
        .I2(\data_p1[6]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [6]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[6]_i_2__0_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[6]_i_3 
       (.I0(\data_p2_reg[31]_2 [6]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[6]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[7]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[7] ),
        .I4(\data_p1_reg[7]_2 ),
        .I5(\data_p1[7]_i_2_n_1 ),
        .O(\data_p1[7]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[7]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [7]),
        .I2(\data_p1[7]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [7]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[7]_i_3 
       (.I0(\data_p2_reg[31]_2 [7]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[8]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[8] ),
        .I4(\data_p1_reg[8]_2 ),
        .I5(\data_p1[8]_i_2_n_1 ),
        .O(\data_p1[8]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[8]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [8]),
        .I2(\data_p1[8]_i_3_n_1 ),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [8]),
        .I5(ap_enable_reg_pp0_iter1_reg_2),
        .O(\data_p1[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[8]_i_3 
       (.I0(\data_p2_reg[31]_2 [8]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[8]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8B88BBBB8B888B88)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(load_p1_from_p2),
        .I2(\data_p1_reg[9]_1 ),
        .I3(\gmem_addr_1_reg_3457_reg[9] ),
        .I4(\data_p1_reg[9]_2 ),
        .I5(\data_p1[9]_i_2_n_1 ),
        .O(\data_p1[9]_i_1__0_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4FFF4F4)) 
    \data_p1[9]_i_2 
       (.I0(\data_p1_reg[0]_0 ),
        .I1(\data_p2_reg[31]_0 [9]),
        .I2(ap_enable_reg_pp0_iter1_reg_2),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(\data_p2_reg[31]_1 [9]),
        .I5(\data_p1[9]_i_3_n_1 ),
        .O(\data_p1[9]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \data_p1[9]_i_3 
       (.I0(\data_p2_reg[31]_2 [9]),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\data_p1[9]_i_3_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_2__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_1 ),
        .Q(\data_p1_reg[31]_0 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[0]_i_10 
       (.I0(\data_p2[31]_i_8_3 [0]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [0]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [0]),
        .O(\data_p2[0]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[0]_i_3 
       (.I0(\data_p2[0]_i_9_n_1 ),
        .I1(\data_p2[0]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[0]_1 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[0] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[0]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [0]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [0]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[0]_i_9 
       (.I0(\data_p2[31]_i_8_0 [0]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [0]),
        .I3(\data_p2[31]_i_8_2 [0]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[0]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[10]_i_10 
       (.I0(\data_p2[31]_i_8_3 [10]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [10]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [10]),
        .O(\data_p2[10]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[10]_i_3 
       (.I0(\data_p2[10]_i_9_n_1 ),
        .I1(\data_p2[10]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[10]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[10] ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \data_p2[10]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [10]),
        .I2(\data_p2_reg[31]_2 [10]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_24_reg_3826_reg[10] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[10]_i_9 
       (.I0(\data_p2[31]_i_8_0 [10]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [10]),
        .I3(\data_p2[31]_i_8_2 [10]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[10]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[11]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [11]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [11]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [11]),
        .O(\data_p2[11]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[11]_i_3 
       (.I0(\data_p2[11]_i_9_n_1 ),
        .I1(\data_p2[11]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[11]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[11] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[11]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [11]),
        .I2(\data_p2_reg[31]_1 [11]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[11] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[11]_i_9 
       (.I0(\data_p2[31]_i_8_0 [11]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [11]),
        .I3(\data_p2[31]_i_8_2 [11]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[12]_i_10 
       (.I0(\data_p2[31]_i_8_3 [12]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [12]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [12]),
        .O(\data_p2[12]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[12]_i_3 
       (.I0(\data_p2[12]_i_9_n_1 ),
        .I1(\data_p2[12]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[12]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[12] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[12]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [12]),
        .I2(\data_p2_reg[31]_1 [12]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[12] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[12]_i_9 
       (.I0(\data_p2[31]_i_8_0 [12]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [12]),
        .I3(\data_p2[31]_i_8_2 [12]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[12]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[13]_i_10 
       (.I0(\data_p2[31]_i_8_3 [13]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [13]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [13]),
        .O(\data_p2[13]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[13]_i_3 
       (.I0(\data_p2[13]_i_9_n_1 ),
        .I1(\data_p2[13]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[13]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[13] ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \data_p2[13]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [13]),
        .I2(\data_p2_reg[31]_2 [13]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_24_reg_3826_reg[13] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[13]_i_9 
       (.I0(\data_p2[31]_i_8_0 [13]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [13]),
        .I3(\data_p2[31]_i_8_2 [13]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[14]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [14]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [14]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [14]),
        .O(\data_p2[14]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[14]_i_3 
       (.I0(\data_p2[14]_i_9_n_1 ),
        .I1(\data_p2[14]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[14]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[14] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[14]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [14]),
        .I2(\data_p2_reg[31]_1 [14]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[14] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[14]_i_9 
       (.I0(\data_p2[31]_i_8_0 [14]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [14]),
        .I3(\data_p2[31]_i_8_2 [14]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[15]_i_10 
       (.I0(\data_p2[31]_i_8_3 [15]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [15]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [15]),
        .O(\data_p2[15]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[15]_i_3 
       (.I0(\data_p2[15]_i_9_n_1 ),
        .I1(\data_p2[15]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[15]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[15] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[15]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [15]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [15]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[15]_i_9 
       (.I0(\data_p2[31]_i_8_0 [15]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [15]),
        .I3(\data_p2[31]_i_8_2 [15]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[16]_i_10 
       (.I0(\data_p2[31]_i_8_3 [16]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [16]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [16]),
        .O(\data_p2[16]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[16]_i_3 
       (.I0(\data_p2[16]_i_9_n_1 ),
        .I1(\data_p2[16]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[16]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[16] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[16]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [16]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [16]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[16]_i_9 
       (.I0(\data_p2[31]_i_8_0 [16]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [16]),
        .I3(\data_p2[31]_i_8_2 [16]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[16]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[17]_i_10 
       (.I0(\data_p2[31]_i_8_3 [17]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [17]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [17]),
        .O(\data_p2[17]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[17]_i_3 
       (.I0(\data_p2[17]_i_9_n_1 ),
        .I1(\data_p2[17]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[17]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[17] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[17]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [17]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [17]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[17] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[17]_i_9 
       (.I0(\data_p2[31]_i_8_0 [17]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [17]),
        .I3(\data_p2[31]_i_8_2 [17]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[17]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[18]_i_10 
       (.I0(\data_p2[31]_i_8_3 [18]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [18]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [18]),
        .O(\data_p2[18]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[18]_i_3 
       (.I0(\data_p2[18]_i_9_n_1 ),
        .I1(\data_p2[18]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[18]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[18] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[18]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [18]),
        .I2(\data_p2_reg[31]_1 [18]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[18] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[18]_i_9 
       (.I0(\data_p2[31]_i_8_0 [18]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [18]),
        .I3(\data_p2[31]_i_8_2 [18]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[18]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[19]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [19]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [19]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [19]),
        .O(\data_p2[19]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[19]_i_3 
       (.I0(\data_p2[19]_i_9_n_1 ),
        .I1(\data_p2[19]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[19]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[19] ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \data_p2[19]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [19]),
        .I2(\data_p2_reg[31]_2 [19]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_24_reg_3826_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[19]_i_9 
       (.I0(\data_p2[31]_i_8_0 [19]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [19]),
        .I3(\data_p2[31]_i_8_2 [19]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[19]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[1]_i_10 
       (.I0(\data_p2[31]_i_8_3 [1]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [1]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [1]),
        .O(\data_p2[1]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[1]_i_3 
       (.I0(\data_p2[1]_i_9_n_1 ),
        .I1(\data_p2[1]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[1]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[1] ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \data_p2[1]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [1]),
        .I2(\data_p2_reg[31]_2 [1]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_24_reg_3826_reg[1] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[1]_i_9 
       (.I0(\data_p2[31]_i_8_0 [1]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [1]),
        .I3(\data_p2[31]_i_8_2 [1]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[1]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[20]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [20]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [20]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [20]),
        .O(\data_p2[20]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[20]_i_3 
       (.I0(\data_p2[20]_i_9_n_1 ),
        .I1(\data_p2[20]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[20]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[20] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[20]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [20]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [20]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[20] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[20]_i_9 
       (.I0(\data_p2[31]_i_8_0 [20]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [20]),
        .I3(\data_p2[31]_i_8_2 [20]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[20]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[21]_i_10 
       (.I0(\data_p2[31]_i_8_3 [21]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [21]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [21]),
        .O(\data_p2[21]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[21]_i_3 
       (.I0(\data_p2[21]_i_9_n_1 ),
        .I1(\data_p2[21]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[21]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[21] ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \data_p2[21]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [21]),
        .I2(\data_p2_reg[31]_2 [21]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_24_reg_3826_reg[21] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[21]_i_9 
       (.I0(\data_p2[31]_i_8_0 [21]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [21]),
        .I3(\data_p2[31]_i_8_2 [21]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[21]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[22]_i_10 
       (.I0(\data_p2[31]_i_8_3 [22]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [22]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [22]),
        .O(\data_p2[22]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[22]_i_3 
       (.I0(\data_p2[22]_i_9_n_1 ),
        .I1(\data_p2[22]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[22]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[22] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[22]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [22]),
        .I2(\data_p2_reg[31]_1 [22]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[22] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[22]_i_9 
       (.I0(\data_p2[31]_i_8_0 [22]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [22]),
        .I3(\data_p2[31]_i_8_2 [22]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[22]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[23]_i_10 
       (.I0(\data_p2[31]_i_8_3 [23]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [23]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [23]),
        .O(\data_p2[23]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[23]_i_3 
       (.I0(\data_p2[23]_i_9_n_1 ),
        .I1(\data_p2[23]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[23]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[23] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[23]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [23]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [23]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[23] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[23]_i_9 
       (.I0(\data_p2[31]_i_8_0 [23]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [23]),
        .I3(\data_p2[31]_i_8_2 [23]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[23]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[24]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [24]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [24]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [24]),
        .O(\data_p2[24]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[24]_i_3 
       (.I0(\data_p2[24]_i_9_n_1 ),
        .I1(\data_p2[24]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[24]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[24] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[24]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [24]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [24]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[24] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[24]_i_9 
       (.I0(\data_p2[31]_i_8_0 [24]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [24]),
        .I3(\data_p2[31]_i_8_2 [24]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[24]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[25]_i_10 
       (.I0(\data_p2[31]_i_8_0 [25]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [25]),
        .I3(\data_p2[31]_i_8_2 [25]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[25]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[25]_i_11 
       (.I0(\data_p2[31]_i_8_3 [25]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [25]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [25]),
        .O(\data_p2[25]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[25]_i_3 
       (.I0(\data_p2[25]_i_10_n_1 ),
        .I1(\data_p2[25]_i_11_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[25]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[25] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[25]_i_6 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [25]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [25]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[26]_i_10 
       (.I0(\data_p2[31]_i_8_0 [26]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [26]),
        .I3(\data_p2[31]_i_8_2 [26]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[26]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[26]_i_11 
       (.I0(\data_p2[31]_i_8_3 [26]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [26]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [26]),
        .O(\data_p2[26]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[26]_i_3 
       (.I0(\data_p2[26]_i_10_n_1 ),
        .I1(\data_p2[26]_i_11_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[26]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \data_p2[26]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [26]),
        .I2(ap_enable_reg_pp0_iter1_reg_3),
        .I3(\data_p2_reg[31]_0 [26]),
        .I4(\data_p2_reg[0]_0 ),
        .I5(\data_p2_reg[31]_2 [26]),
        .O(\gmem_addr_24_reg_3826_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[27]_i_10 
       (.I0(\data_p2[31]_i_8_0 [27]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [27]),
        .I3(\data_p2[31]_i_8_2 [27]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[27]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[27]_i_11 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [27]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [27]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [27]),
        .O(\data_p2[27]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[27]_i_3 
       (.I0(\data_p2[27]_i_10_n_1 ),
        .I1(\data_p2[27]_i_11_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[27]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \data_p2[27]_i_4 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [27]),
        .I2(ap_enable_reg_pp0_iter1_reg_3),
        .I3(\data_p2_reg[31]_0 [27]),
        .I4(\data_p2_reg[0]_0 ),
        .I5(\data_p2_reg[31]_2 [27]),
        .O(\gmem_addr_24_reg_3826_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[28]_i_10 
       (.I0(\data_p2[31]_i_8_0 [28]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [28]),
        .I3(\data_p2[31]_i_8_2 [28]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[28]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[28]_i_11 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [28]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [28]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [28]),
        .O(\data_p2[28]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[28]_i_3 
       (.I0(\data_p2[28]_i_10_n_1 ),
        .I1(\data_p2[28]_i_11_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[28]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[28] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[29]_i_10 
       (.I0(\data_p2[31]_i_8_0 [29]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [29]),
        .I3(\data_p2[31]_i_8_2 [29]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[29]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[29]_i_11 
       (.I0(\data_p2[31]_i_8_3 [29]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [29]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [29]),
        .O(\data_p2[29]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[29]_i_3 
       (.I0(\data_p2[29]_i_10_n_1 ),
        .I1(\data_p2[29]_i_11_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[29]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[29] ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[2]_i_10 
       (.I0(\data_p2[31]_i_8_3 [2]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [2]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [2]),
        .O(\data_p2[2]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[2]_i_3 
       (.I0(\data_p2[2]_i_9_n_1 ),
        .I1(\data_p2[2]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[2]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[2]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [2]),
        .I2(\data_p2_reg[31]_1 [2]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[2]_i_9 
       (.I0(\data_p2[31]_i_8_0 [2]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [2]),
        .I3(\data_p2[31]_i_8_2 [2]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[2]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[30]_i_10 
       (.I0(\data_p2[31]_i_8_0 [30]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [30]),
        .I3(\data_p2[31]_i_8_2 [30]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[30]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[30]_i_11 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [30]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [30]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [30]),
        .O(\data_p2[30]_i_11_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \data_p2[30]_i_14 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(\icmp_ln27_reg_3255_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[30]_i_3 
       (.I0(\data_p2[30]_i_10_n_1 ),
        .I1(\data_p2[30]_i_11_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[30]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[30] ));
  LUT6 #(
    .INIT(64'h00000000DFFFFFFF)) 
    \data_p2[31]_i_10 
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(\data_p2[31]_i_25 [0]),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg_1),
        .O(ap_enable_reg_pp0_iter1_reg_2));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \data_p2[31]_i_16 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(\data_p2[31]_i_30_n_1 ),
        .O(\icmp_ln27_reg_3255_reg[0]_12 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF15FFFF)) 
    \data_p2[31]_i_18 
       (.I0(\icmp_ln27_reg_3255_reg[0] ),
        .I1(\data_p2[31]_i_7 ),
        .I2(\icmp_ln27_reg_3255_reg[0]_3 ),
        .I3(\data_p2[31]_i_7_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .I5(\data_p2[31]_i_7_1 ),
        .O(\icmp_ln27_reg_3255_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[31]_i_19 
       (.I0(\data_p2[31]_i_8_0 [31]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [31]),
        .I3(\data_p2[31]_i_8_2 [31]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[31]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \data_p2[31]_i_1__0 
       (.I0(\data_p2[31]_i_3_n_1 ),
        .I1(\ap_CS_fsm_reg[10] ),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2[31]_i_6_n_1 ),
        .I4(s_ready_t_reg_3),
        .I5(s_ready_t_reg_0),
        .O(load_p2));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[31]_i_20 
       (.I0(\data_p2[31]_i_8_3 [31]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [31]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [31]),
        .O(\data_p2[31]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h5555055555551555)) 
    \data_p2[31]_i_21 
       (.I0(\ap_CS_fsm_reg[10] ),
        .I1(\data_p2[31]_i_25 [4]),
        .I2(Q),
        .I3(s_ready_t_reg_0),
        .I4(\icmp_ln27_reg_3255_reg[0] ),
        .I5(ap_CS_fsm_pp0_stage11),
        .O(\data_p2[31]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'h0000200000000000)) 
    \data_p2[31]_i_29 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\icmp_ln27_reg_3255_reg[0] ),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(\data_p2[31]_i_15 ),
        .O(\ap_CS_fsm_reg[13]_0 ));
  LUT6 #(
    .INIT(64'h0000222200002220)) 
    \data_p2[31]_i_3 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(s_ready_t_reg_1),
        .I5(\data_p2[31]_i_25 [3]),
        .O(\data_p2[31]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hCFFFFFFFDFFFFFFF)) 
    \data_p2[31]_i_30 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(ap_CS_fsm_pp0_stage19),
        .O(\data_p2[31]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'h3000000020000000)) 
    \data_p2[31]_i_34 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(\ap_CS_fsm_reg[13] ));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    \data_p2[31]_i_4 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[10] ));
  LUT6 #(
    .INIT(64'h2000200020000000)) 
    \data_p2[31]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(add_ln47_2_reg_4477_reg),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(\data_p2[31]_i_25 [1]),
        .I5(\data_p2[31]_i_25 [2]),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  LUT6 #(
    .INIT(64'h00000C0C00000C08)) 
    \data_p2[31]_i_6 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(ap_CS_fsm_pp0_stage6),
        .I4(s_ready_t_reg_1),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(\data_p2[31]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[31]_i_8 
       (.I0(\data_p2[31]_i_19_n_1 ),
        .I1(\data_p2[31]_i_20_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[31]_1 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFF4444444F444)) 
    \data_p2[31]_i_9 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [28]),
        .I2(ap_enable_reg_pp0_iter1_reg_3),
        .I3(\data_p2_reg[31]_0 [28]),
        .I4(\data_p2_reg[0]_0 ),
        .I5(\data_p2_reg[31]_2 [28]),
        .O(\gmem_addr_24_reg_3826_reg[31] ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[3]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [3]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [3]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [3]),
        .O(\data_p2[3]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[3]_i_3 
       (.I0(\data_p2[3]_i_9_n_1 ),
        .I1(\data_p2[3]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[3]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[3]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [3]),
        .I2(\data_p2_reg[31]_1 [3]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[3]_i_9 
       (.I0(\data_p2[31]_i_8_0 [3]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [3]),
        .I3(\data_p2[31]_i_8_2 [3]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[3]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[4]_i_10 
       (.I0(\data_p2[31]_i_8_3 [4]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [4]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [4]),
        .O(\data_p2[4]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[4]_i_3 
       (.I0(\data_p2[4]_i_9_n_1 ),
        .I1(\data_p2[4]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[4]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \data_p2[4]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(\data_p2_reg[31]_1 [4]),
        .I2(\data_p2_reg[31]_2 [4]),
        .I3(\data_p2_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_24_reg_3826_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[4]_i_9 
       (.I0(\data_p2[31]_i_8_0 [4]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [4]),
        .I3(\data_p2[31]_i_8_2 [4]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[4]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[5]_i_10 
       (.I0(\data_p2[31]_i_8_3 [5]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [5]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [5]),
        .O(\data_p2[5]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[5]_i_3 
       (.I0(\data_p2[5]_i_9_n_1 ),
        .I1(\data_p2[5]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[5]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[5] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[5]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [5]),
        .I2(\data_p2_reg[31]_1 [5]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[5]_i_9 
       (.I0(\data_p2[31]_i_8_0 [5]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [5]),
        .I3(\data_p2[31]_i_8_2 [5]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[5]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[6]_i_10 
       (.I0(\data_p2[31]_i_8_3 [6]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [6]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [6]),
        .O(\data_p2[6]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[6]_i_3 
       (.I0(\data_p2[6]_i_9_n_1 ),
        .I1(\data_p2[6]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[6]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[6] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[6]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [6]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [6]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[6] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[6]_i_9 
       (.I0(\data_p2[31]_i_8_0 [6]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [6]),
        .I3(\data_p2[31]_i_8_2 [6]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[6]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[7]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [7]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [7]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [7]),
        .O(\data_p2[7]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFD0)) 
    \data_p2[7]_i_3 
       (.I0(\data_p2[7]_i_9_n_1 ),
        .I1(\data_p2[7]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[7]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[7] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[7]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [7]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [7]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[7]_i_9 
       (.I0(\data_p2[31]_i_8_0 [7]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [7]),
        .I3(\data_p2[31]_i_8_2 [7]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hF404FFFFF4040000)) 
    \data_p2[8]_i_10 
       (.I0(\ap_CS_fsm_reg[7]_1 ),
        .I1(\data_p2[31]_i_8_4 [8]),
        .I2(\ap_CS_fsm_reg[8]_0 ),
        .I3(\data_p2[31]_i_8_3 [8]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [8]),
        .O(\data_p2[8]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[8]_i_3 
       (.I0(\data_p2[8]_i_9_n_1 ),
        .I1(\data_p2[8]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[8]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[8] ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \data_p2[8]_i_5 
       (.I0(ap_enable_reg_pp0_iter1_reg_2),
        .I1(\data_p2_reg[31]_1 [8]),
        .I2(ap_enable_reg_pp0_iter1_reg_1),
        .I3(\data_p2_reg[31]_2 [8]),
        .I4(\data_p2_reg[0]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[8] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[8]_i_9 
       (.I0(\data_p2[31]_i_8_0 [8]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [8]),
        .I3(\data_p2[31]_i_8_2 [8]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h8B88FFFF8B880000)) 
    \data_p2[9]_i_10 
       (.I0(\data_p2[31]_i_8_3 [9]),
        .I1(\ap_CS_fsm_reg[8]_0 ),
        .I2(\ap_CS_fsm_reg[7]_1 ),
        .I3(\data_p2[31]_i_8_4 [9]),
        .I4(m_reg_reg_i_3_n_1),
        .I5(\data_p2[31]_i_8_5 [9]),
        .O(\data_p2[9]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFD0DF)) 
    \data_p2[9]_i_3 
       (.I0(\data_p2[9]_i_9_n_1 ),
        .I1(\data_p2[9]_i_10_n_1 ),
        .I2(\data_p2[31]_i_21_n_1 ),
        .I3(\data_p1_reg[9]_0 ),
        .I4(\data_p1_reg[0]_2 ),
        .O(\gmem_addr_1_reg_3457_reg[9] ));
  LUT5 #(
    .INIT(32'hFFFF88F8)) 
    \data_p2[9]_i_5 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\data_p2_reg[31]_2 [9]),
        .I2(\data_p2_reg[31]_1 [9]),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .O(\gmem_addr_26_reg_3838_reg[9] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF474700FF)) 
    \data_p2[9]_i_9 
       (.I0(\data_p2[31]_i_8_0 [9]),
        .I1(m_reg_reg_i_4__0_n_1),
        .I2(\data_p2[31]_i_8_1 [9]),
        .I3(\data_p2[31]_i_8_2 [9]),
        .I4(add_ln47_13_reg_3924_reg_i_6_n_1),
        .I5(\data_p2[31]_i_6_n_1 ),
        .O(\data_p2[9]_i_9_n_1 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[31]_3 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFEEEAAAA0222AAAA)) 
    \empty_8_reg_4013_pp0_iter1_reg[0]_i_1 
       (.I0(empty_8_reg_4013_pp0_iter1_reg),
        .I1(\icmp_ln27_reg_3255_reg[0] ),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(\empty_8_reg_4013_pp0_iter1_reg_reg[0]_0 ),
        .O(\empty_8_reg_4013_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h2)) 
    empty_n_i_2__3
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(add_ln47_2_reg_4477_reg),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h00000000E0EE0000)) 
    \gmem_addr_27_reg_4391[31]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(\icmp_ln27_reg_3255_reg[0] ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg_4),
        .I4(\data_p2[31]_i_25 [3]),
        .I5(add_ln47_2_reg_4477_reg),
        .O(gmem_addr_20_read_reg_43810));
  LUT6 #(
    .INIT(64'h080A0000080A080A)) 
    \gmem_addr_3_reg_3521[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage5),
        .I1(s_ready_t_reg_0),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[6]_0 ));
  LUT6 #(
    .INIT(64'h080A0000080A080A)) 
    \gmem_addr_8_reg_3625[31]_i_1 
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(s_ready_t_reg_0),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[9]_0 ));
  LUT5 #(
    .INIT(32'hAA8A8A8A)) 
    \icmp_ln27_reg_3255[0]_i_1 
       (.I0(\data_p2[31]_i_25 [0]),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_4),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hEFEFEFEFFFFFFFEF)) 
    \loop[4].remd_tmp[5][4]_i_1 
       (.I0(\loop[4].remd_tmp[5][4]_i_3_n_1 ),
        .I1(grp_fu_3147_ce),
        .I2(\loop[4].remd_tmp[5][4]_i_3__0_n_1 ),
        .I3(ap_CS_fsm_pp0_stage4),
        .I4(ap_CS_fsm_pp0_stage5),
        .I5(s_ready_t_reg_1),
        .O(grp_fu_1084_ce));
  LUT6 #(
    .INIT(64'hFFFFFFFFAFAFAFAE)) 
    \loop[4].remd_tmp[5][4]_i_1__0 
       (.I0(\loop[4].remd_tmp[5][4]_i_3_n_1 ),
        .I1(\data_p2[31]_i_25 [3]),
        .I2(s_ready_t_reg_1),
        .I3(ap_CS_fsm_pp0_stage5),
        .I4(ap_CS_fsm_pp0_stage4),
        .I5(grp_fu_3139_ce),
        .O(grp_fu_936_ce));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \loop[4].remd_tmp[5][4]_i_3 
       (.I0(grp_fu_3096_ce),
        .I1(\ap_CS_fsm_reg[8] ),
        .I2(\loop[12].remd_tmp_reg[13][0] ),
        .I3(\loop[12].remd_tmp_reg[13][0]_0 ),
        .I4(\icmp_ln27_reg_3255_reg[0]_4 ),
        .I5(\loop[4].remd_tmp[5][4]_i_8_n_1 ),
        .O(\loop[4].remd_tmp[5][4]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \loop[4].remd_tmp[5][4]_i_3__0 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(\data_p2[31]_i_25 [5]),
        .O(\loop[4].remd_tmp[5][4]_i_3__0_n_1 ));
  LUT6 #(
    .INIT(64'h1010101010FF1010)) 
    \loop[4].remd_tmp[5][4]_i_4 
       (.I0(s_ready_t_reg_0),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(s_ready_t_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \loop[4].remd_tmp[5][4]_i_7 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage12),
        .O(\icmp_ln27_reg_3255_reg[0]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h0444FFFF)) 
    \loop[4].remd_tmp[5][4]_i_8 
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage11),
        .O(\loop[4].remd_tmp[5][4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFDDDFDDDFDDD5555)) 
    m_reg_reg_i_1
       (.I0(m_reg_reg),
        .I1(\icmp_ln27_reg_3255_reg[0] ),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage13),
        .I5(ap_CS_fsm_pp0_stage14),
        .O(grp_fu_3096_ce));
  LUT4 #(
    .INIT(16'h00FE)) 
    m_reg_reg_i_1__0
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage5),
        .I3(s_ready_t_reg_1),
        .O(grp_fu_3176_ce));
  LUT4 #(
    .INIT(16'h0F0E)) 
    m_reg_reg_i_1__1
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(ap_CS_fsm_pp0_stage5),
        .I2(s_ready_t_reg_1),
        .I3(\data_p2[31]_i_25 [3]),
        .O(grp_fu_3161_ce));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    m_reg_reg_i_1__2
       (.I0(\i_0_reg_816_reg[0] ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage18),
        .I5(m_reg_reg_i_3_n_1),
        .O(reg_8600));
  LUT3 #(
    .INIT(8'hFE)) 
    m_reg_reg_i_1__3
       (.I0(m_reg_reg_i_4__0_n_1),
        .I1(m_reg_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_3),
        .O(reg_8440));
  LUT4 #(
    .INIT(16'h32FF)) 
    m_reg_reg_i_1__4
       (.I0(\data_p2[31]_i_25 [3]),
        .I1(s_ready_t_reg_1),
        .I2(ap_CS_fsm_pp0_stage4),
        .I3(\ap_CS_fsm[4]_i_2_n_1 ),
        .O(grp_fu_3154_ce));
  LUT3 #(
    .INIT(8'hF4)) 
    m_reg_reg_i_1__6
       (.I0(s_ready_t_reg_1),
        .I1(\data_p2[31]_i_25 [3]),
        .I2(m_reg_reg_1),
        .O(grp_fu_3147_ce));
  LUT5 #(
    .INIT(32'h31110000)) 
    m_reg_reg_i_2__1
       (.I0(ap_enable_reg_pp0_iter1_reg_4),
        .I1(add_ln47_2_reg_4477_reg),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(\data_p2[31]_i_25 [1]),
        .O(gmem_addr_18_read_reg_43040));
  LUT6 #(
    .INIT(64'hFCCCFCCCFCCCA888)) 
    m_reg_reg_i_2__2
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(\icmp_ln27_reg_3255_reg[0] ),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage23),
        .I5(ap_CS_fsm_pp0_stage25),
        .O(grp_fu_3124_ce));
  LUT6 #(
    .INIT(64'hFCCCFCCCFCCCA888)) 
    m_reg_reg_i_2__3
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(\icmp_ln27_reg_3255_reg[0] ),
        .I2(s_ready_t_reg_0),
        .I3(Q),
        .I4(ap_CS_fsm_pp0_stage19),
        .I5(ap_CS_fsm_pp0_stage18),
        .O(grp_fu_3110_ce));
  LUT4 #(
    .INIT(16'h00FE)) 
    m_reg_reg_i_2__4
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(ap_CS_fsm_pp0_stage6),
        .I2(ap_CS_fsm_pp0_stage8),
        .I3(s_ready_t_reg_1),
        .O(\ap_CS_fsm_reg[8] ));
  LUT6 #(
    .INIT(64'hF7F7F7F7F7FFF7F7)) 
    m_reg_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage8),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(m_reg_reg_i_3_n_1));
  LUT6 #(
    .INIT(64'h00000000A800A8A8)) 
    m_reg_reg_i_3__1
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    m_reg_reg_i_4__0
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(m_reg_reg_i_4__0_n_1));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    m_reg_reg_i_5
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT6 #(
    .INIT(64'hA2AAAAAAAAAAAAAA)) 
    \oc_0_reg_792[3]_i_1 
       (.I0(ap_NS_fsm1),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(\data_p2[31]_i_25 [0]),
        .I4(s_ready_t_reg_0),
        .I5(Q),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT6 #(
    .INIT(64'hEEEEEAAAEEEEEEEE)) 
    \p[13]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(\data_p2[31]_i_25 [1]),
        .I2(Q),
        .I3(s_ready_t_reg_0),
        .I4(add_ln47_2_reg_4477_reg),
        .I5(ap_enable_reg_pp0_iter1_reg_4),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFF00FFF0F100FFFF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_3),
        .I1(\FSM_sequential_state[1]_i_3_n_1 ),
        .I2(rs2f_rreq_ack),
        .I3(s_ready_t_reg_0),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__0_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_1),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \select_ln28_12_reg_4238[9]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(\i_0_reg_816_reg[0] ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(ap_CS_fsm_pp0_stage26),
        .O(\icmp_ln28_reg_3265_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \select_ln28_2_reg_3492[11]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(\ap_CS_fsm_reg[5]_0 ),
        .O(\and_ln59_reg_3327_reg[0] ));
  LUT6 #(
    .INIT(64'hFCFFFFFFA8A80000)) 
    \state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_3),
        .I2(\FSM_sequential_state[1]_i_3_n_1 ),
        .I3(rs2f_rreq_ack),
        .I4(state),
        .I5(\state_reg[0]_0 ),
        .O(\state[0]_i_1__0_n_1 ));
  LUT5 #(
    .INIT(32'hF5F5F5FD)) 
    \state[1]_i_1__0 
       (.I0(\state_reg[0]_0 ),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(s_ready_t_reg_3),
        .I4(\FSM_sequential_state[1]_i_3_n_1 ),
        .O(\state[1]_i_1__0_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_1 ),
        .Q(\state_reg[0]_0 ),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_1 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000B0BB0000)) 
    \sub_ln42_3_reg_3463[6]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter1_reg),
        .I4(\data_p2[31]_i_25 [3]),
        .I5(\i_0_reg_816_reg[0] ),
        .O(s_ready_t_reg_2));
  LUT6 #(
    .INIT(64'hA8A8A8A8A800A8A8)) 
    \sub_ln42_4_reg_3470[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[5]_1 ));
  LUT6 #(
    .INIT(64'hA8A8A8A8A800A8A8)) 
    \sub_ln42_5_reg_3566[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(s_ready_t_reg_0),
        .I2(\icmp_ln27_reg_3255_reg[0] ),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter1_reg_4),
        .I5(add_ln47_2_reg_4477_reg),
        .O(\ap_CS_fsm_reg[8]_3 ));
  LUT6 #(
    .INIT(64'h080A0000080A080A)) 
    \sub_ln42_7_reg_3486[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage4),
        .I1(s_ready_t_reg_0),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[5]_0 ));
  LUT6 #(
    .INIT(64'h080A0000080A080A)) 
    \sub_ln42_8_reg_3582[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage7),
        .I1(s_ready_t_reg_0),
        .I2(\i_0_reg_816_reg[0] ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .I5(ap_enable_reg_pp0_iter1_reg),
        .O(\ap_CS_fsm_reg[8]_2 ));
  LUT6 #(
    .INIT(64'h0A02020200000000)) 
    \sub_ln59_1_reg_4335[10]_i_1 
       (.I0(and_ln59_reg_3327_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter1_reg_4),
        .I2(add_ln47_2_reg_4477_reg),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .I5(\data_p2[31]_i_25 [2]),
        .O(\and_ln59_reg_3327_pp0_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    \sub_ln59_reg_3527[10]_i_1 
       (.I0(and_ln59_reg_3327),
        .I1(icmp_ln28_reg_3265),
        .I2(ap_CS_fsm_pp0_stage6),
        .I3(s_ready_t_reg_1),
        .O(\and_ln59_reg_3327_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "cnn_accel_gmem_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    D,
    Q,
    \ap_CS_fsm_reg[14] ,
    \icmp_ln27_reg_3255_reg[0] ,
    \state_reg[0]_0 ,
    E,
    \ap_CS_fsm_reg[22] ,
    \icmp_ln27_reg_3255_reg[0]_0 ,
    \ap_CS_fsm_reg[11] ,
    \icmp_ln27_reg_3255_reg[0]_1 ,
    \icmp_ln27_reg_3255_reg[0]_2 ,
    \ap_CS_fsm_reg[3] ,
    \ap_CS_fsm_reg[3]_0 ,
    \icmp_ln27_reg_3255_reg[0]_3 ,
    \ap_CS_fsm_reg[24] ,
    \ap_CS_fsm_reg[24]_0 ,
    \ap_CS_fsm_reg[20] ,
    \ap_CS_fsm_reg[23] ,
    \ap_CS_fsm_reg[27] ,
    \ap_CS_fsm_reg[25] ,
    \ap_CS_fsm_reg[25]_0 ,
    \ap_CS_fsm_reg[11]_0 ,
    \ap_CS_fsm_reg[12] ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ,
    \ap_CS_fsm_reg[13] ,
    \ap_CS_fsm_reg[21] ,
    \ap_CS_fsm_reg[21]_0 ,
    \ap_CS_fsm_reg[26] ,
    \ap_CS_fsm_reg[26]_0 ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ,
    \ap_CS_fsm_reg[14]_0 ,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ,
    \ap_CS_fsm_reg[15] ,
    \ap_CS_fsm_reg[19] ,
    \ap_CS_fsm_reg[19]_0 ,
    \ap_CS_fsm_reg[18] ,
    \ap_CS_fsm_reg[27]_0 ,
    \ap_CS_fsm_reg[27]_1 ,
    \indvar_flatten_reg_804_reg[9] ,
    \state_reg[0]_1 ,
    add_ln47_reg_45380,
    I_RREADY21,
    I_RREADY24,
    \gmem_addr_24_reg_3826_reg[31] ,
    \gmem_addr_14_reg_3766_reg[0] ,
    \gmem_addr_20_reg_3802_reg[0] ,
    \ap_CS_fsm_reg[3]_1 ,
    \gmem_addr_13_reg_3760_reg[1] ,
    \gmem_addr_20_reg_3802_reg[1] ,
    \gmem_addr_13_reg_3760_reg[2] ,
    \gmem_addr_20_reg_3802_reg[2] ,
    \gmem_addr_13_reg_3760_reg[3] ,
    \gmem_addr_20_reg_3802_reg[3] ,
    \gmem_addr_13_reg_3760_reg[4] ,
    \gmem_addr_20_reg_3802_reg[4] ,
    \gmem_addr_13_reg_3760_reg[5] ,
    \gmem_addr_20_reg_3802_reg[5] ,
    \gmem_addr_13_reg_3760_reg[6] ,
    \gmem_addr_20_reg_3802_reg[6] ,
    \gmem_addr_13_reg_3760_reg[7] ,
    \gmem_addr_20_reg_3802_reg[7] ,
    \gmem_addr_13_reg_3760_reg[8] ,
    \gmem_addr_20_reg_3802_reg[8] ,
    \gmem_addr_13_reg_3760_reg[9] ,
    \gmem_addr_20_reg_3802_reg[9] ,
    \gmem_addr_13_reg_3760_reg[10] ,
    \gmem_addr_20_reg_3802_reg[10] ,
    \gmem_addr_13_reg_3760_reg[11] ,
    \gmem_addr_20_reg_3802_reg[11] ,
    \gmem_addr_13_reg_3760_reg[12] ,
    \gmem_addr_20_reg_3802_reg[12] ,
    \gmem_addr_13_reg_3760_reg[13] ,
    \gmem_addr_20_reg_3802_reg[13] ,
    \gmem_addr_13_reg_3760_reg[14] ,
    \gmem_addr_20_reg_3802_reg[14] ,
    \gmem_addr_13_reg_3760_reg[15] ,
    \gmem_addr_20_reg_3802_reg[15] ,
    \gmem_addr_11_reg_3748_reg[16] ,
    \gmem_addr_20_reg_3802_reg[16] ,
    \gmem_addr_13_reg_3760_reg[17] ,
    \gmem_addr_20_reg_3802_reg[17] ,
    \gmem_addr_13_reg_3760_reg[18] ,
    \gmem_addr_20_reg_3802_reg[18] ,
    \gmem_addr_13_reg_3760_reg[19] ,
    \gmem_addr_20_reg_3802_reg[19] ,
    \gmem_addr_13_reg_3760_reg[20] ,
    \gmem_addr_20_reg_3802_reg[20] ,
    \gmem_addr_13_reg_3760_reg[21] ,
    \gmem_addr_20_reg_3802_reg[21] ,
    \gmem_addr_13_reg_3760_reg[22] ,
    \gmem_addr_20_reg_3802_reg[22] ,
    \gmem_addr_13_reg_3760_reg[23] ,
    \gmem_addr_20_reg_3802_reg[23] ,
    \gmem_addr_13_reg_3760_reg[24] ,
    \gmem_addr_20_reg_3802_reg[24] ,
    \gmem_addr_13_reg_3760_reg[25] ,
    \gmem_addr_20_reg_3802_reg[25] ,
    \gmem_addr_13_reg_3760_reg[26] ,
    \gmem_addr_22_reg_3814_reg[26] ,
    \gmem_addr_13_reg_3760_reg[27] ,
    \gmem_addr_22_reg_3814_reg[27] ,
    \gmem_addr_13_reg_3760_reg[28] ,
    \ap_CS_fsm_reg[27]_2 ,
    \ap_CS_fsm_reg[3]_2 ,
    \gmem_addr_13_reg_3760_reg[29] ,
    \ap_CS_fsm_reg[27]_3 ,
    \gmem_addr_13_reg_3760_reg[30] ,
    \ap_CS_fsm_reg[27]_4 ,
    \gmem_addr_13_reg_3760_reg[31] ,
    \gmem_addr_22_reg_3814_reg[31] ,
    add_ln47_1_reg_45430,
    add_ln47_22_reg_45530,
    WEA,
    gmem_AWVALID,
    \ap_CS_fsm_reg[16] ,
    ap_enable_reg_pp0_iter0_reg,
    reg_8520,
    gmem_ARADDR1134_out,
    \tmp_2_reg_4569_reg[0] ,
    grp_fu_3117_ce,
    reg_8760,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ,
    I_RREADY20,
    \gmem_addr_7_reg_3619_reg[1] ,
    \gmem_addr_7_reg_3619_reg[4] ,
    \gmem_addr_7_reg_3619_reg[5] ,
    \gmem_addr_7_reg_3619_reg[6] ,
    \gmem_addr_7_reg_3619_reg[7] ,
    \gmem_addr_7_reg_3619_reg[10] ,
    \gmem_addr_7_reg_3619_reg[13] ,
    \gmem_addr_7_reg_3619_reg[17] ,
    \gmem_addr_7_reg_3619_reg[22] ,
    \gmem_addr_7_reg_3619_reg[23] ,
    \gmem_addr_7_reg_3619_reg[25] ,
    \gmem_addr_7_reg_3619_reg[27] ,
    \gmem_addr_7_reg_3619_reg[30] ,
    \gmem_addr_7_reg_3619_reg[31] ,
    \ap_CS_fsm_reg[10] ,
    reg_8560,
    I_RREADY23,
    I_RREADY22,
    reg_8400,
    \icmp_ln28_reg_3265_reg[0] ,
    grp_fu_3139_ce,
    \ap_CS_fsm_reg[3]_3 ,
    \ap_CS_fsm_reg[2] ,
    \icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ,
    \state_reg[0]_2 ,
    add_ln27_reg_32590,
    \icmp_ln29_reg_3301_reg[0] ,
    add_ln59_25_reg_42580,
    reg_8720,
    \gmem_addr_7_reg_3619_reg[0] ,
    \gmem_addr_7_reg_3619_reg[2] ,
    \gmem_addr_7_reg_3619_reg[3] ,
    \gmem_addr_7_reg_3619_reg[8] ,
    \gmem_addr_7_reg_3619_reg[9] ,
    \gmem_addr_7_reg_3619_reg[11] ,
    \gmem_addr_7_reg_3619_reg[12] ,
    \gmem_addr_7_reg_3619_reg[14] ,
    \gmem_addr_7_reg_3619_reg[15] ,
    \gmem_addr_7_reg_3619_reg[16] ,
    \gmem_addr_7_reg_3619_reg[18] ,
    \gmem_addr_7_reg_3619_reg[19] ,
    \gmem_addr_7_reg_3619_reg[20] ,
    \gmem_addr_7_reg_3619_reg[21] ,
    \gmem_addr_7_reg_3619_reg[24] ,
    \gmem_addr_7_reg_3619_reg[26] ,
    \gmem_addr_7_reg_3619_reg[28] ,
    \gmem_addr_7_reg_3619_reg[29] ,
    grp_fu_3205_ce,
    \empty_8_reg_4013_reg[0] ,
    \empty_5_reg_3974_reg[0] ,
    ap_enable_reg_pp0_iter1_reg,
    \bus_wide_gen.ready_for_data__0 ,
    \bus_wide_gen.rdata_valid_t_reg ,
    A,
    \data_p2_reg[7]_0 ,
    \data_p2_reg[7]_1 ,
    \data_p2_reg[7]_2 ,
    \data_p2_reg[7]_3 ,
    \data_p2_reg[7]_4 ,
    \data_p2_reg[7]_5 ,
    \data_p2_reg[7]_6 ,
    \data_p2_reg[7]_7 ,
    \data_p2_reg[7]_8 ,
    \data_p2_reg[7]_9 ,
    B,
    \data_p1_reg[7]_rep__3_0 ,
    \data_p1_reg[7]_rep__5_0 ,
    \data_p1_reg[7]_rep__7_0 ,
    \data_p1_reg[7]_rep__8_0 ,
    \data_p1_reg[7]_rep_rep_0 ,
    \data_p1_reg[7]_rep_rep__1_0 ,
    \data_p1_reg[7]_rep_rep__3_0 ,
    \data_p1_reg[7]_rep_rep__5_0 ,
    \data_p1_reg[7]_rep_rep__7_0 ,
    SR,
    ap_clk,
    \ap_CS_fsm_reg[1] ,
    ap_NS_fsm1,
    ap_CS_fsm_pp0_stage26,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[1]_1 ,
    m_reg_reg,
    m_reg_reg_0,
    \data_p2_reg[0]_0 ,
    \add_ln59_reg_4314_reg[1] ,
    \select_ln53_reg_4579_reg[7] ,
    \data_p2_reg[0]_1 ,
    \data_p2_reg[0]_2 ,
    empty_8_reg_4013_pp0_iter1_reg,
    \add_ln47_17_reg_4092_reg[15] ,
    ap_CS_fsm_pp0_stage9,
    ap_CS_fsm_pp0_stage8,
    m_reg_reg_1,
    m_reg_reg_2,
    ap_CS_fsm_pp0_stage23,
    ap_enable_reg_pp0_iter0,
    ap_CS_fsm_pp0_stage20,
    ap_CS_fsm_pp0_stage19,
    \data_p2[31]_i_7_0 ,
    ap_CS_fsm_pp0_stage24,
    ap_CS_fsm_pp0_stage25,
    ap_CS_fsm_pp0_stage11,
    ap_CS_fsm_pp0_stage12,
    ap_CS_fsm_pp0_stage13,
    ap_CS_fsm_pp0_stage14,
    ap_CS_fsm_pp0_stage18,
    \select_ln59_reg_3286_reg[0] ,
    \select_ln59_reg_3286_reg[0]_0 ,
    \select_ln59_reg_3286_reg[0]_1 ,
    \select_ln59_reg_3286_reg[0]_2 ,
    \state_reg[0]_3 ,
    \state_reg[0]_4 ,
    gmem_addr_20_read_reg_43810,
    \data_p2_reg[0]_3 ,
    \data_p2_reg[30] ,
    \data_p2_reg[0]_4 ,
    \data_p2_reg[1]_0 ,
    \data_p2_reg[1]_1 ,
    \data_p2_reg[2]_0 ,
    \data_p2_reg[2]_1 ,
    \data_p2_reg[3]_0 ,
    \data_p2_reg[3]_1 ,
    \data_p2_reg[4]_0 ,
    \data_p2_reg[4]_1 ,
    \data_p2_reg[5]_0 ,
    \data_p2_reg[5]_1 ,
    \data_p2_reg[6]_0 ,
    \data_p2_reg[6]_1 ,
    \data_p2_reg[7]_10 ,
    \data_p2_reg[7]_11 ,
    \data_p2_reg[8] ,
    \data_p2_reg[8]_0 ,
    \data_p2_reg[9] ,
    \data_p2_reg[9]_0 ,
    \data_p2_reg[10] ,
    \data_p2_reg[10]_0 ,
    \data_p2_reg[11] ,
    \data_p2_reg[11]_0 ,
    \data_p2_reg[12] ,
    \data_p2_reg[12]_0 ,
    \data_p2_reg[13] ,
    \data_p2_reg[13]_0 ,
    \data_p2_reg[14] ,
    \data_p2_reg[14]_0 ,
    \data_p2_reg[15] ,
    \data_p2_reg[15]_0 ,
    \data_p2_reg[16] ,
    \data_p2_reg[16]_0 ,
    \data_p2_reg[17] ,
    \data_p2_reg[17]_0 ,
    \data_p2_reg[18] ,
    \data_p2_reg[18]_0 ,
    \data_p2_reg[19] ,
    \data_p2_reg[19]_0 ,
    \data_p2_reg[20] ,
    \data_p2_reg[20]_0 ,
    \data_p2_reg[21] ,
    \data_p2_reg[21]_0 ,
    \data_p2_reg[22] ,
    \data_p2_reg[22]_0 ,
    \data_p2_reg[23] ,
    \data_p2_reg[23]_0 ,
    \data_p2_reg[24] ,
    \data_p2_reg[24]_0 ,
    \data_p2_reg[25] ,
    \data_p2_reg[25]_0 ,
    \data_p2_reg[26] ,
    \data_p2_reg[26]_0 ,
    \data_p2_reg[26]_1 ,
    \data_p1_reg[26] ,
    \data_p2_reg[27] ,
    \data_p2_reg[27]_0 ,
    \data_p1_reg[27] ,
    \data_p2_reg[28] ,
    \data_p1_reg[28] ,
    \data_p2_reg[30]_0 ,
    \data_p2_reg[30]_1 ,
    \data_p2_reg[29] ,
    \data_p1_reg[29] ,
    \data_p2_reg[30]_2 ,
    \data_p1_reg[30] ,
    \data_p2_reg[31] ,
    \data_p2_reg[31]_0 ,
    \data_p1_reg[31] ,
    gmem_addr_20_reg_3802,
    \data_p2_reg[0]_5 ,
    \data_p2_reg[0]_6 ,
    gmem_addr_13_reg_3760,
    gmem_addr_12_reg_3754,
    gmem_addr_14_reg_3766,
    \data_p2[31]_i_8 ,
    s_ready_t_reg_0,
    m_reg_reg_3,
    m_reg_reg_4,
    tmp_2_reg_4569,
    gmem_addr_18_reg_3790,
    gmem_addr_19_reg_3796,
    ap_CS_fsm_pp0_stage5,
    ap_CS_fsm_pp0_stage4,
    \data_p2[31]_i_8_0 ,
    \data_p2[31]_i_8_1 ,
    \data_p2[31]_i_8_2 ,
    \data_p2[31]_i_8_3 ,
    m_reg_reg_5,
    ap_CS_fsm_pp0_stage7,
    ap_CS_fsm_pp0_stage6,
    icmp_ln28_reg_3265,
    icmp_ln28_reg_3265_pp0_iter1_reg,
    and_ln59_reg_3327_pp0_iter1_reg,
    \icmp_ln29_reg_3301_reg[0]_0 ,
    \icmp_ln29_reg_3301_reg[0]_1 ,
    \icmp_ln29_reg_3301_reg[0]_2 ,
    icmp_ln27_fu_898_p2,
    \data_p2[31]_i_7_1 ,
    \data_p2[31]_i_7_2 ,
    \data_p2_reg[31]_1 ,
    \data_p2_reg[31]_2 ,
    \data_p2_reg[31]_3 ,
    \FSM_sequential_state[1]_i_4_0 ,
    \FSM_sequential_state[1]_i_4_1 ,
    \data_p2[31]_i_7_3 ,
    \data_p2[31]_i_7_4 ,
    \data_p2[0]_i_2_0 ,
    \data_p2[30]_i_2_0 ,
    \data_p2[31]_i_7_5 ,
    \empty_8_reg_4013_reg[0]_0 ,
    \empty_8_reg_4013_reg[0]_1 ,
    \empty_5_reg_3974_reg[0]_0 ,
    s_ready_t_reg_1,
    \data_p2_reg[7]_12 );
  output rdata_ack_t;
  output [3:0]D;
  output [0:0]Q;
  output \ap_CS_fsm_reg[14] ;
  output \icmp_ln27_reg_3255_reg[0] ;
  output \state_reg[0]_0 ;
  output [0:0]E;
  output \ap_CS_fsm_reg[22] ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_0 ;
  output \ap_CS_fsm_reg[11] ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_1 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_2 ;
  output [0:0]\ap_CS_fsm_reg[3] ;
  output [0:0]\ap_CS_fsm_reg[3]_0 ;
  output [0:0]\icmp_ln27_reg_3255_reg[0]_3 ;
  output \ap_CS_fsm_reg[24] ;
  output \ap_CS_fsm_reg[24]_0 ;
  output \ap_CS_fsm_reg[20] ;
  output \ap_CS_fsm_reg[23] ;
  output \ap_CS_fsm_reg[27] ;
  output \ap_CS_fsm_reg[25] ;
  output \ap_CS_fsm_reg[25]_0 ;
  output [0:0]\ap_CS_fsm_reg[11]_0 ;
  output [0:0]\ap_CS_fsm_reg[12] ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  output \ap_CS_fsm_reg[13] ;
  output \ap_CS_fsm_reg[21] ;
  output \ap_CS_fsm_reg[21]_0 ;
  output \ap_CS_fsm_reg[26] ;
  output \ap_CS_fsm_reg[26]_0 ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ;
  output \ap_CS_fsm_reg[14]_0 ;
  output [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ;
  output \ap_CS_fsm_reg[15] ;
  output \ap_CS_fsm_reg[19] ;
  output \ap_CS_fsm_reg[19]_0 ;
  output [0:0]\ap_CS_fsm_reg[18] ;
  output \ap_CS_fsm_reg[27]_0 ;
  output \ap_CS_fsm_reg[27]_1 ;
  output [0:0]\indvar_flatten_reg_804_reg[9] ;
  output [0:0]\state_reg[0]_1 ;
  output add_ln47_reg_45380;
  output I_RREADY21;
  output I_RREADY24;
  output [31:0]\gmem_addr_24_reg_3826_reg[31] ;
  output \gmem_addr_14_reg_3766_reg[0] ;
  output \gmem_addr_20_reg_3802_reg[0] ;
  output \ap_CS_fsm_reg[3]_1 ;
  output \gmem_addr_13_reg_3760_reg[1] ;
  output \gmem_addr_20_reg_3802_reg[1] ;
  output \gmem_addr_13_reg_3760_reg[2] ;
  output \gmem_addr_20_reg_3802_reg[2] ;
  output \gmem_addr_13_reg_3760_reg[3] ;
  output \gmem_addr_20_reg_3802_reg[3] ;
  output \gmem_addr_13_reg_3760_reg[4] ;
  output \gmem_addr_20_reg_3802_reg[4] ;
  output \gmem_addr_13_reg_3760_reg[5] ;
  output \gmem_addr_20_reg_3802_reg[5] ;
  output \gmem_addr_13_reg_3760_reg[6] ;
  output \gmem_addr_20_reg_3802_reg[6] ;
  output \gmem_addr_13_reg_3760_reg[7] ;
  output \gmem_addr_20_reg_3802_reg[7] ;
  output \gmem_addr_13_reg_3760_reg[8] ;
  output \gmem_addr_20_reg_3802_reg[8] ;
  output \gmem_addr_13_reg_3760_reg[9] ;
  output \gmem_addr_20_reg_3802_reg[9] ;
  output \gmem_addr_13_reg_3760_reg[10] ;
  output \gmem_addr_20_reg_3802_reg[10] ;
  output \gmem_addr_13_reg_3760_reg[11] ;
  output \gmem_addr_20_reg_3802_reg[11] ;
  output \gmem_addr_13_reg_3760_reg[12] ;
  output \gmem_addr_20_reg_3802_reg[12] ;
  output \gmem_addr_13_reg_3760_reg[13] ;
  output \gmem_addr_20_reg_3802_reg[13] ;
  output \gmem_addr_13_reg_3760_reg[14] ;
  output \gmem_addr_20_reg_3802_reg[14] ;
  output \gmem_addr_13_reg_3760_reg[15] ;
  output \gmem_addr_20_reg_3802_reg[15] ;
  output \gmem_addr_11_reg_3748_reg[16] ;
  output \gmem_addr_20_reg_3802_reg[16] ;
  output \gmem_addr_13_reg_3760_reg[17] ;
  output \gmem_addr_20_reg_3802_reg[17] ;
  output \gmem_addr_13_reg_3760_reg[18] ;
  output \gmem_addr_20_reg_3802_reg[18] ;
  output \gmem_addr_13_reg_3760_reg[19] ;
  output \gmem_addr_20_reg_3802_reg[19] ;
  output \gmem_addr_13_reg_3760_reg[20] ;
  output \gmem_addr_20_reg_3802_reg[20] ;
  output \gmem_addr_13_reg_3760_reg[21] ;
  output \gmem_addr_20_reg_3802_reg[21] ;
  output \gmem_addr_13_reg_3760_reg[22] ;
  output \gmem_addr_20_reg_3802_reg[22] ;
  output \gmem_addr_13_reg_3760_reg[23] ;
  output \gmem_addr_20_reg_3802_reg[23] ;
  output \gmem_addr_13_reg_3760_reg[24] ;
  output \gmem_addr_20_reg_3802_reg[24] ;
  output \gmem_addr_13_reg_3760_reg[25] ;
  output \gmem_addr_20_reg_3802_reg[25] ;
  output \gmem_addr_13_reg_3760_reg[26] ;
  output \gmem_addr_22_reg_3814_reg[26] ;
  output \gmem_addr_13_reg_3760_reg[27] ;
  output \gmem_addr_22_reg_3814_reg[27] ;
  output \gmem_addr_13_reg_3760_reg[28] ;
  output \ap_CS_fsm_reg[27]_2 ;
  output \ap_CS_fsm_reg[3]_2 ;
  output \gmem_addr_13_reg_3760_reg[29] ;
  output \ap_CS_fsm_reg[27]_3 ;
  output \gmem_addr_13_reg_3760_reg[30] ;
  output \ap_CS_fsm_reg[27]_4 ;
  output \gmem_addr_13_reg_3760_reg[31] ;
  output \gmem_addr_22_reg_3814_reg[31] ;
  output add_ln47_1_reg_45430;
  output add_ln47_22_reg_45530;
  output [0:0]WEA;
  output gmem_AWVALID;
  output \ap_CS_fsm_reg[16] ;
  output ap_enable_reg_pp0_iter0_reg;
  output reg_8520;
  output gmem_ARADDR1134_out;
  output [0:0]\tmp_2_reg_4569_reg[0] ;
  output grp_fu_3117_ce;
  output reg_8760;
  output \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ;
  output I_RREADY20;
  output \gmem_addr_7_reg_3619_reg[1] ;
  output \gmem_addr_7_reg_3619_reg[4] ;
  output \gmem_addr_7_reg_3619_reg[5] ;
  output \gmem_addr_7_reg_3619_reg[6] ;
  output \gmem_addr_7_reg_3619_reg[7] ;
  output \gmem_addr_7_reg_3619_reg[10] ;
  output \gmem_addr_7_reg_3619_reg[13] ;
  output \gmem_addr_7_reg_3619_reg[17] ;
  output \gmem_addr_7_reg_3619_reg[22] ;
  output \gmem_addr_7_reg_3619_reg[23] ;
  output \gmem_addr_7_reg_3619_reg[25] ;
  output \gmem_addr_7_reg_3619_reg[27] ;
  output \gmem_addr_7_reg_3619_reg[30] ;
  output \gmem_addr_7_reg_3619_reg[31] ;
  output \ap_CS_fsm_reg[10] ;
  output reg_8560;
  output I_RREADY23;
  output I_RREADY22;
  output reg_8400;
  output [0:0]\icmp_ln28_reg_3265_reg[0] ;
  output grp_fu_3139_ce;
  output [0:0]\ap_CS_fsm_reg[3]_3 ;
  output [0:0]\ap_CS_fsm_reg[2] ;
  output [0:0]\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ;
  output [0:0]\state_reg[0]_2 ;
  output add_ln27_reg_32590;
  output \icmp_ln29_reg_3301_reg[0] ;
  output add_ln59_25_reg_42580;
  output reg_8720;
  output \gmem_addr_7_reg_3619_reg[0] ;
  output \gmem_addr_7_reg_3619_reg[2] ;
  output \gmem_addr_7_reg_3619_reg[3] ;
  output \gmem_addr_7_reg_3619_reg[8] ;
  output \gmem_addr_7_reg_3619_reg[9] ;
  output \gmem_addr_7_reg_3619_reg[11] ;
  output \gmem_addr_7_reg_3619_reg[12] ;
  output \gmem_addr_7_reg_3619_reg[14] ;
  output \gmem_addr_7_reg_3619_reg[15] ;
  output \gmem_addr_7_reg_3619_reg[16] ;
  output \gmem_addr_7_reg_3619_reg[18] ;
  output \gmem_addr_7_reg_3619_reg[19] ;
  output \gmem_addr_7_reg_3619_reg[20] ;
  output \gmem_addr_7_reg_3619_reg[21] ;
  output \gmem_addr_7_reg_3619_reg[24] ;
  output \gmem_addr_7_reg_3619_reg[26] ;
  output \gmem_addr_7_reg_3619_reg[28] ;
  output \gmem_addr_7_reg_3619_reg[29] ;
  output grp_fu_3205_ce;
  output \empty_8_reg_4013_reg[0] ;
  output \empty_5_reg_3974_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output \bus_wide_gen.ready_for_data__0 ;
  output \bus_wide_gen.rdata_valid_t_reg ;
  output [10:0]A;
  output [2:0]\data_p2_reg[7]_0 ;
  output [1:0]\data_p2_reg[7]_1 ;
  output [1:0]\data_p2_reg[7]_2 ;
  output [2:0]\data_p2_reg[7]_3 ;
  output [1:0]\data_p2_reg[7]_4 ;
  output [2:0]\data_p2_reg[7]_5 ;
  output [1:0]\data_p2_reg[7]_6 ;
  output [0:0]\data_p2_reg[7]_7 ;
  output [1:0]\data_p2_reg[7]_8 ;
  output [1:0]\data_p2_reg[7]_9 ;
  output [8:0]B;
  output [1:0]\data_p1_reg[7]_rep__3_0 ;
  output [1:0]\data_p1_reg[7]_rep__5_0 ;
  output [1:0]\data_p1_reg[7]_rep__7_0 ;
  output [0:0]\data_p1_reg[7]_rep__8_0 ;
  output [1:0]\data_p1_reg[7]_rep_rep_0 ;
  output [1:0]\data_p1_reg[7]_rep_rep__1_0 ;
  output [1:0]\data_p1_reg[7]_rep_rep__3_0 ;
  output [1:0]\data_p1_reg[7]_rep_rep__5_0 ;
  output [0:0]\data_p1_reg[7]_rep_rep__7_0 ;
  input [0:0]SR;
  input ap_clk;
  input \ap_CS_fsm_reg[1] ;
  input ap_NS_fsm1;
  input ap_CS_fsm_pp0_stage26;
  input \ap_CS_fsm_reg[1]_0 ;
  input \ap_CS_fsm_reg[1]_1 ;
  input m_reg_reg;
  input [9:0]m_reg_reg_0;
  input \data_p2_reg[0]_0 ;
  input \add_ln59_reg_4314_reg[1] ;
  input \select_ln53_reg_4579_reg[7] ;
  input \data_p2_reg[0]_1 ;
  input \data_p2_reg[0]_2 ;
  input empty_8_reg_4013_pp0_iter1_reg;
  input \add_ln47_17_reg_4092_reg[15] ;
  input ap_CS_fsm_pp0_stage9;
  input ap_CS_fsm_pp0_stage8;
  input m_reg_reg_1;
  input m_reg_reg_2;
  input ap_CS_fsm_pp0_stage23;
  input ap_enable_reg_pp0_iter0;
  input ap_CS_fsm_pp0_stage20;
  input ap_CS_fsm_pp0_stage19;
  input [31:0]\data_p2[31]_i_7_0 ;
  input ap_CS_fsm_pp0_stage24;
  input ap_CS_fsm_pp0_stage25;
  input ap_CS_fsm_pp0_stage11;
  input ap_CS_fsm_pp0_stage12;
  input ap_CS_fsm_pp0_stage13;
  input ap_CS_fsm_pp0_stage14;
  input ap_CS_fsm_pp0_stage18;
  input \select_ln59_reg_3286_reg[0] ;
  input \select_ln59_reg_3286_reg[0]_0 ;
  input \select_ln59_reg_3286_reg[0]_1 ;
  input \select_ln59_reg_3286_reg[0]_2 ;
  input \state_reg[0]_3 ;
  input [0:0]\state_reg[0]_4 ;
  input gmem_addr_20_read_reg_43810;
  input \data_p2_reg[0]_3 ;
  input [28:0]\data_p2_reg[30] ;
  input \data_p2_reg[0]_4 ;
  input \data_p2_reg[1]_0 ;
  input \data_p2_reg[1]_1 ;
  input \data_p2_reg[2]_0 ;
  input \data_p2_reg[2]_1 ;
  input \data_p2_reg[3]_0 ;
  input \data_p2_reg[3]_1 ;
  input \data_p2_reg[4]_0 ;
  input \data_p2_reg[4]_1 ;
  input \data_p2_reg[5]_0 ;
  input \data_p2_reg[5]_1 ;
  input \data_p2_reg[6]_0 ;
  input \data_p2_reg[6]_1 ;
  input \data_p2_reg[7]_10 ;
  input \data_p2_reg[7]_11 ;
  input \data_p2_reg[8] ;
  input \data_p2_reg[8]_0 ;
  input \data_p2_reg[9] ;
  input \data_p2_reg[9]_0 ;
  input \data_p2_reg[10] ;
  input \data_p2_reg[10]_0 ;
  input \data_p2_reg[11] ;
  input \data_p2_reg[11]_0 ;
  input \data_p2_reg[12] ;
  input \data_p2_reg[12]_0 ;
  input \data_p2_reg[13] ;
  input \data_p2_reg[13]_0 ;
  input \data_p2_reg[14] ;
  input \data_p2_reg[14]_0 ;
  input \data_p2_reg[15] ;
  input \data_p2_reg[15]_0 ;
  input \data_p2_reg[16] ;
  input \data_p2_reg[16]_0 ;
  input \data_p2_reg[17] ;
  input \data_p2_reg[17]_0 ;
  input \data_p2_reg[18] ;
  input \data_p2_reg[18]_0 ;
  input \data_p2_reg[19] ;
  input \data_p2_reg[19]_0 ;
  input \data_p2_reg[20] ;
  input \data_p2_reg[20]_0 ;
  input \data_p2_reg[21] ;
  input \data_p2_reg[21]_0 ;
  input \data_p2_reg[22] ;
  input \data_p2_reg[22]_0 ;
  input \data_p2_reg[23] ;
  input \data_p2_reg[23]_0 ;
  input \data_p2_reg[24] ;
  input \data_p2_reg[24]_0 ;
  input \data_p2_reg[25] ;
  input \data_p2_reg[25]_0 ;
  input \data_p2_reg[26] ;
  input \data_p2_reg[26]_0 ;
  input \data_p2_reg[26]_1 ;
  input \data_p1_reg[26] ;
  input \data_p2_reg[27] ;
  input \data_p2_reg[27]_0 ;
  input \data_p1_reg[27] ;
  input \data_p2_reg[28] ;
  input \data_p1_reg[28] ;
  input [2:0]\data_p2_reg[30]_0 ;
  input [2:0]\data_p2_reg[30]_1 ;
  input \data_p2_reg[29] ;
  input \data_p1_reg[29] ;
  input \data_p2_reg[30]_2 ;
  input \data_p1_reg[30] ;
  input \data_p2_reg[31] ;
  input \data_p2_reg[31]_0 ;
  input \data_p1_reg[31] ;
  input [31:0]gmem_addr_20_reg_3802;
  input \data_p2_reg[0]_5 ;
  input \data_p2_reg[0]_6 ;
  input [31:0]gmem_addr_13_reg_3760;
  input [31:0]gmem_addr_12_reg_3754;
  input [31:0]gmem_addr_14_reg_3766;
  input \data_p2[31]_i_8 ;
  input s_ready_t_reg_0;
  input m_reg_reg_3;
  input m_reg_reg_4;
  input tmp_2_reg_4569;
  input [31:0]gmem_addr_18_reg_3790;
  input [31:0]gmem_addr_19_reg_3796;
  input ap_CS_fsm_pp0_stage5;
  input ap_CS_fsm_pp0_stage4;
  input [31:0]\data_p2[31]_i_8_0 ;
  input [31:0]\data_p2[31]_i_8_1 ;
  input [31:0]\data_p2[31]_i_8_2 ;
  input \data_p2[31]_i_8_3 ;
  input m_reg_reg_5;
  input ap_CS_fsm_pp0_stage7;
  input ap_CS_fsm_pp0_stage6;
  input icmp_ln28_reg_3265;
  input icmp_ln28_reg_3265_pp0_iter1_reg;
  input and_ln59_reg_3327_pp0_iter1_reg;
  input \icmp_ln29_reg_3301_reg[0]_0 ;
  input \icmp_ln29_reg_3301_reg[0]_1 ;
  input \icmp_ln29_reg_3301_reg[0]_2 ;
  input icmp_ln27_fu_898_p2;
  input [31:0]\data_p2[31]_i_7_1 ;
  input [31:0]\data_p2[31]_i_7_2 ;
  input [30:0]\data_p2_reg[31]_1 ;
  input [30:0]\data_p2_reg[31]_2 ;
  input [30:0]\data_p2_reg[31]_3 ;
  input \FSM_sequential_state[1]_i_4_0 ;
  input \FSM_sequential_state[1]_i_4_1 ;
  input [30:0]\data_p2[31]_i_7_3 ;
  input [30:0]\data_p2[31]_i_7_4 ;
  input \data_p2[0]_i_2_0 ;
  input [29:0]\data_p2[30]_i_2_0 ;
  input \data_p2[31]_i_7_5 ;
  input \empty_8_reg_4013_reg[0]_0 ;
  input \empty_8_reg_4013_reg[0]_1 ;
  input \empty_5_reg_3974_reg[0]_0 ;
  input s_ready_t_reg_1;
  input [7:0]\data_p2_reg[7]_12 ;

  wire [10:0]A;
  wire [8:0]B;
  wire [3:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[0]_i_2_n_1 ;
  wire \FSM_sequential_state[0]_i_3_n_1 ;
  wire \FSM_sequential_state[0]_i_4_n_1 ;
  wire \FSM_sequential_state[0]_i_5_n_1 ;
  wire \FSM_sequential_state[0]_i_6_n_1 ;
  wire \FSM_sequential_state[0]_i_7_n_1 ;
  wire \FSM_sequential_state[0]_i_8_n_1 ;
  wire \FSM_sequential_state[1]_i_2_n_1 ;
  wire \FSM_sequential_state[1]_i_4_0 ;
  wire \FSM_sequential_state[1]_i_4_1 ;
  wire \FSM_sequential_state[1]_i_4_n_1 ;
  wire \FSM_sequential_state[1]_i_5_n_1 ;
  wire \FSM_sequential_state[1]_i_8_n_1 ;
  wire I_RREADY20;
  wire I_RREADY21;
  wire I_RREADY22;
  wire I_RREADY23;
  wire I_RREADY24;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire add_ln27_reg_32590;
  wire add_ln47_15_reg_4008_reg_i_6_n_1;
  wire \add_ln47_17_reg_4092_reg[15] ;
  wire add_ln47_1_reg_45430;
  wire add_ln47_22_reg_45530;
  wire add_ln47_6_reg_4386_reg_i_7_n_1;
  wire add_ln47_reg_45380;
  wire add_ln59_25_reg_42580;
  wire \add_ln59_reg_4314_reg[1] ;
  wire and_ln59_reg_3327_pp0_iter1_reg;
  wire ap_CS_fsm_pp0_stage11;
  wire ap_CS_fsm_pp0_stage12;
  wire ap_CS_fsm_pp0_stage13;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage19;
  wire ap_CS_fsm_pp0_stage20;
  wire ap_CS_fsm_pp0_stage23;
  wire ap_CS_fsm_pp0_stage24;
  wire ap_CS_fsm_pp0_stage25;
  wire ap_CS_fsm_pp0_stage26;
  wire ap_CS_fsm_pp0_stage4;
  wire ap_CS_fsm_pp0_stage5;
  wire ap_CS_fsm_pp0_stage6;
  wire ap_CS_fsm_pp0_stage7;
  wire ap_CS_fsm_pp0_stage8;
  wire ap_CS_fsm_pp0_stage9;
  wire \ap_CS_fsm_reg[10] ;
  wire \ap_CS_fsm_reg[11] ;
  wire [0:0]\ap_CS_fsm_reg[11]_0 ;
  wire [0:0]\ap_CS_fsm_reg[12] ;
  wire \ap_CS_fsm_reg[13] ;
  wire \ap_CS_fsm_reg[14] ;
  wire \ap_CS_fsm_reg[14]_0 ;
  wire \ap_CS_fsm_reg[15] ;
  wire \ap_CS_fsm_reg[16] ;
  wire [0:0]\ap_CS_fsm_reg[18] ;
  wire \ap_CS_fsm_reg[19] ;
  wire \ap_CS_fsm_reg[19]_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire \ap_CS_fsm_reg[20] ;
  wire \ap_CS_fsm_reg[21] ;
  wire \ap_CS_fsm_reg[21]_0 ;
  wire \ap_CS_fsm_reg[22] ;
  wire \ap_CS_fsm_reg[23] ;
  wire \ap_CS_fsm_reg[24] ;
  wire \ap_CS_fsm_reg[24]_0 ;
  wire \ap_CS_fsm_reg[25] ;
  wire \ap_CS_fsm_reg[25]_0 ;
  wire \ap_CS_fsm_reg[26] ;
  wire \ap_CS_fsm_reg[26]_0 ;
  wire \ap_CS_fsm_reg[27] ;
  wire \ap_CS_fsm_reg[27]_0 ;
  wire \ap_CS_fsm_reg[27]_1 ;
  wire \ap_CS_fsm_reg[27]_2 ;
  wire \ap_CS_fsm_reg[27]_3 ;
  wire \ap_CS_fsm_reg[27]_4 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire [0:0]\ap_CS_fsm_reg[3] ;
  wire [0:0]\ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[3]_1 ;
  wire \ap_CS_fsm_reg[3]_2 ;
  wire [0:0]\ap_CS_fsm_reg[3]_3 ;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[26]_i_4_n_1 ;
  wire \data_p1[27]_i_4_n_1 ;
  wire \data_p1[28]_i_4_n_1 ;
  wire \data_p1[29]_i_4_n_1 ;
  wire \data_p1[30]_i_4_n_1 ;
  wire \data_p1[31]_i_5_n_1 ;
  wire \data_p1[7]_rep__0_i_1_n_1 ;
  wire \data_p1[7]_rep_rep_i_1_n_1 ;
  wire \data_p1_reg[26] ;
  wire \data_p1_reg[27] ;
  wire \data_p1_reg[28] ;
  wire \data_p1_reg[29] ;
  wire \data_p1_reg[30] ;
  wire \data_p1_reg[31] ;
  wire [1:0]\data_p1_reg[7]_rep__3_0 ;
  wire [1:0]\data_p1_reg[7]_rep__5_0 ;
  wire [1:0]\data_p1_reg[7]_rep__7_0 ;
  wire [0:0]\data_p1_reg[7]_rep__8_0 ;
  wire [1:0]\data_p1_reg[7]_rep_rep_0 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__1_0 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__3_0 ;
  wire [1:0]\data_p1_reg[7]_rep_rep__5_0 ;
  wire [0:0]\data_p1_reg[7]_rep_rep__7_0 ;
  wire \data_p2[0]_i_12_n_1 ;
  wire \data_p2[0]_i_13_n_1 ;
  wire \data_p2[0]_i_2_0 ;
  wire \data_p2[0]_i_6_n_1 ;
  wire \data_p2[0]_i_7_n_1 ;
  wire \data_p2[0]_i_8_n_1 ;
  wire \data_p2[10]_i_12_n_1 ;
  wire \data_p2[10]_i_13_n_1 ;
  wire \data_p2[10]_i_6_n_1 ;
  wire \data_p2[10]_i_7_n_1 ;
  wire \data_p2[10]_i_8_n_1 ;
  wire \data_p2[11]_i_12_n_1 ;
  wire \data_p2[11]_i_13_n_1 ;
  wire \data_p2[11]_i_6_n_1 ;
  wire \data_p2[11]_i_7_n_1 ;
  wire \data_p2[11]_i_8_n_1 ;
  wire \data_p2[12]_i_12_n_1 ;
  wire \data_p2[12]_i_13_n_1 ;
  wire \data_p2[12]_i_6_n_1 ;
  wire \data_p2[12]_i_7_n_1 ;
  wire \data_p2[12]_i_8_n_1 ;
  wire \data_p2[13]_i_12_n_1 ;
  wire \data_p2[13]_i_13_n_1 ;
  wire \data_p2[13]_i_6_n_1 ;
  wire \data_p2[13]_i_7_n_1 ;
  wire \data_p2[13]_i_8_n_1 ;
  wire \data_p2[14]_i_12_n_1 ;
  wire \data_p2[14]_i_13_n_1 ;
  wire \data_p2[14]_i_6_n_1 ;
  wire \data_p2[14]_i_7_n_1 ;
  wire \data_p2[14]_i_8_n_1 ;
  wire \data_p2[15]_i_12_n_1 ;
  wire \data_p2[15]_i_13_n_1 ;
  wire \data_p2[15]_i_6_n_1 ;
  wire \data_p2[15]_i_7_n_1 ;
  wire \data_p2[15]_i_8_n_1 ;
  wire \data_p2[16]_i_12_n_1 ;
  wire \data_p2[16]_i_13_n_1 ;
  wire \data_p2[16]_i_6_n_1 ;
  wire \data_p2[16]_i_7_n_1 ;
  wire \data_p2[16]_i_8_n_1 ;
  wire \data_p2[17]_i_12_n_1 ;
  wire \data_p2[17]_i_13_n_1 ;
  wire \data_p2[17]_i_6_n_1 ;
  wire \data_p2[17]_i_7_n_1 ;
  wire \data_p2[17]_i_8_n_1 ;
  wire \data_p2[18]_i_12_n_1 ;
  wire \data_p2[18]_i_13_n_1 ;
  wire \data_p2[18]_i_14_n_1 ;
  wire \data_p2[18]_i_6_n_1 ;
  wire \data_p2[18]_i_7_n_1 ;
  wire \data_p2[18]_i_8_n_1 ;
  wire \data_p2[19]_i_12_n_1 ;
  wire \data_p2[19]_i_13_n_1 ;
  wire \data_p2[19]_i_6_n_1 ;
  wire \data_p2[19]_i_7_n_1 ;
  wire \data_p2[19]_i_8_n_1 ;
  wire \data_p2[1]_i_12_n_1 ;
  wire \data_p2[1]_i_13_n_1 ;
  wire \data_p2[1]_i_6_n_1 ;
  wire \data_p2[1]_i_7_n_1 ;
  wire \data_p2[1]_i_8_n_1 ;
  wire \data_p2[20]_i_12_n_1 ;
  wire \data_p2[20]_i_13_n_1 ;
  wire \data_p2[20]_i_6_n_1 ;
  wire \data_p2[20]_i_7_n_1 ;
  wire \data_p2[20]_i_8_n_1 ;
  wire \data_p2[21]_i_12_n_1 ;
  wire \data_p2[21]_i_13_n_1 ;
  wire \data_p2[21]_i_6_n_1 ;
  wire \data_p2[21]_i_7_n_1 ;
  wire \data_p2[21]_i_8_n_1 ;
  wire \data_p2[22]_i_12_n_1 ;
  wire \data_p2[22]_i_13_n_1 ;
  wire \data_p2[22]_i_6_n_1 ;
  wire \data_p2[22]_i_7_n_1 ;
  wire \data_p2[22]_i_8_n_1 ;
  wire \data_p2[23]_i_12_n_1 ;
  wire \data_p2[23]_i_13_n_1 ;
  wire \data_p2[23]_i_6_n_1 ;
  wire \data_p2[23]_i_7_n_1 ;
  wire \data_p2[23]_i_8_n_1 ;
  wire \data_p2[24]_i_12_n_1 ;
  wire \data_p2[24]_i_13_n_1 ;
  wire \data_p2[24]_i_6_n_1 ;
  wire \data_p2[24]_i_7_n_1 ;
  wire \data_p2[24]_i_8_n_1 ;
  wire \data_p2[25]_i_13_n_1 ;
  wire \data_p2[25]_i_14_n_1 ;
  wire \data_p2[25]_i_15_n_1 ;
  wire \data_p2[25]_i_7_n_1 ;
  wire \data_p2[25]_i_8_n_1 ;
  wire \data_p2[25]_i_9_n_1 ;
  wire \data_p2[26]_i_13_n_1 ;
  wire \data_p2[26]_i_5_n_1 ;
  wire \data_p2[26]_i_6_n_1 ;
  wire \data_p2[26]_i_7_n_1 ;
  wire \data_p2[26]_i_8_n_1 ;
  wire \data_p2[26]_i_9_n_1 ;
  wire \data_p2[27]_i_13_n_1 ;
  wire \data_p2[27]_i_14_n_1 ;
  wire \data_p2[27]_i_5_n_1 ;
  wire \data_p2[27]_i_6_n_1 ;
  wire \data_p2[27]_i_7_n_1 ;
  wire \data_p2[27]_i_8_n_1 ;
  wire \data_p2[27]_i_9_n_1 ;
  wire \data_p2[28]_i_13_n_1 ;
  wire \data_p2[28]_i_4_n_1 ;
  wire \data_p2[28]_i_5_n_1 ;
  wire \data_p2[28]_i_6_n_1 ;
  wire \data_p2[28]_i_7_n_1 ;
  wire \data_p2[28]_i_8_n_1 ;
  wire \data_p2[28]_i_9_n_1 ;
  wire \data_p2[29]_i_13_n_1 ;
  wire \data_p2[29]_i_4_n_1 ;
  wire \data_p2[29]_i_5_n_1 ;
  wire \data_p2[29]_i_6_n_1 ;
  wire \data_p2[29]_i_7_n_1 ;
  wire \data_p2[29]_i_8_n_1 ;
  wire \data_p2[29]_i_9_n_1 ;
  wire \data_p2[2]_i_12_n_1 ;
  wire \data_p2[2]_i_13_n_1 ;
  wire \data_p2[2]_i_6_n_1 ;
  wire \data_p2[2]_i_7_n_1 ;
  wire \data_p2[2]_i_8_n_1 ;
  wire \data_p2[30]_i_13_n_1 ;
  wire [29:0]\data_p2[30]_i_2_0 ;
  wire \data_p2[30]_i_4_n_1 ;
  wire \data_p2[30]_i_5_n_1 ;
  wire \data_p2[30]_i_6_n_1 ;
  wire \data_p2[30]_i_7_n_1 ;
  wire \data_p2[30]_i_8_n_1 ;
  wire \data_p2[30]_i_9_n_1 ;
  wire \data_p2[31]_i_11_n_1 ;
  wire \data_p2[31]_i_12_n_1 ;
  wire \data_p2[31]_i_13_n_1 ;
  wire \data_p2[31]_i_14_n_1 ;
  wire \data_p2[31]_i_15_n_1 ;
  wire \data_p2[31]_i_17_n_1 ;
  wire \data_p2[31]_i_24_n_1 ;
  wire \data_p2[31]_i_25_n_1 ;
  wire \data_p2[31]_i_27_n_1 ;
  wire \data_p2[31]_i_28_n_1 ;
  wire \data_p2[31]_i_31_n_1 ;
  wire \data_p2[31]_i_32_n_1 ;
  wire \data_p2[31]_i_33_n_1 ;
  wire [31:0]\data_p2[31]_i_7_0 ;
  wire [31:0]\data_p2[31]_i_7_1 ;
  wire [31:0]\data_p2[31]_i_7_2 ;
  wire [30:0]\data_p2[31]_i_7_3 ;
  wire [30:0]\data_p2[31]_i_7_4 ;
  wire \data_p2[31]_i_7_5 ;
  wire \data_p2[31]_i_8 ;
  wire [31:0]\data_p2[31]_i_8_0 ;
  wire [31:0]\data_p2[31]_i_8_1 ;
  wire [31:0]\data_p2[31]_i_8_2 ;
  wire \data_p2[31]_i_8_3 ;
  wire \data_p2[3]_i_12_n_1 ;
  wire \data_p2[3]_i_13_n_1 ;
  wire \data_p2[3]_i_6_n_1 ;
  wire \data_p2[3]_i_7_n_1 ;
  wire \data_p2[3]_i_8_n_1 ;
  wire \data_p2[4]_i_12_n_1 ;
  wire \data_p2[4]_i_13_n_1 ;
  wire \data_p2[4]_i_6_n_1 ;
  wire \data_p2[4]_i_7_n_1 ;
  wire \data_p2[4]_i_8_n_1 ;
  wire \data_p2[5]_i_12_n_1 ;
  wire \data_p2[5]_i_13_n_1 ;
  wire \data_p2[5]_i_14_n_1 ;
  wire \data_p2[5]_i_6_n_1 ;
  wire \data_p2[5]_i_7_n_1 ;
  wire \data_p2[5]_i_8_n_1 ;
  wire \data_p2[6]_i_12_n_1 ;
  wire \data_p2[6]_i_13_n_1 ;
  wire \data_p2[6]_i_6_n_1 ;
  wire \data_p2[6]_i_7_n_1 ;
  wire \data_p2[6]_i_8_n_1 ;
  wire \data_p2[7]_i_12_n_1 ;
  wire \data_p2[7]_i_13_n_1 ;
  wire \data_p2[7]_i_6_n_1 ;
  wire \data_p2[7]_i_7_n_1 ;
  wire \data_p2[7]_i_8_n_1 ;
  wire \data_p2[8]_i_12_n_1 ;
  wire \data_p2[8]_i_13_n_1 ;
  wire \data_p2[8]_i_6_n_1 ;
  wire \data_p2[8]_i_7_n_1 ;
  wire \data_p2[8]_i_8_n_1 ;
  wire \data_p2[9]_i_12_n_1 ;
  wire \data_p2[9]_i_13_n_1 ;
  wire \data_p2[9]_i_6_n_1 ;
  wire \data_p2[9]_i_7_n_1 ;
  wire \data_p2[9]_i_8_n_1 ;
  wire \data_p2_reg[0]_0 ;
  wire \data_p2_reg[0]_1 ;
  wire \data_p2_reg[0]_2 ;
  wire \data_p2_reg[0]_3 ;
  wire \data_p2_reg[0]_4 ;
  wire \data_p2_reg[0]_5 ;
  wire \data_p2_reg[0]_6 ;
  wire \data_p2_reg[10] ;
  wire \data_p2_reg[10]_0 ;
  wire \data_p2_reg[11] ;
  wire \data_p2_reg[11]_0 ;
  wire \data_p2_reg[12] ;
  wire \data_p2_reg[12]_0 ;
  wire \data_p2_reg[13] ;
  wire \data_p2_reg[13]_0 ;
  wire \data_p2_reg[14] ;
  wire \data_p2_reg[14]_0 ;
  wire \data_p2_reg[15] ;
  wire \data_p2_reg[15]_0 ;
  wire \data_p2_reg[16] ;
  wire \data_p2_reg[16]_0 ;
  wire \data_p2_reg[17] ;
  wire \data_p2_reg[17]_0 ;
  wire \data_p2_reg[18] ;
  wire \data_p2_reg[18]_0 ;
  wire \data_p2_reg[19] ;
  wire \data_p2_reg[19]_0 ;
  wire \data_p2_reg[1]_0 ;
  wire \data_p2_reg[1]_1 ;
  wire \data_p2_reg[20] ;
  wire \data_p2_reg[20]_0 ;
  wire \data_p2_reg[21] ;
  wire \data_p2_reg[21]_0 ;
  wire \data_p2_reg[22] ;
  wire \data_p2_reg[22]_0 ;
  wire \data_p2_reg[23] ;
  wire \data_p2_reg[23]_0 ;
  wire \data_p2_reg[24] ;
  wire \data_p2_reg[24]_0 ;
  wire \data_p2_reg[25] ;
  wire \data_p2_reg[25]_0 ;
  wire \data_p2_reg[26] ;
  wire \data_p2_reg[26]_0 ;
  wire \data_p2_reg[26]_1 ;
  wire \data_p2_reg[27] ;
  wire \data_p2_reg[27]_0 ;
  wire \data_p2_reg[28] ;
  wire \data_p2_reg[29] ;
  wire \data_p2_reg[2]_0 ;
  wire \data_p2_reg[2]_1 ;
  wire [28:0]\data_p2_reg[30] ;
  wire [2:0]\data_p2_reg[30]_0 ;
  wire [2:0]\data_p2_reg[30]_1 ;
  wire \data_p2_reg[30]_2 ;
  wire \data_p2_reg[31] ;
  wire \data_p2_reg[31]_0 ;
  wire [30:0]\data_p2_reg[31]_1 ;
  wire [30:0]\data_p2_reg[31]_2 ;
  wire [30:0]\data_p2_reg[31]_3 ;
  wire \data_p2_reg[3]_0 ;
  wire \data_p2_reg[3]_1 ;
  wire \data_p2_reg[4]_0 ;
  wire \data_p2_reg[4]_1 ;
  wire \data_p2_reg[5]_0 ;
  wire \data_p2_reg[5]_1 ;
  wire \data_p2_reg[6]_0 ;
  wire \data_p2_reg[6]_1 ;
  wire [2:0]\data_p2_reg[7]_0 ;
  wire [1:0]\data_p2_reg[7]_1 ;
  wire \data_p2_reg[7]_10 ;
  wire \data_p2_reg[7]_11 ;
  wire [7:0]\data_p2_reg[7]_12 ;
  wire [1:0]\data_p2_reg[7]_2 ;
  wire [2:0]\data_p2_reg[7]_3 ;
  wire [1:0]\data_p2_reg[7]_4 ;
  wire [2:0]\data_p2_reg[7]_5 ;
  wire [1:0]\data_p2_reg[7]_6 ;
  wire [0:0]\data_p2_reg[7]_7 ;
  wire [1:0]\data_p2_reg[7]_8 ;
  wire [1:0]\data_p2_reg[7]_9 ;
  wire \data_p2_reg[8] ;
  wire \data_p2_reg[8]_0 ;
  wire \data_p2_reg[9] ;
  wire \data_p2_reg[9]_0 ;
  wire \data_p2_reg_n_1_[0] ;
  wire \data_p2_reg_n_1_[1] ;
  wire \data_p2_reg_n_1_[2] ;
  wire \data_p2_reg_n_1_[3] ;
  wire \data_p2_reg_n_1_[4] ;
  wire \data_p2_reg_n_1_[5] ;
  wire \data_p2_reg_n_1_[6] ;
  wire \data_p2_reg_n_1_[7] ;
  wire \empty_5_reg_3974_reg[0] ;
  wire \empty_5_reg_3974_reg[0]_0 ;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire \empty_8_reg_4013_reg[0] ;
  wire \empty_8_reg_4013_reg[0]_0 ;
  wire \empty_8_reg_4013_reg[0]_1 ;
  wire gmem_ARADDR1134_out;
  wire gmem_AWVALID;
  wire \gmem_addr_11_reg_3748_reg[16] ;
  wire [31:0]gmem_addr_12_reg_3754;
  wire [31:0]gmem_addr_13_reg_3760;
  wire \gmem_addr_13_reg_3760_reg[10] ;
  wire \gmem_addr_13_reg_3760_reg[11] ;
  wire \gmem_addr_13_reg_3760_reg[12] ;
  wire \gmem_addr_13_reg_3760_reg[13] ;
  wire \gmem_addr_13_reg_3760_reg[14] ;
  wire \gmem_addr_13_reg_3760_reg[15] ;
  wire \gmem_addr_13_reg_3760_reg[17] ;
  wire \gmem_addr_13_reg_3760_reg[18] ;
  wire \gmem_addr_13_reg_3760_reg[19] ;
  wire \gmem_addr_13_reg_3760_reg[1] ;
  wire \gmem_addr_13_reg_3760_reg[20] ;
  wire \gmem_addr_13_reg_3760_reg[21] ;
  wire \gmem_addr_13_reg_3760_reg[22] ;
  wire \gmem_addr_13_reg_3760_reg[23] ;
  wire \gmem_addr_13_reg_3760_reg[24] ;
  wire \gmem_addr_13_reg_3760_reg[25] ;
  wire \gmem_addr_13_reg_3760_reg[26] ;
  wire \gmem_addr_13_reg_3760_reg[27] ;
  wire \gmem_addr_13_reg_3760_reg[28] ;
  wire \gmem_addr_13_reg_3760_reg[29] ;
  wire \gmem_addr_13_reg_3760_reg[2] ;
  wire \gmem_addr_13_reg_3760_reg[30] ;
  wire \gmem_addr_13_reg_3760_reg[31] ;
  wire \gmem_addr_13_reg_3760_reg[3] ;
  wire \gmem_addr_13_reg_3760_reg[4] ;
  wire \gmem_addr_13_reg_3760_reg[5] ;
  wire \gmem_addr_13_reg_3760_reg[6] ;
  wire \gmem_addr_13_reg_3760_reg[7] ;
  wire \gmem_addr_13_reg_3760_reg[8] ;
  wire \gmem_addr_13_reg_3760_reg[9] ;
  wire [31:0]gmem_addr_14_reg_3766;
  wire \gmem_addr_14_reg_3766_reg[0] ;
  wire [31:0]gmem_addr_18_reg_3790;
  wire [31:0]gmem_addr_19_reg_3796;
  wire gmem_addr_20_read_reg_43810;
  wire [31:0]gmem_addr_20_reg_3802;
  wire \gmem_addr_20_reg_3802_reg[0] ;
  wire \gmem_addr_20_reg_3802_reg[10] ;
  wire \gmem_addr_20_reg_3802_reg[11] ;
  wire \gmem_addr_20_reg_3802_reg[12] ;
  wire \gmem_addr_20_reg_3802_reg[13] ;
  wire \gmem_addr_20_reg_3802_reg[14] ;
  wire \gmem_addr_20_reg_3802_reg[15] ;
  wire \gmem_addr_20_reg_3802_reg[16] ;
  wire \gmem_addr_20_reg_3802_reg[17] ;
  wire \gmem_addr_20_reg_3802_reg[18] ;
  wire \gmem_addr_20_reg_3802_reg[19] ;
  wire \gmem_addr_20_reg_3802_reg[1] ;
  wire \gmem_addr_20_reg_3802_reg[20] ;
  wire \gmem_addr_20_reg_3802_reg[21] ;
  wire \gmem_addr_20_reg_3802_reg[22] ;
  wire \gmem_addr_20_reg_3802_reg[23] ;
  wire \gmem_addr_20_reg_3802_reg[24] ;
  wire \gmem_addr_20_reg_3802_reg[25] ;
  wire \gmem_addr_20_reg_3802_reg[2] ;
  wire \gmem_addr_20_reg_3802_reg[3] ;
  wire \gmem_addr_20_reg_3802_reg[4] ;
  wire \gmem_addr_20_reg_3802_reg[5] ;
  wire \gmem_addr_20_reg_3802_reg[6] ;
  wire \gmem_addr_20_reg_3802_reg[7] ;
  wire \gmem_addr_20_reg_3802_reg[8] ;
  wire \gmem_addr_20_reg_3802_reg[9] ;
  wire \gmem_addr_22_reg_3814_reg[26] ;
  wire \gmem_addr_22_reg_3814_reg[27] ;
  wire \gmem_addr_22_reg_3814_reg[31] ;
  wire [31:0]\gmem_addr_24_reg_3826_reg[31] ;
  wire \gmem_addr_7_reg_3619_reg[0] ;
  wire \gmem_addr_7_reg_3619_reg[10] ;
  wire \gmem_addr_7_reg_3619_reg[11] ;
  wire \gmem_addr_7_reg_3619_reg[12] ;
  wire \gmem_addr_7_reg_3619_reg[13] ;
  wire \gmem_addr_7_reg_3619_reg[14] ;
  wire \gmem_addr_7_reg_3619_reg[15] ;
  wire \gmem_addr_7_reg_3619_reg[16] ;
  wire \gmem_addr_7_reg_3619_reg[17] ;
  wire \gmem_addr_7_reg_3619_reg[18] ;
  wire \gmem_addr_7_reg_3619_reg[19] ;
  wire \gmem_addr_7_reg_3619_reg[1] ;
  wire \gmem_addr_7_reg_3619_reg[20] ;
  wire \gmem_addr_7_reg_3619_reg[21] ;
  wire \gmem_addr_7_reg_3619_reg[22] ;
  wire \gmem_addr_7_reg_3619_reg[23] ;
  wire \gmem_addr_7_reg_3619_reg[24] ;
  wire \gmem_addr_7_reg_3619_reg[25] ;
  wire \gmem_addr_7_reg_3619_reg[26] ;
  wire \gmem_addr_7_reg_3619_reg[27] ;
  wire \gmem_addr_7_reg_3619_reg[28] ;
  wire \gmem_addr_7_reg_3619_reg[29] ;
  wire \gmem_addr_7_reg_3619_reg[2] ;
  wire \gmem_addr_7_reg_3619_reg[30] ;
  wire \gmem_addr_7_reg_3619_reg[31] ;
  wire \gmem_addr_7_reg_3619_reg[3] ;
  wire \gmem_addr_7_reg_3619_reg[4] ;
  wire \gmem_addr_7_reg_3619_reg[5] ;
  wire \gmem_addr_7_reg_3619_reg[6] ;
  wire \gmem_addr_7_reg_3619_reg[7] ;
  wire \gmem_addr_7_reg_3619_reg[8] ;
  wire \gmem_addr_7_reg_3619_reg[9] ;
  wire grp_fu_3117_ce;
  wire grp_fu_3139_ce;
  wire grp_fu_3205_ce;
  wire icmp_ln27_fu_898_p2;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ;
  wire [0:0]\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ;
  wire \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ;
  wire \icmp_ln27_reg_3255_reg[0] ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_0 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_1 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_2 ;
  wire [0:0]\icmp_ln27_reg_3255_reg[0]_3 ;
  wire icmp_ln28_reg_3265;
  wire icmp_ln28_reg_3265_pp0_iter1_reg;
  wire [0:0]\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ;
  wire [0:0]\icmp_ln28_reg_3265_reg[0] ;
  wire \icmp_ln29_reg_3301_reg[0] ;
  wire \icmp_ln29_reg_3301_reg[0]_0 ;
  wire \icmp_ln29_reg_3301_reg[0]_1 ;
  wire \icmp_ln29_reg_3301_reg[0]_2 ;
  wire [0:0]\indvar_flatten_reg_804_reg[9] ;
  wire load_p2;
  wire m_reg_reg;
  wire [9:0]m_reg_reg_0;
  wire m_reg_reg_1;
  wire m_reg_reg_2;
  wire m_reg_reg_3;
  wire m_reg_reg_4;
  wire m_reg_reg_5;
  wire m_reg_reg_i_4__1_n_1;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire reg_8400;
  wire reg_8520;
  wire reg_8560;
  wire reg_8720;
  wire reg_8760;
  wire s_ready_t_i_1__1_n_1;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire \select_ln53_reg_4579_reg[7] ;
  wire \select_ln59_reg_3286_reg[0] ;
  wire \select_ln59_reg_3286_reg[0]_0 ;
  wire \select_ln59_reg_3286_reg[0]_1 ;
  wire \select_ln59_reg_3286_reg[0]_2 ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_1 ;
  wire \state[1]_i_1__1_n_1 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire [0:0]\state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire \state_reg[0]_3 ;
  wire [0:0]\state_reg[0]_4 ;
  wire tmp_2_reg_4569;
  wire [0:0]\tmp_2_reg_4569_reg[0] ;

  LUT6 #(
    .INIT(64'h0000000200030000)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\FSM_sequential_state[0]_i_2_n_1 ),
        .I3(\FSM_sequential_state[0]_i_3_n_1 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next__0[0]));
  LUT6 #(
    .INIT(64'hFCF0FCF0FDF0FFF0)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[0]_i_4_n_1 ),
        .I1(\state_reg[0]_4 ),
        .I2(\state_reg[0]_3 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\FSM_sequential_state[0]_i_5_n_1 ),
        .I5(\data_p2_reg[0]_1 ),
        .O(\FSM_sequential_state[0]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hF000F000F070F0F0)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(\FSM_sequential_state[0]_i_6_n_1 ),
        .I1(\FSM_sequential_state[0]_i_7_n_1 ),
        .I2(\data_p2_reg[0]_2 ),
        .I3(gmem_addr_20_read_reg_43810),
        .I4(\FSM_sequential_state[0]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_1 ),
        .O(\FSM_sequential_state[0]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(\FSM_sequential_state[0]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(\FSM_sequential_state[0]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(\FSM_sequential_state[0]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \FSM_sequential_state[0]_i_7 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage9),
        .O(\FSM_sequential_state[0]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h040404FFFFFFFFFF)) 
    \FSM_sequential_state[0]_i_8 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(\FSM_sequential_state[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h3E3E3E023030300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(ap_enable_reg_pp0_iter0_reg),
        .I4(\FSM_sequential_state[1]_i_2_n_1 ),
        .I5(s_ready_t_reg_1),
        .O(next__0[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFEFE)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\FSM_sequential_state[0]_i_3_n_1 ),
        .I1(I_RREADY21),
        .I2(\state_reg[0]_3 ),
        .I3(\state_reg[0]_4 ),
        .I4(\data_p2_reg[0]_2 ),
        .I5(I_RREADY24),
        .O(\FSM_sequential_state[1]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(m_reg_reg_0[5]),
        .I1(\state_reg[0]_0 ),
        .I2(\data_p2_reg[0]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_2 ),
        .I5(\select_ln53_reg_4579_reg[7] ),
        .O(gmem_AWVALID));
  LUT6 #(
    .INIT(64'hEEEEEEEEEFFFEEEE)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\FSM_sequential_state[1]_i_4_n_1 ),
        .I1(\FSM_sequential_state[1]_i_5_n_1 ),
        .I2(s_ready_t_reg_0),
        .I3(m_reg_reg_3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(m_reg_reg),
        .O(ap_enable_reg_pp0_iter0_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\FSM_sequential_state[1]_i_8_n_1 ),
        .I1(\ap_CS_fsm_reg[27]_0 ),
        .I2(\state_reg[0]_2 ),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2_reg[0]_5 ),
        .O(\FSM_sequential_state[1]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \FSM_sequential_state[1]_i_5 
       (.I0(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I1(m_reg_reg_i_4__1_n_1),
        .I2(add_ln47_15_reg_4008_reg_i_6_n_1),
        .O(\FSM_sequential_state[1]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFEFEFF)) 
    \FSM_sequential_state[1]_i_8 
       (.I0(\FSM_sequential_state[1]_i_4_0 ),
        .I1(\ap_CS_fsm_reg[26] ),
        .I2(\ap_CS_fsm_reg[25] ),
        .I3(\FSM_sequential_state[1]_i_4_1 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .I5(\data_p2[31]_i_28_n_1 ),
        .O(\FSM_sequential_state[1]_i_8_n_1 ));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAA80AA00000000)) 
    \add_ln27_reg_3259[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\data_p2_reg[0]_2 ),
        .I4(m_reg_reg),
        .I5(m_reg_reg_0[0]),
        .O(add_ln27_reg_32590));
  LUT6 #(
    .INIT(64'h4444444440004444)) 
    \add_ln47_12_reg_4548[17]_i_1 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(m_reg_reg),
        .O(\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_13_reg_3924_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[14]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    add_ln47_13_reg_3924_reg_i_3
       (.I0(add_ln47_15_reg_4008_reg_i_6_n_1),
        .O(gmem_ARADDR1134_out));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_13_reg_3924_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_0 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_13_reg_3924_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_0 [1]));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_14_reg_4309_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[13] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_15_reg_4008_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[15] ));
  LUT2 #(
    .INIT(4'h7)) 
    add_ln47_15_reg_4008_reg_i_2
       (.I0(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I1(m_reg_reg_4),
        .O(reg_8520));
  LUT5 #(
    .INIT(32'h00008000)) 
    add_ln47_15_reg_4008_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[19] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_15_reg_4008_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_0 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_15_reg_4008_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_1 [1]));
  LUT6 #(
    .INIT(64'hFBFBFBFBFFFBFBFB)) 
    add_ln47_15_reg_4008_reg_i_6
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(m_reg_reg_0[5]),
        .I2(\state_reg[0]_0 ),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\add_ln59_reg_4314_reg[1] ),
        .I5(\select_ln53_reg_4579_reg[7] ),
        .O(add_ln47_15_reg_4008_reg_i_6_n_1));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_16_reg_4057_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage18),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[19]_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    add_ln47_16_reg_4057_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[21] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_16_reg_4057_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_1 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_16_reg_4057_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_2 [1]));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_19_reg_4147_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[20] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    add_ln47_19_reg_4147_reg_i_3
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[24] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_19_reg_4147_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_2 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_19_reg_4147_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_3 [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_19_reg_4147_reg_i_6
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_3 [1]));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    add_ln47_1_reg_4543_reg_i_3
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(ap_CS_fsm_pp0_stage11),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(add_ln47_1_reg_45430));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF8F0000)) 
    add_ln47_20_reg_4361_reg_i_1
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\data_p2_reg[0]_2 ),
        .I3(m_reg_reg),
        .I4(m_reg_reg_0[0]),
        .I5(\ap_CS_fsm_reg[3]_3 ),
        .O(grp_fu_3139_ce));
  LUT5 #(
    .INIT(32'h00800000)) 
    add_ln47_20_reg_4361_reg_i_2
       (.I0(m_reg_reg_0[2]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h0404040400040404)) 
    add_ln47_21_reg_4197_reg_i_1
       (.I0(m_reg_reg),
        .I1(m_reg_reg_0[8]),
        .I2(\state_reg[0]_0 ),
        .I3(empty_8_reg_4013_pp0_iter1_reg),
        .I4(\add_ln59_reg_4314_reg[1] ),
        .I5(\add_ln47_17_reg_4092_reg[15] ),
        .O(\icmp_ln27_reg_3255_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h00000000E0000000)) 
    add_ln47_21_reg_4197_reg_i_2
       (.I0(m_reg_reg_0[9]),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(m_reg_reg),
        .O(reg_8720));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_21_reg_4197_reg_i_3
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_3 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_21_reg_4197_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_4 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_21_reg_4197_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_4 [0]));
  LUT5 #(
    .INIT(32'h00008000)) 
    add_ln47_22_reg_4553_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[26] ));
  LUT6 #(
    .INIT(64'hFEFEFEFEFE000000)) 
    add_ln47_22_reg_4553_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(ap_CS_fsm_pp0_stage12),
        .I2(m_reg_reg_0[4]),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(grp_fu_3205_ce));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    add_ln47_22_reg_4553_reg_i_4
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(ap_CS_fsm_pp0_stage12),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(add_ln47_22_reg_45530));
  LUT6 #(
    .INIT(64'h4444444440004444)) 
    \add_ln47_24_reg_4563[16]_i_1 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(ap_CS_fsm_pp0_stage13),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(m_reg_reg),
        .O(\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    add_ln47_2_reg_4477_reg_i_2
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage7),
        .O(I_RREADY23));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_2_reg_4477_reg_i_3
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_7 ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_3_reg_4503_reg_i_1
       (.I0(ap_CS_fsm_pp0_stage23),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[24]_0 ));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    add_ln47_3_reg_4503_reg_i_2
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage8),
        .O(I_RREADY24));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_3_reg_4503_reg_i_3
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_3_reg_4503_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_3_reg_4503_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(A[7]));
  LUT5 #(
    .INIT(32'h00008F00)) 
    add_ln47_6_reg_4386_reg_i_1
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\data_p2_reg[0]_2 ),
        .I3(m_reg_reg_0[0]),
        .I4(m_reg_reg),
        .O(add_ln59_25_reg_42580));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    add_ln47_6_reg_4386_reg_i_2
       (.I0(\data_p2_reg[0]_2 ),
        .I1(\data_p2_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(Q),
        .I4(m_reg_reg_0[2]),
        .I5(add_ln47_6_reg_4386_reg_i_7_n_1),
        .O(reg_8760));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_6_reg_4386_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_8 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_6_reg_4386_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_8 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_6_reg_4386_reg_i_6
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(A[10]));
  LUT5 #(
    .INIT(32'h00008000)) 
    add_ln47_6_reg_4386_reg_i_7
       (.I0(m_reg_reg_0[7]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(add_ln47_6_reg_4386_reg_i_7_n_1));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_7_reg_4457_reg_i_2
       (.I0(ap_CS_fsm_pp0_stage25),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[26]_0 ));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    add_ln47_7_reg_4457_reg_i_3
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage6),
        .O(I_RREADY22));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    add_ln47_8_reg_4412_reg_i_1
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage4),
        .O(I_RREADY20));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_8_reg_4412_reg_i_2
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_5 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_8_reg_4412_reg_i_3
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_5 [0]));
  LUT5 #(
    .INIT(32'h000080AA)) 
    add_ln47_9_reg_4432_reg_i_1
       (.I0(m_reg_reg_0[4]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h4040400000000000)) 
    add_ln47_9_reg_4432_reg_i_2
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_1 ),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(ap_CS_fsm_pp0_stage5),
        .O(I_RREADY21));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_9_reg_4432_reg_i_3
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_6 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_9_reg_4432_reg_i_4
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_6 [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_9_reg_4432_reg_i_5
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_5 [2]));
  LUT6 #(
    .INIT(64'h4040404040000000)) 
    add_ln47_reg_4538_reg_i_1
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(m_reg_reg_0[4]),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(add_ln47_reg_45380));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_reg_4538_reg_i_2
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_9 [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    add_ln47_reg_4538_reg_i_3
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p2_reg[7]_9 [0]));
  LUT6 #(
    .INIT(64'h1000000010101010)) 
    \add_ln59_reg_4314[13]_i_1 
       (.I0(icmp_ln28_reg_3265_pp0_iter1_reg),
        .I1(and_ln59_reg_3327_pp0_iter1_reg),
        .I2(m_reg_reg_0[2]),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\add_ln59_reg_4314_reg[1] ),
        .O(\icmp_ln28_reg_3265_pp0_iter1_reg_reg[0] ));
  LUT5 #(
    .INIT(32'hAA80AAAA)) 
    \and_ln59_reg_3327_pp0_iter1_reg[0]_i_1 
       (.I0(m_reg_reg_0[1]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[2] ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBFB00FB)) 
    \ap_CS_fsm[10]_i_1 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(\data_p2_reg[0]_2 ),
        .I2(Q),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hA2A2AFFFA2A2A200)) 
    \ap_CS_fsm[11]_i_1 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\add_ln59_reg_4314_reg[1] ),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .I5(m_reg_reg_0[4]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFCFDFDFDFCDDDDDD)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] ),
        .I1(ap_NS_fsm1),
        .I2(ap_CS_fsm_pp0_stage26),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h4444400000000000)) 
    \ap_CS_fsm[28]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(m_reg_reg_0[2]),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFEAFFFF002A0000)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(m_reg_reg_0[2]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_2 ),
        .I5(m_reg_reg_0[1]),
        .O(D[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_1_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [0]),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_1_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [1]),
        .O(A[1]));
  LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
    \data_p1[26]_i_2 
       (.I0(\data_p2[26]_i_6_n_1 ),
        .I1(\ap_CS_fsm_reg[27] ),
        .I2(\data_p1_reg[26] ),
        .I3(\data_p1[26]_i_4_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2_reg[26]_0 ),
        .O(\gmem_addr_22_reg_3814_reg[26] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p1[26]_i_4 
       (.I0(gmem_addr_18_reg_3790[26]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[26]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p1[26]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
    \data_p1[27]_i_2 
       (.I0(\data_p2[27]_i_6_n_1 ),
        .I1(\ap_CS_fsm_reg[27] ),
        .I2(\data_p1_reg[27] ),
        .I3(\data_p1[27]_i_4_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2_reg[27]_0 ),
        .O(\gmem_addr_22_reg_3814_reg[27] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p1[27]_i_4 
       (.I0(gmem_addr_18_reg_3790[27]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[27]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p1[27]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[28]_i_2 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(\data_p1_reg[28] ),
        .I2(\data_p1[28]_i_4_n_1 ),
        .I3(\data_p2[28]_i_5_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[28]_i_4_n_1 ),
        .O(\ap_CS_fsm_reg[27]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p1[28]_i_4 
       (.I0(gmem_addr_18_reg_3790[28]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[28]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p1[28]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[29]_i_2 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(\data_p1_reg[29] ),
        .I2(\data_p1[29]_i_4_n_1 ),
        .I3(\data_p2[29]_i_5_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[29]_i_4_n_1 ),
        .O(\ap_CS_fsm_reg[27]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p1[29]_i_4 
       (.I0(gmem_addr_18_reg_3790[29]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[29]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p1[29]_i_4_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_1_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [2]),
        .O(A[2]));
  LUT6 #(
    .INIT(64'hFF10FFFFFF100000)) 
    \data_p1[30]_i_2 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(\data_p1_reg[30] ),
        .I2(\data_p1[30]_i_4_n_1 ),
        .I3(\data_p2[30]_i_5_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[30]_i_4_n_1 ),
        .O(\ap_CS_fsm_reg[27]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p1[30]_i_4 
       (.I0(gmem_addr_18_reg_3790[30]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[30]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p1[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hAAABFFFFAAAB0000)) 
    \data_p1[31]_i_3 
       (.I0(\data_p2[31]_i_12_n_1 ),
        .I1(\ap_CS_fsm_reg[27] ),
        .I2(\data_p1_reg[31] ),
        .I3(\data_p1[31]_i_5_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2_reg[31]_0 ),
        .O(\gmem_addr_22_reg_3814_reg[31] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p1[31]_i_5 
       (.I0(gmem_addr_18_reg_3790[31]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[31]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p1[31]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_1_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [3]),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_1_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [4]),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_1_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [5]),
        .O(A[5]));
  LUT6 #(
    .INIT(64'h0000AAA8FFFCAAAA)) 
    \data_p1[6]_i_1__1 
       (.I0(s_ready_t_reg_1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\FSM_sequential_state[0]_i_2_n_1 ),
        .I3(\FSM_sequential_state[0]_i_3_n_1 ),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(\bus_wide_gen.rdata_valid_t_reg ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_2 
       (.I0(\data_p2_reg_n_1_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [6]),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_rep__0_i_1 
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p1[7]_rep__0_i_1_n_1 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_rep_rep_i_1 
       (.I0(\data_p2_reg_n_1_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_12 [7]),
        .O(\data_p1[7]_rep_rep_i_1_n_1 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[0]),
        .Q(B[0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[1]),
        .Q(B[1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[2]),
        .Q(B[2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[3]),
        .Q(B[3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[4]),
        .Q(B[4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[5]),
        .Q(B[5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(A[6]),
        .Q(B[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__0 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(B[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__1 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(B[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__2 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__3_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__3 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__3_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__4 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__5_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__5 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__5_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__6 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__7_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__7 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__7_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep__8 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep__0_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep__8_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__0 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__1 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__1_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__2 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__1_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__3 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__3_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__4 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__3_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__5 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__5_0 [1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__6 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__5_0 [0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "data_p1_reg[7]" *) 
  FDRE \data_p1_reg[7]_rep_rep__7 
       (.C(ap_clk),
        .CE(\bus_wide_gen.rdata_valid_t_reg ),
        .D(\data_p1[7]_rep_rep_i_1_n_1 ),
        .Q(\data_p1_reg[7]_rep_rep__7_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[0]_i_1 
       (.I0(\gmem_addr_14_reg_3766_reg[0] ),
        .I1(\data_p2_reg[0]_3 ),
        .I2(\gmem_addr_20_reg_3802_reg[0] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [0]),
        .I5(\data_p2_reg[0]_4 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [0]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[0]_i_11 
       (.I0(\data_p2[31]_i_8_0 [0]),
        .I1(\data_p2[31]_i_8_1 [0]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [0]),
        .O(\gmem_addr_7_reg_3619_reg[0] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[0]_i_12 
       (.I0(gmem_addr_19_reg_3796[0]),
        .I1(gmem_addr_18_reg_3790[0]),
        .I2(gmem_addr_20_reg_3802[0]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[0]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p2[0]_i_13 
       (.I0(gmem_addr_18_reg_3790[0]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[0]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[0]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    \data_p2[0]_i_2 
       (.I0(\data_p2[0]_i_6_n_1 ),
        .I1(\data_p2[31]_i_14_n_1 ),
        .I2(\data_p2[0]_i_7_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[0]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_14_reg_3766_reg[0] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[0]_i_4 
       (.I0(\data_p2[0]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[0]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[0]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[0] ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[0]_i_6 
       (.I0(gmem_addr_14_reg_3766[0]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(gmem_addr_13_reg_3760[0]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(gmem_addr_12_reg_3754[0]),
        .O(\data_p2[0]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h05000503F5F0F5F3)) 
    \data_p2[0]_i_7 
       (.I0(gmem_addr_13_reg_3760[0]),
        .I1(gmem_addr_12_reg_3754[0]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[0]),
        .O(\data_p2[0]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[0]_i_8 
       (.I0(\data_p2[31]_i_7_0 [0]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [0]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [0]),
        .O(\data_p2[0]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[10]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[10] ),
        .I1(\data_p2_reg[10] ),
        .I2(\gmem_addr_20_reg_3802_reg[10] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [10]),
        .I5(\data_p2_reg[10]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[10]_i_11 
       (.I0(\data_p2[31]_i_8_0 [10]),
        .I1(\data_p2[31]_i_8_1 [10]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [10]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[10] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[10]_i_12 
       (.I0(gmem_addr_18_reg_3790[10]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[10]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[10]_i_13 
       (.I0(\data_p2_reg[31]_1 [9]),
        .I1(\data_p2_reg[31]_2 [9]),
        .I2(\data_p2_reg[31]_3 [9]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[10]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[10]_i_2 
       (.I0(\data_p2[10]_i_6_n_1 ),
        .I1(\data_p2[10]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[10]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[10] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[10]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[10]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[10]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[10]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[10] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[10]_i_6 
       (.I0(gmem_addr_13_reg_3760[10]),
        .I1(gmem_addr_12_reg_3754[10]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[10]),
        .O(\data_p2[10]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[10]_i_7 
       (.I0(\data_p2[31]_i_7_4 [9]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [9]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [9]),
        .O(\data_p2[10]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[10]_i_8 
       (.I0(\data_p2[31]_i_7_0 [10]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [10]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [10]),
        .O(\data_p2[10]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[11]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[11] ),
        .I1(\data_p2_reg[11] ),
        .I2(\gmem_addr_20_reg_3802_reg[11] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [11]),
        .I5(\data_p2_reg[11]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [11]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[11]_i_11 
       (.I0(\data_p2[31]_i_8_0 [11]),
        .I1(\data_p2[31]_i_8_1 [11]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [11]),
        .O(\gmem_addr_7_reg_3619_reg[11] ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \data_p2[11]_i_12 
       (.I0(gmem_addr_19_reg_3796[11]),
        .I1(\data_p2[31]_i_24_n_1 ),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(gmem_addr_18_reg_3790[11]),
        .I4(s_ready_t_reg_0),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(\data_p2[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[11]_i_13 
       (.I0(\data_p2_reg[31]_1 [10]),
        .I1(\data_p2_reg[31]_2 [10]),
        .I2(\data_p2_reg[31]_3 [10]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[11]_i_2 
       (.I0(\data_p2[11]_i_6_n_1 ),
        .I1(\data_p2[11]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[11]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[11] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[11]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[11]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[11]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[11]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[11] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[11]_i_6 
       (.I0(gmem_addr_13_reg_3760[11]),
        .I1(gmem_addr_12_reg_3754[11]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[11]),
        .O(\data_p2[11]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[11]_i_7 
       (.I0(\data_p2[31]_i_7_4 [10]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [10]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [10]),
        .O(\data_p2[11]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[11]_i_8 
       (.I0(\data_p2[31]_i_7_0 [11]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [11]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [11]),
        .O(\data_p2[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[12]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[12] ),
        .I1(\data_p2_reg[12] ),
        .I2(\gmem_addr_20_reg_3802_reg[12] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [12]),
        .I5(\data_p2_reg[12]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [12]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[12]_i_11 
       (.I0(\data_p2[31]_i_8_0 [12]),
        .I1(\data_p2[31]_i_8_1 [12]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [12]),
        .O(\gmem_addr_7_reg_3619_reg[12] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[12]_i_12 
       (.I0(gmem_addr_18_reg_3790[12]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[12]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[12]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[12]_i_13 
       (.I0(\data_p2_reg[31]_1 [11]),
        .I1(\data_p2_reg[31]_2 [11]),
        .I2(\data_p2_reg[31]_3 [11]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[12]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[12]_i_2 
       (.I0(\data_p2[12]_i_6_n_1 ),
        .I1(\data_p2[12]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[12]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[12] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[12]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[12]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[12]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[12]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[12] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[12]_i_6 
       (.I0(gmem_addr_13_reg_3760[12]),
        .I1(gmem_addr_12_reg_3754[12]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[12]),
        .O(\data_p2[12]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[12]_i_7 
       (.I0(\data_p2[31]_i_7_4 [11]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [11]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [11]),
        .O(\data_p2[12]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[12]_i_8 
       (.I0(\data_p2[31]_i_7_0 [12]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [12]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [12]),
        .O(\data_p2[12]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[13]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[13] ),
        .I1(\data_p2_reg[13] ),
        .I2(\gmem_addr_20_reg_3802_reg[13] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [13]),
        .I5(\data_p2_reg[13]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[13]_i_11 
       (.I0(\data_p2[31]_i_8_0 [13]),
        .I1(\data_p2[31]_i_8_1 [13]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [13]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[13] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[13]_i_12 
       (.I0(gmem_addr_18_reg_3790[13]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[13]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[13]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[13]_i_13 
       (.I0(\data_p2_reg[31]_1 [12]),
        .I1(\data_p2_reg[31]_2 [12]),
        .I2(\data_p2_reg[31]_3 [12]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[13]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[13]_i_2 
       (.I0(\data_p2[13]_i_6_n_1 ),
        .I1(\data_p2[13]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[13]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[13] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[13]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[13]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[13]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[13]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[13] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[13]_i_6 
       (.I0(gmem_addr_13_reg_3760[13]),
        .I1(gmem_addr_12_reg_3754[13]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[13]),
        .O(\data_p2[13]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[13]_i_7 
       (.I0(\data_p2[31]_i_7_4 [12]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [12]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [12]),
        .O(\data_p2[13]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[13]_i_8 
       (.I0(\data_p2[31]_i_7_0 [13]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [13]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [13]),
        .O(\data_p2[13]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[14]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[14] ),
        .I1(\data_p2_reg[14] ),
        .I2(\gmem_addr_20_reg_3802_reg[14] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [14]),
        .I5(\data_p2_reg[14]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [14]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[14]_i_11 
       (.I0(\data_p2[31]_i_8_0 [14]),
        .I1(\data_p2[31]_i_8_1 [14]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [14]),
        .O(\gmem_addr_7_reg_3619_reg[14] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[14]_i_12 
       (.I0(gmem_addr_18_reg_3790[14]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[14]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[14]_i_13 
       (.I0(\data_p2_reg[31]_1 [13]),
        .I1(\data_p2_reg[31]_2 [13]),
        .I2(\data_p2_reg[31]_3 [13]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[14]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[14]_i_2 
       (.I0(\data_p2[14]_i_6_n_1 ),
        .I1(\data_p2[14]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[14]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[14] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[14]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[14]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[14]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[14]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[14] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[14]_i_6 
       (.I0(gmem_addr_13_reg_3760[14]),
        .I1(gmem_addr_12_reg_3754[14]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[14]),
        .O(\data_p2[14]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[14]_i_7 
       (.I0(\data_p2[31]_i_7_3 [13]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [13]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [13]),
        .O(\data_p2[14]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[14]_i_8 
       (.I0(\data_p2[31]_i_7_0 [14]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [14]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [14]),
        .O(\data_p2[14]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[15]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[15] ),
        .I1(\data_p2_reg[15] ),
        .I2(\gmem_addr_20_reg_3802_reg[15] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [15]),
        .I5(\data_p2_reg[15]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [15]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[15]_i_11 
       (.I0(\data_p2[31]_i_8_0 [15]),
        .I1(\data_p2[31]_i_8_1 [15]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [15]),
        .O(\gmem_addr_7_reg_3619_reg[15] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[15]_i_12 
       (.I0(gmem_addr_18_reg_3790[15]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[15]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[15]_i_13 
       (.I0(\data_p2_reg[31]_1 [14]),
        .I1(\data_p2_reg[31]_2 [14]),
        .I2(\data_p2_reg[31]_3 [14]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[15]_i_2 
       (.I0(\data_p2[15]_i_6_n_1 ),
        .I1(\data_p2[15]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[15]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[15] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[15]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[15]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[15]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[15]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[15] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[15]_i_6 
       (.I0(gmem_addr_13_reg_3760[15]),
        .I1(gmem_addr_12_reg_3754[15]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[15]),
        .O(\data_p2[15]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[15]_i_7 
       (.I0(\data_p2[31]_i_7_3 [14]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [14]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [14]),
        .O(\data_p2[15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[15]_i_8 
       (.I0(\data_p2[31]_i_7_0 [15]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [15]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [15]),
        .O(\data_p2[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[16]_i_1 
       (.I0(\gmem_addr_11_reg_3748_reg[16] ),
        .I1(\data_p2_reg[16] ),
        .I2(\gmem_addr_20_reg_3802_reg[16] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [16]),
        .I5(\data_p2_reg[16]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [16]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[16]_i_11 
       (.I0(\data_p2[31]_i_8_0 [16]),
        .I1(\data_p2[31]_i_8_1 [16]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [16]),
        .O(\gmem_addr_7_reg_3619_reg[16] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[16]_i_12 
       (.I0(\data_p2_reg[31]_1 [15]),
        .I1(\data_p2_reg[31]_2 [15]),
        .I2(\data_p2_reg[31]_3 [15]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[16]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p2[16]_i_13 
       (.I0(gmem_addr_18_reg_3790[16]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[16]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[16]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00F4)) 
    \data_p2[16]_i_2 
       (.I0(\data_p2[16]_i_6_n_1 ),
        .I1(\data_p2[31]_i_14_n_1 ),
        .I2(\data_p2[16]_i_7_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[16]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_11_reg_3748_reg[16] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[16]_i_4 
       (.I0(\data_p2[16]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[16]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[16]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[16] ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[16]_i_6 
       (.I0(\data_p2[31]_i_7_3 [15]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [15]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [15]),
        .O(\data_p2[16]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h05000503F5F0F5F3)) 
    \data_p2[16]_i_7 
       (.I0(gmem_addr_13_reg_3760[16]),
        .I1(gmem_addr_12_reg_3754[16]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[16]),
        .O(\data_p2[16]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[16]_i_8 
       (.I0(\data_p2[31]_i_7_0 [16]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [16]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [16]),
        .O(\data_p2[16]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[17]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[17] ),
        .I1(\data_p2_reg[17] ),
        .I2(\gmem_addr_20_reg_3802_reg[17] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [17]),
        .I5(\data_p2_reg[17]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[17]_i_11 
       (.I0(\data_p2[31]_i_8_0 [17]),
        .I1(\data_p2[31]_i_8_1 [17]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [17]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[17] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[17]_i_12 
       (.I0(gmem_addr_18_reg_3790[17]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[17]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[17]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[17]_i_13 
       (.I0(\data_p2_reg[31]_1 [16]),
        .I1(\data_p2_reg[31]_2 [16]),
        .I2(\data_p2_reg[31]_3 [16]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[17]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[17]_i_2 
       (.I0(\data_p2[17]_i_6_n_1 ),
        .I1(\data_p2[17]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[17]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[17] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[17]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[17]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[17]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[17]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[17] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[17]_i_6 
       (.I0(gmem_addr_13_reg_3760[17]),
        .I1(gmem_addr_12_reg_3754[17]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[17]),
        .O(\data_p2[17]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[17]_i_7 
       (.I0(\data_p2[31]_i_7_3 [16]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [16]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [16]),
        .O(\data_p2[17]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[17]_i_8 
       (.I0(\data_p2[31]_i_7_0 [17]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [17]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [17]),
        .O(\data_p2[17]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[18]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[18] ),
        .I1(\data_p2_reg[18] ),
        .I2(\gmem_addr_20_reg_3802_reg[18] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [18]),
        .I5(\data_p2_reg[18]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [18]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[18]_i_11 
       (.I0(\data_p2[31]_i_8_0 [18]),
        .I1(\data_p2[31]_i_8_1 [18]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [18]),
        .O(\gmem_addr_7_reg_3619_reg[18] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[18]_i_12 
       (.I0(\data_p2_reg[31]_1 [17]),
        .I1(\data_p2_reg[31]_2 [17]),
        .I2(\data_p2_reg[31]_3 [17]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[18]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p2[18]_i_13 
       (.I0(gmem_addr_18_reg_3790[18]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[18]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[18]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \data_p2[18]_i_14 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(m_reg_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(\state_reg[0]_0 ),
        .I5(\data_p2[31]_i_7_0 [18]),
        .O(\data_p2[18]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[18]_i_2 
       (.I0(\data_p2[18]_i_6_n_1 ),
        .I1(\data_p2[18]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[18]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[18] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[18]_i_4 
       (.I0(\data_p2[18]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[18]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[18]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[18] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[18]_i_6 
       (.I0(gmem_addr_13_reg_3760[18]),
        .I1(gmem_addr_12_reg_3754[18]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[18]),
        .O(\data_p2[18]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[18]_i_7 
       (.I0(\data_p2[31]_i_7_4 [17]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [17]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [17]),
        .O(\data_p2[18]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h000000002322EFEE)) 
    \data_p2[18]_i_8 
       (.I0(\data_p2[31]_i_31_n_1 ),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(\data_p2[31]_i_7_1 [18]),
        .I3(\ap_CS_fsm_reg[19] ),
        .I4(\data_p2[31]_i_7_2 [18]),
        .I5(\data_p2[18]_i_14_n_1 ),
        .O(\data_p2[18]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[19]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[19] ),
        .I1(\data_p2_reg[19] ),
        .I2(\gmem_addr_20_reg_3802_reg[19] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [19]),
        .I5(\data_p2_reg[19]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [19]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[19]_i_11 
       (.I0(\data_p2[31]_i_8_0 [19]),
        .I1(\data_p2[31]_i_8_1 [19]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [19]),
        .O(\gmem_addr_7_reg_3619_reg[19] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[19]_i_12 
       (.I0(gmem_addr_18_reg_3790[19]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[19]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[19]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[19]_i_13 
       (.I0(\data_p2_reg[31]_1 [18]),
        .I1(\data_p2_reg[31]_2 [18]),
        .I2(\data_p2_reg[31]_3 [18]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[19]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[19]_i_2 
       (.I0(\data_p2[19]_i_6_n_1 ),
        .I1(\data_p2[19]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[19]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[19] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[19]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[19]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[19]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[19]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[19] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[19]_i_6 
       (.I0(gmem_addr_13_reg_3760[19]),
        .I1(gmem_addr_12_reg_3754[19]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[19]),
        .O(\data_p2[19]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[19]_i_7 
       (.I0(\data_p2[31]_i_7_4 [18]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [18]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [18]),
        .O(\data_p2[19]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[19]_i_8 
       (.I0(\data_p2[31]_i_7_0 [19]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [19]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [19]),
        .O(\data_p2[19]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[1]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[1] ),
        .I1(\data_p2_reg[1]_0 ),
        .I2(\gmem_addr_20_reg_3802_reg[1] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [1]),
        .I5(\data_p2_reg[1]_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[1]_i_11 
       (.I0(\data_p2[31]_i_8_0 [1]),
        .I1(\data_p2[31]_i_8_1 [1]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [1]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[1] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[1]_i_12 
       (.I0(gmem_addr_18_reg_3790[1]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[1]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[1]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[1]_i_13 
       (.I0(\data_p2_reg[31]_1 [0]),
        .I1(\data_p2_reg[31]_2 [0]),
        .I2(\data_p2_reg[31]_3 [0]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[1]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[1]_i_2 
       (.I0(\data_p2[1]_i_6_n_1 ),
        .I1(\data_p2[1]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[1]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[1] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[1]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[1]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[1]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[1]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[1] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[1]_i_6 
       (.I0(gmem_addr_13_reg_3760[1]),
        .I1(gmem_addr_12_reg_3754[1]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[1]),
        .O(\data_p2[1]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[1]_i_7 
       (.I0(\data_p2[31]_i_7_3 [0]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [0]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [0]),
        .O(\data_p2[1]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[1]_i_8 
       (.I0(\data_p2[31]_i_7_0 [1]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [1]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [1]),
        .O(\data_p2[1]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[20]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[20] ),
        .I1(\data_p2_reg[20] ),
        .I2(\gmem_addr_20_reg_3802_reg[20] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [20]),
        .I5(\data_p2_reg[20]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [20]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[20]_i_11 
       (.I0(\data_p2[31]_i_8_0 [20]),
        .I1(\data_p2[31]_i_8_1 [20]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [20]),
        .O(\gmem_addr_7_reg_3619_reg[20] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[20]_i_12 
       (.I0(\data_p2_reg[31]_1 [19]),
        .I1(\data_p2_reg[31]_2 [19]),
        .I2(\data_p2_reg[31]_3 [19]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[20]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p2[20]_i_13 
       (.I0(gmem_addr_18_reg_3790[20]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[20]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[20]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[20]_i_2 
       (.I0(\data_p2[20]_i_6_n_1 ),
        .I1(\data_p2[20]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[20]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[20] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[20]_i_4 
       (.I0(\data_p2[20]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[20]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[20]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[20] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[20]_i_6 
       (.I0(gmem_addr_13_reg_3760[20]),
        .I1(gmem_addr_12_reg_3754[20]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[20]),
        .O(\data_p2[20]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[20]_i_7 
       (.I0(\data_p2[31]_i_7_4 [19]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [19]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [19]),
        .O(\data_p2[20]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[20]_i_8 
       (.I0(\data_p2[31]_i_7_0 [20]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [20]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [20]),
        .O(\data_p2[20]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[21]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[21] ),
        .I1(\data_p2_reg[21] ),
        .I2(\gmem_addr_20_reg_3802_reg[21] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [21]),
        .I5(\data_p2_reg[21]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [21]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[21]_i_11 
       (.I0(\data_p2[31]_i_8_0 [21]),
        .I1(\data_p2[31]_i_8_1 [21]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [21]),
        .O(\gmem_addr_7_reg_3619_reg[21] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[21]_i_12 
       (.I0(gmem_addr_18_reg_3790[21]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[21]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[21]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[21]_i_13 
       (.I0(\data_p2_reg[31]_1 [20]),
        .I1(\data_p2_reg[31]_2 [20]),
        .I2(\data_p2_reg[31]_3 [20]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[21]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[21]_i_2 
       (.I0(\data_p2[21]_i_6_n_1 ),
        .I1(\data_p2[21]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[21]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[21] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[21]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[21]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[21]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[21]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[21] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[21]_i_6 
       (.I0(gmem_addr_13_reg_3760[21]),
        .I1(gmem_addr_12_reg_3754[21]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[21]),
        .O(\data_p2[21]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[21]_i_7 
       (.I0(\data_p2[31]_i_7_3 [20]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [20]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [20]),
        .O(\data_p2[21]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[21]_i_8 
       (.I0(\data_p2[31]_i_7_0 [21]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [21]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [21]),
        .O(\data_p2[21]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[22]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[22] ),
        .I1(\data_p2_reg[22] ),
        .I2(\gmem_addr_20_reg_3802_reg[22] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [22]),
        .I5(\data_p2_reg[22]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[22]_i_11 
       (.I0(\data_p2[31]_i_8_0 [22]),
        .I1(\data_p2[31]_i_8_1 [22]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [22]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[22] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[22]_i_12 
       (.I0(\data_p2_reg[31]_1 [21]),
        .I1(\data_p2_reg[31]_2 [21]),
        .I2(\data_p2_reg[31]_3 [21]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[22]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p2[22]_i_13 
       (.I0(gmem_addr_18_reg_3790[22]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[22]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[22]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[22]_i_2 
       (.I0(\data_p2[22]_i_6_n_1 ),
        .I1(\data_p2[22]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[22]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[22] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[22]_i_4 
       (.I0(\data_p2[22]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[22]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[22]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[22] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[22]_i_6 
       (.I0(gmem_addr_13_reg_3760[22]),
        .I1(gmem_addr_12_reg_3754[22]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[22]),
        .O(\data_p2[22]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[22]_i_7 
       (.I0(\data_p2[31]_i_7_4 [21]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [21]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [21]),
        .O(\data_p2[22]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[22]_i_8 
       (.I0(\data_p2[31]_i_7_0 [22]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [22]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [22]),
        .O(\data_p2[22]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[23]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[23] ),
        .I1(\data_p2_reg[23] ),
        .I2(\gmem_addr_20_reg_3802_reg[23] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [23]),
        .I5(\data_p2_reg[23]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[23]_i_11 
       (.I0(\data_p2[31]_i_8_0 [23]),
        .I1(\data_p2[31]_i_8_1 [23]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [23]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[23] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[23]_i_12 
       (.I0(gmem_addr_18_reg_3790[23]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[23]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[23]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[23]_i_13 
       (.I0(\data_p2_reg[31]_1 [22]),
        .I1(\data_p2_reg[31]_2 [22]),
        .I2(\data_p2_reg[31]_3 [22]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[23]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[23]_i_2 
       (.I0(\data_p2[23]_i_6_n_1 ),
        .I1(\data_p2[23]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[23]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[23] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[23]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[23]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[23]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[23]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[23] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[23]_i_6 
       (.I0(gmem_addr_13_reg_3760[23]),
        .I1(gmem_addr_12_reg_3754[23]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[23]),
        .O(\data_p2[23]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[23]_i_7 
       (.I0(\data_p2[31]_i_7_4 [22]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [22]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [22]),
        .O(\data_p2[23]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[23]_i_8 
       (.I0(\data_p2[31]_i_7_0 [23]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [23]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [23]),
        .O(\data_p2[23]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[24]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[24] ),
        .I1(\data_p2_reg[24] ),
        .I2(\gmem_addr_20_reg_3802_reg[24] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [24]),
        .I5(\data_p2_reg[24]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [24]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[24]_i_11 
       (.I0(\data_p2[31]_i_8_0 [24]),
        .I1(\data_p2[31]_i_8_1 [24]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [24]),
        .O(\gmem_addr_7_reg_3619_reg[24] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[24]_i_12 
       (.I0(gmem_addr_18_reg_3790[24]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[24]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[24]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[24]_i_13 
       (.I0(\data_p2_reg[31]_1 [23]),
        .I1(\data_p2_reg[31]_2 [23]),
        .I2(\data_p2_reg[31]_3 [23]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[24]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[24]_i_2 
       (.I0(\data_p2[24]_i_6_n_1 ),
        .I1(\data_p2[24]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[24]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[24] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[24]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[24]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[24]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[24]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[24] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[24]_i_6 
       (.I0(gmem_addr_13_reg_3760[24]),
        .I1(gmem_addr_12_reg_3754[24]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[24]),
        .O(\data_p2[24]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[24]_i_7 
       (.I0(\data_p2[31]_i_7_3 [23]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [23]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [23]),
        .O(\data_p2[24]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[24]_i_8 
       (.I0(\data_p2[31]_i_7_0 [24]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [24]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [24]),
        .O(\data_p2[24]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[25]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[25] ),
        .I1(\data_p2_reg[25] ),
        .I2(\gmem_addr_20_reg_3802_reg[25] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [25]),
        .I5(\data_p2_reg[25]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[25]_i_12 
       (.I0(\data_p2[31]_i_8_0 [25]),
        .I1(\data_p2[31]_i_8_1 [25]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [25]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[25] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[25]_i_13 
       (.I0(gmem_addr_18_reg_3790[25]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[25]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[25]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[25]_i_14 
       (.I0(\data_p2_reg[31]_1 [24]),
        .I1(\data_p2_reg[31]_2 [24]),
        .I2(\data_p2_reg[31]_3 [24]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[25]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \data_p2[25]_i_15 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(m_reg_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(\state_reg[0]_0 ),
        .I5(\data_p2[31]_i_7_0 [25]),
        .O(\data_p2[25]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[25]_i_2 
       (.I0(\data_p2[25]_i_7_n_1 ),
        .I1(\data_p2[25]_i_8_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[25]_i_9_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[25] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[25]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[25]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[25]_i_13_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[25]_i_14_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[25] ));
  LUT6 #(
    .INIT(64'hFFFFBFFFFFFFFFFF)) 
    \data_p2[25]_i_5 
       (.I0(m_reg_reg_0[2]),
        .I1(m_reg_reg_0[1]),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[25]_i_7 
       (.I0(gmem_addr_13_reg_3760[25]),
        .I1(gmem_addr_12_reg_3754[25]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[25]),
        .O(\data_p2[25]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[25]_i_8 
       (.I0(\data_p2[31]_i_7_3 [24]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [24]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [24]),
        .O(\data_p2[25]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h000000002322EFEE)) 
    \data_p2[25]_i_9 
       (.I0(\data_p2[31]_i_31_n_1 ),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(\data_p2[31]_i_7_1 [25]),
        .I3(\ap_CS_fsm_reg[19] ),
        .I4(\data_p2[31]_i_7_2 [25]),
        .I5(\data_p2[25]_i_15_n_1 ),
        .O(\data_p2[25]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF444F4FFF4)) 
    \data_p2[26]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[26] ),
        .I1(\data_p2_reg[26] ),
        .I2(\data_p2_reg[26]_0 ),
        .I3(\data_p2_reg[26]_1 ),
        .I4(\data_p2[26]_i_5_n_1 ),
        .I5(\data_p2[26]_i_6_n_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [26]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[26]_i_12 
       (.I0(\data_p2[31]_i_8_0 [26]),
        .I1(\data_p2[31]_i_8_1 [26]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [26]),
        .O(\gmem_addr_7_reg_3619_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \data_p2[26]_i_13 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(s_ready_t_reg_0),
        .I2(gmem_addr_18_reg_3790[26]),
        .O(\data_p2[26]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[26]_i_2 
       (.I0(\data_p2[26]_i_7_n_1 ),
        .I1(\data_p2[26]_i_8_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[26]_i_9_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[26] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0FFB0)) 
    \data_p2[26]_i_5 
       (.I0(\data_p2[31]_i_24_n_1 ),
        .I1(gmem_addr_19_reg_3796[26]),
        .I2(\data_p2[26]_i_13_n_1 ),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(gmem_addr_20_reg_3802[26]),
        .I5(\ap_CS_fsm_reg[27] ),
        .O(\data_p2[26]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[26]_i_6 
       (.I0(\data_p2_reg[31]_1 [25]),
        .I1(\data_p2_reg[31]_2 [25]),
        .I2(\data_p2_reg[31]_3 [25]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[26]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[26]_i_7 
       (.I0(gmem_addr_13_reg_3760[26]),
        .I1(gmem_addr_12_reg_3754[26]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[26]),
        .O(\data_p2[26]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[26]_i_8 
       (.I0(\data_p2[31]_i_7_4 [25]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [25]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [25]),
        .O(\data_p2[26]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[26]_i_9 
       (.I0(\data_p2[31]_i_7_0 [26]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [26]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [26]),
        .O(\data_p2[26]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF444F4FFF4)) 
    \data_p2[27]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[27] ),
        .I1(\data_p2_reg[27] ),
        .I2(\data_p2_reg[27]_0 ),
        .I3(\data_p2_reg[26]_1 ),
        .I4(\data_p2[27]_i_5_n_1 ),
        .I5(\data_p2[27]_i_6_n_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[27]_i_12 
       (.I0(\data_p2[31]_i_8_0 [27]),
        .I1(\data_p2[31]_i_8_1 [27]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [27]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \data_p2[27]_i_13 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(s_ready_t_reg_0),
        .I2(gmem_addr_18_reg_3790[27]),
        .O(\data_p2[27]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \data_p2[27]_i_14 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(m_reg_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(\state_reg[0]_0 ),
        .I5(\data_p2[31]_i_7_0 [27]),
        .O(\data_p2[27]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[27]_i_2 
       (.I0(\data_p2[27]_i_7_n_1 ),
        .I1(\data_p2[27]_i_8_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[27]_i_9_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[27] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0FFB0)) 
    \data_p2[27]_i_5 
       (.I0(\data_p2[31]_i_24_n_1 ),
        .I1(gmem_addr_19_reg_3796[27]),
        .I2(\data_p2[27]_i_13_n_1 ),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(gmem_addr_20_reg_3802[27]),
        .I5(\ap_CS_fsm_reg[27] ),
        .O(\data_p2[27]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[27]_i_6 
       (.I0(\data_p2_reg[31]_1 [26]),
        .I1(\data_p2_reg[31]_2 [26]),
        .I2(\data_p2_reg[31]_3 [26]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[27]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[27]_i_7 
       (.I0(gmem_addr_13_reg_3760[27]),
        .I1(gmem_addr_12_reg_3754[27]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[27]),
        .O(\data_p2[27]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[27]_i_8 
       (.I0(\data_p2[31]_i_7_4 [26]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [26]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [26]),
        .O(\data_p2[27]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h000000002322EFEE)) 
    \data_p2[27]_i_9 
       (.I0(\data_p2[31]_i_31_n_1 ),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(\data_p2[31]_i_7_1 [27]),
        .I3(\ap_CS_fsm_reg[19] ),
        .I4(\data_p2[31]_i_7_2 [27]),
        .I5(\data_p2[27]_i_14_n_1 ),
        .O(\data_p2[27]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF444F4)) 
    \data_p2[28]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[28] ),
        .I1(\data_p2_reg[28] ),
        .I2(\data_p2[28]_i_4_n_1 ),
        .I3(\data_p2_reg[26]_1 ),
        .I4(\data_p2[28]_i_5_n_1 ),
        .I5(\data_p2[28]_i_6_n_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [28]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[28]_i_12 
       (.I0(\data_p2[31]_i_8_0 [28]),
        .I1(\data_p2[31]_i_8_1 [28]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [28]),
        .O(\gmem_addr_7_reg_3619_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[28]_i_13 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(s_ready_t_reg_0),
        .I2(gmem_addr_18_reg_3790[28]),
        .O(\data_p2[28]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[28]_i_2 
       (.I0(\data_p2[28]_i_7_n_1 ),
        .I1(\data_p2[28]_i_8_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[28]_i_9_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[28] ));
  LUT6 #(
    .INIT(64'hF444FFFFF444F444)) 
    \data_p2[28]_i_4 
       (.I0(\state_reg[0]_3 ),
        .I1(\data_p2_reg[30]_0 [0]),
        .I2(\data_p2_reg[30]_1 [0]),
        .I3(\ap_CS_fsm_reg[3]_2 ),
        .I4(\ap_CS_fsm_reg[3]_1 ),
        .I5(\data_p2_reg[30] [26]),
        .O(\data_p2[28]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[28]_i_5 
       (.I0(\data_p2_reg[31]_1 [27]),
        .I1(\data_p2_reg[31]_2 [27]),
        .I2(\data_p2_reg[31]_3 [27]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[28]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \data_p2[28]_i_6 
       (.I0(\data_p2[31]_i_24_n_1 ),
        .I1(gmem_addr_19_reg_3796[28]),
        .I2(\data_p2[28]_i_13_n_1 ),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(gmem_addr_20_reg_3802[28]),
        .I5(\ap_CS_fsm_reg[27] ),
        .O(\data_p2[28]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[28]_i_7 
       (.I0(gmem_addr_13_reg_3760[28]),
        .I1(gmem_addr_12_reg_3754[28]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[28]),
        .O(\data_p2[28]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[28]_i_8 
       (.I0(\data_p2[31]_i_7_4 [27]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [27]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [27]),
        .O(\data_p2[28]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[28]_i_9 
       (.I0(\data_p2[31]_i_7_0 [28]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [28]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [28]),
        .O(\data_p2[28]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF444F4)) 
    \data_p2[29]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[29] ),
        .I1(\data_p2_reg[29] ),
        .I2(\data_p2[29]_i_4_n_1 ),
        .I3(\data_p2_reg[26]_1 ),
        .I4(\data_p2[29]_i_5_n_1 ),
        .I5(\data_p2[29]_i_6_n_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [29]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[29]_i_12 
       (.I0(\data_p2[31]_i_8_0 [29]),
        .I1(\data_p2[31]_i_8_1 [29]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [29]),
        .O(\gmem_addr_7_reg_3619_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[29]_i_13 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(s_ready_t_reg_0),
        .I2(gmem_addr_18_reg_3790[29]),
        .O(\data_p2[29]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[29]_i_2 
       (.I0(\data_p2[29]_i_7_n_1 ),
        .I1(\data_p2[29]_i_8_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[29]_i_9_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[29] ));
  LUT6 #(
    .INIT(64'hF444FFFFF444F444)) 
    \data_p2[29]_i_4 
       (.I0(\state_reg[0]_3 ),
        .I1(\data_p2_reg[30]_0 [1]),
        .I2(\data_p2_reg[30]_1 [1]),
        .I3(\ap_CS_fsm_reg[3]_2 ),
        .I4(\ap_CS_fsm_reg[3]_1 ),
        .I5(\data_p2_reg[30] [27]),
        .O(\data_p2[29]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[29]_i_5 
       (.I0(\data_p2_reg[31]_1 [28]),
        .I1(\data_p2_reg[31]_2 [28]),
        .I2(\data_p2_reg[31]_3 [28]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[29]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \data_p2[29]_i_6 
       (.I0(\data_p2[31]_i_24_n_1 ),
        .I1(gmem_addr_19_reg_3796[29]),
        .I2(\data_p2[29]_i_13_n_1 ),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(gmem_addr_20_reg_3802[29]),
        .I5(\ap_CS_fsm_reg[27] ),
        .O(\data_p2[29]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[29]_i_7 
       (.I0(gmem_addr_13_reg_3760[29]),
        .I1(gmem_addr_12_reg_3754[29]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[29]),
        .O(\data_p2[29]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[29]_i_8 
       (.I0(\data_p2[31]_i_7_3 [28]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [28]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [28]),
        .O(\data_p2[29]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[29]_i_9 
       (.I0(\data_p2[31]_i_7_0 [29]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [29]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [29]),
        .O(\data_p2[29]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[2]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[2] ),
        .I1(\data_p2_reg[2]_0 ),
        .I2(\gmem_addr_20_reg_3802_reg[2] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [2]),
        .I5(\data_p2_reg[2]_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [2]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[2]_i_11 
       (.I0(\data_p2[31]_i_8_0 [2]),
        .I1(\data_p2[31]_i_8_1 [2]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [2]),
        .O(\gmem_addr_7_reg_3619_reg[2] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[2]_i_12 
       (.I0(gmem_addr_18_reg_3790[2]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[2]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[2]_i_13 
       (.I0(\data_p2_reg[31]_1 [1]),
        .I1(\data_p2_reg[31]_2 [1]),
        .I2(\data_p2_reg[31]_3 [1]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[2]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[2]_i_2 
       (.I0(\data_p2[2]_i_6_n_1 ),
        .I1(\data_p2[2]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[2]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[2] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[2]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[2]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[2]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[2]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[2] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[2]_i_6 
       (.I0(gmem_addr_13_reg_3760[2]),
        .I1(gmem_addr_12_reg_3754[2]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[2]),
        .O(\data_p2[2]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[2]_i_7 
       (.I0(\data_p2[31]_i_7_4 [1]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [1]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [1]),
        .O(\data_p2[2]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[2]_i_8 
       (.I0(\data_p2[31]_i_7_0 [2]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [2]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [2]),
        .O(\data_p2[2]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF4FFF444F4)) 
    \data_p2[30]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[30] ),
        .I1(\data_p2_reg[30]_2 ),
        .I2(\data_p2[30]_i_4_n_1 ),
        .I3(\data_p2_reg[26]_1 ),
        .I4(\data_p2[30]_i_5_n_1 ),
        .I5(\data_p2[30]_i_6_n_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[30]_i_12 
       (.I0(\data_p2[31]_i_8_0 [30]),
        .I1(\data_p2[31]_i_8_1 [30]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [30]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[30]_i_13 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(s_ready_t_reg_0),
        .I2(gmem_addr_18_reg_3790[30]),
        .O(\data_p2[30]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[30]_i_2 
       (.I0(\data_p2[30]_i_7_n_1 ),
        .I1(\data_p2[30]_i_8_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[30]_i_9_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[30] ));
  LUT6 #(
    .INIT(64'hF444FFFFF444F444)) 
    \data_p2[30]_i_4 
       (.I0(\state_reg[0]_3 ),
        .I1(\data_p2_reg[30]_0 [2]),
        .I2(\data_p2_reg[30]_1 [2]),
        .I3(\ap_CS_fsm_reg[3]_2 ),
        .I4(\ap_CS_fsm_reg[3]_1 ),
        .I5(\data_p2_reg[30] [28]),
        .O(\data_p2[30]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[30]_i_5 
       (.I0(\data_p2_reg[31]_1 [29]),
        .I1(\data_p2_reg[31]_2 [29]),
        .I2(\data_p2_reg[31]_3 [29]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[30]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h00000000FFF400F4)) 
    \data_p2[30]_i_6 
       (.I0(\data_p2[31]_i_24_n_1 ),
        .I1(gmem_addr_19_reg_3796[30]),
        .I2(\data_p2[30]_i_13_n_1 ),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(gmem_addr_20_reg_3802[30]),
        .I5(\ap_CS_fsm_reg[27] ),
        .O(\data_p2[30]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[30]_i_7 
       (.I0(gmem_addr_13_reg_3760[30]),
        .I1(gmem_addr_12_reg_3754[30]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[30]),
        .O(\data_p2[30]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[30]_i_8 
       (.I0(\data_p2[31]_i_7_3 [29]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [29]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [29]),
        .O(\data_p2[30]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[30]_i_9 
       (.I0(\data_p2[31]_i_7_0 [30]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [30]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [30]),
        .O(\data_p2[30]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \data_p2[31]_i_1 
       (.I0(\data_p2_reg[0]_2 ),
        .I1(\data_p2_reg[0]_1 ),
        .I2(\data_p2_reg[0]_0 ),
        .I3(\state_reg[0]_0 ),
        .I4(m_reg_reg_0[5]),
        .I5(\select_ln53_reg_4579_reg[7] ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFF00B0FFB0)) 
    \data_p2[31]_i_11 
       (.I0(\data_p2[31]_i_24_n_1 ),
        .I1(gmem_addr_19_reg_3796[31]),
        .I2(\data_p2[31]_i_25_n_1 ),
        .I3(\ap_CS_fsm_reg[24] ),
        .I4(gmem_addr_20_reg_3802[31]),
        .I5(\ap_CS_fsm_reg[27] ),
        .O(\data_p2[31]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[31]_i_12 
       (.I0(\data_p2_reg[31]_1 [30]),
        .I1(\data_p2_reg[31]_2 [30]),
        .I2(\data_p2_reg[31]_3 [30]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[31]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[31]_i_13 
       (.I0(gmem_addr_13_reg_3760[31]),
        .I1(gmem_addr_12_reg_3754[31]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[31]),
        .O(\data_p2[31]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0202020202020200)) 
    \data_p2[31]_i_14 
       (.I0(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I1(m_reg_reg_i_4__1_n_1),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[31]_i_27_n_1 ),
        .I5(\data_p2[31]_i_28_n_1 ),
        .O(\data_p2[31]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'h5555003F)) 
    \data_p2[31]_i_15 
       (.I0(\data_p2[31]_i_7_3 [30]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[31]_i_7_4 [30]),
        .I3(\data_p2[31]_i_7_5 ),
        .I4(\data_p2[31]_i_28_n_1 ),
        .O(\data_p2[31]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[31]_i_17 
       (.I0(\data_p2[31]_i_7_0 [31]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [31]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [31]),
        .O(\data_p2[31]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hFFF4FFF444F4FFF4)) 
    \data_p2[31]_i_2 
       (.I0(\gmem_addr_13_reg_3760_reg[31] ),
        .I1(\data_p2_reg[31] ),
        .I2(\data_p2_reg[31]_0 ),
        .I3(\data_p2_reg[26]_1 ),
        .I4(\data_p2[31]_i_11_n_1 ),
        .I5(\data_p2[31]_i_12_n_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [31]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[31]_i_22 
       (.I0(\data_p2[31]_i_8_0 [31]),
        .I1(\data_p2[31]_i_8_1 [31]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [31]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \data_p2[31]_i_23 
       (.I0(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I1(m_reg_reg_i_4__1_n_1),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(\data_p2[31]_i_8 ),
        .I4(\ap_CS_fsm_reg[14] ),
        .I5(\data_p2_reg[0]_5 ),
        .O(\ap_CS_fsm_reg[16] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \data_p2[31]_i_24 
       (.I0(m_reg_reg_0[9]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\data_p2[31]_i_24_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \data_p2[31]_i_25 
       (.I0(\ap_CS_fsm_reg[22] ),
        .I1(s_ready_t_reg_0),
        .I2(gmem_addr_18_reg_3790[31]),
        .O(\data_p2[31]_i_25_n_1 ));
  LUT6 #(
    .INIT(64'h0000F0000000E000)) 
    \data_p2[31]_i_26 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(ap_CS_fsm_pp0_stage24),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\ap_CS_fsm_reg[1]_1 ),
        .I5(ap_CS_fsm_pp0_stage25),
        .O(\ap_CS_fsm_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[31]_i_27 
       (.I0(ap_CS_fsm_pp0_stage12),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\data_p2[31]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[31]_i_28 
       (.I0(ap_CS_fsm_pp0_stage14),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\data_p2[31]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[31]_i_31 
       (.I0(ap_CS_fsm_pp0_stage19),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\data_p2[31]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[31]_i_32 
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\data_p2[31]_i_32_n_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \data_p2[31]_i_33 
       (.I0(m_reg_reg_0[4]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\data_p2[31]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF00D5)) 
    \data_p2[31]_i_7 
       (.I0(\data_p2[31]_i_13_n_1 ),
        .I1(\data_p2[31]_i_14_n_1 ),
        .I2(\data_p2[31]_i_15_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[31]_i_17_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[31] ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[3]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[3] ),
        .I1(\data_p2_reg[3]_0 ),
        .I2(\gmem_addr_20_reg_3802_reg[3] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [3]),
        .I5(\data_p2_reg[3]_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [3]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[3]_i_11 
       (.I0(\data_p2[31]_i_8_0 [3]),
        .I1(\data_p2[31]_i_8_1 [3]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [3]),
        .O(\gmem_addr_7_reg_3619_reg[3] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[3]_i_12 
       (.I0(\data_p2_reg[31]_1 [2]),
        .I1(\data_p2_reg[31]_2 [2]),
        .I2(\data_p2_reg[31]_3 [2]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[3]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF8080FF80)) 
    \data_p2[3]_i_13 
       (.I0(gmem_addr_18_reg_3790[3]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[3]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[3]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[3]_i_2 
       (.I0(\data_p2[3]_i_6_n_1 ),
        .I1(\data_p2[3]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[3]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[3] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[3]_i_4 
       (.I0(\data_p2[3]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[3]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[3]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[3] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[3]_i_6 
       (.I0(gmem_addr_13_reg_3760[3]),
        .I1(gmem_addr_12_reg_3754[3]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[3]),
        .O(\data_p2[3]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[3]_i_7 
       (.I0(\data_p2[31]_i_7_4 [2]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [2]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [2]),
        .O(\data_p2[3]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[3]_i_8 
       (.I0(\data_p2[31]_i_7_0 [3]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [3]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [3]),
        .O(\data_p2[3]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[4]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[4] ),
        .I1(\data_p2_reg[4]_0 ),
        .I2(\gmem_addr_20_reg_3802_reg[4] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [4]),
        .I5(\data_p2_reg[4]_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[4]_i_11 
       (.I0(\data_p2[31]_i_8_0 [4]),
        .I1(\data_p2[31]_i_8_1 [4]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [4]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[4] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[4]_i_12 
       (.I0(gmem_addr_18_reg_3790[4]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[4]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[4]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[4]_i_13 
       (.I0(\data_p2_reg[31]_1 [3]),
        .I1(\data_p2_reg[31]_2 [3]),
        .I2(\data_p2_reg[31]_3 [3]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[4]_i_2 
       (.I0(\data_p2[4]_i_6_n_1 ),
        .I1(\data_p2[4]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[4]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[4] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[4]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[4]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[4]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[4]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[4] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[4]_i_6 
       (.I0(gmem_addr_13_reg_3760[4]),
        .I1(gmem_addr_12_reg_3754[4]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[4]),
        .O(\data_p2[4]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[4]_i_7 
       (.I0(\data_p2[31]_i_7_3 [3]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [3]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [3]),
        .O(\data_p2[4]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[4]_i_8 
       (.I0(\data_p2[31]_i_7_0 [4]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [4]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [4]),
        .O(\data_p2[4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[5]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[5] ),
        .I1(\data_p2_reg[5]_0 ),
        .I2(\gmem_addr_20_reg_3802_reg[5] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [5]),
        .I5(\data_p2_reg[5]_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[5]_i_11 
       (.I0(\data_p2[31]_i_8_0 [5]),
        .I1(\data_p2[31]_i_8_1 [5]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [5]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[5] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[5]_i_12 
       (.I0(gmem_addr_18_reg_3790[5]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[5]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[5]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[5]_i_13 
       (.I0(\data_p2_reg[31]_1 [4]),
        .I1(\data_p2_reg[31]_2 [4]),
        .I2(\data_p2_reg[31]_3 [4]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[5]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \data_p2[5]_i_14 
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(m_reg_reg),
        .I3(ap_CS_fsm_pp0_stage19),
        .I4(\state_reg[0]_0 ),
        .I5(\data_p2[31]_i_7_0 [5]),
        .O(\data_p2[5]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[5]_i_2 
       (.I0(\data_p2[5]_i_6_n_1 ),
        .I1(\data_p2[5]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[5]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[5] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[5]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[5]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[5]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[5]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[5] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[5]_i_6 
       (.I0(gmem_addr_13_reg_3760[5]),
        .I1(gmem_addr_12_reg_3754[5]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[5]),
        .O(\data_p2[5]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[5]_i_7 
       (.I0(\data_p2[31]_i_7_3 [4]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [4]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [4]),
        .O(\data_p2[5]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h000000002322EFEE)) 
    \data_p2[5]_i_8 
       (.I0(\data_p2[31]_i_31_n_1 ),
        .I1(\ap_CS_fsm_reg[21] ),
        .I2(\data_p2[31]_i_7_1 [5]),
        .I3(\ap_CS_fsm_reg[19] ),
        .I4(\data_p2[31]_i_7_2 [5]),
        .I5(\data_p2[5]_i_14_n_1 ),
        .O(\data_p2[5]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[6]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[6] ),
        .I1(\data_p2_reg[6]_0 ),
        .I2(\gmem_addr_20_reg_3802_reg[6] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [6]),
        .I5(\data_p2_reg[6]_1 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[6]_i_11 
       (.I0(\data_p2[31]_i_8_0 [6]),
        .I1(\data_p2[31]_i_8_1 [6]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [6]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[6] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[6]_i_12 
       (.I0(gmem_addr_18_reg_3790[6]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[6]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[6]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[6]_i_13 
       (.I0(\data_p2_reg[31]_1 [5]),
        .I1(\data_p2_reg[31]_2 [5]),
        .I2(\data_p2_reg[31]_3 [5]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[6]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[6]_i_2 
       (.I0(\data_p2[6]_i_6_n_1 ),
        .I1(\data_p2[6]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[6]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[6] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[6]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[6]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[6]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[6]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[6] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[6]_i_6 
       (.I0(gmem_addr_13_reg_3760[6]),
        .I1(gmem_addr_12_reg_3754[6]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[6]),
        .O(\data_p2[6]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF8B8800008B88)) 
    \data_p2[6]_i_7 
       (.I0(\data_p2[31]_i_7_4 [5]),
        .I1(\ap_CS_fsm_reg[14] ),
        .I2(\data_p2[0]_i_2_0 ),
        .I3(\data_p2[30]_i_2_0 [5]),
        .I4(\data_p2[31]_i_28_n_1 ),
        .I5(\data_p2[31]_i_7_3 [5]),
        .O(\data_p2[6]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[6]_i_8 
       (.I0(\data_p2[31]_i_7_0 [6]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [6]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [6]),
        .O(\data_p2[6]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(s_ready_t_reg_1),
        .I1(rdata_ack_t),
        .O(load_p2));
  LUT6 #(
    .INIT(64'hFA0AFA0AFC0CF000)) 
    \data_p2[7]_i_11 
       (.I0(\data_p2[31]_i_8_0 [7]),
        .I1(\data_p2[31]_i_8_1 [7]),
        .I2(\data_p2[31]_i_32_n_1 ),
        .I3(\data_p2[31]_i_8_2 [7]),
        .I4(\data_p2[31]_i_8_3 ),
        .I5(\data_p2[31]_i_33_n_1 ),
        .O(\gmem_addr_7_reg_3619_reg[7] ));
  LUT6 #(
    .INIT(64'h000D0D0D0D0D0D0D)) 
    \data_p2[7]_i_12 
       (.I0(gmem_addr_19_reg_3796[7]),
        .I1(\data_p2[31]_i_24_n_1 ),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(gmem_addr_18_reg_3790[7]),
        .I4(s_ready_t_reg_0),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(\data_p2[7]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[7]_i_13 
       (.I0(\data_p2_reg[31]_1 [6]),
        .I1(\data_p2_reg[31]_2 [6]),
        .I2(\data_p2_reg[31]_3 [6]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[7]_i_1__0 
       (.I0(\gmem_addr_13_reg_3760_reg[7] ),
        .I1(\data_p2_reg[7]_10 ),
        .I2(\gmem_addr_20_reg_3802_reg[7] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [7]),
        .I5(\data_p2_reg[7]_11 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[7]_i_2 
       (.I0(\data_p2[7]_i_6_n_1 ),
        .I1(\data_p2[7]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[7]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[7] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[7]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[7]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[7]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[7]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[7] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[7]_i_6 
       (.I0(gmem_addr_13_reg_3760[7]),
        .I1(gmem_addr_12_reg_3754[7]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[7]),
        .O(\data_p2[7]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[7]_i_7 
       (.I0(\data_p2[31]_i_7_3 [6]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [6]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [6]),
        .O(\data_p2[7]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[7]_i_8 
       (.I0(\data_p2[31]_i_7_0 [7]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [7]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [7]),
        .O(\data_p2[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[8]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[8] ),
        .I1(\data_p2_reg[8] ),
        .I2(\gmem_addr_20_reg_3802_reg[8] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [8]),
        .I5(\data_p2_reg[8]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [8]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[8]_i_11 
       (.I0(\data_p2[31]_i_8_0 [8]),
        .I1(\data_p2[31]_i_8_1 [8]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [8]),
        .O(\gmem_addr_7_reg_3619_reg[8] ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[8]_i_12 
       (.I0(\data_p2_reg[31]_1 [7]),
        .I1(\data_p2_reg[31]_2 [7]),
        .I2(\data_p2_reg[31]_3 [7]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[8]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFF2F2F2F2F2F2F2)) 
    \data_p2[8]_i_13 
       (.I0(gmem_addr_19_reg_3796[8]),
        .I1(\data_p2[31]_i_24_n_1 ),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(gmem_addr_18_reg_3790[8]),
        .I4(s_ready_t_reg_0),
        .I5(\ap_CS_fsm_reg[22] ),
        .O(\data_p2[8]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[8]_i_2 
       (.I0(\data_p2[8]_i_6_n_1 ),
        .I1(\data_p2[8]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[8]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[8] ));
  LUT6 #(
    .INIT(64'h4044404044444444)) 
    \data_p2[8]_i_4 
       (.I0(\data_p2[8]_i_12_n_1 ),
        .I1(\data_p2_reg[26]_1 ),
        .I2(\ap_CS_fsm_reg[27] ),
        .I3(gmem_addr_20_reg_3802[8]),
        .I4(\ap_CS_fsm_reg[24] ),
        .I5(\data_p2[8]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[8] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[8]_i_6 
       (.I0(gmem_addr_13_reg_3760[8]),
        .I1(gmem_addr_12_reg_3754[8]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[8]),
        .O(\data_p2[8]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[8]_i_7 
       (.I0(\data_p2[31]_i_7_3 [7]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [7]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [7]),
        .O(\data_p2[8]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[8]_i_8 
       (.I0(\data_p2[31]_i_7_0 [8]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [8]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [8]),
        .O(\data_p2[8]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h4F4F4F4F444F4444)) 
    \data_p2[9]_i_1 
       (.I0(\gmem_addr_13_reg_3760_reg[9] ),
        .I1(\data_p2_reg[9] ),
        .I2(\gmem_addr_20_reg_3802_reg[9] ),
        .I3(\ap_CS_fsm_reg[3]_1 ),
        .I4(\data_p2_reg[30] [9]),
        .I5(\data_p2_reg[9]_0 ),
        .O(\gmem_addr_24_reg_3826_reg[31] [9]));
  LUT5 #(
    .INIT(32'h0053FF53)) 
    \data_p2[9]_i_11 
       (.I0(\data_p2[31]_i_8_0 [9]),
        .I1(\data_p2[31]_i_8_1 [9]),
        .I2(\data_p2[31]_i_33_n_1 ),
        .I3(\data_p2[31]_i_32_n_1 ),
        .I4(\data_p2[31]_i_8_2 [9]),
        .O(\gmem_addr_7_reg_3619_reg[9] ));
  LUT6 #(
    .INIT(64'h000000007F7F007F)) 
    \data_p2[9]_i_12 
       (.I0(gmem_addr_18_reg_3790[9]),
        .I1(s_ready_t_reg_0),
        .I2(\ap_CS_fsm_reg[22] ),
        .I3(gmem_addr_19_reg_3796[9]),
        .I4(\data_p2[31]_i_24_n_1 ),
        .I5(\ap_CS_fsm_reg[24] ),
        .O(\data_p2[9]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hF0AAF0AAF0CCF000)) 
    \data_p2[9]_i_13 
       (.I0(\data_p2_reg[31]_1 [8]),
        .I1(\data_p2_reg[31]_2 [8]),
        .I2(\data_p2_reg[31]_3 [8]),
        .I3(\ap_CS_fsm_reg[27]_0 ),
        .I4(\ap_CS_fsm_reg[25] ),
        .I5(\ap_CS_fsm_reg[26] ),
        .O(\data_p2[9]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    \data_p2[9]_i_2 
       (.I0(\data_p2[9]_i_6_n_1 ),
        .I1(\data_p2[9]_i_7_n_1 ),
        .I2(\data_p2[31]_i_14_n_1 ),
        .I3(\data_p2_reg[0]_5 ),
        .I4(\data_p2[9]_i_8_n_1 ),
        .I5(\data_p2_reg[0]_6 ),
        .O(\gmem_addr_13_reg_3760_reg[9] ));
  LUT6 #(
    .INIT(64'h00000000FFBA0000)) 
    \data_p2[9]_i_4 
       (.I0(\ap_CS_fsm_reg[27] ),
        .I1(gmem_addr_20_reg_3802[9]),
        .I2(\ap_CS_fsm_reg[24] ),
        .I3(\data_p2[9]_i_12_n_1 ),
        .I4(\data_p2_reg[26]_1 ),
        .I5(\data_p2[9]_i_13_n_1 ),
        .O(\gmem_addr_20_reg_3802_reg[9] ));
  LUT6 #(
    .INIT(64'hFAFFFAFC0A0F0A0C)) 
    \data_p2[9]_i_6 
       (.I0(gmem_addr_13_reg_3760[9]),
        .I1(gmem_addr_12_reg_3754[9]),
        .I2(add_ln47_6_reg_4386_reg_i_7_n_1),
        .I3(m_reg_reg_i_4__1_n_1),
        .I4(add_ln47_15_reg_4008_reg_i_6_n_1),
        .I5(gmem_addr_14_reg_3766[9]),
        .O(\data_p2[9]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hB888B8BBB888B888)) 
    \data_p2[9]_i_7 
       (.I0(\data_p2[31]_i_7_3 [8]),
        .I1(\data_p2[31]_i_28_n_1 ),
        .I2(\data_p2[31]_i_7_4 [8]),
        .I3(\ap_CS_fsm_reg[14] ),
        .I4(\data_p2[0]_i_2_0 ),
        .I5(\data_p2[30]_i_2_0 [8]),
        .O(\data_p2[9]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h04070404F4F7F4F4)) 
    \data_p2[9]_i_8 
       (.I0(\data_p2[31]_i_7_0 [9]),
        .I1(\data_p2[31]_i_31_n_1 ),
        .I2(\ap_CS_fsm_reg[21] ),
        .I3(\data_p2[31]_i_7_1 [9]),
        .I4(\ap_CS_fsm_reg[19] ),
        .I5(\data_p2[31]_i_7_2 [9]),
        .O(\data_p2[9]_i_8_n_1 ));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [0]),
        .Q(\data_p2_reg_n_1_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [1]),
        .Q(\data_p2_reg_n_1_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [2]),
        .Q(\data_p2_reg_n_1_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [3]),
        .Q(\data_p2_reg_n_1_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [4]),
        .Q(\data_p2_reg_n_1_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [5]),
        .Q(\data_p2_reg_n_1_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [6]),
        .Q(\data_p2_reg_n_1_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_12 [7]),
        .Q(\data_p2_reg_n_1_[7] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    \empty_4_reg_3954[12]_i_1 
       (.I0(m_reg_reg),
        .I1(m_reg_reg_0[6]),
        .I2(\state_reg[0]_0 ),
        .I3(m_reg_reg_2),
        .I4(\data_p2_reg[0]_2 ),
        .I5(\data_p2_reg[0]_1 ),
        .O(\icmp_ln27_reg_3255_reg[0]_1 ));
  LUT5 #(
    .INIT(32'hAAAAA3AA)) 
    \empty_5_reg_3974[0]_i_1 
       (.I0(\data_p2_reg[0]_0 ),
        .I1(\empty_5_reg_3974_reg[0]_0 ),
        .I2(m_reg_reg),
        .I3(m_reg_reg_0[7]),
        .I4(\state_reg[0]_0 ),
        .O(\empty_5_reg_3974_reg[0] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    \empty_7_reg_3978[12]_i_1 
       (.I0(m_reg_reg_0[7]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[18] ));
  LUT5 #(
    .INIT(32'hAAAAA3AA)) 
    \empty_8_reg_4013[0]_i_1 
       (.I0(\empty_8_reg_4013_reg[0]_0 ),
        .I1(\empty_8_reg_4013_reg[0]_1 ),
        .I2(m_reg_reg),
        .I3(ap_CS_fsm_pp0_stage18),
        .I4(\state_reg[0]_0 ),
        .O(\empty_8_reg_4013_reg[0] ));
  LUT6 #(
    .INIT(64'h00000000FF8F0000)) 
    \icmp_ln28_reg_3265[0]_i_1 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(\data_p2_reg[0]_2 ),
        .I3(m_reg_reg),
        .I4(m_reg_reg_0[0]),
        .I5(icmp_ln27_fu_898_p2),
        .O(\state_reg[0]_1 ));
  LUT5 #(
    .INIT(32'h303FAAAA)) 
    \icmp_ln29_reg_3301[0]_i_1 
       (.I0(\icmp_ln29_reg_3301_reg[0]_0 ),
        .I1(\icmp_ln29_reg_3301_reg[0]_1 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\icmp_ln29_reg_3301_reg[0]_2 ),
        .I4(\state_reg[0]_1 ),
        .O(\icmp_ln29_reg_3301_reg[0] ));
  LUT6 #(
    .INIT(64'h4444400044444444)) 
    \j_reg_3429[4]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(m_reg_reg_0[2]),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'hFAF2FAF2FA220000)) 
    \loop[4].remd_tmp[5][4]_i_5 
       (.I0(ap_CS_fsm_pp0_stage9),
        .I1(\add_ln59_reg_4314_reg[1] ),
        .I2(m_reg_reg_0[4]),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(\ap_CS_fsm_reg[10] ));
  LUT2 #(
    .INIT(4'hE)) 
    m_reg_reg_i_1__5
       (.I0(m_reg_reg_i_4__1_n_1),
        .I1(m_reg_reg_5),
        .O(reg_8560));
  LUT6 #(
    .INIT(64'h3232003000000000)) 
    m_reg_reg_i_1__7
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(\ap_CS_fsm_reg[1]_1 ),
        .I2(m_reg_reg_0[3]),
        .I3(\add_ln59_reg_4314_reg[1] ),
        .I4(Q),
        .I5(\ap_CS_fsm_reg[1]_0 ),
        .O(reg_8400));
  LUT6 #(
    .INIT(64'h0404040400040404)) 
    m_reg_reg_i_1__8
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(m_reg_reg_0[8]),
        .I2(\state_reg[0]_0 ),
        .I3(empty_8_reg_4013_pp0_iter1_reg),
        .I4(\add_ln59_reg_4314_reg[1] ),
        .I5(\add_ln47_17_reg_4092_reg[15] ),
        .O(\ap_CS_fsm_reg[22] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    m_reg_reg_i_1__9
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[25] ));
  LUT6 #(
    .INIT(64'hFBFBFBFBFB333333)) 
    m_reg_reg_i_2
       (.I0(m_reg_reg_0[9]),
        .I1(m_reg_reg_3),
        .I2(ap_CS_fsm_pp0_stage23),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[1]_0 ),
        .I5(\ap_CS_fsm_reg[1]_1 ),
        .O(grp_fu_3117_ce));
  LUT5 #(
    .INIT(32'h4444FFF4)) 
    m_reg_reg_i_2__5
       (.I0(\state_reg[0]_0 ),
        .I1(m_reg_reg_0[4]),
        .I2(ap_CS_fsm_pp0_stage9),
        .I3(ap_CS_fsm_pp0_stage8),
        .I4(m_reg_reg_1),
        .O(\ap_CS_fsm_reg[11] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    m_reg_reg_i_2__6
       (.I0(ap_CS_fsm_pp0_stage24),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[25]_0 ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    m_reg_reg_i_2__7
       (.I0(ap_CS_fsm_pp0_stage11),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[12] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    m_reg_reg_i_2__8
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[27]_1 ));
  LUT6 #(
    .INIT(64'h0404040400040404)) 
    m_reg_reg_i_3__0
       (.I0(m_reg_reg),
        .I1(m_reg_reg_0[5]),
        .I2(\state_reg[0]_0 ),
        .I3(\data_p2_reg[0]_0 ),
        .I4(\add_ln59_reg_4314_reg[1] ),
        .I5(\select_ln53_reg_4579_reg[7] ),
        .O(\icmp_ln27_reg_3255_reg[0] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    m_reg_reg_i_3__2
       (.I0(m_reg_reg_0[9]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[23] ));
  LUT5 #(
    .INIT(32'h000080AA)) 
    m_reg_reg_i_3__3
       (.I0(ap_CS_fsm_pp0_stage20),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0404040404000404)) 
    m_reg_reg_i_4__1
       (.I0(\ap_CS_fsm_reg[1]_1 ),
        .I1(m_reg_reg_0[6]),
        .I2(\state_reg[0]_0 ),
        .I3(m_reg_reg_2),
        .I4(\data_p2_reg[0]_2 ),
        .I5(\data_p2_reg[0]_1 ),
        .O(m_reg_reg_i_4__1_n_1));
  LUT5 #(
    .INIT(32'h00008000)) 
    m_reg_reg_i_5__0
       (.I0(ap_CS_fsm_pp0_stage13),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    mem_reg_i_14__0
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(m_reg_reg),
        .O(\state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00002000)) 
    mem_reg_i_9__0
       (.I0(m_reg_reg_0[6]),
        .I1(\state_reg[0]_0 ),
        .I2(m_reg_reg_2),
        .I3(\data_p2_reg[0]_2 ),
        .I4(\data_p2_reg[0]_1 ),
        .O(WEA));
  LUT5 #(
    .INIT(32'h008000AA)) 
    \mul_ln59_1_reg_4324[13]_i_1 
       (.I0(m_reg_reg_0[2]),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h00800000)) 
    \oc_0_reg_792[3]_i_2 
       (.I0(Q),
        .I1(\ap_CS_fsm_reg[1]_0 ),
        .I2(m_reg_reg_0[0]),
        .I3(m_reg_reg),
        .I4(\data_p2_reg[0]_2 ),
        .O(\state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hEEEEE000EEEEEEEE)) 
    \p[13]_i_1__0 
       (.I0(m_reg_reg_0[2]),
        .I1(m_reg_reg_0[1]),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(\ap_CS_fsm_reg[3]_3 ));
  LUT6 #(
    .INIT(64'hFF00FFFCFD00FFFF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_1),
        .I1(ap_enable_reg_pp0_iter0_reg),
        .I2(\FSM_sequential_state[1]_i_2_n_1 ),
        .I3(rdata_ack_t),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_1));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_1),
        .Q(rdata_ack_t),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln28_1_reg_3364[8]_i_1 
       (.I0(icmp_ln28_reg_3265),
        .I1(\icmp_ln27_reg_3255_reg[0]_2 ),
        .O(\icmp_ln28_reg_3265_reg[0] ));
  LUT6 #(
    .INIT(64'h4444400044444444)) 
    \select_ln28_reg_3358[4]_i_1 
       (.I0(m_reg_reg),
        .I1(m_reg_reg_0[1]),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(\icmp_ln27_reg_3255_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    \select_ln53_reg_4579[7]_i_1 
       (.I0(tmp_2_reg_4569),
        .I1(E),
        .O(\tmp_2_reg_4569_reg[0] ));
  LUT6 #(
    .INIT(64'h0022002200020022)) 
    \select_ln53_reg_4579[7]_i_2 
       (.I0(m_reg_reg_0[5]),
        .I1(\state_reg[0]_0 ),
        .I2(\data_p2_reg[0]_0 ),
        .I3(\data_p2_reg[0]_1 ),
        .I4(\data_p2_reg[0]_2 ),
        .I5(\select_ln53_reg_4579_reg[7] ),
        .O(E));
  LUT5 #(
    .INIT(32'h00008000)) 
    \select_ln59_1_reg_4202[3]_i_1 
       (.I0(ap_CS_fsm_pp0_stage26),
        .I1(Q),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(m_reg_reg),
        .O(\ap_CS_fsm_reg[27]_0 ));
  LUT6 #(
    .INIT(64'h808F808000000000)) 
    \select_ln59_reg_3286[4]_i_1 
       (.I0(\select_ln59_reg_3286_reg[0] ),
        .I1(\select_ln59_reg_3286_reg[0]_0 ),
        .I2(\ap_CS_fsm_reg[1] ),
        .I3(\select_ln59_reg_3286_reg[0]_1 ),
        .I4(\select_ln59_reg_3286_reg[0]_2 ),
        .I5(\state_reg[0]_1 ),
        .O(\indvar_flatten_reg_804_reg[9] ));
  LUT6 #(
    .INIT(64'hCCCFFFFF88880000)) 
    \state[0]_i_1__1 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_1),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\FSM_sequential_state[1]_i_2_n_1 ),
        .I4(state),
        .I5(Q),
        .O(\state[0]_i_1__1_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFF5FFFFFFFD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(ap_enable_reg_pp0_iter0_reg),
        .I3(\FSM_sequential_state[0]_i_2_n_1 ),
        .I4(\FSM_sequential_state[0]_i_3_n_1 ),
        .I5(s_ready_t_reg_1),
        .O(\state[1]_i_1__1_n_1 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_1 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_1 ),
        .Q(state),
        .S(SR));
  LUT6 #(
    .INIT(64'h4444400044444444)) 
    \sub_ln42_2_reg_3434[6]_i_1 
       (.I0(m_reg_reg),
        .I1(m_reg_reg_0[2]),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(\data_p2_reg[0]_1 ),
        .I5(\data_p2_reg[0]_2 ),
        .O(\icmp_ln27_reg_3255_reg[0]_3 ));
  LUT6 #(
    .INIT(64'h4444444440004444)) 
    \tmp_2_reg_4569[0]_i_1 
       (.I0(\data_p2_reg[0]_1 ),
        .I1(ap_CS_fsm_pp0_stage14),
        .I2(Q),
        .I3(\ap_CS_fsm_reg[1]_0 ),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(m_reg_reg),
        .O(\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0]_1 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_throttl
   (m_axi_gmem_AWVALID,
    \throttl_cnt_reg[3]_0 ,
    Q,
    AWREADY_Dummy,
    \throttl_cnt_reg[7]_0 ,
    AWVALID_Dummy,
    D,
    throttl_cnt10_out__4,
    \throttl_cnt_reg[3]_1 ,
    m_axi_gmem_AWREADY,
    \throttl_cnt_reg[0]_0 ,
    m_axi_gmem_WREADY,
    SR,
    ap_clk);
  output m_axi_gmem_AWVALID;
  output \throttl_cnt_reg[3]_0 ;
  output [0:0]Q;
  output AWREADY_Dummy;
  output \throttl_cnt_reg[7]_0 ;
  input AWVALID_Dummy;
  input [0:0]D;
  input throttl_cnt10_out__4;
  input [2:0]\throttl_cnt_reg[3]_1 ;
  input m_axi_gmem_AWREADY;
  input \throttl_cnt_reg[0]_0 ;
  input m_axi_gmem_WREADY;
  input [0:0]SR;
  input ap_clk;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_WREADY;
  wire [7:1]p_0_in;
  wire throttl_cnt10_out__4;
  wire \throttl_cnt[5]_i_2_n_1 ;
  wire \throttl_cnt[7]_i_1_n_1 ;
  wire \throttl_cnt[7]_i_3_n_1 ;
  wire \throttl_cnt[7]_i_5_n_1 ;
  wire \throttl_cnt[7]_i_6_n_1 ;
  wire [7:1]throttl_cnt_reg;
  wire \throttl_cnt_reg[0]_0 ;
  wire \throttl_cnt_reg[3]_0 ;
  wire [2:0]\throttl_cnt_reg[3]_1 ;
  wire \throttl_cnt_reg[7]_0 ;

  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \could_multi_bursts.AWVALID_Dummy_i_2 
       (.I0(m_axi_gmem_AWREADY),
        .I1(\throttl_cnt_reg[3]_0 ),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .I5(Q),
        .O(AWREADY_Dummy));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.awaddr_buf[31]_i_5 
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[1]),
        .I3(Q),
        .O(\throttl_cnt_reg[7]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    m_axi_gmem_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(\throttl_cnt_reg[3]_0 ),
        .I2(throttl_cnt_reg[7]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[1]),
        .I5(Q),
        .O(m_axi_gmem_AWVALID));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem_AWVALID_INST_0_i_1
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[2]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(\throttl_cnt_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hF099)) 
    \throttl_cnt[1]_i_1 
       (.I0(throttl_cnt_reg[1]),
        .I1(Q),
        .I2(\throttl_cnt_reg[3]_1 [0]),
        .I3(throttl_cnt10_out__4),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \throttl_cnt[2]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt10_out__4),
        .I4(\throttl_cnt_reg[3]_1 [1]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \throttl_cnt[3]_i_1 
       (.I0(throttl_cnt_reg[3]),
        .I1(throttl_cnt_reg[1]),
        .I2(Q),
        .I3(throttl_cnt_reg[2]),
        .I4(throttl_cnt10_out__4),
        .I5(\throttl_cnt_reg[3]_1 [2]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[4]_i_1 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[5]_i_1 
       (.I0(throttl_cnt_reg[3]),
        .I1(\throttl_cnt[5]_i_2_n_1 ),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \throttl_cnt[5]_i_2 
       (.I0(Q),
        .I1(throttl_cnt_reg[1]),
        .O(\throttl_cnt[5]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00FE0001)) 
    \throttl_cnt[6]_i_1 
       (.I0(throttl_cnt_reg[4]),
        .I1(\throttl_cnt[7]_i_5_n_1 ),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt10_out__4),
        .I4(throttl_cnt_reg[6]),
        .O(p_0_in[6]));
  LUT2 #(
    .INIT(4'hE)) 
    \throttl_cnt[7]_i_1 
       (.I0(\throttl_cnt[7]_i_3_n_1 ),
        .I1(throttl_cnt10_out__4),
        .O(\throttl_cnt[7]_i_1_n_1 ));
  LUT6 #(
    .INIT(64'h0000FFFE00000001)) 
    \throttl_cnt[7]_i_2 
       (.I0(throttl_cnt_reg[5]),
        .I1(\throttl_cnt[7]_i_5_n_1 ),
        .I2(throttl_cnt_reg[4]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt10_out__4),
        .I5(throttl_cnt_reg[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h8888888888888880)) 
    \throttl_cnt[7]_i_3 
       (.I0(\throttl_cnt_reg[0]_0 ),
        .I1(m_axi_gmem_WREADY),
        .I2(throttl_cnt_reg[2]),
        .I3(throttl_cnt_reg[4]),
        .I4(throttl_cnt_reg[7]),
        .I5(\throttl_cnt[7]_i_6_n_1 ),
        .O(\throttl_cnt[7]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \throttl_cnt[7]_i_5 
       (.I0(throttl_cnt_reg[2]),
        .I1(Q),
        .I2(throttl_cnt_reg[1]),
        .I3(throttl_cnt_reg[3]),
        .O(\throttl_cnt[7]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \throttl_cnt[7]_i_6 
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt_reg[5]),
        .I2(Q),
        .I3(throttl_cnt_reg[1]),
        .I4(throttl_cnt_reg[3]),
        .O(\throttl_cnt[7]_i_6_n_1 ));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(D),
        .Q(Q),
        .R(SR));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[1]),
        .Q(throttl_cnt_reg[1]),
        .R(SR));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[2]),
        .Q(throttl_cnt_reg[2]),
        .R(SR));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[3]),
        .Q(throttl_cnt_reg[3]),
        .R(SR));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[4]),
        .Q(throttl_cnt_reg[4]),
        .R(SR));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[5]),
        .Q(throttl_cnt_reg[5]),
        .R(SR));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[6]),
        .Q(throttl_cnt_reg[6]),
        .R(SR));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\throttl_cnt[7]_i_1_n_1 ),
        .D(p_0_in[7]),
        .Q(throttl_cnt_reg[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_write
   (full_n_reg,
    s_ready_t_reg,
    full_n_reg_0,
    empty_n_reg,
    AWVALID_Dummy,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    s_ready_t_reg_0,
    empty_n_reg_0,
    \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ,
    m_axi_gmem_AWADDR,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    D,
    grp_fu_3103_ce,
    \could_multi_bursts.awlen_buf_reg[0]_0 ,
    throttl_cnt10_out__4,
    m_axi_gmem_WDATA,
    ap_clk,
    mem_reg,
    WEA,
    SR,
    ap_rst_n,
    \waddr_reg[0] ,
    \waddr_reg[0]_0 ,
    \ap_CS_fsm_reg[16] ,
    \ap_CS_fsm_reg[16]_0 ,
    Q,
    empty_8_reg_4013_pp0_iter1_reg,
    \ap_CS_fsm_reg[16]_1 ,
    ap_CS_fsm_pp0_stage14,
    ap_CS_fsm_pp0_stage20,
    ap_CS_fsm_pp0_stage18,
    AWREADY_Dummy,
    m_axi_gmem_WREADY,
    \throttl_cnt_reg[0] ,
    \could_multi_bursts.loop_cnt_reg[5]_0 ,
    \could_multi_bursts.loop_cnt_reg[5]_1 ,
    m_axi_gmem_AWREADY,
    gmem_AWVALID,
    m_axi_gmem_BVALID,
    \data_p2_reg[31] ,
    E);
  output full_n_reg;
  output s_ready_t_reg;
  output full_n_reg_0;
  output empty_n_reg;
  output AWVALID_Dummy;
  output \bus_wide_gen.WVALID_Dummy_reg_0 ;
  output [3:0]m_axi_gmem_WSTRB;
  output m_axi_gmem_WLAST;
  output s_ready_t_reg_0;
  output empty_n_reg_0;
  output \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  output [29:0]m_axi_gmem_AWADDR;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [4:0]D;
  output grp_fu_3103_ce;
  output [0:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  output throttl_cnt10_out__4;
  output [31:0]m_axi_gmem_WDATA;
  input ap_clk;
  input [7:0]mem_reg;
  input [0:0]WEA;
  input [0:0]SR;
  input ap_rst_n;
  input \waddr_reg[0] ;
  input \waddr_reg[0]_0 ;
  input \ap_CS_fsm_reg[16] ;
  input \ap_CS_fsm_reg[16]_0 ;
  input [4:0]Q;
  input empty_8_reg_4013_pp0_iter1_reg;
  input \ap_CS_fsm_reg[16]_1 ;
  input ap_CS_fsm_pp0_stage14;
  input ap_CS_fsm_pp0_stage20;
  input ap_CS_fsm_pp0_stage18;
  input AWREADY_Dummy;
  input m_axi_gmem_WREADY;
  input [0:0]\throttl_cnt_reg[0] ;
  input \could_multi_bursts.loop_cnt_reg[5]_0 ;
  input \could_multi_bursts.loop_cnt_reg[5]_1 ;
  input m_axi_gmem_AWREADY;
  input gmem_AWVALID;
  input m_axi_gmem_BVALID;
  input [31:0]\data_p2_reg[31] ;
  input [0:0]E;

  wire AWREADY_Dummy;
  wire AWVALID_Dummy;
  wire [4:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire align_len0;
  wire [31:1]align_len0__0;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_4 ;
  wire \align_len_reg_n_1_[0] ;
  wire \align_len_reg_n_1_[1] ;
  wire \align_len_reg_n_1_[2] ;
  wire \align_len_reg_n_1_[31] ;
  wire \align_len_reg_n_1_[3] ;
  wire \align_len_reg_n_1_[4] ;
  wire ap_CS_fsm_pp0_stage14;
  wire ap_CS_fsm_pp0_stage18;
  wire ap_CS_fsm_pp0_stage20;
  wire \ap_CS_fsm_reg[16] ;
  wire \ap_CS_fsm_reg[16]_0 ;
  wire \ap_CS_fsm_reg[16]_1 ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_1 ;
  wire \beat_len_buf[1]_i_3_n_1 ;
  wire \beat_len_buf_reg[1]_i_1_n_1 ;
  wire \beat_len_buf_reg[1]_i_1_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[1]_i_1_n_4 ;
  wire \beat_len_buf_reg[5]_i_1_n_1 ;
  wire \beat_len_buf_reg[5]_i_1_n_2 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_4 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_4 ;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_25;
  wire buff_wdata_n_26;
  wire buff_wdata_n_27;
  wire buff_wdata_n_28;
  wire buff_wdata_n_29;
  wire buff_wdata_n_3;
  wire buff_wdata_n_4;
  wire buff_wdata_n_5;
  wire buff_wdata_n_6;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_3 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.first_pad_reg_n_1 ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_1 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_1_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_1_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_1_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_1 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_1 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_1 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 ;
  wire [0:0]\could_multi_bursts.awlen_buf_reg[0]_0 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_1 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.loop_cnt_reg[5]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5]_1 ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_1 ;
  wire [31:2]data1;
  wire [31:0]\data_p2_reg[31] ;
  wire data_valid;
  wire empty_8_reg_4013_pp0_iter1_reg;
  wire empty_n_reg;
  wire empty_n_reg_0;
  wire [31:0]end_addr;
  wire \end_addr_buf_reg_n_1_[0] ;
  wire \end_addr_buf_reg_n_1_[10] ;
  wire \end_addr_buf_reg_n_1_[11] ;
  wire \end_addr_buf_reg_n_1_[1] ;
  wire \end_addr_buf_reg_n_1_[2] ;
  wire \end_addr_buf_reg_n_1_[3] ;
  wire \end_addr_buf_reg_n_1_[4] ;
  wire \end_addr_buf_reg_n_1_[5] ;
  wire \end_addr_buf_reg_n_1_[6] ;
  wire \end_addr_buf_reg_n_1_[7] ;
  wire \end_addr_buf_reg_n_1_[8] ;
  wire \end_addr_buf_reg_n_1_[9] ;
  wire end_addr_carry__0_i_1_n_1;
  wire end_addr_carry__0_i_2_n_1;
  wire end_addr_carry__0_i_3_n_1;
  wire end_addr_carry__0_i_4_n_1;
  wire end_addr_carry__0_n_1;
  wire end_addr_carry__0_n_2;
  wire end_addr_carry__0_n_3;
  wire end_addr_carry__0_n_4;
  wire end_addr_carry__1_i_1_n_1;
  wire end_addr_carry__1_i_2_n_1;
  wire end_addr_carry__1_i_3_n_1;
  wire end_addr_carry__1_i_4_n_1;
  wire end_addr_carry__1_n_1;
  wire end_addr_carry__1_n_2;
  wire end_addr_carry__1_n_3;
  wire end_addr_carry__1_n_4;
  wire end_addr_carry__2_i_1_n_1;
  wire end_addr_carry__2_i_2_n_1;
  wire end_addr_carry__2_i_3_n_1;
  wire end_addr_carry__2_i_4_n_1;
  wire end_addr_carry__2_n_1;
  wire end_addr_carry__2_n_2;
  wire end_addr_carry__2_n_3;
  wire end_addr_carry__2_n_4;
  wire end_addr_carry__3_i_1_n_1;
  wire end_addr_carry__3_i_2_n_1;
  wire end_addr_carry__3_i_3_n_1;
  wire end_addr_carry__3_i_4_n_1;
  wire end_addr_carry__3_n_1;
  wire end_addr_carry__3_n_2;
  wire end_addr_carry__3_n_3;
  wire end_addr_carry__3_n_4;
  wire end_addr_carry__4_i_1_n_1;
  wire end_addr_carry__4_i_2_n_1;
  wire end_addr_carry__4_i_3_n_1;
  wire end_addr_carry__4_i_4_n_1;
  wire end_addr_carry__4_n_1;
  wire end_addr_carry__4_n_2;
  wire end_addr_carry__4_n_3;
  wire end_addr_carry__4_n_4;
  wire end_addr_carry__5_i_1_n_1;
  wire end_addr_carry__5_i_2_n_1;
  wire end_addr_carry__5_i_3_n_1;
  wire end_addr_carry__5_i_4_n_1;
  wire end_addr_carry__5_n_1;
  wire end_addr_carry__5_n_2;
  wire end_addr_carry__5_n_3;
  wire end_addr_carry__5_n_4;
  wire end_addr_carry__6_i_1_n_1;
  wire end_addr_carry__6_i_2_n_1;
  wire end_addr_carry__6_i_3_n_1;
  wire end_addr_carry__6_i_4_n_1;
  wire end_addr_carry__6_n_2;
  wire end_addr_carry__6_n_3;
  wire end_addr_carry__6_n_4;
  wire end_addr_carry_i_1_n_1;
  wire end_addr_carry_i_2_n_1;
  wire end_addr_carry_i_3_n_1;
  wire end_addr_carry_i_4_n_1;
  wire end_addr_carry_n_1;
  wire end_addr_carry_n_2;
  wire end_addr_carry_n_3;
  wire end_addr_carry_n_4;
  wire fifo_burst_ready;
  wire fifo_resp_n_1;
  wire fifo_resp_n_11;
  wire fifo_resp_n_12;
  wire fifo_resp_n_13;
  wire fifo_resp_n_14;
  wire fifo_resp_n_3;
  wire fifo_resp_n_5;
  wire fifo_resp_n_6;
  wire [36:33]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_9;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_1;
  wire first_sect__6;
  wire first_sect_carry__0_i_1_n_1;
  wire first_sect_carry__0_i_2_n_1;
  wire first_sect_carry__0_i_3_n_1;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__0_n_4;
  wire first_sect_carry_i_1_n_1;
  wire first_sect_carry_i_2_n_1;
  wire first_sect_carry_i_3_n_1;
  wire first_sect_carry_i_4_n_1;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire first_sect_carry_n_4;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem_AWVALID;
  wire grp_fu_3103_ce;
  wire \icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect__6;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__0_n_4;
  wire last_sect_carry_i_1_n_1;
  wire last_sect_carry_i_2_n_1;
  wire last_sect_carry_i_3_n_1;
  wire last_sect_carry_i_4_n_1;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire last_sect_carry_n_4;
  wire [29:0]m_axi_gmem_AWADDR;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire [7:0]mem_reg;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire [19:0]p_0_in;
  wire [19:0]p_0_in0_in;
  wire [5:0]p_0_in__0;
  wire [7:0]p_0_in__1;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_36_out;
  wire p_38_out;
  wire p_44_out;
  wire p_46_out;
  wire p_52_out;
  wire p_54_out;
  wire p_60_out;
  wire p_61_out;
  wire p_77_in;
  wire p_81_in;
  wire pop0;
  wire push;
  wire rs2f_wreq_ack;
  wire [31:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [31:0]sect_addr;
  wire \sect_addr_buf_reg_n_1_[0] ;
  wire \sect_addr_buf_reg_n_1_[10] ;
  wire \sect_addr_buf_reg_n_1_[11] ;
  wire \sect_addr_buf_reg_n_1_[12] ;
  wire \sect_addr_buf_reg_n_1_[13] ;
  wire \sect_addr_buf_reg_n_1_[14] ;
  wire \sect_addr_buf_reg_n_1_[15] ;
  wire \sect_addr_buf_reg_n_1_[16] ;
  wire \sect_addr_buf_reg_n_1_[17] ;
  wire \sect_addr_buf_reg_n_1_[18] ;
  wire \sect_addr_buf_reg_n_1_[19] ;
  wire \sect_addr_buf_reg_n_1_[1] ;
  wire \sect_addr_buf_reg_n_1_[20] ;
  wire \sect_addr_buf_reg_n_1_[21] ;
  wire \sect_addr_buf_reg_n_1_[22] ;
  wire \sect_addr_buf_reg_n_1_[23] ;
  wire \sect_addr_buf_reg_n_1_[24] ;
  wire \sect_addr_buf_reg_n_1_[25] ;
  wire \sect_addr_buf_reg_n_1_[26] ;
  wire \sect_addr_buf_reg_n_1_[27] ;
  wire \sect_addr_buf_reg_n_1_[28] ;
  wire \sect_addr_buf_reg_n_1_[29] ;
  wire \sect_addr_buf_reg_n_1_[2] ;
  wire \sect_addr_buf_reg_n_1_[30] ;
  wire \sect_addr_buf_reg_n_1_[31] ;
  wire \sect_addr_buf_reg_n_1_[3] ;
  wire \sect_addr_buf_reg_n_1_[4] ;
  wire \sect_addr_buf_reg_n_1_[5] ;
  wire \sect_addr_buf_reg_n_1_[6] ;
  wire \sect_addr_buf_reg_n_1_[7] ;
  wire \sect_addr_buf_reg_n_1_[8] ;
  wire \sect_addr_buf_reg_n_1_[9] ;
  wire [19:1]sect_cnt0__36;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__0_n_4;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__1_n_4;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__2_n_4;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__3_n_4;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire sect_cnt0_carry_n_4;
  wire \sect_cnt_reg_n_1_[0] ;
  wire \sect_cnt_reg_n_1_[10] ;
  wire \sect_cnt_reg_n_1_[11] ;
  wire \sect_cnt_reg_n_1_[12] ;
  wire \sect_cnt_reg_n_1_[13] ;
  wire \sect_cnt_reg_n_1_[14] ;
  wire \sect_cnt_reg_n_1_[15] ;
  wire \sect_cnt_reg_n_1_[16] ;
  wire \sect_cnt_reg_n_1_[17] ;
  wire \sect_cnt_reg_n_1_[18] ;
  wire \sect_cnt_reg_n_1_[19] ;
  wire \sect_cnt_reg_n_1_[1] ;
  wire \sect_cnt_reg_n_1_[2] ;
  wire \sect_cnt_reg_n_1_[3] ;
  wire \sect_cnt_reg_n_1_[4] ;
  wire \sect_cnt_reg_n_1_[5] ;
  wire \sect_cnt_reg_n_1_[6] ;
  wire \sect_cnt_reg_n_1_[7] ;
  wire \sect_cnt_reg_n_1_[8] ;
  wire \sect_cnt_reg_n_1_[9] ;
  wire \sect_end_buf_reg_n_1_[0] ;
  wire \sect_end_buf_reg_n_1_[1] ;
  wire \sect_len_buf[0]_i_1_n_1 ;
  wire \sect_len_buf[1]_i_1_n_1 ;
  wire \sect_len_buf[2]_i_1_n_1 ;
  wire \sect_len_buf[3]_i_1_n_1 ;
  wire \sect_len_buf[4]_i_1_n_1 ;
  wire \sect_len_buf[5]_i_1_n_1 ;
  wire \sect_len_buf[6]_i_1_n_1 ;
  wire \sect_len_buf[7]_i_1_n_1 ;
  wire \sect_len_buf[8]_i_1_n_1 ;
  wire \sect_len_buf[9]_i_2_n_1 ;
  wire \sect_len_buf_reg_n_1_[0] ;
  wire \sect_len_buf_reg_n_1_[1] ;
  wire \sect_len_buf_reg_n_1_[2] ;
  wire \sect_len_buf_reg_n_1_[3] ;
  wire \sect_len_buf_reg_n_1_[4] ;
  wire \sect_len_buf_reg_n_1_[5] ;
  wire \sect_len_buf_reg_n_1_[6] ;
  wire \sect_len_buf_reg_n_1_[7] ;
  wire \sect_len_buf_reg_n_1_[8] ;
  wire \sect_len_buf_reg_n_1_[9] ;
  wire \start_addr_buf_reg_n_1_[0] ;
  wire \start_addr_buf_reg_n_1_[10] ;
  wire \start_addr_buf_reg_n_1_[11] ;
  wire \start_addr_buf_reg_n_1_[1] ;
  wire \start_addr_buf_reg_n_1_[2] ;
  wire \start_addr_buf_reg_n_1_[3] ;
  wire \start_addr_buf_reg_n_1_[4] ;
  wire \start_addr_buf_reg_n_1_[5] ;
  wire \start_addr_buf_reg_n_1_[6] ;
  wire \start_addr_buf_reg_n_1_[7] ;
  wire \start_addr_buf_reg_n_1_[8] ;
  wire \start_addr_buf_reg_n_1_[9] ;
  wire \start_addr_reg_n_1_[0] ;
  wire \start_addr_reg_n_1_[10] ;
  wire \start_addr_reg_n_1_[11] ;
  wire \start_addr_reg_n_1_[12] ;
  wire \start_addr_reg_n_1_[13] ;
  wire \start_addr_reg_n_1_[14] ;
  wire \start_addr_reg_n_1_[15] ;
  wire \start_addr_reg_n_1_[16] ;
  wire \start_addr_reg_n_1_[17] ;
  wire \start_addr_reg_n_1_[18] ;
  wire \start_addr_reg_n_1_[19] ;
  wire \start_addr_reg_n_1_[1] ;
  wire \start_addr_reg_n_1_[20] ;
  wire \start_addr_reg_n_1_[21] ;
  wire \start_addr_reg_n_1_[22] ;
  wire \start_addr_reg_n_1_[23] ;
  wire \start_addr_reg_n_1_[24] ;
  wire \start_addr_reg_n_1_[25] ;
  wire \start_addr_reg_n_1_[26] ;
  wire \start_addr_reg_n_1_[27] ;
  wire \start_addr_reg_n_1_[28] ;
  wire \start_addr_reg_n_1_[29] ;
  wire \start_addr_reg_n_1_[2] ;
  wire \start_addr_reg_n_1_[30] ;
  wire \start_addr_reg_n_1_[31] ;
  wire \start_addr_reg_n_1_[3] ;
  wire \start_addr_reg_n_1_[4] ;
  wire \start_addr_reg_n_1_[5] ;
  wire \start_addr_reg_n_1_[6] ;
  wire \start_addr_reg_n_1_[7] ;
  wire \start_addr_reg_n_1_[8] ;
  wire \start_addr_reg_n_1_[9] ;
  wire throttl_cnt10_out__4;
  wire [0:0]\throttl_cnt_reg[0] ;
  wire tmp_strb;
  wire usedw19_out;
  wire [5:0]usedw_reg;
  wire \waddr_reg[0] ;
  wire \waddr_reg[0]_0 ;
  wire wreq_handling_reg_n_1;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:3]NLW_end_addr_carry__6_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_first_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:3]NLW_last_sect_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__3_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_align_len0_inferred__1/i__carry_CO_UNCONNECTED [3],\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 ,\align_len0_inferred__1/i__carry_n_4 }),
        .CYINIT(fifo_wreq_data[33]),
        .DI({1'b0,fifo_wreq_data[36:34]}),
        .O({align_len0__0[31],align_len0__0[4:2]}),
        .S({1'b1,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}));
  FDRE \align_len_reg[0] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(1'b1),
        .Q(\align_len_reg_n_1_[0] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_1_[1] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_1_[2] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_1_[31] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_1_[3] ),
        .R(fifo_wreq_n_3));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_1_[4] ),
        .R(fifo_wreq_n_3));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_1_[1] ),
        .I1(\start_addr_reg_n_1_[1] ),
        .O(\beat_len_buf[1]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_1_[0] ),
        .I1(\start_addr_reg_n_1_[0] ),
        .O(\beat_len_buf[1]_i_3_n_1 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_1 ,\beat_len_buf_reg[1]_i_1_n_2 ,\beat_len_buf_reg[1]_i_1_n_3 ,\beat_len_buf_reg[1]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_1_[1] ,\align_len_reg_n_1_[0] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_1_[3] ,\align_len_reg_n_1_[2] ,\beat_len_buf[1]_i_2_n_1 ,\beat_len_buf[1]_i_3_n_1 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_1 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_1 ,\beat_len_buf_reg[5]_i_1_n_2 ,\beat_len_buf_reg[5]_i_1_n_3 ,\beat_len_buf_reg[5]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[4] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_1 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 ,\beat_len_buf_reg[9]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] ,\align_len_reg_n_1_[31] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_buffer buff_wdata
       (.D(D[2:1]),
        .DI(usedw19_out),
        .Q(usedw_reg),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}),
        .SR(SR),
        .WEA(WEA),
        .ap_CS_fsm_pp0_stage18(ap_CS_fsm_pp0_stage18),
        .\ap_CS_fsm_reg[17] (s_ready_t_reg_0),
        .\ap_CS_fsm_reg[18] (\ap_CS_fsm_reg[16]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .burst_valid(burst_valid),
        .data_valid(data_valid),
        .\dout_buf_reg[8]_0 ({tmp_strb,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24,buff_wdata_n_25,buff_wdata_n_26,buff_wdata_n_27,buff_wdata_n_28,buff_wdata_n_29}),
        .\dout_buf_reg[8]_1 (\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .full_n_reg_0(full_n_reg),
        .grp_fu_3103_ce(grp_fu_3103_ce),
        .\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] (\icmp_ln27_reg_3255_pp0_iter1_reg_reg[0] ),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_reg_reg(Q[2:1]),
        .m_reg_reg_0(\ap_CS_fsm_reg[16]_1 ),
        .mem_reg_0(mem_reg),
        .\usedw_reg[6]_0 ({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}),
        .\usedw_reg[7]_0 ({p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .\waddr_reg[0]_0 (\waddr_reg[0]_0 ),
        .\waddr_reg[0]_1 (\waddr_reg[0] ));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(m_axi_gmem_WLAST),
        .R(SR));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(m_axi_gmem_WREADY),
        .I1(\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .O(\bus_wide_gen.ready_for_data__0 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[0]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[10]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[11]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[12]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[13]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[14]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[15]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[16]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[17]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[18]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[19]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[1]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[20]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[21]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[22]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_46_out),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[23]),
        .R(p_44_out));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[24]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[25]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[26]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[27]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[28]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[29]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_27),
        .Q(m_axi_gmem_WDATA[2]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[30]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_38_out),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[31]),
        .R(p_36_out));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_26),
        .Q(m_axi_gmem_WDATA[3]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_25),
        .Q(m_axi_gmem_WDATA[4]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem_WDATA[5]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem_WDATA[6]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_61_out),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem_WDATA[7]),
        .R(p_60_out));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_29),
        .Q(m_axi_gmem_WDATA[8]),
        .R(p_52_out));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_54_out),
        .D(buff_wdata_n_28),
        .Q(m_axi_gmem_WDATA[9]),
        .R(p_52_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.E(p_61_out),
        .Q({\sect_len_buf_reg_n_1_[9] ,\sect_len_buf_reg_n_1_[8] ,\sect_len_buf_reg_n_1_[7] ,\sect_len_buf_reg_n_1_[6] ,\sect_len_buf_reg_n_1_[5] ,\sect_len_buf_reg_n_1_[4] ,\sect_len_buf_reg_n_1_[3] ,\sect_len_buf_reg_n_1_[2] ,\sect_len_buf_reg_n_1_[1] ,\sect_len_buf_reg_n_1_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_3 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_11 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_14 ),
        .ap_rst_n_3(\bus_wide_gen.fifo_burst_n_17 ),
        .ap_rst_n_4(\bus_wide_gen.fifo_burst_n_20 ),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (p_54_out),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (p_46_out),
        .\bus_wide_gen.WVALID_Dummy_reg_1 (\bus_wide_gen.fifo_burst_n_24 ),
        .\bus_wide_gen.WVALID_Dummy_reg_2 (\bus_wide_gen.fifo_burst_n_26 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.fifo_burst_n_29 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.first_pad_reg_n_1 ),
        .\bus_wide_gen.pad_oh_reg_reg[1]_0 (\bus_wide_gen.pad_oh_reg_reg_n_1_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg_n_1_[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[3] (p_38_out),
        .\bus_wide_gen.pad_oh_reg_reg[3]_0 (\bus_wide_gen.pad_oh_reg_reg_n_1_[3] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[0] (tmp_strb),
        .\could_multi_bursts.awlen_buf_reg[3] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_23 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_valid(data_valid),
        .data_vld_reg_0(invalid_len_event_reg2),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_25 ),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_27 ),
        .empty_n_reg_2(\bus_wide_gen.fifo_burst_n_28 ),
        .fifo_burst_ready(fifo_burst_ready),
        .in(awlen_tmp),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .p_81_in(p_81_in),
        .\q_reg[0]_0 (\bus_wide_gen.WVALID_Dummy_reg_0 ),
        .\q_reg[0]_1 (\bus_wide_gen.len_cnt_reg ),
        .\q_reg[10]_0 (p_60_out),
        .\q_reg[10]_1 (p_44_out),
        .\q_reg[11]_0 ({\sect_addr_buf_reg_n_1_[1] ,\sect_addr_buf_reg_n_1_[0] }),
        .\q_reg[8]_0 (p_52_out),
        .\q_reg[8]_1 (p_36_out),
        .\q_reg[8]_2 (\sect_end_buf_reg_n_1_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_1_[1] ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_10 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_9 ));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.first_pad_reg_n_1 ),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__1[5]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_1 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__1[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_1 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_81_in),
        .D(p_0_in__1[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_3 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_1_[1] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_1_[2] ),
        .R(SR));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_1_[3] ),
        .R(SR));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(m_axi_gmem_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(m_axi_gmem_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(m_axi_gmem_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(m_axi_gmem_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_6),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_3 
       (.I0(\sect_addr_buf_reg_n_1_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_1 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_1_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_23 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem_AWADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem_AWADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem_AWADDR[10]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem_AWADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem_AWADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem_AWADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem_AWADDR[14]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem_AWADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem_AWADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem_AWADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem_AWADDR[18]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem_AWADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem_AWADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem_AWADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem_AWADDR[22]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem_AWADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem_AWADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem_AWADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem_AWADDR[26]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem_AWADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem_AWADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem_AWADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem_AWADDR[29]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[31]_i_7 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_3 ,\could_multi_bursts.awaddr_buf_reg[31]_i_7_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[31]_i_7_O_UNCONNECTED [3],data1[31:29]}),
        .S({1'b0,m_axi_gmem_AWADDR[29:27]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem_AWADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem_AWADDR[2]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_1 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_1 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_1 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem_AWADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem_AWADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem_AWADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem_AWADDR[6]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_1 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_1 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem_AWADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(SR));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_12),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_1 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in__0[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_resp_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_resp_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_resp_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_resp_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_resp_n_1));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in__0[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_resp_n_1));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_5),
        .Q(\could_multi_bursts.sect_handling_reg_n_1 ),
        .R(SR));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_1_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_1_[11] ),
        .R(SR));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_1_[9] ),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry
       (.CI(1'b0),
        .CO({end_addr_carry_n_1,end_addr_carry_n_2,end_addr_carry_n_3,end_addr_carry_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[3] ,\start_addr_reg_n_1_[2] ,\start_addr_reg_n_1_[1] ,\start_addr_reg_n_1_[0] }),
        .O(end_addr[3:0]),
        .S({end_addr_carry_i_1_n_1,end_addr_carry_i_2_n_1,end_addr_carry_i_3_n_1,end_addr_carry_i_4_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__0
       (.CI(end_addr_carry_n_1),
        .CO({end_addr_carry__0_n_1,end_addr_carry__0_n_2,end_addr_carry__0_n_3,end_addr_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[7] ,\start_addr_reg_n_1_[6] ,\start_addr_reg_n_1_[5] ,\start_addr_reg_n_1_[4] }),
        .O(end_addr[7:4]),
        .S({end_addr_carry__0_i_1_n_1,end_addr_carry__0_i_2_n_1,end_addr_carry__0_i_3_n_1,end_addr_carry__0_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_1
       (.I0(\start_addr_reg_n_1_[7] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_2
       (.I0(\start_addr_reg_n_1_[6] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_3
       (.I0(\start_addr_reg_n_1_[5] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__0_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__0_i_4
       (.I0(\start_addr_reg_n_1_[4] ),
        .I1(\align_len_reg_n_1_[4] ),
        .O(end_addr_carry__0_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__1
       (.CI(end_addr_carry__0_n_1),
        .CO({end_addr_carry__1_n_1,end_addr_carry__1_n_2,end_addr_carry__1_n_3,end_addr_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[11] ,\start_addr_reg_n_1_[10] ,\start_addr_reg_n_1_[9] ,\start_addr_reg_n_1_[8] }),
        .O(end_addr[11:8]),
        .S({end_addr_carry__1_i_1_n_1,end_addr_carry__1_i_2_n_1,end_addr_carry__1_i_3_n_1,end_addr_carry__1_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_1
       (.I0(\start_addr_reg_n_1_[11] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_2
       (.I0(\start_addr_reg_n_1_[10] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_3
       (.I0(\start_addr_reg_n_1_[9] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__1_i_4
       (.I0(\start_addr_reg_n_1_[8] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__1_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__2
       (.CI(end_addr_carry__1_n_1),
        .CO({end_addr_carry__2_n_1,end_addr_carry__2_n_2,end_addr_carry__2_n_3,end_addr_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .O(end_addr[15:12]),
        .S({end_addr_carry__2_i_1_n_1,end_addr_carry__2_i_2_n_1,end_addr_carry__2_i_3_n_1,end_addr_carry__2_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_1
       (.I0(\start_addr_reg_n_1_[15] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_2
       (.I0(\start_addr_reg_n_1_[14] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_3
       (.I0(\start_addr_reg_n_1_[13] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__2_i_4
       (.I0(\start_addr_reg_n_1_[12] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__2_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__3
       (.CI(end_addr_carry__2_n_1),
        .CO({end_addr_carry__3_n_1,end_addr_carry__3_n_2,end_addr_carry__3_n_3,end_addr_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] }),
        .O(end_addr[19:16]),
        .S({end_addr_carry__3_i_1_n_1,end_addr_carry__3_i_2_n_1,end_addr_carry__3_i_3_n_1,end_addr_carry__3_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_1
       (.I0(\start_addr_reg_n_1_[19] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_2
       (.I0(\start_addr_reg_n_1_[18] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_3
       (.I0(\start_addr_reg_n_1_[17] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__3_i_4
       (.I0(\start_addr_reg_n_1_[16] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__3_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__4
       (.CI(end_addr_carry__3_n_1),
        .CO({end_addr_carry__4_n_1,end_addr_carry__4_n_2,end_addr_carry__4_n_3,end_addr_carry__4_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] }),
        .O(end_addr[23:20]),
        .S({end_addr_carry__4_i_1_n_1,end_addr_carry__4_i_2_n_1,end_addr_carry__4_i_3_n_1,end_addr_carry__4_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_1
       (.I0(\start_addr_reg_n_1_[23] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_2
       (.I0(\start_addr_reg_n_1_[22] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_3
       (.I0(\start_addr_reg_n_1_[21] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__4_i_4
       (.I0(\start_addr_reg_n_1_[20] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__4_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__5
       (.CI(end_addr_carry__4_n_1),
        .CO({end_addr_carry__5_n_1,end_addr_carry__5_n_2,end_addr_carry__5_n_3,end_addr_carry__5_n_4}),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] }),
        .O(end_addr[27:24]),
        .S({end_addr_carry__5_i_1_n_1,end_addr_carry__5_i_2_n_1,end_addr_carry__5_i_3_n_1,end_addr_carry__5_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_1
       (.I0(\start_addr_reg_n_1_[27] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_2
       (.I0(\start_addr_reg_n_1_[26] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_3
       (.I0(\start_addr_reg_n_1_[25] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__5_i_4
       (.I0(\start_addr_reg_n_1_[24] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__5_i_4_n_1));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 end_addr_carry__6
       (.CI(end_addr_carry__5_n_1),
        .CO({NLW_end_addr_carry__6_CO_UNCONNECTED[3],end_addr_carry__6_n_2,end_addr_carry__6_n_3,end_addr_carry__6_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] }),
        .O(end_addr[31:28]),
        .S({end_addr_carry__6_i_1_n_1,end_addr_carry__6_i_2_n_1,end_addr_carry__6_i_3_n_1,end_addr_carry__6_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_1
       (.I0(\start_addr_reg_n_1_[31] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_2
       (.I0(\start_addr_reg_n_1_[30] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_3
       (.I0(\start_addr_reg_n_1_[29] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry__6_i_4
       (.I0(\start_addr_reg_n_1_[28] ),
        .I1(\align_len_reg_n_1_[31] ),
        .O(end_addr_carry__6_i_4_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_1
       (.I0(\start_addr_reg_n_1_[3] ),
        .I1(\align_len_reg_n_1_[3] ),
        .O(end_addr_carry_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_2
       (.I0(\start_addr_reg_n_1_[2] ),
        .I1(\align_len_reg_n_1_[2] ),
        .O(end_addr_carry_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_3
       (.I0(\start_addr_reg_n_1_[1] ),
        .I1(\align_len_reg_n_1_[1] ),
        .O(end_addr_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    end_addr_carry_i_4
       (.I0(\start_addr_reg_n_1_[0] ),
        .I1(\align_len_reg_n_1_[0] ),
        .O(end_addr_carry_i_4_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized1 fifo_resp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .CO(first_sect__6),
        .E(align_len0),
        .Q({\end_addr_buf_reg_n_1_[1] ,\end_addr_buf_reg_n_1_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_resp_n_1),
        .ap_rst_n_1(fifo_resp_n_3),
        .\could_multi_bursts.AWVALID_Dummy_reg (fifo_resp_n_6),
        .\could_multi_bursts.last_sect_buf_reg (fifo_resp_n_12),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_1 ),
        .\could_multi_bursts.loop_cnt_reg[5] (AWVALID_Dummy),
        .\could_multi_bursts.loop_cnt_reg[5]_0 (\could_multi_bursts.loop_cnt_reg[5]_0 ),
        .\could_multi_bursts.loop_cnt_reg[5]_1 (\could_multi_bursts.loop_cnt_reg[5]_1 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_resp_n_5),
        .\end_addr_buf_reg[0] (fifo_resp_n_14),
        .\end_addr_buf_reg[1] (fifo_resp_n_13),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .in(invalid_len_event_reg2),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg_0),
        .p_77_in(p_77_in),
        .pop0(pop0),
        .push(push),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_1_[0] ),
        .\sect_end_buf_reg[1] (last_sect__6),
        .\sect_end_buf_reg[1]_0 (\sect_end_buf_reg_n_1_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_9 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_10 ),
        .\sect_len_buf_reg[3]_1 (\could_multi_bursts.sect_handling_reg_n_1 ),
        .wreq_handling_reg(fifo_resp_n_11),
        .wreq_handling_reg_0(wreq_handling_reg_n_1),
        .wreq_handling_reg_1(fifo_wreq_valid_buf_reg_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.D(D[4:3]),
        .Q(Q[4:3]),
        .SR(SR),
        .ap_CS_fsm_pp0_stage20(ap_CS_fsm_pp0_stage20),
        .\ap_CS_fsm_reg[22] (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[22]_0 (\ap_CS_fsm_reg[16]_1 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .empty_8_reg_4013_pp0_iter1_reg(empty_8_reg_4013_pp0_iter1_reg),
        .empty_n_reg_0(empty_n_reg),
        .empty_n_reg_1(empty_n_reg_0),
        .full_n_reg_0(full_n_reg_0),
        .m_reg_reg(\waddr_reg[0] ),
        .m_reg_reg_0(\waddr_reg[0]_0 ),
        .push(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_fifo__parameterized0 fifo_wreq
       (.D({fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25}),
        .E(fifo_wreq_n_69),
        .Q({\start_addr_reg_n_1_[31] ,\start_addr_reg_n_1_[30] ,\start_addr_reg_n_1_[29] ,\start_addr_reg_n_1_[28] ,\start_addr_reg_n_1_[27] ,\start_addr_reg_n_1_[26] ,\start_addr_reg_n_1_[25] ,\start_addr_reg_n_1_[24] ,\start_addr_reg_n_1_[23] ,\start_addr_reg_n_1_[22] ,\start_addr_reg_n_1_[21] ,\start_addr_reg_n_1_[20] ,\start_addr_reg_n_1_[19] ,\start_addr_reg_n_1_[18] ,\start_addr_reg_n_1_[17] ,\start_addr_reg_n_1_[16] ,\start_addr_reg_n_1_[15] ,\start_addr_reg_n_1_[14] ,\start_addr_reg_n_1_[13] ,\start_addr_reg_n_1_[12] }),
        .S({fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64}),
        .SR(SR),
        .\align_len_reg[31] (last_sect__6),
        .\align_len_reg[31]_0 (wreq_handling_reg_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[31] (fifo_wreq_valid_buf_reg_n_1),
        .fifo_wreq_valid(fifo_wreq_valid),
        .full_n_reg_0(rs2f_wreq_valid),
        .last_sect_carry__0({\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] ,\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] ,\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[0] }),
        .last_sect_carry__0_0(p_0_in0_in[19:12]),
        .next_wreq(next_wreq),
        .p_77_in(p_77_in),
        .pop0(pop0),
        .\q_reg[31]_0 (rs2f_wreq_data),
        .\q_reg[33]_0 (fifo_wreq_n_4),
        .\q_reg[33]_1 (align_len0__0[1]),
        .\q_reg[36]_0 ({fifo_wreq_data,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61}),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0__36(sect_cnt0__36),
        .\sect_cnt_reg[18] ({fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}),
        .wreq_handling_reg(fifo_wreq_n_3));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_1),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3,first_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_1,first_sect_carry_i_2_n_1,first_sect_carry_i_3_n_1,first_sect_carry_i_4_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_1),
        .CO({NLW_first_sect_carry__0_CO_UNCONNECTED[3],first_sect__6,first_sect_carry__0_n_3,first_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,first_sect_carry__0_i_1_n_1,first_sect_carry__0_i_2_n_1,first_sect_carry__0_i_3_n_1}));
  LUT4 #(
    .INIT(16'h9009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_1_[18] ),
        .I1(p_0_in[18]),
        .I2(p_0_in[19]),
        .I3(\sect_cnt_reg_n_1_[19] ),
        .O(first_sect_carry__0_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_1_[16] ),
        .I1(p_0_in[16]),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .I3(p_0_in[15]),
        .I4(\sect_cnt_reg_n_1_[17] ),
        .I5(p_0_in[17]),
        .O(first_sect_carry__0_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_1_[13] ),
        .I1(p_0_in[13]),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .I3(p_0_in[12]),
        .I4(\sect_cnt_reg_n_1_[14] ),
        .I5(p_0_in[14]),
        .O(first_sect_carry__0_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_1_[10] ),
        .I1(p_0_in[10]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in[9]),
        .I4(\sect_cnt_reg_n_1_[11] ),
        .I5(p_0_in[11]),
        .O(first_sect_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_1_[7] ),
        .I1(p_0_in[7]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in[6]),
        .I4(\sect_cnt_reg_n_1_[8] ),
        .I5(p_0_in[8]),
        .O(first_sect_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_1_[4] ),
        .I1(p_0_in[4]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in[3]),
        .I4(\sect_cnt_reg_n_1_[5] ),
        .I5(p_0_in[5]),
        .O(first_sect_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_1_[1] ),
        .I1(p_0_in[1]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in[0]),
        .I4(\sect_cnt_reg_n_1_[2] ),
        .I5(p_0_in[2]),
        .O(first_sect_carry_i_4_n_1));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_4),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_77_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3,last_sect_carry_n_4}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_1,last_sect_carry_i_2_n_1,last_sect_carry_i_3_n_1,last_sect_carry_i_4_n_1}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_1),
        .CO({NLW_last_sect_carry__0_CO_UNCONNECTED[3],last_sect__6,last_sect_carry__0_n_3,last_sect_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_1_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_1_[11] ),
        .O(last_sect_carry_i_1_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_1_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_1_[8] ),
        .O(last_sect_carry_i_2_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_1_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_1_[5] ),
        .O(last_sect_carry_i_3_n_1));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_1_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_1_[2] ),
        .O(last_sect_carry_i_4_n_1));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,p_0_out_carry_n_4}),
        .CYINIT(usedw_reg[0]),
        .DI({usedw_reg[3:1],usedw19_out}),
        .O({p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7,p_0_out_carry_n_8}),
        .S({buff_wdata_n_3,buff_wdata_n_4,buff_wdata_n_5,buff_wdata_n_6}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_1),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_3,p_0_out_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,usedw_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry__0_n_8}),
        .S({1'b0,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_gmem_m_axi_reg_slice rs_wreq
       (.D(D[0]),
        .E(E),
        .Q(Q[0]),
        .SR(SR),
        .ap_CS_fsm_pp0_stage14(ap_CS_fsm_pp0_stage14),
        .\ap_CS_fsm_reg[16] (\ap_CS_fsm_reg[16] ),
        .\ap_CS_fsm_reg[16]_0 (\ap_CS_fsm_reg[16]_0 ),
        .\ap_CS_fsm_reg[16]_1 (\ap_CS_fsm_reg[16]_1 ),
        .\ap_CS_fsm_reg[17] (\waddr_reg[0] ),
        .\ap_CS_fsm_reg[17]_0 (\waddr_reg[0]_0 ),
        .ap_clk(ap_clk),
        .\data_p1_reg[31]_0 (rs2f_wreq_data),
        .\data_p2_reg[31]_0 (\data_p2_reg[31] ),
        .gmem_AWVALID(gmem_AWVALID),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\state_reg[0]_0 (rs2f_wreq_valid));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in[0]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in[1]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in[2]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in[3]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in[4]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in[5]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in[6]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in[7]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in[8]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in[9]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in[10]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in[11]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in[12]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in[13]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in[14]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in[15]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in[16]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in[17]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in[18]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in[19]),
        .I1(first_sect__6),
        .I2(\sect_cnt_reg_n_1_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect__6),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_1_[0] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_1_[10] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_1_[11] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_1_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_1_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_1_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_1_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_1_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_1_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_1_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_1_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_1_[1] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_1_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_1_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_1_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_1_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_1_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_1_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_1_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_1_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_1_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_1_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_1_[2] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_1_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_1_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_1_[3] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_1_[4] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_1_[5] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_1_[6] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_1_[7] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_1_[8] ),
        .R(fifo_resp_n_3));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_1_[9] ),
        .R(fifo_resp_n_3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3,sect_cnt0_carry_n_4}),
        .CYINIT(\sect_cnt_reg_n_1_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[4:1]),
        .S({\sect_cnt_reg_n_1_[4] ,\sect_cnt_reg_n_1_[3] ,\sect_cnt_reg_n_1_[2] ,\sect_cnt_reg_n_1_[1] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_1),
        .CO({sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3,sect_cnt0_carry__0_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[8:5]),
        .S({\sect_cnt_reg_n_1_[8] ,\sect_cnt_reg_n_1_[7] ,\sect_cnt_reg_n_1_[6] ,\sect_cnt_reg_n_1_[5] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_1),
        .CO({sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3,sect_cnt0_carry__1_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[12:9]),
        .S({\sect_cnt_reg_n_1_[12] ,\sect_cnt_reg_n_1_[11] ,\sect_cnt_reg_n_1_[10] ,\sect_cnt_reg_n_1_[9] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_1),
        .CO({sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3,sect_cnt0_carry__2_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0__36[16:13]),
        .S({\sect_cnt_reg_n_1_[16] ,\sect_cnt_reg_n_1_[15] ,\sect_cnt_reg_n_1_[14] ,\sect_cnt_reg_n_1_[13] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_1),
        .CO({NLW_sect_cnt0_carry__3_CO_UNCONNECTED[3:2],sect_cnt0_carry__3_n_3,sect_cnt0_carry__3_n_4}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__3_O_UNCONNECTED[3],sect_cnt0__36[19:17]}),
        .S({1'b0,\sect_cnt_reg_n_1_[19] ,\sect_cnt_reg_n_1_[18] ,\sect_cnt_reg_n_1_[17] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_1_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_1_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_1_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_1_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_1_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_1_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_9),
        .Q(\sect_cnt_reg_n_1_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_8),
        .Q(\sect_cnt_reg_n_1_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_7),
        .Q(\sect_cnt_reg_n_1_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_6),
        .Q(\sect_cnt_reg_n_1_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_1_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_1_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_1_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_1_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_1_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_1_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_1_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_1_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_69),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_1_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_14),
        .Q(\sect_end_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_13),
        .Q(\sect_end_buf_reg_n_1_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_1_[2] ),
        .I2(\end_addr_buf_reg_n_1_[2] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[0]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_1_[3] ),
        .I2(\end_addr_buf_reg_n_1_[3] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[1]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_1_[4] ),
        .I2(\end_addr_buf_reg_n_1_[4] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[2]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_1_[5] ),
        .I2(\end_addr_buf_reg_n_1_[5] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[3]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_1_[6] ),
        .I2(\end_addr_buf_reg_n_1_[6] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[4]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_1_[7] ),
        .I2(\end_addr_buf_reg_n_1_[7] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[5]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_1_[8] ),
        .I2(\end_addr_buf_reg_n_1_[8] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[6]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_1_[9] ),
        .I2(\end_addr_buf_reg_n_1_[9] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[7]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_1_[10] ),
        .I2(\end_addr_buf_reg_n_1_[10] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[8]_i_1_n_1 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_1_[11] ),
        .I2(\end_addr_buf_reg_n_1_[11] ),
        .I3(first_sect__6),
        .I4(last_sect__6),
        .O(\sect_len_buf[9]_i_2_n_1 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[0]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[1]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[2]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[3]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[4]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[5]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[6]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[7]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[8]_i_1_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_77_in),
        .D(\sect_len_buf[9]_i_2_n_1 ),
        .Q(\sect_len_buf_reg_n_1_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[0] ),
        .Q(\start_addr_buf_reg_n_1_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[10] ),
        .Q(\start_addr_buf_reg_n_1_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[11] ),
        .Q(\start_addr_buf_reg_n_1_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[12] ),
        .Q(p_0_in[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[13] ),
        .Q(p_0_in[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[14] ),
        .Q(p_0_in[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[15] ),
        .Q(p_0_in[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[16] ),
        .Q(p_0_in[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[17] ),
        .Q(p_0_in[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[18] ),
        .Q(p_0_in[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[19] ),
        .Q(p_0_in[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[1] ),
        .Q(\start_addr_buf_reg_n_1_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[20] ),
        .Q(p_0_in[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[21] ),
        .Q(p_0_in[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[22] ),
        .Q(p_0_in[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[23] ),
        .Q(p_0_in[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[24] ),
        .Q(p_0_in[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[25] ),
        .Q(p_0_in[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[26] ),
        .Q(p_0_in[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[27] ),
        .Q(p_0_in[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[28] ),
        .Q(p_0_in[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[29] ),
        .Q(p_0_in[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[2] ),
        .Q(\start_addr_buf_reg_n_1_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[30] ),
        .Q(p_0_in[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[31] ),
        .Q(p_0_in[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[3] ),
        .Q(\start_addr_buf_reg_n_1_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[4] ),
        .Q(\start_addr_buf_reg_n_1_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[5] ),
        .Q(\start_addr_buf_reg_n_1_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[6] ),
        .Q(\start_addr_buf_reg_n_1_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[7] ),
        .Q(\start_addr_buf_reg_n_1_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[8] ),
        .Q(\start_addr_buf_reg_n_1_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_1_[9] ),
        .Q(\start_addr_buf_reg_n_1_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_61),
        .Q(\start_addr_reg_n_1_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_51),
        .Q(\start_addr_reg_n_1_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_50),
        .Q(\start_addr_reg_n_1_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_49),
        .Q(\start_addr_reg_n_1_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_48),
        .Q(\start_addr_reg_n_1_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_47),
        .Q(\start_addr_reg_n_1_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_46),
        .Q(\start_addr_reg_n_1_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_45),
        .Q(\start_addr_reg_n_1_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_44),
        .Q(\start_addr_reg_n_1_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_43),
        .Q(\start_addr_reg_n_1_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_42),
        .Q(\start_addr_reg_n_1_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_60),
        .Q(\start_addr_reg_n_1_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_41),
        .Q(\start_addr_reg_n_1_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_40),
        .Q(\start_addr_reg_n_1_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_39),
        .Q(\start_addr_reg_n_1_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_38),
        .Q(\start_addr_reg_n_1_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_37),
        .Q(\start_addr_reg_n_1_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_36),
        .Q(\start_addr_reg_n_1_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_35),
        .Q(\start_addr_reg_n_1_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_34),
        .Q(\start_addr_reg_n_1_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_33),
        .Q(\start_addr_reg_n_1_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_32),
        .Q(\start_addr_reg_n_1_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_59),
        .Q(\start_addr_reg_n_1_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_31),
        .Q(\start_addr_reg_n_1_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_30),
        .Q(\start_addr_reg_n_1_[31] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_58),
        .Q(\start_addr_reg_n_1_[3] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_57),
        .Q(\start_addr_reg_n_1_[4] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_56),
        .Q(\start_addr_reg_n_1_[5] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_55),
        .Q(\start_addr_reg_n_1_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_54),
        .Q(\start_addr_reg_n_1_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_53),
        .Q(\start_addr_reg_n_1_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_52),
        .Q(\start_addr_reg_n_1_[9] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \throttl_cnt[0]_i_1 
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(throttl_cnt10_out__4),
        .I2(\throttl_cnt_reg[0] ),
        .O(\could_multi_bursts.awlen_buf_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA800000000)) 
    \throttl_cnt[7]_i_4 
       (.I0(AWVALID_Dummy),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I5(AWREADY_Dummy),
        .O(throttl_cnt10_out__4));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_resp_n_11),
        .Q(wreq_handling_reg_n_1),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j
   (PCOUT,
    reg_8520,
    grp_fu_3147_ce,
    m_reg_reg,
    ap_clk,
    B,
    m_reg_reg_0);
  output [47:0]PCOUT;
  input reg_8520;
  input grp_fu_3147_ce;
  input m_reg_reg;
  input ap_clk;
  input [7:0]B;
  input [0:0]m_reg_reg_0;

  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3147_ce;
  wire m_reg_reg;
  wire [0:0]m_reg_reg_0;
  wire reg_8520;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_22 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B({B[7],m_reg_reg_0,B[6:0]}),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3147_ce(grp_fu_3147_ce),
        .m_reg_reg_0(m_reg_reg),
        .reg_8520(reg_8520));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_0
   (PCOUT,
    reg_8560,
    grp_fu_3154_ce,
    m_reg_reg,
    ap_clk,
    B,
    m_reg_reg_0);
  output [47:0]PCOUT;
  input reg_8560;
  input grp_fu_3154_ce;
  input m_reg_reg;
  input ap_clk;
  input [7:0]B;
  input [0:0]m_reg_reg_0;

  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3154_ce;
  wire m_reg_reg;
  wire [0:0]m_reg_reg_0;
  wire reg_8560;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_21 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B({B[7],m_reg_reg_0,B[6:0]}),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3154_ce(grp_fu_3154_ce),
        .m_reg_reg_0(m_reg_reg),
        .reg_8560(reg_8560));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_1
   (PCOUT,
    reg_8600,
    grp_fu_3161_ce,
    gmem_addr_18_read_reg_43040,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8600;
  input grp_fu_3161_ce;
  input gmem_addr_18_read_reg_43040;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire gmem_addr_18_read_reg_43040;
  wire grp_fu_3161_ce;
  wire reg_8600;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_20 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .gmem_addr_18_read_reg_43040(gmem_addr_18_read_reg_43040),
        .grp_fu_3161_ce(grp_fu_3161_ce),
        .reg_8600(reg_8600));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_2
   (PCOUT,
    reg_8680,
    grp_fu_3176_ce,
    E,
    ap_clk,
    B,
    m_reg_reg);
  output [47:0]PCOUT;
  input reg_8680;
  input grp_fu_3176_ce;
  input [0:0]E;
  input ap_clk;
  input [7:0]B;
  input [0:0]m_reg_reg;

  wire [7:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3176_ce;
  wire [0:0]m_reg_reg;
  wire reg_8680;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_19 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B({B[7],m_reg_reg,B[6:0]}),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3176_ce(grp_fu_3176_ce),
        .reg_8680(reg_8680));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_3
   (PCOUT,
    m_reg_reg,
    m_reg_reg_0,
    m_reg_reg_1,
    ap_clk,
    B,
    m_reg_reg_2);
  output [47:0]PCOUT;
  input m_reg_reg;
  input m_reg_reg_0;
  input m_reg_reg_1;
  input ap_clk;
  input [7:0]B;
  input [0:0]m_reg_reg_2;

  wire [7:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_reg_reg;
  wire m_reg_reg_0;
  wire m_reg_reg_1;
  wire [0:0]m_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_18 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B({B[7],m_reg_reg_2,B[6:0]}),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0),
        .m_reg_reg_2(m_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_4
   (PCOUT,
    m_reg_reg,
    m_reg_reg_0,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input m_reg_reg;
  input m_reg_reg_0;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_reg_reg;
  wire m_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_17 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .m_reg_reg_0(m_reg_reg),
        .m_reg_reg_1(m_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_5
   (PCOUT,
    reg_8440,
    grp_fu_3096_ce,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8440;
  input grp_fu_3096_ce;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3096_ce;
  wire reg_8440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_16 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3096_ce(grp_fu_3096_ce),
        .reg_8440(reg_8440));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_6
   (PCOUT,
    reg_8560,
    grp_fu_3103_ce,
    m_reg_reg,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8560;
  input grp_fu_3103_ce;
  input m_reg_reg;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3103_ce;
  wire m_reg_reg;
  wire reg_8560;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_15 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3103_ce(grp_fu_3103_ce),
        .m_reg_reg_0(m_reg_reg),
        .reg_8560(reg_8560));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_7
   (PCOUT,
    reg_8600,
    grp_fu_3110_ce,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8600;
  input grp_fu_3110_ce;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3110_ce;
  wire reg_8600;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_14 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .E(E),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3110_ce(grp_fu_3110_ce),
        .reg_8600(reg_8600));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_8
   (PCOUT,
    reg_8400,
    grp_fu_3117_ce,
    m_reg_reg,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8400;
  input grp_fu_3117_ce;
  input m_reg_reg;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3117_ce;
  wire m_reg_reg;
  wire reg_8400;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_13 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3117_ce(grp_fu_3117_ce),
        .m_reg_reg_0(m_reg_reg),
        .reg_8400(reg_8400));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_9
   (PCOUT,
    reg_8440,
    grp_fu_3124_ce,
    m_reg_reg,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8440;
  input grp_fu_3124_ce;
  input m_reg_reg;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3124_ce;
  wire m_reg_reg;
  wire reg_8440;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0 cnn_accel_mac_mulg8j_DSP48_0_U
       (.B(B),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .grp_fu_3124_ce(grp_fu_3124_ce),
        .m_reg_reg_0(m_reg_reg),
        .reg_8440(reg_8440));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0
   (PCOUT,
    reg_8440,
    grp_fu_3124_ce,
    m_reg_reg_0,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8440;
  input grp_fu_3124_ce;
  input m_reg_reg_0;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3124_ce;
  wire m_reg_reg_0;
  wire reg_8440;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8:7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8440),
        .CEA2(grp_fu_3124_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(m_reg_reg_0),
        .CEB2(grp_fu_3124_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3124_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_13
   (PCOUT,
    reg_8400,
    grp_fu_3117_ce,
    m_reg_reg_0,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8400;
  input grp_fu_3117_ce;
  input m_reg_reg_0;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3117_ce;
  wire m_reg_reg_0;
  wire reg_8400;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8:7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8400),
        .CEA2(grp_fu_3117_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(m_reg_reg_0),
        .CEB2(grp_fu_3117_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3117_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_14
   (PCOUT,
    reg_8600,
    grp_fu_3110_ce,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8600;
  input grp_fu_3110_ce;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3110_ce;
  wire reg_8600;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8:7],B[7],B[7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8600),
        .CEA2(grp_fu_3110_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3110_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3110_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_15
   (PCOUT,
    reg_8560,
    grp_fu_3103_ce,
    m_reg_reg_0,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8560;
  input grp_fu_3103_ce;
  input m_reg_reg_0;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3103_ce;
  wire m_reg_reg_0;
  wire reg_8560;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8:7],B[7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8560),
        .CEA2(grp_fu_3103_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(m_reg_reg_0),
        .CEB2(grp_fu_3103_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3103_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_16
   (PCOUT,
    reg_8440,
    grp_fu_3096_ce,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8440;
  input grp_fu_3096_ce;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3096_ce;
  wire reg_8440;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8:7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8440),
        .CEA2(grp_fu_3096_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3096_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3096_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_17
   (PCOUT,
    m_reg_reg_0,
    m_reg_reg_1,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input m_reg_reg_0;
  input m_reg_reg_1;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_reg_reg_0;
  wire m_reg_reg_1;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8:7],B[7],B[7],B[7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(m_reg_reg_0),
        .CEA2(m_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(m_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(m_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_18
   (PCOUT,
    m_reg_reg_0,
    m_reg_reg_1,
    m_reg_reg_2,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input m_reg_reg_0;
  input m_reg_reg_1;
  input m_reg_reg_2;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire m_reg_reg_0;
  wire m_reg_reg_1;
  wire m_reg_reg_2;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8:7],B[7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(m_reg_reg_0),
        .CEA2(m_reg_reg_1),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(m_reg_reg_2),
        .CEB2(m_reg_reg_1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(m_reg_reg_1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_19
   (PCOUT,
    reg_8680,
    grp_fu_3176_ce,
    E,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8680;
  input grp_fu_3176_ce;
  input [0:0]E;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [0:0]E;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3176_ce;
  wire reg_8680;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8:7],B[7],B[7],B[7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8680),
        .CEA2(grp_fu_3176_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(grp_fu_3176_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3176_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_20
   (PCOUT,
    reg_8600,
    grp_fu_3161_ce,
    gmem_addr_18_read_reg_43040,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8600;
  input grp_fu_3161_ce;
  input gmem_addr_18_read_reg_43040;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire gmem_addr_18_read_reg_43040;
  wire grp_fu_3161_ce;
  wire reg_8600;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8],B[8:7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8600),
        .CEA2(grp_fu_3161_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(gmem_addr_18_read_reg_43040),
        .CEB2(grp_fu_3161_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3161_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_21
   (PCOUT,
    reg_8560,
    grp_fu_3154_ce,
    m_reg_reg_0,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8560;
  input grp_fu_3154_ce;
  input m_reg_reg_0;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3154_ce;
  wire m_reg_reg_0;
  wire reg_8560;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8],B[8:7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8560),
        .CEA2(grp_fu_3154_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(m_reg_reg_0),
        .CEB2(grp_fu_3154_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3154_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "cnn_accel_mac_mulg8j_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mac_mulg8j_DSP48_0_22
   (PCOUT,
    reg_8520,
    grp_fu_3147_ce,
    m_reg_reg_0,
    ap_clk,
    B);
  output [47:0]PCOUT;
  input reg_8520;
  input grp_fu_3147_ce;
  input m_reg_reg_0;
  input ap_clk;
  input [8:0]B;

  wire [8:0]B;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire grp_fu_3147_ce;
  wire m_reg_reg_0;
  wire reg_8520;
  wire NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_m_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_m_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_m_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_m_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_m_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_m_reg_reg_P_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    m_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_m_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[8],B[8],B[8],B[8],B[8],B[8:7],B[7],B[7],B[7],B[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_m_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_m_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_m_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(reg_8520),
        .CEA2(grp_fu_3147_ce),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(m_reg_reg_0),
        .CEB2(grp_fu_3147_ce),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(grp_fu_3147_ce),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_m_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_m_reg_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_m_reg_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_m_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_m_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(PCOUT),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_m_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_11nfYi
   (\p_reg[13] ,
    Q,
    E,
    ap_clk);
  output [10:0]\p_reg[13] ;
  input [3:0]Q;
  input [0:0]E;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [10:0]\p_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_11nfYi_MulnS_1 cnn_accel_mul_11nfYi_MulnS_1_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_reg[13]_0 (\p_reg[13] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_11nfYi_MulnS_1
   (\p_reg[13]_0 ,
    Q,
    E,
    ap_clk);
  output [10:0]\p_reg[13]_0 ;
  input [3:0]Q;
  input [0:0]E;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire \p[10]_i_2_n_1 ;
  wire \p[10]_i_3_n_1 ;
  wire \p[10]_i_4_n_1 ;
  wire \p[13]_i_3_n_1 ;
  wire \p[13]_i_4_n_1 ;
  wire \p[13]_i_5_n_1 ;
  wire \p_reg[10]_i_1_n_1 ;
  wire \p_reg[10]_i_1_n_2 ;
  wire \p_reg[10]_i_1_n_3 ;
  wire \p_reg[10]_i_1_n_4 ;
  wire \p_reg[10]_i_1_n_5 ;
  wire \p_reg[10]_i_1_n_6 ;
  wire \p_reg[10]_i_1_n_7 ;
  wire \p_reg[10]_i_1_n_8 ;
  wire [10:0]\p_reg[13]_0 ;
  wire \p_reg[13]_i_2_n_3 ;
  wire \p_reg[13]_i_2_n_4 ;
  wire \p_reg[13]_i_2_n_6 ;
  wire \p_reg[13]_i_2_n_7 ;
  wire \p_reg[13]_i_2_n_8 ;
  wire [3:2]\NLW_p_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_p_reg[13]_i_2_O_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h9)) 
    \p[10]_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(\p[10]_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p[10]_i_3 
       (.I0(Q[2]),
        .O(\p[10]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p[10]_i_4 
       (.I0(Q[1]),
        .O(\p[10]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p[13]_i_3 
       (.I0(Q[3]),
        .O(\p[13]_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p[13]_i_4 
       (.I0(Q[2]),
        .O(\p[13]_i_4_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \p[13]_i_5 
       (.I0(Q[1]),
        .O(\p[13]_i_5_n_1 ));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[10]_i_1_n_5 ),
        .Q(\p_reg[13]_0 [7]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 10x4}}" *) 
  CARRY4 \p_reg[10]_i_1 
       (.CI(1'b0),
        .CO({\p_reg[10]_i_1_n_1 ,\p_reg[10]_i_1_n_2 ,\p_reg[10]_i_1_n_3 ,\p_reg[10]_i_1_n_4 }),
        .CYINIT(1'b0),
        .DI({Q[0],1'b0,1'b0,1'b1}),
        .O({\p_reg[10]_i_1_n_5 ,\p_reg[10]_i_1_n_6 ,\p_reg[10]_i_1_n_7 ,\p_reg[10]_i_1_n_8 }),
        .S({\p[10]_i_2_n_1 ,\p[10]_i_3_n_1 ,\p[10]_i_4_n_1 ,Q[0]}));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[13]_i_2_n_8 ),
        .Q(\p_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[13]_i_2_n_7 ),
        .Q(\p_reg[13]_0 [9]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[13]_i_2_n_6 ),
        .Q(\p_reg[13]_0 [10]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 10x4}}" *) 
  CARRY4 \p_reg[13]_i_2 
       (.CI(\p_reg[10]_i_1_n_1 ),
        .CO({\NLW_p_reg[13]_i_2_CO_UNCONNECTED [3:2],\p_reg[13]_i_2_n_3 ,\p_reg[13]_i_2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2:1]}),
        .O({\NLW_p_reg[13]_i_2_O_UNCONNECTED [3],\p_reg[13]_i_2_n_6 ,\p_reg[13]_i_2_n_7 ,\p_reg[13]_i_2_n_8 }),
        .S({1'b0,\p[13]_i_3_n_1 ,\p[13]_i_4_n_1 ,\p[13]_i_5_n_1 }));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\p_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\p_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\p_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\p_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[10]_i_1_n_8 ),
        .Q(\p_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[10]_i_1_n_7 ),
        .Q(\p_reg[13]_0 [5]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\p_reg[10]_i_1_n_6 ),
        .Q(\p_reg[13]_0 [6]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_4nseOg
   (\p_reg[13] ,
    Q,
    E,
    ap_clk);
  output [9:0]\p_reg[13] ;
  input [3:0]Q;
  input [0:0]E;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [9:0]\p_reg[13] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_4nseOg_MulnS_0 cnn_accel_mul_4nseOg_MulnS_0_U
       (.E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .\p_reg[13]_0 (\p_reg[13] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_mul_4nseOg_MulnS_0
   (\p_reg[13]_0 ,
    Q,
    E,
    ap_clk);
  output [9:0]\p_reg[13]_0 ;
  input [3:0]Q;
  input [0:0]E;
  input ap_clk;

  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire [9:0]\p_reg[13]_0 ;
  wire [13:8]tmp_product;
  wire tmp_product_carry__0_i_1_n_1;
  wire tmp_product_carry_i_1_n_1;
  wire tmp_product_carry_i_2_n_1;
  wire tmp_product_carry_i_3_n_1;
  wire tmp_product_carry_i_4_n_1;
  wire tmp_product_carry_n_1;
  wire tmp_product_carry_n_2;
  wire tmp_product_carry_n_3;
  wire tmp_product_carry_n_4;
  wire [3:0]NLW_tmp_product_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_tmp_product_carry__0_O_UNCONNECTED;

  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[10]),
        .Q(\p_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[11]),
        .Q(\p_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[12]),
        .Q(\p_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[13]),
        .Q(\p_reg[13]_0 [9]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\p_reg[13]_0 [0]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\p_reg[13]_0 [1]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\p_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\p_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[8]),
        .Q(\p_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(tmp_product[9]),
        .Q(\p_reg[13]_0 [5]),
        .R(1'b0));
  CARRY4 tmp_product_carry
       (.CI(1'b0),
        .CO({tmp_product_carry_n_1,tmp_product_carry_n_2,tmp_product_carry_n_3,tmp_product_carry_n_4}),
        .CYINIT(1'b0),
        .DI({Q[2:0],1'b0}),
        .O(tmp_product[11:8]),
        .S({tmp_product_carry_i_1_n_1,tmp_product_carry_i_2_n_1,tmp_product_carry_i_3_n_1,tmp_product_carry_i_4_n_1}));
  CARRY4 tmp_product_carry__0
       (.CI(tmp_product_carry_n_1),
        .CO({NLW_tmp_product_carry__0_CO_UNCONNECTED[3:2],tmp_product[13],NLW_tmp_product_carry__0_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,Q[3]}),
        .O({NLW_tmp_product_carry__0_O_UNCONNECTED[3:1],tmp_product[12]}),
        .S({1'b0,1'b0,1'b1,tmp_product_carry__0_i_1_n_1}));
  LUT4 #(
    .INIT(16'h0700)) 
    tmp_product_carry__0_i_1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(tmp_product_carry__0_i_1_n_1));
  LUT4 #(
    .INIT(16'hB2F2)) 
    tmp_product_carry_i_1
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(tmp_product_carry_i_1_n_1));
  LUT4 #(
    .INIT(16'h23DC)) 
    tmp_product_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(tmp_product_carry_i_2_n_1));
  LUT3 #(
    .INIT(8'h36)) 
    tmp_product_carry_i_3
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(tmp_product_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    tmp_product_carry_i_4
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(tmp_product_carry_i_4_n_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe
   (\indvar_flatten135_reg_780_reg[12] ,
    \remd_reg[12] ,
    grp_fu_936_ce,
    ap_clk,
    Q,
    \loop[5].dividend_tmp_reg[6][12]__0 ,
    \loop[5].dividend_tmp_reg[6][12]__0_0 ,
    \loop[5].dividend_tmp_reg[6][12]__0_1 ,
    add_ln27_reg_3259_reg);
  output [10:0]\indvar_flatten135_reg_780_reg[12] ;
  output [12:0]\remd_reg[12] ;
  input grp_fu_936_ce;
  input ap_clk;
  input [12:0]Q;
  input \loop[5].dividend_tmp_reg[6][12]__0 ;
  input \loop[5].dividend_tmp_reg[6][12]__0_0 ;
  input [0:0]\loop[5].dividend_tmp_reg[6][12]__0_1 ;
  input [12:0]add_ln27_reg_3259_reg;

  wire [12:0]Q;
  wire [12:0]add_ln27_reg_3259_reg;
  wire ap_clk;
  wire grp_fu_936_ce;
  wire [10:0]\indvar_flatten135_reg_780_reg[12] ;
  wire \loop[5].dividend_tmp_reg[6][12]__0 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0_0 ;
  wire [0:0]\loop[5].dividend_tmp_reg[6][12]__0_1 ;
  wire [12:0]\remd_reg[12] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div_11 cnn_accel_urem_13dEe_div_U
       (.Q(Q),
        .add_ln27_reg_3259_reg(add_ln27_reg_3259_reg),
        .ap_clk(ap_clk),
        .grp_fu_936_ce(grp_fu_936_ce),
        .\indvar_flatten135_reg_780_reg[12] (\indvar_flatten135_reg_780_reg[12] ),
        .\loop[5].dividend_tmp_reg[6][12]__0 (\loop[5].dividend_tmp_reg[6][12]__0 ),
        .\loop[5].dividend_tmp_reg[6][12]__0_0 (\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .\loop[5].dividend_tmp_reg[6][12]__0_1 (\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .\remd_reg[12]_0 (\remd_reg[12] ));
endmodule

(* ORIG_REF_NAME = "cnn_accel_urem_13dEe" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_10
   (dout,
    grp_fu_1084_ce,
    add_ln27_reg_3259_reg,
    ap_clk);
  output [12:0]dout;
  input grp_fu_1084_ce;
  input [12:0]add_ln27_reg_3259_reg;
  input ap_clk;

  wire [12:0]add_ln27_reg_3259_reg;
  wire ap_clk;
  wire [12:0]dout;
  wire grp_fu_1084_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div cnn_accel_urem_13dEe_div_U
       (.add_ln27_reg_3259_reg(add_ln27_reg_3259_reg),
        .ap_clk(ap_clk),
        .dout(dout),
        .grp_fu_1084_ce(grp_fu_1084_ce));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div
   (dout,
    grp_fu_1084_ce,
    add_ln27_reg_3259_reg,
    ap_clk);
  output [12:0]dout;
  input grp_fu_1084_ce;
  input [12:0]add_ln27_reg_3259_reg;
  input ap_clk;

  wire [12:0]add_ln27_reg_3259_reg;
  wire ap_clk;
  wire [12:0]dout;
  wire grp_fu_1084_ce;
  wire [12:0]\loop[12].remd_tmp_reg[13]_10 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div_u cnn_accel_urem_13dEe_div_u_0
       (.Q(\loop[12].remd_tmp_reg[13]_10 ),
        .add_ln27_reg_3259_reg(add_ln27_reg_3259_reg),
        .ap_clk(ap_clk),
        .grp_fu_1084_ce(grp_fu_1084_ce));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp_reg[13]_10 [9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_accel_urem_13dEe_div" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div_11
   (\indvar_flatten135_reg_780_reg[12] ,
    \remd_reg[12]_0 ,
    grp_fu_936_ce,
    ap_clk,
    Q,
    \loop[5].dividend_tmp_reg[6][12]__0 ,
    \loop[5].dividend_tmp_reg[6][12]__0_0 ,
    \loop[5].dividend_tmp_reg[6][12]__0_1 ,
    add_ln27_reg_3259_reg);
  output [10:0]\indvar_flatten135_reg_780_reg[12] ;
  output [12:0]\remd_reg[12]_0 ;
  input grp_fu_936_ce;
  input ap_clk;
  input [12:0]Q;
  input \loop[5].dividend_tmp_reg[6][12]__0 ;
  input \loop[5].dividend_tmp_reg[6][12]__0_0 ;
  input [0:0]\loop[5].dividend_tmp_reg[6][12]__0_1 ;
  input [12:0]add_ln27_reg_3259_reg;

  wire [12:0]Q;
  wire [12:0]add_ln27_reg_3259_reg;
  wire ap_clk;
  wire grp_fu_936_ce;
  wire [10:0]\indvar_flatten135_reg_780_reg[12] ;
  wire [12:0]\loop[12].remd_tmp_reg[13]_0 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0_0 ;
  wire [0:0]\loop[5].dividend_tmp_reg[6][12]__0_1 ;
  wire [12:0]\remd_reg[12]_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div_u_12 cnn_accel_urem_13dEe_div_u_0
       (.Q(Q),
        .add_ln27_reg_3259_reg(add_ln27_reg_3259_reg),
        .ap_clk(ap_clk),
        .grp_fu_936_ce(grp_fu_936_ce),
        .\indvar_flatten135_reg_780_reg[12] (\indvar_flatten135_reg_780_reg[12] ),
        .\loop[12].remd_tmp_reg[13][12]_0 (\loop[12].remd_tmp_reg[13]_0 ),
        .\loop[5].dividend_tmp_reg[6][12]__0_0 (\loop[5].dividend_tmp_reg[6][12]__0 ),
        .\loop[5].dividend_tmp_reg[6][12]__0_1 (\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .\loop[5].dividend_tmp_reg[6][12]__0_2 (\loop[5].dividend_tmp_reg[6][12]__0_1 ));
  FDRE \remd_reg[0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [0]),
        .Q(\remd_reg[12]_0 [0]),
        .R(1'b0));
  FDRE \remd_reg[10] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [10]),
        .Q(\remd_reg[12]_0 [10]),
        .R(1'b0));
  FDRE \remd_reg[11] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [11]),
        .Q(\remd_reg[12]_0 [11]),
        .R(1'b0));
  FDRE \remd_reg[12] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [12]),
        .Q(\remd_reg[12]_0 [12]),
        .R(1'b0));
  FDRE \remd_reg[1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [1]),
        .Q(\remd_reg[12]_0 [1]),
        .R(1'b0));
  FDRE \remd_reg[2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [2]),
        .Q(\remd_reg[12]_0 [2]),
        .R(1'b0));
  FDRE \remd_reg[3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [3]),
        .Q(\remd_reg[12]_0 [3]),
        .R(1'b0));
  FDRE \remd_reg[4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [4]),
        .Q(\remd_reg[12]_0 [4]),
        .R(1'b0));
  FDRE \remd_reg[5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [5]),
        .Q(\remd_reg[12]_0 [5]),
        .R(1'b0));
  FDRE \remd_reg[6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [6]),
        .Q(\remd_reg[12]_0 [6]),
        .R(1'b0));
  FDRE \remd_reg[7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [7]),
        .Q(\remd_reg[12]_0 [7]),
        .R(1'b0));
  FDRE \remd_reg[8] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [8]),
        .Q(\remd_reg[12]_0 [8]),
        .R(1'b0));
  FDRE \remd_reg[9] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp_reg[13]_0 [9]),
        .Q(\remd_reg[12]_0 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div_u
   (Q,
    grp_fu_1084_ce,
    add_ln27_reg_3259_reg,
    ap_clk);
  output [12:0]Q;
  input grp_fu_1084_ce;
  input [12:0]add_ln27_reg_3259_reg;
  input ap_clk;

  wire [12:0]Q;
  wire [12:0]add_ln27_reg_3259_reg;
  wire ap_clk;
  wire [13:13]\cal_tmp[10]_17 ;
  wire \cal_tmp[10]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[10]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[10]_carry__0_i_3__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__0_n_8 ;
  wire \cal_tmp[10]_carry__1_i_1__0_n_1 ;
  wire \cal_tmp[10]_carry__1_i_2__0_n_1 ;
  wire \cal_tmp[10]_carry__1_i_3__0_n_1 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__1_n_8 ;
  wire \cal_tmp[10]_carry_i_1__0_n_1 ;
  wire \cal_tmp[10]_carry_n_1 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire [13:13]\cal_tmp[11]_18 ;
  wire \cal_tmp[11]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[11]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[11]_carry__0_i_3__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__0_n_8 ;
  wire \cal_tmp[11]_carry__1_i_1__0_n_1 ;
  wire \cal_tmp[11]_carry__1_i_2__0_n_1 ;
  wire \cal_tmp[11]_carry__1_i_3__0_n_1 ;
  wire \cal_tmp[11]_carry__1_i_4__0_n_1 ;
  wire \cal_tmp[11]_carry__1_n_1 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__1_n_8 ;
  wire \cal_tmp[11]_carry_i_1__0_n_1 ;
  wire \cal_tmp[11]_carry_n_1 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[11]_carry_n_8 ;
  wire [13:13]\cal_tmp[12]_19 ;
  wire \cal_tmp[12]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[12]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[12]_carry__0_i_3__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__0_n_8 ;
  wire \cal_tmp[12]_carry__1_i_1__0_n_1 ;
  wire \cal_tmp[12]_carry__1_i_2__0_n_1 ;
  wire \cal_tmp[12]_carry__1_i_3__0_n_1 ;
  wire \cal_tmp[12]_carry__1_i_4__0_n_1 ;
  wire \cal_tmp[12]_carry__1_n_1 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__1_n_8 ;
  wire \cal_tmp[12]_carry__2_i_1__0_n_1 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_8 ;
  wire \cal_tmp[12]_carry_i_1__0_n_1 ;
  wire \cal_tmp[12]_carry_n_1 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[12]_carry_n_8 ;
  wire [13:13]\cal_tmp[4]_11 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_8 ;
  wire \cal_tmp[4]_carry_i_1__0_n_1 ;
  wire \cal_tmp[4]_carry_n_1 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire [13:13]\cal_tmp[5]_12 ;
  wire \cal_tmp[5]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__0_n_8 ;
  wire \cal_tmp[5]_carry_i_1__0_n_1 ;
  wire \cal_tmp[5]_carry_n_1 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire [13:13]\cal_tmp[6]_13 ;
  wire \cal_tmp[6]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[6]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry_i_1__0_n_1 ;
  wire \cal_tmp[6]_carry_n_1 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire [13:13]\cal_tmp[7]_14 ;
  wire \cal_tmp[7]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[7]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[7]_carry__0_i_3__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry_i_1__0_n_1 ;
  wire \cal_tmp[7]_carry_n_1 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire [13:13]\cal_tmp[8]_15 ;
  wire \cal_tmp[8]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[8]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[8]_carry__0_i_3__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__1_i_1__0_n_1 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_8 ;
  wire \cal_tmp[8]_carry_i_1__0_n_1 ;
  wire \cal_tmp[8]_carry_n_1 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire [13:13]\cal_tmp[9]_16 ;
  wire \cal_tmp[9]_carry__0_i_1__0_n_1 ;
  wire \cal_tmp[9]_carry__0_i_2__0_n_1 ;
  wire \cal_tmp[9]_carry__0_i_3__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__1_i_1__0_n_1 ;
  wire \cal_tmp[9]_carry__1_i_2__0_n_1 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__1_n_8 ;
  wire \cal_tmp[9]_carry_i_1__0_n_1 ;
  wire \cal_tmp[9]_carry_n_1 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire grp_fu_1084_ce;
  wire \loop[10].dividend_tmp_reg[11][11]_srl13_n_1 ;
  wire \loop[10].dividend_tmp_reg[11][12]__0_n_1 ;
  wire \loop[10].remd_tmp[11][0]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][10]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][1]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][2]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][3]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][4]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][5]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][6]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][7]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][8]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp[11][9]_i_1__0_n_1 ;
  wire \loop[10].remd_tmp_reg_n_1_[11][0] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][10] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][1] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][2] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][3] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][4] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][5] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][6] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][7] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][8] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][9] ;
  wire \loop[11].remd_tmp[12][0]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][10]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][11]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][1]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][2]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][3]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][4]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][5]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][6]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][7]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][8]_i_1__0_n_1 ;
  wire \loop[11].remd_tmp[12][9]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][0]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][10]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][11]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][12]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][1]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][2]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][3]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][4]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][5]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][6]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][7]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][8]_i_1__0_n_1 ;
  wire \loop[12].remd_tmp[13][9]_i_1__0_n_1 ;
  wire \loop[2].dividend_tmp_reg[3][11]_srl5_n_1 ;
  wire \loop[2].dividend_tmp_reg[3][12]_srl5_n_1 ;
  wire \loop[2].remd_tmp_reg[3][0]_srl5_n_1 ;
  wire \loop[2].remd_tmp_reg[3][1]_srl5_n_1 ;
  wire \loop[2].remd_tmp_reg[3][2]_srl5_n_1 ;
  wire \loop[3].dividend_tmp_reg[4][11]_srl6_n_1 ;
  wire \loop[3].dividend_tmp_reg[4][12]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][0]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][1]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][2]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][3]__0_n_1 ;
  wire \loop[4].dividend_tmp_reg[5][11]_srl7_n_1 ;
  wire \loop[4].dividend_tmp_reg[5][12]__0_n_1 ;
  wire \loop[4].remd_tmp[5][0]_i_1__0_n_1 ;
  wire \loop[4].remd_tmp[5][1]_i_1__0_n_1 ;
  wire \loop[4].remd_tmp[5][2]_i_1__0_n_1 ;
  wire \loop[4].remd_tmp[5][3]_i_1__0_n_1 ;
  wire \loop[4].remd_tmp[5][4]_i_2__0_n_1 ;
  wire \loop[4].remd_tmp_reg_n_1_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][11]_srl8_n_1 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0_n_1 ;
  wire \loop[5].remd_tmp[6][0]_i_1__0_n_1 ;
  wire \loop[5].remd_tmp[6][1]_i_1__0_n_1 ;
  wire \loop[5].remd_tmp[6][2]_i_1__0_n_1 ;
  wire \loop[5].remd_tmp[6][3]_i_1__0_n_1 ;
  wire \loop[5].remd_tmp[6][4]_i_1__0_n_1 ;
  wire \loop[5].remd_tmp[6][5]_i_1__0_n_1 ;
  wire \loop[5].remd_tmp_reg_n_1_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][11]_srl9_n_1 ;
  wire \loop[6].dividend_tmp_reg[7][12]__0_n_1 ;
  wire \loop[6].remd_tmp[7][0]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp[7][1]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp[7][2]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp[7][3]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp[7][4]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp[7][5]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp[7][6]_i_1__0_n_1 ;
  wire \loop[6].remd_tmp_reg_n_1_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][11]_srl10_n_1 ;
  wire \loop[7].dividend_tmp_reg[8][12]__0_n_1 ;
  wire \loop[7].remd_tmp[8][0]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][1]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][2]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][3]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][4]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][5]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][6]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp[8][7]_i_1__0_n_1 ;
  wire \loop[7].remd_tmp_reg_n_1_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][7] ;
  wire \loop[8].dividend_tmp_reg[9][11]_srl11_n_1 ;
  wire \loop[8].dividend_tmp_reg[9][12]__0_n_1 ;
  wire \loop[8].remd_tmp[9][0]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][1]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][2]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][3]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][4]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][5]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][6]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][7]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp[9][8]_i_1__0_n_1 ;
  wire \loop[8].remd_tmp_reg_n_1_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][8] ;
  wire \loop[9].dividend_tmp_reg[10][11]_srl12_n_1 ;
  wire \loop[9].dividend_tmp_reg[10][12]__0_n_1 ;
  wire \loop[9].remd_tmp[10][0]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][1]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][2]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][3]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][4]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][5]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][6]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][7]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][8]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp[10][9]_i_1__0_n_1 ;
  wire \loop[9].remd_tmp_reg_n_1_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][9] ;
  wire [12:0]p_1_in;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[11]_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[11]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[12]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_1 ,\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_1_[10][2] ,\loop[9].remd_tmp_reg_n_1_[10][1] ,\loop[9].remd_tmp_reg_n_1_[10][0] ,\loop[9].dividend_tmp_reg[10][12]__0_n_1 }),
        .O({\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 ,\cal_tmp[10]_carry_n_8 }),
        .S({\loop[9].remd_tmp_reg_n_1_[10][2] ,\loop[9].remd_tmp_reg_n_1_[10][1] ,\loop[9].remd_tmp_reg_n_1_[10][0] ,\cal_tmp[10]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_1 ),
        .CO({\cal_tmp[10]_carry__0_n_1 ,\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_1_[10][6] ,\loop[9].remd_tmp_reg_n_1_[10][5] ,\loop[9].remd_tmp_reg_n_1_[10][4] ,\loop[9].remd_tmp_reg_n_1_[10][3] }),
        .O({\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 ,\cal_tmp[10]_carry__0_n_8 }),
        .S({\cal_tmp[10]_carry__0_i_1__0_n_1 ,\cal_tmp[10]_carry__0_i_2__0_n_1 ,\cal_tmp[10]_carry__0_i_3__0_n_1 ,\loop[9].remd_tmp_reg_n_1_[10][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3__0_n_1 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_1 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 ,\cal_tmp[10]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_1_[10][9] ,\loop[9].remd_tmp_reg_n_1_[10][8] ,\loop[9].remd_tmp_reg_n_1_[10][7] }),
        .O({\cal_tmp[10]_17 ,\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 ,\cal_tmp[10]_carry__1_n_8 }),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1__0_n_1 ,\cal_tmp[10]_carry__1_i_2__0_n_1 ,\cal_tmp[10]_carry__1_i_3__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1__0 
       (.I0(\loop[9].dividend_tmp_reg[10][12]__0_n_1 ),
        .O(\cal_tmp[10]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_1 ,\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 ,\cal_tmp[11]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg_n_1_[11][2] ,\loop[10].remd_tmp_reg_n_1_[11][1] ,\loop[10].remd_tmp_reg_n_1_[11][0] ,\loop[10].dividend_tmp_reg[11][12]__0_n_1 }),
        .O({\cal_tmp[11]_carry_n_5 ,\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 ,\cal_tmp[11]_carry_n_8 }),
        .S({\loop[10].remd_tmp_reg_n_1_[11][2] ,\loop[10].remd_tmp_reg_n_1_[11][1] ,\loop[10].remd_tmp_reg_n_1_[11][0] ,\cal_tmp[11]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_1 ),
        .CO({\cal_tmp[11]_carry__0_n_1 ,\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 ,\cal_tmp[11]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_1_[11][6] ,\loop[10].remd_tmp_reg_n_1_[11][5] ,\loop[10].remd_tmp_reg_n_1_[11][4] ,\loop[10].remd_tmp_reg_n_1_[11][3] }),
        .O({\cal_tmp[11]_carry__0_n_5 ,\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 ,\cal_tmp[11]_carry__0_n_8 }),
        .S({\cal_tmp[11]_carry__0_i_1__0_n_1 ,\cal_tmp[11]_carry__0_i_2__0_n_1 ,\cal_tmp[11]_carry__0_i_3__0_n_1 ,\loop[10].remd_tmp_reg_n_1_[11][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__0_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][6] ),
        .O(\cal_tmp[11]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__0_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][5] ),
        .O(\cal_tmp[11]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__0_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][4] ),
        .O(\cal_tmp[11]_carry__0_i_3__0_n_1 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_1 ),
        .CO({\cal_tmp[11]_carry__1_n_1 ,\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 ,\cal_tmp[11]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_1_[11][10] ,\loop[10].remd_tmp_reg_n_1_[11][9] ,\loop[10].remd_tmp_reg_n_1_[11][8] ,\loop[10].remd_tmp_reg_n_1_[11][7] }),
        .O({\cal_tmp[11]_carry__1_n_5 ,\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 ,\cal_tmp[11]_carry__1_n_8 }),
        .S({\cal_tmp[11]_carry__1_i_1__0_n_1 ,\cal_tmp[11]_carry__1_i_2__0_n_1 ,\cal_tmp[11]_carry__1_i_3__0_n_1 ,\cal_tmp[11]_carry__1_i_4__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][10] ),
        .O(\cal_tmp[11]_carry__1_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_2__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][9] ),
        .O(\cal_tmp[11]_carry__1_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_3__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][8] ),
        .O(\cal_tmp[11]_carry__1_i_3__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_4__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][7] ),
        .O(\cal_tmp[11]_carry__1_i_4__0_n_1 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_1 ),
        .CO(\NLW_cal_tmp[11]_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[11]_carry__2_O_UNCONNECTED [3:1],\cal_tmp[11]_18 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry_i_1__0 
       (.I0(\loop[10].dividend_tmp_reg[11][12]__0_n_1 ),
        .O(\cal_tmp[11]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_1 ,\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 ,\cal_tmp[12]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O({\cal_tmp[12]_carry_n_5 ,\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 ,\cal_tmp[12]_carry_n_8 }),
        .S({p_1_in[3:1],\cal_tmp[12]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_1 ),
        .CO({\cal_tmp[12]_carry__0_n_1 ,\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 ,\cal_tmp[12]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({\cal_tmp[12]_carry__0_n_5 ,\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 ,\cal_tmp[12]_carry__0_n_8 }),
        .S({\cal_tmp[12]_carry__0_i_1__0_n_1 ,\cal_tmp[12]_carry__0_i_2__0_n_1 ,\cal_tmp[12]_carry__0_i_3__0_n_1 ,p_1_in[4]}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__0_i_1__0 
       (.I0(p_1_in[7]),
        .O(\cal_tmp[12]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__0_i_2__0 
       (.I0(p_1_in[6]),
        .O(\cal_tmp[12]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__0_i_3__0 
       (.I0(p_1_in[5]),
        .O(\cal_tmp[12]_carry__0_i_3__0_n_1 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_1 ),
        .CO({\cal_tmp[12]_carry__1_n_1 ,\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 ,\cal_tmp[12]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O({\cal_tmp[12]_carry__1_n_5 ,\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 ,\cal_tmp[12]_carry__1_n_8 }),
        .S({\cal_tmp[12]_carry__1_i_1__0_n_1 ,\cal_tmp[12]_carry__1_i_2__0_n_1 ,\cal_tmp[12]_carry__1_i_3__0_n_1 ,\cal_tmp[12]_carry__1_i_4__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_1__0 
       (.I0(p_1_in[11]),
        .O(\cal_tmp[12]_carry__1_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_2__0 
       (.I0(p_1_in[10]),
        .O(\cal_tmp[12]_carry__1_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_3__0 
       (.I0(p_1_in[9]),
        .O(\cal_tmp[12]_carry__1_i_3__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_4__0 
       (.I0(p_1_in[8]),
        .O(\cal_tmp[12]_carry__1_i_4__0_n_1 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_1 ),
        .CO({\NLW_cal_tmp[12]_carry__2_CO_UNCONNECTED [3:1],\cal_tmp[12]_carry__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[12]}),
        .O({\NLW_cal_tmp[12]_carry__2_O_UNCONNECTED [3:2],\cal_tmp[12]_19 ,\cal_tmp[12]_carry__2_n_8 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[12]_carry__2_i_1__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1__0 
       (.I0(p_1_in[12]),
        .O(\cal_tmp[12]_carry__2_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry_i_1__0 
       (.I0(p_1_in[0]),
        .O(\cal_tmp[12]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_1 ,\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4][2]__0_n_1 ,\loop[3].remd_tmp_reg[4][1]__0_n_1 ,\loop[3].remd_tmp_reg[4][0]__0_n_1 ,\loop[3].dividend_tmp_reg[4][12]__0_n_1 }),
        .O({\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 }),
        .S({\loop[3].remd_tmp_reg[4][2]__0_n_1 ,\loop[3].remd_tmp_reg[4][1]__0_n_1 ,\loop[3].remd_tmp_reg[4][0]__0_n_1 ,\cal_tmp[4]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_1 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg[4][3]__0_n_1 }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_11 ,\cal_tmp[4]_carry__0_n_8 }),
        .S({1'b0,1'b0,1'b1,\loop[3].remd_tmp_reg[4][3]__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1__0 
       (.I0(\loop[3].dividend_tmp_reg[4][12]__0_n_1 ),
        .O(\cal_tmp[4]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_1 ,\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_1_[5][2] ,\loop[4].remd_tmp_reg_n_1_[5][1] ,\loop[4].remd_tmp_reg_n_1_[5][0] ,\loop[4].dividend_tmp_reg[5][12]__0_n_1 }),
        .O({\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 }),
        .S({\loop[4].remd_tmp_reg_n_1_[5][2] ,\loop[4].remd_tmp_reg_n_1_[5][1] ,\loop[4].remd_tmp_reg_n_1_[5][0] ,\cal_tmp[5]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_1 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_3 ,\cal_tmp[5]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_1_[5][4] ,\loop[4].remd_tmp_reg_n_1_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_12 ,\cal_tmp[5]_carry__0_n_7 ,\cal_tmp[5]_carry__0_n_8 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1__0_n_1 ,\loop[4].remd_tmp_reg_n_1_[5][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1__0 
       (.I0(\loop[4].dividend_tmp_reg[5][12]__0_n_1 ),
        .O(\cal_tmp[5]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_1 ,\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_1_[6][2] ,\loop[5].remd_tmp_reg_n_1_[6][1] ,\loop[5].remd_tmp_reg_n_1_[6][0] ,\loop[5].dividend_tmp_reg[6][12]__0_n_1 }),
        .O({\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 }),
        .S({\loop[5].remd_tmp_reg_n_1_[6][2] ,\loop[5].remd_tmp_reg_n_1_[6][1] ,\loop[5].remd_tmp_reg_n_1_[6][0] ,\cal_tmp[6]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_1 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 ,\cal_tmp[6]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_1_[6][5] ,\loop[5].remd_tmp_reg_n_1_[6][4] ,\loop[5].remd_tmp_reg_n_1_[6][3] }),
        .O({\cal_tmp[6]_13 ,\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 ,\cal_tmp[6]_carry__0_n_8 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1__0_n_1 ,\cal_tmp[6]_carry__0_i_2__0_n_1 ,\loop[5].remd_tmp_reg_n_1_[6][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1__0 
       (.I0(\loop[5].dividend_tmp_reg[6][12]__0_n_1 ),
        .O(\cal_tmp[6]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_1 ,\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_1_[7][2] ,\loop[6].remd_tmp_reg_n_1_[7][1] ,\loop[6].remd_tmp_reg_n_1_[7][0] ,\loop[6].dividend_tmp_reg[7][12]__0_n_1 }),
        .O({\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 }),
        .S({\loop[6].remd_tmp_reg_n_1_[7][2] ,\loop[6].remd_tmp_reg_n_1_[7][1] ,\loop[6].remd_tmp_reg_n_1_[7][0] ,\cal_tmp[7]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_1 ),
        .CO({\cal_tmp[7]_carry__0_n_1 ,\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_1_[7][6] ,\loop[6].remd_tmp_reg_n_1_[7][5] ,\loop[6].remd_tmp_reg_n_1_[7][4] ,\loop[6].remd_tmp_reg_n_1_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 }),
        .S({\cal_tmp[7]_carry__0_i_1__0_n_1 ,\cal_tmp[7]_carry__0_i_2__0_n_1 ,\cal_tmp[7]_carry__0_i_3__0_n_1 ,\loop[6].remd_tmp_reg_n_1_[7][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3__0_n_1 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_1 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_14 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1__0 
       (.I0(\loop[6].dividend_tmp_reg[7][12]__0_n_1 ),
        .O(\cal_tmp[7]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_1 ,\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_1_[8][2] ,\loop[7].remd_tmp_reg_n_1_[8][1] ,\loop[7].remd_tmp_reg_n_1_[8][0] ,\loop[7].dividend_tmp_reg[8][12]__0_n_1 }),
        .O({\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 }),
        .S({\loop[7].remd_tmp_reg_n_1_[8][2] ,\loop[7].remd_tmp_reg_n_1_[8][1] ,\loop[7].remd_tmp_reg_n_1_[8][0] ,\cal_tmp[8]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_1 ),
        .CO({\cal_tmp[8]_carry__0_n_1 ,\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_1_[8][6] ,\loop[7].remd_tmp_reg_n_1_[8][5] ,\loop[7].remd_tmp_reg_n_1_[8][4] ,\loop[7].remd_tmp_reg_n_1_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 }),
        .S({\cal_tmp[8]_carry__0_i_1__0_n_1 ,\cal_tmp[8]_carry__0_i_2__0_n_1 ,\cal_tmp[8]_carry__0_i_3__0_n_1 ,\loop[7].remd_tmp_reg_n_1_[8][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3__0_n_1 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_1 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_1_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_15 ,\cal_tmp[8]_carry__1_n_8 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1__0 
       (.I0(\loop[7].dividend_tmp_reg[8][12]__0_n_1 ),
        .O(\cal_tmp[8]_carry_i_1__0_n_1 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_1 ,\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_1_[9][2] ,\loop[8].remd_tmp_reg_n_1_[9][1] ,\loop[8].remd_tmp_reg_n_1_[9][0] ,\loop[8].dividend_tmp_reg[9][12]__0_n_1 }),
        .O({\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 }),
        .S({\loop[8].remd_tmp_reg_n_1_[9][2] ,\loop[8].remd_tmp_reg_n_1_[9][1] ,\loop[8].remd_tmp_reg_n_1_[9][0] ,\cal_tmp[9]_carry_i_1__0_n_1 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_1 ),
        .CO({\cal_tmp[9]_carry__0_n_1 ,\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_1_[9][6] ,\loop[8].remd_tmp_reg_n_1_[9][5] ,\loop[8].remd_tmp_reg_n_1_[9][4] ,\loop[8].remd_tmp_reg_n_1_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 }),
        .S({\cal_tmp[9]_carry__0_i_1__0_n_1 ,\cal_tmp[9]_carry__0_i_2__0_n_1 ,\cal_tmp[9]_carry__0_i_3__0_n_1 ,\loop[8].remd_tmp_reg_n_1_[9][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3__0_n_1 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_1 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_3 ,\cal_tmp[9]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_1_[9][8] ,\loop[8].remd_tmp_reg_n_1_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_16 ,\cal_tmp[9]_carry__1_n_7 ,\cal_tmp[9]_carry__1_n_8 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1__0_n_1 ,\cal_tmp[9]_carry__1_i_2__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2__0_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1__0 
       (.I0(\loop[8].dividend_tmp_reg[9][12]__0_n_1 ),
        .O(\cal_tmp[9]_carry_i_1__0_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[10].dividend_tmp_reg[11][11]_srl13 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[0]),
        .Q(\loop[10].dividend_tmp_reg[11][11]_srl13_n_1 ));
  FDRE \loop[10].dividend_tmp_reg[11][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].dividend_tmp_reg[10][11]_srl12_n_1 ),
        .Q(\loop[10].dividend_tmp_reg[11][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1__0 
       (.I0(\loop[9].dividend_tmp_reg[10][12]__0_n_1 ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][0]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][9] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__1_n_6 ),
        .O(\loop[10].remd_tmp[11][10]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][0] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_7 ),
        .O(\loop[10].remd_tmp[11][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][1] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_6 ),
        .O(\loop[10].remd_tmp[11][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][2] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry_n_5 ),
        .O(\loop[10].remd_tmp[11][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][3] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__0_n_8 ),
        .O(\loop[10].remd_tmp[11][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][4] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__0_n_7 ),
        .O(\loop[10].remd_tmp[11][5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][5] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__0_n_6 ),
        .O(\loop[10].remd_tmp[11][6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][6] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__0_n_5 ),
        .O(\loop[10].remd_tmp[11][7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][7] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__1_n_8 ),
        .O(\loop[10].remd_tmp[11][8]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1__0 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][8] ),
        .I1(\cal_tmp[10]_17 ),
        .I2(\cal_tmp[10]_carry__1_n_7 ),
        .O(\loop[10].remd_tmp[11][9]_i_1__0_n_1 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][0]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][0] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][10]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][10] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][1]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][1] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][2]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][2] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][3]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][3] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][4]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][4] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][5]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][5] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][6]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][6] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][7]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][7] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][8]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][8] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].remd_tmp[11][9]_i_1__0_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][9] ),
        .R(1'b0));
  FDRE \loop[11].dividend_tmp_reg[12][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[10].dividend_tmp_reg[11][11]_srl13_n_1 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1__0 
       (.I0(\loop[10].dividend_tmp_reg[11][12]__0_n_1 ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry_n_8 ),
        .O(\loop[11].remd_tmp[12][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][9] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__1_n_6 ),
        .O(\loop[11].remd_tmp[12][10]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][10] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__1_n_5 ),
        .O(\loop[11].remd_tmp[12][11]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][0] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry_n_7 ),
        .O(\loop[11].remd_tmp[12][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][1] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry_n_6 ),
        .O(\loop[11].remd_tmp[12][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][2] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry_n_5 ),
        .O(\loop[11].remd_tmp[12][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][3] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__0_n_8 ),
        .O(\loop[11].remd_tmp[12][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][4] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__0_n_7 ),
        .O(\loop[11].remd_tmp[12][5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][5] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__0_n_6 ),
        .O(\loop[11].remd_tmp[12][6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][6] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__0_n_5 ),
        .O(\loop[11].remd_tmp[12][7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][7] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__1_n_8 ),
        .O(\loop[11].remd_tmp[12][8]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1__0 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][8] ),
        .I1(\cal_tmp[11]_18 ),
        .I2(\cal_tmp[11]_carry__1_n_7 ),
        .O(\loop[11].remd_tmp[12][9]_i_1__0_n_1 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][0]_i_1__0_n_1 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][10]_i_1__0_n_1 ),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][11]_i_1__0_n_1 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][1]_i_1__0_n_1 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][2]_i_1__0_n_1 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][3]_i_1__0_n_1 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][4]_i_1__0_n_1 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][5]_i_1__0_n_1 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][6]_i_1__0_n_1 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][7]_i_1__0_n_1 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][8]_i_1__0_n_1 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[11].remd_tmp[12][9]_i_1__0_n_1 ),
        .Q(p_1_in[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1__0 
       (.I0(p_1_in[0]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry_n_8 ),
        .O(\loop[12].remd_tmp[13][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1__0 
       (.I0(p_1_in[10]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__1_n_6 ),
        .O(\loop[12].remd_tmp[13][10]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1__0 
       (.I0(p_1_in[11]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__1_n_5 ),
        .O(\loop[12].remd_tmp[13][11]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1__0 
       (.I0(p_1_in[12]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__2_n_8 ),
        .O(\loop[12].remd_tmp[13][12]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1__0 
       (.I0(p_1_in[1]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry_n_7 ),
        .O(\loop[12].remd_tmp[13][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1__0 
       (.I0(p_1_in[2]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry_n_6 ),
        .O(\loop[12].remd_tmp[13][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1__0 
       (.I0(p_1_in[3]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry_n_5 ),
        .O(\loop[12].remd_tmp[13][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1__0 
       (.I0(p_1_in[4]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__0_n_8 ),
        .O(\loop[12].remd_tmp[13][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1__0 
       (.I0(p_1_in[5]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__0_n_7 ),
        .O(\loop[12].remd_tmp[13][5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1__0 
       (.I0(p_1_in[6]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__0_n_6 ),
        .O(\loop[12].remd_tmp[13][6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1__0 
       (.I0(p_1_in[7]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__0_n_5 ),
        .O(\loop[12].remd_tmp[13][7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1__0 
       (.I0(p_1_in[8]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__1_n_8 ),
        .O(\loop[12].remd_tmp[13][8]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1__0 
       (.I0(p_1_in[9]),
        .I1(\cal_tmp[12]_19 ),
        .I2(\cal_tmp[12]_carry__1_n_7 ),
        .O(\loop[12].remd_tmp[13][9]_i_1__0_n_1 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][0]_i_1__0_n_1 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][10]_i_1__0_n_1 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][11]_i_1__0_n_1 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][12]_i_1__0_n_1 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][1]_i_1__0_n_1 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][2]_i_1__0_n_1 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][3]_i_1__0_n_1 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][4]_i_1__0_n_1 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][5]_i_1__0_n_1 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][6]_i_1__0_n_1 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][7]_i_1__0_n_1 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][8]_i_1__0_n_1 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[12].remd_tmp[13][9]_i_1__0_n_1 ),
        .Q(Q[9]),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3][11]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[8]),
        .Q(\loop[2].dividend_tmp_reg[3][11]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3][12]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[9]),
        .Q(\loop[2].dividend_tmp_reg[3][12]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3][0]_srl5 " *) 
  SRL16E \loop[2].remd_tmp_reg[3][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[10]),
        .Q(\loop[2].remd_tmp_reg[3][0]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3][1]_srl5 " *) 
  SRL16E \loop[2].remd_tmp_reg[3][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[11]),
        .Q(\loop[2].remd_tmp_reg[3][1]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3][2]_srl5 " *) 
  SRL16E \loop[2].remd_tmp_reg[3][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[12]),
        .Q(\loop[2].remd_tmp_reg[3][2]_srl5_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[3].dividend_tmp_reg[4][11]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[7]),
        .Q(\loop[3].dividend_tmp_reg[4][11]_srl6_n_1 ));
  FDRE \loop[3].dividend_tmp_reg[4][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[2].dividend_tmp_reg[3][11]_srl5_n_1 ),
        .Q(\loop[3].dividend_tmp_reg[4][12]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][0]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[2].dividend_tmp_reg[3][12]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][0]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[2].remd_tmp_reg[3][0]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][1]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[2].remd_tmp_reg[3][1]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][2]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[2].remd_tmp_reg[3][2]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][3]__0_n_1 ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[4].dividend_tmp_reg[5][11]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[6]),
        .Q(\loop[4].dividend_tmp_reg[5][11]_srl7_n_1 ));
  FDRE \loop[4].dividend_tmp_reg[5][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[3].dividend_tmp_reg[4][11]_srl6_n_1 ),
        .Q(\loop[4].dividend_tmp_reg[5][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1__0 
       (.I0(\loop[3].dividend_tmp_reg[4][12]__0_n_1 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg[4][0]__0_n_1 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg[4][1]__0_n_1 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_6 ),
        .O(\loop[4].remd_tmp[5][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1__0 
       (.I0(\loop[3].remd_tmp_reg[4][2]__0_n_1 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry_n_5 ),
        .O(\loop[4].remd_tmp[5][3]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_2__0 
       (.I0(\loop[3].remd_tmp_reg[4][3]__0_n_1 ),
        .I1(\cal_tmp[4]_11 ),
        .I2(\cal_tmp[4]_carry__0_n_8 ),
        .O(\loop[4].remd_tmp[5][4]_i_2__0_n_1 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[4].remd_tmp[5][0]_i_1__0_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[4].remd_tmp[5][1]_i_1__0_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[4].remd_tmp[5][2]_i_1__0_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[4].remd_tmp[5][3]_i_1__0_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[4].remd_tmp[5][4]_i_2__0_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][4] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[5].dividend_tmp_reg[6][11]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][11]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[5]),
        .Q(\loop[5].dividend_tmp_reg[6][11]_srl8_n_1 ));
  FDRE \loop[5].dividend_tmp_reg[6][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[4].dividend_tmp_reg[5][11]_srl7_n_1 ),
        .Q(\loop[5].dividend_tmp_reg[6][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1__0 
       (.I0(\loop[4].dividend_tmp_reg[5][12]__0_n_1 ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][0] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][1] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_6 ),
        .O(\loop[5].remd_tmp[6][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][2] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry_n_5 ),
        .O(\loop[5].remd_tmp[6][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][3] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry__0_n_8 ),
        .O(\loop[5].remd_tmp[6][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1__0 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][4] ),
        .I1(\cal_tmp[5]_12 ),
        .I2(\cal_tmp[5]_carry__0_n_7 ),
        .O(\loop[5].remd_tmp[6][5]_i_1__0_n_1 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].remd_tmp[6][0]_i_1__0_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].remd_tmp[6][1]_i_1__0_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].remd_tmp[6][2]_i_1__0_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].remd_tmp[6][3]_i_1__0_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].remd_tmp[6][4]_i_1__0_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].remd_tmp[6][5]_i_1__0_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][5] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[6].dividend_tmp_reg[7][11]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][11]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[4]),
        .Q(\loop[6].dividend_tmp_reg[7][11]_srl9_n_1 ));
  FDRE \loop[6].dividend_tmp_reg[7][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[5].dividend_tmp_reg[6][11]_srl8_n_1 ),
        .Q(\loop[6].dividend_tmp_reg[7][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1__0 
       (.I0(\loop[5].dividend_tmp_reg[6][12]__0_n_1 ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][0] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][1] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_6 ),
        .O(\loop[6].remd_tmp[7][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][2] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry_n_5 ),
        .O(\loop[6].remd_tmp[7][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][3] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][4] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_7 ),
        .O(\loop[6].remd_tmp[7][5]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1__0 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][5] ),
        .I1(\cal_tmp[6]_13 ),
        .I2(\cal_tmp[6]_carry__0_n_6 ),
        .O(\loop[6].remd_tmp[7][6]_i_1__0_n_1 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][0]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][1]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][2]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][3]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][4]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][5]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].remd_tmp[7][6]_i_1__0_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][6] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[7].dividend_tmp_reg[8][11]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][11]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[3]),
        .Q(\loop[7].dividend_tmp_reg[8][11]_srl10_n_1 ));
  FDRE \loop[7].dividend_tmp_reg[8][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[6].dividend_tmp_reg[7][11]_srl9_n_1 ),
        .Q(\loop[7].dividend_tmp_reg[8][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1__0 
       (.I0(\loop[6].dividend_tmp_reg[7][12]__0_n_1 ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][0] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][1] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_6 ),
        .O(\loop[7].remd_tmp[8][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][2] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry_n_5 ),
        .O(\loop[7].remd_tmp[8][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][3] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][4] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][5] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_6 ),
        .O(\loop[7].remd_tmp[8][6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1__0 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][6] ),
        .I1(\cal_tmp[7]_14 ),
        .I2(\cal_tmp[7]_carry__0_n_5 ),
        .O(\loop[7].remd_tmp[8][7]_i_1__0_n_1 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][0]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][1]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][2]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][3]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][4]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][5]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][6]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].remd_tmp[8][7]_i_1__0_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][7] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[8].dividend_tmp_reg[9][11]_srl11 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][11]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[2]),
        .Q(\loop[8].dividend_tmp_reg[9][11]_srl11_n_1 ));
  FDRE \loop[8].dividend_tmp_reg[9][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[7].dividend_tmp_reg[8][11]_srl10_n_1 ),
        .Q(\loop[8].dividend_tmp_reg[9][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1__0 
       (.I0(\loop[7].dividend_tmp_reg[8][12]__0_n_1 ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][0] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][1] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_6 ),
        .O(\loop[8].remd_tmp[9][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][2] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry_n_5 ),
        .O(\loop[8].remd_tmp[9][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][3] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][4] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][5] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_6 ),
        .O(\loop[8].remd_tmp[9][6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][6] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__0_n_5 ),
        .O(\loop[8].remd_tmp[9][7]_i_1__0_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1__0 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][7] ),
        .I1(\cal_tmp[8]_15 ),
        .I2(\cal_tmp[8]_carry__1_n_8 ),
        .O(\loop[8].remd_tmp[9][8]_i_1__0_n_1 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][0]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][1]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][2]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][3]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][4]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][5]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][6]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][7]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].remd_tmp[9][8]_i_1__0_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][8] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U2/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[9].dividend_tmp_reg[10][11]_srl12 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][11]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_1084_ce),
        .CLK(ap_clk),
        .D(add_ln27_reg_3259_reg[1]),
        .Q(\loop[9].dividend_tmp_reg[10][11]_srl12_n_1 ));
  FDRE \loop[9].dividend_tmp_reg[10][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[8].dividend_tmp_reg[9][11]_srl11_n_1 ),
        .Q(\loop[9].dividend_tmp_reg[10][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1__0 
       (.I0(\loop[8].dividend_tmp_reg[9][12]__0_n_1 ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][0]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][0] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][1]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][1] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_6 ),
        .O(\loop[9].remd_tmp[10][2]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][2] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry_n_5 ),
        .O(\loop[9].remd_tmp[10][3]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][3] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][4]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][4] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][5]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][5] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_6 ),
        .O(\loop[9].remd_tmp[10][6]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][6] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__0_n_5 ),
        .O(\loop[9].remd_tmp[10][7]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][7] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__1_n_8 ),
        .O(\loop[9].remd_tmp[10][8]_i_1__0_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1__0 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][8] ),
        .I1(\cal_tmp[9]_16 ),
        .I2(\cal_tmp[9]_carry__1_n_7 ),
        .O(\loop[9].remd_tmp[10][9]_i_1__0_n_1 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][0]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][1]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][2]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][3]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][4]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][5]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][6]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][7]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][8]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(grp_fu_1084_ce),
        .D(\loop[9].remd_tmp[10][9]_i_1__0_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "cnn_accel_urem_13dEe_div_u" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel_urem_13dEe_div_u_12
   (\indvar_flatten135_reg_780_reg[12] ,
    \loop[12].remd_tmp_reg[13][12]_0 ,
    grp_fu_936_ce,
    ap_clk,
    Q,
    \loop[5].dividend_tmp_reg[6][12]__0_0 ,
    \loop[5].dividend_tmp_reg[6][12]__0_1 ,
    \loop[5].dividend_tmp_reg[6][12]__0_2 ,
    add_ln27_reg_3259_reg);
  output [10:0]\indvar_flatten135_reg_780_reg[12] ;
  output [12:0]\loop[12].remd_tmp_reg[13][12]_0 ;
  input grp_fu_936_ce;
  input ap_clk;
  input [12:0]Q;
  input \loop[5].dividend_tmp_reg[6][12]__0_0 ;
  input \loop[5].dividend_tmp_reg[6][12]__0_1 ;
  input [0:0]\loop[5].dividend_tmp_reg[6][12]__0_2 ;
  input [12:0]add_ln27_reg_3259_reg;

  wire [12:0]Q;
  wire [12:0]add_ln27_reg_3259_reg;
  wire ap_clk;
  wire [9:8]ap_phi_mux_indvar_flatten135_phi_fu_784_p4;
  wire [13:13]\cal_tmp[10]_7 ;
  wire \cal_tmp[10]_carry__0_i_1_n_1 ;
  wire \cal_tmp[10]_carry__0_i_2_n_1 ;
  wire \cal_tmp[10]_carry__0_i_3_n_1 ;
  wire \cal_tmp[10]_carry__0_n_1 ;
  wire \cal_tmp[10]_carry__0_n_2 ;
  wire \cal_tmp[10]_carry__0_n_3 ;
  wire \cal_tmp[10]_carry__0_n_4 ;
  wire \cal_tmp[10]_carry__0_n_5 ;
  wire \cal_tmp[10]_carry__0_n_6 ;
  wire \cal_tmp[10]_carry__0_n_7 ;
  wire \cal_tmp[10]_carry__0_n_8 ;
  wire \cal_tmp[10]_carry__1_i_1_n_1 ;
  wire \cal_tmp[10]_carry__1_i_2_n_1 ;
  wire \cal_tmp[10]_carry__1_i_3_n_1 ;
  wire \cal_tmp[10]_carry__1_n_2 ;
  wire \cal_tmp[10]_carry__1_n_3 ;
  wire \cal_tmp[10]_carry__1_n_4 ;
  wire \cal_tmp[10]_carry__1_n_6 ;
  wire \cal_tmp[10]_carry__1_n_7 ;
  wire \cal_tmp[10]_carry__1_n_8 ;
  wire \cal_tmp[10]_carry_i_1_n_1 ;
  wire \cal_tmp[10]_carry_n_1 ;
  wire \cal_tmp[10]_carry_n_2 ;
  wire \cal_tmp[10]_carry_n_3 ;
  wire \cal_tmp[10]_carry_n_4 ;
  wire \cal_tmp[10]_carry_n_5 ;
  wire \cal_tmp[10]_carry_n_6 ;
  wire \cal_tmp[10]_carry_n_7 ;
  wire \cal_tmp[10]_carry_n_8 ;
  wire [13:13]\cal_tmp[11]_8 ;
  wire \cal_tmp[11]_carry__0_i_1_n_1 ;
  wire \cal_tmp[11]_carry__0_i_2_n_1 ;
  wire \cal_tmp[11]_carry__0_i_3_n_1 ;
  wire \cal_tmp[11]_carry__0_n_1 ;
  wire \cal_tmp[11]_carry__0_n_2 ;
  wire \cal_tmp[11]_carry__0_n_3 ;
  wire \cal_tmp[11]_carry__0_n_4 ;
  wire \cal_tmp[11]_carry__0_n_5 ;
  wire \cal_tmp[11]_carry__0_n_6 ;
  wire \cal_tmp[11]_carry__0_n_7 ;
  wire \cal_tmp[11]_carry__0_n_8 ;
  wire \cal_tmp[11]_carry__1_i_1_n_1 ;
  wire \cal_tmp[11]_carry__1_i_2_n_1 ;
  wire \cal_tmp[11]_carry__1_i_3_n_1 ;
  wire \cal_tmp[11]_carry__1_i_4_n_1 ;
  wire \cal_tmp[11]_carry__1_n_1 ;
  wire \cal_tmp[11]_carry__1_n_2 ;
  wire \cal_tmp[11]_carry__1_n_3 ;
  wire \cal_tmp[11]_carry__1_n_4 ;
  wire \cal_tmp[11]_carry__1_n_5 ;
  wire \cal_tmp[11]_carry__1_n_6 ;
  wire \cal_tmp[11]_carry__1_n_7 ;
  wire \cal_tmp[11]_carry__1_n_8 ;
  wire \cal_tmp[11]_carry_i_1_n_1 ;
  wire \cal_tmp[11]_carry_n_1 ;
  wire \cal_tmp[11]_carry_n_2 ;
  wire \cal_tmp[11]_carry_n_3 ;
  wire \cal_tmp[11]_carry_n_4 ;
  wire \cal_tmp[11]_carry_n_5 ;
  wire \cal_tmp[11]_carry_n_6 ;
  wire \cal_tmp[11]_carry_n_7 ;
  wire \cal_tmp[11]_carry_n_8 ;
  wire [13:13]\cal_tmp[12]_9 ;
  wire \cal_tmp[12]_carry__0_i_1_n_1 ;
  wire \cal_tmp[12]_carry__0_i_2_n_1 ;
  wire \cal_tmp[12]_carry__0_i_3_n_1 ;
  wire \cal_tmp[12]_carry__0_n_1 ;
  wire \cal_tmp[12]_carry__0_n_2 ;
  wire \cal_tmp[12]_carry__0_n_3 ;
  wire \cal_tmp[12]_carry__0_n_4 ;
  wire \cal_tmp[12]_carry__0_n_5 ;
  wire \cal_tmp[12]_carry__0_n_6 ;
  wire \cal_tmp[12]_carry__0_n_7 ;
  wire \cal_tmp[12]_carry__0_n_8 ;
  wire \cal_tmp[12]_carry__1_i_1_n_1 ;
  wire \cal_tmp[12]_carry__1_i_2_n_1 ;
  wire \cal_tmp[12]_carry__1_i_3_n_1 ;
  wire \cal_tmp[12]_carry__1_i_4_n_1 ;
  wire \cal_tmp[12]_carry__1_n_1 ;
  wire \cal_tmp[12]_carry__1_n_2 ;
  wire \cal_tmp[12]_carry__1_n_3 ;
  wire \cal_tmp[12]_carry__1_n_4 ;
  wire \cal_tmp[12]_carry__1_n_5 ;
  wire \cal_tmp[12]_carry__1_n_6 ;
  wire \cal_tmp[12]_carry__1_n_7 ;
  wire \cal_tmp[12]_carry__1_n_8 ;
  wire \cal_tmp[12]_carry__2_i_1_n_1 ;
  wire \cal_tmp[12]_carry__2_n_4 ;
  wire \cal_tmp[12]_carry__2_n_8 ;
  wire \cal_tmp[12]_carry_i_1_n_1 ;
  wire \cal_tmp[12]_carry_n_1 ;
  wire \cal_tmp[12]_carry_n_2 ;
  wire \cal_tmp[12]_carry_n_3 ;
  wire \cal_tmp[12]_carry_n_4 ;
  wire \cal_tmp[12]_carry_n_5 ;
  wire \cal_tmp[12]_carry_n_6 ;
  wire \cal_tmp[12]_carry_n_7 ;
  wire \cal_tmp[12]_carry_n_8 ;
  wire [13:13]\cal_tmp[4]_1 ;
  wire \cal_tmp[4]_carry__0_n_4 ;
  wire \cal_tmp[4]_carry__0_n_8 ;
  wire \cal_tmp[4]_carry_i_1_n_1 ;
  wire \cal_tmp[4]_carry_n_1 ;
  wire \cal_tmp[4]_carry_n_2 ;
  wire \cal_tmp[4]_carry_n_3 ;
  wire \cal_tmp[4]_carry_n_4 ;
  wire \cal_tmp[4]_carry_n_5 ;
  wire \cal_tmp[4]_carry_n_6 ;
  wire \cal_tmp[4]_carry_n_7 ;
  wire \cal_tmp[4]_carry_n_8 ;
  wire [13:13]\cal_tmp[5]_2 ;
  wire \cal_tmp[5]_carry__0_i_1_n_1 ;
  wire \cal_tmp[5]_carry__0_n_3 ;
  wire \cal_tmp[5]_carry__0_n_4 ;
  wire \cal_tmp[5]_carry__0_n_7 ;
  wire \cal_tmp[5]_carry__0_n_8 ;
  wire \cal_tmp[5]_carry_i_1_n_1 ;
  wire \cal_tmp[5]_carry_n_1 ;
  wire \cal_tmp[5]_carry_n_2 ;
  wire \cal_tmp[5]_carry_n_3 ;
  wire \cal_tmp[5]_carry_n_4 ;
  wire \cal_tmp[5]_carry_n_5 ;
  wire \cal_tmp[5]_carry_n_6 ;
  wire \cal_tmp[5]_carry_n_7 ;
  wire \cal_tmp[5]_carry_n_8 ;
  wire [13:13]\cal_tmp[6]_3 ;
  wire \cal_tmp[6]_carry__0_i_1_n_1 ;
  wire \cal_tmp[6]_carry__0_i_2_n_1 ;
  wire \cal_tmp[6]_carry__0_n_2 ;
  wire \cal_tmp[6]_carry__0_n_3 ;
  wire \cal_tmp[6]_carry__0_n_4 ;
  wire \cal_tmp[6]_carry__0_n_6 ;
  wire \cal_tmp[6]_carry__0_n_7 ;
  wire \cal_tmp[6]_carry__0_n_8 ;
  wire \cal_tmp[6]_carry_i_1_n_1 ;
  wire \cal_tmp[6]_carry_n_1 ;
  wire \cal_tmp[6]_carry_n_2 ;
  wire \cal_tmp[6]_carry_n_3 ;
  wire \cal_tmp[6]_carry_n_4 ;
  wire \cal_tmp[6]_carry_n_5 ;
  wire \cal_tmp[6]_carry_n_6 ;
  wire \cal_tmp[6]_carry_n_7 ;
  wire \cal_tmp[6]_carry_n_8 ;
  wire [13:13]\cal_tmp[7]_4 ;
  wire \cal_tmp[7]_carry__0_i_1_n_1 ;
  wire \cal_tmp[7]_carry__0_i_2_n_1 ;
  wire \cal_tmp[7]_carry__0_i_3_n_1 ;
  wire \cal_tmp[7]_carry__0_n_1 ;
  wire \cal_tmp[7]_carry__0_n_2 ;
  wire \cal_tmp[7]_carry__0_n_3 ;
  wire \cal_tmp[7]_carry__0_n_4 ;
  wire \cal_tmp[7]_carry__0_n_5 ;
  wire \cal_tmp[7]_carry__0_n_6 ;
  wire \cal_tmp[7]_carry__0_n_7 ;
  wire \cal_tmp[7]_carry__0_n_8 ;
  wire \cal_tmp[7]_carry_i_1_n_1 ;
  wire \cal_tmp[7]_carry_n_1 ;
  wire \cal_tmp[7]_carry_n_2 ;
  wire \cal_tmp[7]_carry_n_3 ;
  wire \cal_tmp[7]_carry_n_4 ;
  wire \cal_tmp[7]_carry_n_5 ;
  wire \cal_tmp[7]_carry_n_6 ;
  wire \cal_tmp[7]_carry_n_7 ;
  wire \cal_tmp[7]_carry_n_8 ;
  wire [13:13]\cal_tmp[8]_5 ;
  wire \cal_tmp[8]_carry__0_i_1_n_1 ;
  wire \cal_tmp[8]_carry__0_i_2_n_1 ;
  wire \cal_tmp[8]_carry__0_i_3_n_1 ;
  wire \cal_tmp[8]_carry__0_n_1 ;
  wire \cal_tmp[8]_carry__0_n_2 ;
  wire \cal_tmp[8]_carry__0_n_3 ;
  wire \cal_tmp[8]_carry__0_n_4 ;
  wire \cal_tmp[8]_carry__0_n_5 ;
  wire \cal_tmp[8]_carry__0_n_6 ;
  wire \cal_tmp[8]_carry__0_n_7 ;
  wire \cal_tmp[8]_carry__0_n_8 ;
  wire \cal_tmp[8]_carry__1_i_1_n_1 ;
  wire \cal_tmp[8]_carry__1_n_4 ;
  wire \cal_tmp[8]_carry__1_n_8 ;
  wire \cal_tmp[8]_carry_i_1_n_1 ;
  wire \cal_tmp[8]_carry_n_1 ;
  wire \cal_tmp[8]_carry_n_2 ;
  wire \cal_tmp[8]_carry_n_3 ;
  wire \cal_tmp[8]_carry_n_4 ;
  wire \cal_tmp[8]_carry_n_5 ;
  wire \cal_tmp[8]_carry_n_6 ;
  wire \cal_tmp[8]_carry_n_7 ;
  wire \cal_tmp[8]_carry_n_8 ;
  wire [13:13]\cal_tmp[9]_6 ;
  wire \cal_tmp[9]_carry__0_i_1_n_1 ;
  wire \cal_tmp[9]_carry__0_i_2_n_1 ;
  wire \cal_tmp[9]_carry__0_i_3_n_1 ;
  wire \cal_tmp[9]_carry__0_n_1 ;
  wire \cal_tmp[9]_carry__0_n_2 ;
  wire \cal_tmp[9]_carry__0_n_3 ;
  wire \cal_tmp[9]_carry__0_n_4 ;
  wire \cal_tmp[9]_carry__0_n_5 ;
  wire \cal_tmp[9]_carry__0_n_6 ;
  wire \cal_tmp[9]_carry__0_n_7 ;
  wire \cal_tmp[9]_carry__0_n_8 ;
  wire \cal_tmp[9]_carry__1_i_1_n_1 ;
  wire \cal_tmp[9]_carry__1_i_2_n_1 ;
  wire \cal_tmp[9]_carry__1_n_3 ;
  wire \cal_tmp[9]_carry__1_n_4 ;
  wire \cal_tmp[9]_carry__1_n_7 ;
  wire \cal_tmp[9]_carry__1_n_8 ;
  wire \cal_tmp[9]_carry_i_1_n_1 ;
  wire \cal_tmp[9]_carry_n_1 ;
  wire \cal_tmp[9]_carry_n_2 ;
  wire \cal_tmp[9]_carry_n_3 ;
  wire \cal_tmp[9]_carry_n_4 ;
  wire \cal_tmp[9]_carry_n_5 ;
  wire \cal_tmp[9]_carry_n_6 ;
  wire \cal_tmp[9]_carry_n_7 ;
  wire \cal_tmp[9]_carry_n_8 ;
  wire grp_fu_936_ce;
  wire [10:0]\indvar_flatten135_reg_780_reg[12] ;
  wire \loop[10].dividend_tmp_reg[11][11]_srl13_n_1 ;
  wire \loop[10].dividend_tmp_reg[11][12]__0_n_1 ;
  wire \loop[10].remd_tmp[11][0]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][10]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][1]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][2]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][3]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][4]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][5]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][6]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][7]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][8]_i_1_n_1 ;
  wire \loop[10].remd_tmp[11][9]_i_1_n_1 ;
  wire \loop[10].remd_tmp_reg_n_1_[11][0] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][10] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][1] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][2] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][3] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][4] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][5] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][6] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][7] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][8] ;
  wire \loop[10].remd_tmp_reg_n_1_[11][9] ;
  wire \loop[11].remd_tmp[12][0]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][10]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][11]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][1]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][2]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][3]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][4]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][5]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][6]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][7]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][8]_i_1_n_1 ;
  wire \loop[11].remd_tmp[12][9]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][0]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][10]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][11]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][12]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][1]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][2]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][3]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][4]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][5]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][6]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][7]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][8]_i_1_n_1 ;
  wire \loop[12].remd_tmp[13][9]_i_1_n_1 ;
  wire [12:0]\loop[12].remd_tmp_reg[13][12]_0 ;
  wire \loop[2].dividend_tmp_reg[3][11]_srl5_n_1 ;
  wire \loop[2].dividend_tmp_reg[3][12]_srl5_n_1 ;
  wire \loop[2].remd_tmp_reg[3][0]_srl5_n_1 ;
  wire \loop[2].remd_tmp_reg[3][1]_srl5_n_1 ;
  wire \loop[2].remd_tmp_reg[3][2]_srl5_n_1 ;
  wire \loop[3].dividend_tmp_reg[4][11]_srl6_n_1 ;
  wire \loop[3].dividend_tmp_reg[4][12]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][0]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][1]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][2]__0_n_1 ;
  wire \loop[3].remd_tmp_reg[4][3]__0_n_1 ;
  wire \loop[4].dividend_tmp_reg[5][11]_srl7_n_1 ;
  wire \loop[4].dividend_tmp_reg[5][12]__0_n_1 ;
  wire \loop[4].remd_tmp[5][0]_i_1_n_1 ;
  wire \loop[4].remd_tmp[5][1]_i_1_n_1 ;
  wire \loop[4].remd_tmp[5][2]_i_1_n_1 ;
  wire \loop[4].remd_tmp[5][3]_i_1_n_1 ;
  wire \loop[4].remd_tmp[5][4]_i_2_n_1 ;
  wire \loop[4].remd_tmp_reg_n_1_[5][0] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][1] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][2] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][3] ;
  wire \loop[4].remd_tmp_reg_n_1_[5][4] ;
  wire \loop[5].dividend_tmp_reg[6][11]_srl8_n_1 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0_0 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0_1 ;
  wire [0:0]\loop[5].dividend_tmp_reg[6][12]__0_2 ;
  wire \loop[5].dividend_tmp_reg[6][12]__0_n_1 ;
  wire \loop[5].remd_tmp[6][0]_i_1_n_1 ;
  wire \loop[5].remd_tmp[6][1]_i_1_n_1 ;
  wire \loop[5].remd_tmp[6][2]_i_1_n_1 ;
  wire \loop[5].remd_tmp[6][3]_i_1_n_1 ;
  wire \loop[5].remd_tmp[6][4]_i_1_n_1 ;
  wire \loop[5].remd_tmp[6][5]_i_1_n_1 ;
  wire \loop[5].remd_tmp_reg_n_1_[6][0] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][1] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][2] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][3] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][4] ;
  wire \loop[5].remd_tmp_reg_n_1_[6][5] ;
  wire \loop[6].dividend_tmp_reg[7][11]_srl9_n_1 ;
  wire \loop[6].dividend_tmp_reg[7][12]__0_n_1 ;
  wire \loop[6].remd_tmp[7][0]_i_1_n_1 ;
  wire \loop[6].remd_tmp[7][1]_i_1_n_1 ;
  wire \loop[6].remd_tmp[7][2]_i_1_n_1 ;
  wire \loop[6].remd_tmp[7][3]_i_1_n_1 ;
  wire \loop[6].remd_tmp[7][4]_i_1_n_1 ;
  wire \loop[6].remd_tmp[7][5]_i_1_n_1 ;
  wire \loop[6].remd_tmp[7][6]_i_1_n_1 ;
  wire \loop[6].remd_tmp_reg_n_1_[7][0] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][1] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][2] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][3] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][4] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][5] ;
  wire \loop[6].remd_tmp_reg_n_1_[7][6] ;
  wire \loop[7].dividend_tmp_reg[8][11]_srl10_n_1 ;
  wire \loop[7].dividend_tmp_reg[8][12]__0_n_1 ;
  wire \loop[7].remd_tmp[8][0]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][1]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][2]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][3]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][4]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][5]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][6]_i_1_n_1 ;
  wire \loop[7].remd_tmp[8][7]_i_1_n_1 ;
  wire \loop[7].remd_tmp_reg_n_1_[8][0] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][1] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][2] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][3] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][4] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][5] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][6] ;
  wire \loop[7].remd_tmp_reg_n_1_[8][7] ;
  wire \loop[8].dividend_tmp_reg[9][11]_srl11_n_1 ;
  wire \loop[8].dividend_tmp_reg[9][12]__0_n_1 ;
  wire \loop[8].remd_tmp[9][0]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][1]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][2]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][3]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][4]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][5]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][6]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][7]_i_1_n_1 ;
  wire \loop[8].remd_tmp[9][8]_i_1_n_1 ;
  wire \loop[8].remd_tmp_reg_n_1_[9][0] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][1] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][2] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][3] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][4] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][5] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][6] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][7] ;
  wire \loop[8].remd_tmp_reg_n_1_[9][8] ;
  wire \loop[9].dividend_tmp_reg[10][11]_srl12_n_1 ;
  wire \loop[9].dividend_tmp_reg[10][12]__0_n_1 ;
  wire \loop[9].remd_tmp[10][0]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][1]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][2]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][3]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][4]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][5]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][6]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][7]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][8]_i_1_n_1 ;
  wire \loop[9].remd_tmp[10][9]_i_1_n_1 ;
  wire \loop[9].remd_tmp_reg_n_1_[10][0] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][1] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][2] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][3] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][4] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][5] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][6] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][7] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][8] ;
  wire \loop[9].remd_tmp_reg_n_1_[10][9] ;
  wire [12:0]p_1_in;
  wire [3:3]\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[11]_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[11]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[12]_carry__2_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[12]_carry__2_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED ;
  wire [3:1]\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED ;
  wire [3:2]\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED ;

  CARRY4 \cal_tmp[10]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[10]_carry_n_1 ,\cal_tmp[10]_carry_n_2 ,\cal_tmp[10]_carry_n_3 ,\cal_tmp[10]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[9].remd_tmp_reg_n_1_[10][2] ,\loop[9].remd_tmp_reg_n_1_[10][1] ,\loop[9].remd_tmp_reg_n_1_[10][0] ,\loop[9].dividend_tmp_reg[10][12]__0_n_1 }),
        .O({\cal_tmp[10]_carry_n_5 ,\cal_tmp[10]_carry_n_6 ,\cal_tmp[10]_carry_n_7 ,\cal_tmp[10]_carry_n_8 }),
        .S({\loop[9].remd_tmp_reg_n_1_[10][2] ,\loop[9].remd_tmp_reg_n_1_[10][1] ,\loop[9].remd_tmp_reg_n_1_[10][0] ,\cal_tmp[10]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[10]_carry__0 
       (.CI(\cal_tmp[10]_carry_n_1 ),
        .CO({\cal_tmp[10]_carry__0_n_1 ,\cal_tmp[10]_carry__0_n_2 ,\cal_tmp[10]_carry__0_n_3 ,\cal_tmp[10]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[9].remd_tmp_reg_n_1_[10][6] ,\loop[9].remd_tmp_reg_n_1_[10][5] ,\loop[9].remd_tmp_reg_n_1_[10][4] ,\loop[9].remd_tmp_reg_n_1_[10][3] }),
        .O({\cal_tmp[10]_carry__0_n_5 ,\cal_tmp[10]_carry__0_n_6 ,\cal_tmp[10]_carry__0_n_7 ,\cal_tmp[10]_carry__0_n_8 }),
        .S({\cal_tmp[10]_carry__0_i_1_n_1 ,\cal_tmp[10]_carry__0_i_2_n_1 ,\cal_tmp[10]_carry__0_i_3_n_1 ,\loop[9].remd_tmp_reg_n_1_[10][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][6] ),
        .O(\cal_tmp[10]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][5] ),
        .O(\cal_tmp[10]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__0_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][4] ),
        .O(\cal_tmp[10]_carry__0_i_3_n_1 ));
  CARRY4 \cal_tmp[10]_carry__1 
       (.CI(\cal_tmp[10]_carry__0_n_1 ),
        .CO({\NLW_cal_tmp[10]_carry__1_CO_UNCONNECTED [3],\cal_tmp[10]_carry__1_n_2 ,\cal_tmp[10]_carry__1_n_3 ,\cal_tmp[10]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[9].remd_tmp_reg_n_1_[10][9] ,\loop[9].remd_tmp_reg_n_1_[10][8] ,\loop[9].remd_tmp_reg_n_1_[10][7] }),
        .O({\cal_tmp[10]_7 ,\cal_tmp[10]_carry__1_n_6 ,\cal_tmp[10]_carry__1_n_7 ,\cal_tmp[10]_carry__1_n_8 }),
        .S({1'b1,\cal_tmp[10]_carry__1_i_1_n_1 ,\cal_tmp[10]_carry__1_i_2_n_1 ,\cal_tmp[10]_carry__1_i_3_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][9] ),
        .O(\cal_tmp[10]_carry__1_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_2 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][8] ),
        .O(\cal_tmp[10]_carry__1_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry__1_i_3 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][7] ),
        .O(\cal_tmp[10]_carry__1_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[10]_carry_i_1 
       (.I0(\loop[9].dividend_tmp_reg[10][12]__0_n_1 ),
        .O(\cal_tmp[10]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[11]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[11]_carry_n_1 ,\cal_tmp[11]_carry_n_2 ,\cal_tmp[11]_carry_n_3 ,\cal_tmp[11]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[10].remd_tmp_reg_n_1_[11][2] ,\loop[10].remd_tmp_reg_n_1_[11][1] ,\loop[10].remd_tmp_reg_n_1_[11][0] ,\loop[10].dividend_tmp_reg[11][12]__0_n_1 }),
        .O({\cal_tmp[11]_carry_n_5 ,\cal_tmp[11]_carry_n_6 ,\cal_tmp[11]_carry_n_7 ,\cal_tmp[11]_carry_n_8 }),
        .S({\loop[10].remd_tmp_reg_n_1_[11][2] ,\loop[10].remd_tmp_reg_n_1_[11][1] ,\loop[10].remd_tmp_reg_n_1_[11][0] ,\cal_tmp[11]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[11]_carry__0 
       (.CI(\cal_tmp[11]_carry_n_1 ),
        .CO({\cal_tmp[11]_carry__0_n_1 ,\cal_tmp[11]_carry__0_n_2 ,\cal_tmp[11]_carry__0_n_3 ,\cal_tmp[11]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_1_[11][6] ,\loop[10].remd_tmp_reg_n_1_[11][5] ,\loop[10].remd_tmp_reg_n_1_[11][4] ,\loop[10].remd_tmp_reg_n_1_[11][3] }),
        .O({\cal_tmp[11]_carry__0_n_5 ,\cal_tmp[11]_carry__0_n_6 ,\cal_tmp[11]_carry__0_n_7 ,\cal_tmp[11]_carry__0_n_8 }),
        .S({\cal_tmp[11]_carry__0_i_1_n_1 ,\cal_tmp[11]_carry__0_i_2_n_1 ,\cal_tmp[11]_carry__0_i_3_n_1 ,\loop[10].remd_tmp_reg_n_1_[11][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__0_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][6] ),
        .O(\cal_tmp[11]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__0_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][5] ),
        .O(\cal_tmp[11]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__0_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][4] ),
        .O(\cal_tmp[11]_carry__0_i_3_n_1 ));
  CARRY4 \cal_tmp[11]_carry__1 
       (.CI(\cal_tmp[11]_carry__0_n_1 ),
        .CO({\cal_tmp[11]_carry__1_n_1 ,\cal_tmp[11]_carry__1_n_2 ,\cal_tmp[11]_carry__1_n_3 ,\cal_tmp[11]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[10].remd_tmp_reg_n_1_[11][10] ,\loop[10].remd_tmp_reg_n_1_[11][9] ,\loop[10].remd_tmp_reg_n_1_[11][8] ,\loop[10].remd_tmp_reg_n_1_[11][7] }),
        .O({\cal_tmp[11]_carry__1_n_5 ,\cal_tmp[11]_carry__1_n_6 ,\cal_tmp[11]_carry__1_n_7 ,\cal_tmp[11]_carry__1_n_8 }),
        .S({\cal_tmp[11]_carry__1_i_1_n_1 ,\cal_tmp[11]_carry__1_i_2_n_1 ,\cal_tmp[11]_carry__1_i_3_n_1 ,\cal_tmp[11]_carry__1_i_4_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][10] ),
        .O(\cal_tmp[11]_carry__1_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_2 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][9] ),
        .O(\cal_tmp[11]_carry__1_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_3 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][8] ),
        .O(\cal_tmp[11]_carry__1_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry__1_i_4 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][7] ),
        .O(\cal_tmp[11]_carry__1_i_4_n_1 ));
  CARRY4 \cal_tmp[11]_carry__2 
       (.CI(\cal_tmp[11]_carry__1_n_1 ),
        .CO(\NLW_cal_tmp[11]_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[11]_carry__2_O_UNCONNECTED [3:1],\cal_tmp[11]_8 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[11]_carry_i_1 
       (.I0(\loop[10].dividend_tmp_reg[11][12]__0_n_1 ),
        .O(\cal_tmp[11]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[12]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[12]_carry_n_1 ,\cal_tmp[12]_carry_n_2 ,\cal_tmp[12]_carry_n_3 ,\cal_tmp[12]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI(p_1_in[3:0]),
        .O({\cal_tmp[12]_carry_n_5 ,\cal_tmp[12]_carry_n_6 ,\cal_tmp[12]_carry_n_7 ,\cal_tmp[12]_carry_n_8 }),
        .S({p_1_in[3:1],\cal_tmp[12]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[12]_carry__0 
       (.CI(\cal_tmp[12]_carry_n_1 ),
        .CO({\cal_tmp[12]_carry__0_n_1 ,\cal_tmp[12]_carry__0_n_2 ,\cal_tmp[12]_carry__0_n_3 ,\cal_tmp[12]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI(p_1_in[7:4]),
        .O({\cal_tmp[12]_carry__0_n_5 ,\cal_tmp[12]_carry__0_n_6 ,\cal_tmp[12]_carry__0_n_7 ,\cal_tmp[12]_carry__0_n_8 }),
        .S({\cal_tmp[12]_carry__0_i_1_n_1 ,\cal_tmp[12]_carry__0_i_2_n_1 ,\cal_tmp[12]_carry__0_i_3_n_1 ,p_1_in[4]}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__0_i_1 
       (.I0(p_1_in[7]),
        .O(\cal_tmp[12]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__0_i_2 
       (.I0(p_1_in[6]),
        .O(\cal_tmp[12]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__0_i_3 
       (.I0(p_1_in[5]),
        .O(\cal_tmp[12]_carry__0_i_3_n_1 ));
  CARRY4 \cal_tmp[12]_carry__1 
       (.CI(\cal_tmp[12]_carry__0_n_1 ),
        .CO({\cal_tmp[12]_carry__1_n_1 ,\cal_tmp[12]_carry__1_n_2 ,\cal_tmp[12]_carry__1_n_3 ,\cal_tmp[12]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O({\cal_tmp[12]_carry__1_n_5 ,\cal_tmp[12]_carry__1_n_6 ,\cal_tmp[12]_carry__1_n_7 ,\cal_tmp[12]_carry__1_n_8 }),
        .S({\cal_tmp[12]_carry__1_i_1_n_1 ,\cal_tmp[12]_carry__1_i_2_n_1 ,\cal_tmp[12]_carry__1_i_3_n_1 ,\cal_tmp[12]_carry__1_i_4_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_1 
       (.I0(p_1_in[11]),
        .O(\cal_tmp[12]_carry__1_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_2 
       (.I0(p_1_in[10]),
        .O(\cal_tmp[12]_carry__1_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_3 
       (.I0(p_1_in[9]),
        .O(\cal_tmp[12]_carry__1_i_3_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__1_i_4 
       (.I0(p_1_in[8]),
        .O(\cal_tmp[12]_carry__1_i_4_n_1 ));
  CARRY4 \cal_tmp[12]_carry__2 
       (.CI(\cal_tmp[12]_carry__1_n_1 ),
        .CO({\NLW_cal_tmp[12]_carry__2_CO_UNCONNECTED [3:1],\cal_tmp[12]_carry__2_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_1_in[12]}),
        .O({\NLW_cal_tmp[12]_carry__2_O_UNCONNECTED [3:2],\cal_tmp[12]_9 ,\cal_tmp[12]_carry__2_n_8 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[12]_carry__2_i_1_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry__2_i_1 
       (.I0(p_1_in[12]),
        .O(\cal_tmp[12]_carry__2_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[12]_carry_i_1 
       (.I0(p_1_in[0]),
        .O(\cal_tmp[12]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[4]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[4]_carry_n_1 ,\cal_tmp[4]_carry_n_2 ,\cal_tmp[4]_carry_n_3 ,\cal_tmp[4]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[3].remd_tmp_reg[4][2]__0_n_1 ,\loop[3].remd_tmp_reg[4][1]__0_n_1 ,\loop[3].remd_tmp_reg[4][0]__0_n_1 ,\loop[3].dividend_tmp_reg[4][12]__0_n_1 }),
        .O({\cal_tmp[4]_carry_n_5 ,\cal_tmp[4]_carry_n_6 ,\cal_tmp[4]_carry_n_7 ,\cal_tmp[4]_carry_n_8 }),
        .S({\loop[3].remd_tmp_reg[4][2]__0_n_1 ,\loop[3].remd_tmp_reg[4][1]__0_n_1 ,\loop[3].remd_tmp_reg[4][0]__0_n_1 ,\cal_tmp[4]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[4]_carry__0 
       (.CI(\cal_tmp[4]_carry_n_1 ),
        .CO({\NLW_cal_tmp[4]_carry__0_CO_UNCONNECTED [3:1],\cal_tmp[4]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[3].remd_tmp_reg[4][3]__0_n_1 }),
        .O({\NLW_cal_tmp[4]_carry__0_O_UNCONNECTED [3:2],\cal_tmp[4]_1 ,\cal_tmp[4]_carry__0_n_8 }),
        .S({1'b0,1'b0,1'b1,\loop[3].remd_tmp_reg[4][3]__0_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[4]_carry_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][12]__0_n_1 ),
        .O(\cal_tmp[4]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[5]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[5]_carry_n_1 ,\cal_tmp[5]_carry_n_2 ,\cal_tmp[5]_carry_n_3 ,\cal_tmp[5]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[4].remd_tmp_reg_n_1_[5][2] ,\loop[4].remd_tmp_reg_n_1_[5][1] ,\loop[4].remd_tmp_reg_n_1_[5][0] ,\loop[4].dividend_tmp_reg[5][12]__0_n_1 }),
        .O({\cal_tmp[5]_carry_n_5 ,\cal_tmp[5]_carry_n_6 ,\cal_tmp[5]_carry_n_7 ,\cal_tmp[5]_carry_n_8 }),
        .S({\loop[4].remd_tmp_reg_n_1_[5][2] ,\loop[4].remd_tmp_reg_n_1_[5][1] ,\loop[4].remd_tmp_reg_n_1_[5][0] ,\cal_tmp[5]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[5]_carry__0 
       (.CI(\cal_tmp[5]_carry_n_1 ),
        .CO({\NLW_cal_tmp[5]_carry__0_CO_UNCONNECTED [3:2],\cal_tmp[5]_carry__0_n_3 ,\cal_tmp[5]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[4].remd_tmp_reg_n_1_[5][4] ,\loop[4].remd_tmp_reg_n_1_[5][3] }),
        .O({\NLW_cal_tmp[5]_carry__0_O_UNCONNECTED [3],\cal_tmp[5]_2 ,\cal_tmp[5]_carry__0_n_7 ,\cal_tmp[5]_carry__0_n_8 }),
        .S({1'b0,1'b1,\cal_tmp[5]_carry__0_i_1_n_1 ,\loop[4].remd_tmp_reg_n_1_[5][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry__0_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][4] ),
        .O(\cal_tmp[5]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[5]_carry_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][12]__0_n_1 ),
        .O(\cal_tmp[5]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[6]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[6]_carry_n_1 ,\cal_tmp[6]_carry_n_2 ,\cal_tmp[6]_carry_n_3 ,\cal_tmp[6]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[5].remd_tmp_reg_n_1_[6][2] ,\loop[5].remd_tmp_reg_n_1_[6][1] ,\loop[5].remd_tmp_reg_n_1_[6][0] ,\loop[5].dividend_tmp_reg[6][12]__0_n_1 }),
        .O({\cal_tmp[6]_carry_n_5 ,\cal_tmp[6]_carry_n_6 ,\cal_tmp[6]_carry_n_7 ,\cal_tmp[6]_carry_n_8 }),
        .S({\loop[5].remd_tmp_reg_n_1_[6][2] ,\loop[5].remd_tmp_reg_n_1_[6][1] ,\loop[5].remd_tmp_reg_n_1_[6][0] ,\cal_tmp[6]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[6]_carry__0 
       (.CI(\cal_tmp[6]_carry_n_1 ),
        .CO({\NLW_cal_tmp[6]_carry__0_CO_UNCONNECTED [3],\cal_tmp[6]_carry__0_n_2 ,\cal_tmp[6]_carry__0_n_3 ,\cal_tmp[6]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,\loop[5].remd_tmp_reg_n_1_[6][5] ,\loop[5].remd_tmp_reg_n_1_[6][4] ,\loop[5].remd_tmp_reg_n_1_[6][3] }),
        .O({\cal_tmp[6]_3 ,\cal_tmp[6]_carry__0_n_6 ,\cal_tmp[6]_carry__0_n_7 ,\cal_tmp[6]_carry__0_n_8 }),
        .S({1'b1,\cal_tmp[6]_carry__0_i_1_n_1 ,\cal_tmp[6]_carry__0_i_2_n_1 ,\loop[5].remd_tmp_reg_n_1_[6][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][5] ),
        .O(\cal_tmp[6]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry__0_i_2 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][4] ),
        .O(\cal_tmp[6]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[6]_carry_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][12]__0_n_1 ),
        .O(\cal_tmp[6]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[7]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[7]_carry_n_1 ,\cal_tmp[7]_carry_n_2 ,\cal_tmp[7]_carry_n_3 ,\cal_tmp[7]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[6].remd_tmp_reg_n_1_[7][2] ,\loop[6].remd_tmp_reg_n_1_[7][1] ,\loop[6].remd_tmp_reg_n_1_[7][0] ,\loop[6].dividend_tmp_reg[7][12]__0_n_1 }),
        .O({\cal_tmp[7]_carry_n_5 ,\cal_tmp[7]_carry_n_6 ,\cal_tmp[7]_carry_n_7 ,\cal_tmp[7]_carry_n_8 }),
        .S({\loop[6].remd_tmp_reg_n_1_[7][2] ,\loop[6].remd_tmp_reg_n_1_[7][1] ,\loop[6].remd_tmp_reg_n_1_[7][0] ,\cal_tmp[7]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[7]_carry__0 
       (.CI(\cal_tmp[7]_carry_n_1 ),
        .CO({\cal_tmp[7]_carry__0_n_1 ,\cal_tmp[7]_carry__0_n_2 ,\cal_tmp[7]_carry__0_n_3 ,\cal_tmp[7]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[6].remd_tmp_reg_n_1_[7][6] ,\loop[6].remd_tmp_reg_n_1_[7][5] ,\loop[6].remd_tmp_reg_n_1_[7][4] ,\loop[6].remd_tmp_reg_n_1_[7][3] }),
        .O({\cal_tmp[7]_carry__0_n_5 ,\cal_tmp[7]_carry__0_n_6 ,\cal_tmp[7]_carry__0_n_7 ,\cal_tmp[7]_carry__0_n_8 }),
        .S({\cal_tmp[7]_carry__0_i_1_n_1 ,\cal_tmp[7]_carry__0_i_2_n_1 ,\cal_tmp[7]_carry__0_i_3_n_1 ,\loop[6].remd_tmp_reg_n_1_[7][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][6] ),
        .O(\cal_tmp[7]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_2 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][5] ),
        .O(\cal_tmp[7]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry__0_i_3 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][4] ),
        .O(\cal_tmp[7]_carry__0_i_3_n_1 ));
  CARRY4 \cal_tmp[7]_carry__1 
       (.CI(\cal_tmp[7]_carry__0_n_1 ),
        .CO(\NLW_cal_tmp[7]_carry__1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cal_tmp[7]_carry__1_O_UNCONNECTED [3:1],\cal_tmp[7]_4 }),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[7]_carry_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][12]__0_n_1 ),
        .O(\cal_tmp[7]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[8]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[8]_carry_n_1 ,\cal_tmp[8]_carry_n_2 ,\cal_tmp[8]_carry_n_3 ,\cal_tmp[8]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[7].remd_tmp_reg_n_1_[8][2] ,\loop[7].remd_tmp_reg_n_1_[8][1] ,\loop[7].remd_tmp_reg_n_1_[8][0] ,\loop[7].dividend_tmp_reg[8][12]__0_n_1 }),
        .O({\cal_tmp[8]_carry_n_5 ,\cal_tmp[8]_carry_n_6 ,\cal_tmp[8]_carry_n_7 ,\cal_tmp[8]_carry_n_8 }),
        .S({\loop[7].remd_tmp_reg_n_1_[8][2] ,\loop[7].remd_tmp_reg_n_1_[8][1] ,\loop[7].remd_tmp_reg_n_1_[8][0] ,\cal_tmp[8]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[8]_carry__0 
       (.CI(\cal_tmp[8]_carry_n_1 ),
        .CO({\cal_tmp[8]_carry__0_n_1 ,\cal_tmp[8]_carry__0_n_2 ,\cal_tmp[8]_carry__0_n_3 ,\cal_tmp[8]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[7].remd_tmp_reg_n_1_[8][6] ,\loop[7].remd_tmp_reg_n_1_[8][5] ,\loop[7].remd_tmp_reg_n_1_[8][4] ,\loop[7].remd_tmp_reg_n_1_[8][3] }),
        .O({\cal_tmp[8]_carry__0_n_5 ,\cal_tmp[8]_carry__0_n_6 ,\cal_tmp[8]_carry__0_n_7 ,\cal_tmp[8]_carry__0_n_8 }),
        .S({\cal_tmp[8]_carry__0_i_1_n_1 ,\cal_tmp[8]_carry__0_i_2_n_1 ,\cal_tmp[8]_carry__0_i_3_n_1 ,\loop[7].remd_tmp_reg_n_1_[8][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][6] ),
        .O(\cal_tmp[8]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_2 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][5] ),
        .O(\cal_tmp[8]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__0_i_3 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][4] ),
        .O(\cal_tmp[8]_carry__0_i_3_n_1 ));
  CARRY4 \cal_tmp[8]_carry__1 
       (.CI(\cal_tmp[8]_carry__0_n_1 ),
        .CO({\NLW_cal_tmp[8]_carry__1_CO_UNCONNECTED [3:1],\cal_tmp[8]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\loop[7].remd_tmp_reg_n_1_[8][7] }),
        .O({\NLW_cal_tmp[8]_carry__1_O_UNCONNECTED [3:2],\cal_tmp[8]_5 ,\cal_tmp[8]_carry__1_n_8 }),
        .S({1'b0,1'b0,1'b1,\cal_tmp[8]_carry__1_i_1_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry__1_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][7] ),
        .O(\cal_tmp[8]_carry__1_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[8]_carry_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][12]__0_n_1 ),
        .O(\cal_tmp[8]_carry_i_1_n_1 ));
  CARRY4 \cal_tmp[9]_carry 
       (.CI(1'b0),
        .CO({\cal_tmp[9]_carry_n_1 ,\cal_tmp[9]_carry_n_2 ,\cal_tmp[9]_carry_n_3 ,\cal_tmp[9]_carry_n_4 }),
        .CYINIT(1'b1),
        .DI({\loop[8].remd_tmp_reg_n_1_[9][2] ,\loop[8].remd_tmp_reg_n_1_[9][1] ,\loop[8].remd_tmp_reg_n_1_[9][0] ,\loop[8].dividend_tmp_reg[9][12]__0_n_1 }),
        .O({\cal_tmp[9]_carry_n_5 ,\cal_tmp[9]_carry_n_6 ,\cal_tmp[9]_carry_n_7 ,\cal_tmp[9]_carry_n_8 }),
        .S({\loop[8].remd_tmp_reg_n_1_[9][2] ,\loop[8].remd_tmp_reg_n_1_[9][1] ,\loop[8].remd_tmp_reg_n_1_[9][0] ,\cal_tmp[9]_carry_i_1_n_1 }));
  CARRY4 \cal_tmp[9]_carry__0 
       (.CI(\cal_tmp[9]_carry_n_1 ),
        .CO({\cal_tmp[9]_carry__0_n_1 ,\cal_tmp[9]_carry__0_n_2 ,\cal_tmp[9]_carry__0_n_3 ,\cal_tmp[9]_carry__0_n_4 }),
        .CYINIT(1'b0),
        .DI({\loop[8].remd_tmp_reg_n_1_[9][6] ,\loop[8].remd_tmp_reg_n_1_[9][5] ,\loop[8].remd_tmp_reg_n_1_[9][4] ,\loop[8].remd_tmp_reg_n_1_[9][3] }),
        .O({\cal_tmp[9]_carry__0_n_5 ,\cal_tmp[9]_carry__0_n_6 ,\cal_tmp[9]_carry__0_n_7 ,\cal_tmp[9]_carry__0_n_8 }),
        .S({\cal_tmp[9]_carry__0_i_1_n_1 ,\cal_tmp[9]_carry__0_i_2_n_1 ,\cal_tmp[9]_carry__0_i_3_n_1 ,\loop[8].remd_tmp_reg_n_1_[9][3] }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][6] ),
        .O(\cal_tmp[9]_carry__0_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][5] ),
        .O(\cal_tmp[9]_carry__0_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__0_i_3 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][4] ),
        .O(\cal_tmp[9]_carry__0_i_3_n_1 ));
  CARRY4 \cal_tmp[9]_carry__1 
       (.CI(\cal_tmp[9]_carry__0_n_1 ),
        .CO({\NLW_cal_tmp[9]_carry__1_CO_UNCONNECTED [3:2],\cal_tmp[9]_carry__1_n_3 ,\cal_tmp[9]_carry__1_n_4 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\loop[8].remd_tmp_reg_n_1_[9][8] ,\loop[8].remd_tmp_reg_n_1_[9][7] }),
        .O({\NLW_cal_tmp[9]_carry__1_O_UNCONNECTED [3],\cal_tmp[9]_6 ,\cal_tmp[9]_carry__1_n_7 ,\cal_tmp[9]_carry__1_n_8 }),
        .S({1'b0,1'b1,\cal_tmp[9]_carry__1_i_1_n_1 ,\cal_tmp[9]_carry__1_i_2_n_1 }));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][8] ),
        .O(\cal_tmp[9]_carry__1_i_1_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry__1_i_2 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][7] ),
        .O(\cal_tmp[9]_carry__1_i_2_n_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cal_tmp[9]_carry_i_1 
       (.I0(\loop[8].dividend_tmp_reg[9][12]__0_n_1 ),
        .O(\cal_tmp[9]_carry_i_1_n_1 ));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[10].dividend_tmp_reg[11] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[10].dividend_tmp_reg[11][11]_srl13 " *) 
  SRL16E \loop[10].dividend_tmp_reg[11][11]_srl13 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b1),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [0]),
        .Q(\loop[10].dividend_tmp_reg[11][11]_srl13_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[10].dividend_tmp_reg[11][11]_srl13_i_1 
       (.I0(Q[0]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[0]),
        .O(\indvar_flatten135_reg_780_reg[12] [0]));
  FDRE \loop[10].dividend_tmp_reg[11][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].dividend_tmp_reg[10][11]_srl12_n_1 ),
        .Q(\loop[10].dividend_tmp_reg[11][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][0]_i_1 
       (.I0(\loop[9].dividend_tmp_reg[10][12]__0_n_1 ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry_n_8 ),
        .O(\loop[10].remd_tmp[11][0]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][10]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][9] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__1_n_6 ),
        .O(\loop[10].remd_tmp[11][10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][1]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][0] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry_n_7 ),
        .O(\loop[10].remd_tmp[11][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][2]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][1] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry_n_6 ),
        .O(\loop[10].remd_tmp[11][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][3]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][2] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry_n_5 ),
        .O(\loop[10].remd_tmp[11][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][4]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][3] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__0_n_8 ),
        .O(\loop[10].remd_tmp[11][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][5]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][4] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__0_n_7 ),
        .O(\loop[10].remd_tmp[11][5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][6]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][5] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__0_n_6 ),
        .O(\loop[10].remd_tmp[11][6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][7]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][6] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__0_n_5 ),
        .O(\loop[10].remd_tmp[11][7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][8]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][7] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__1_n_8 ),
        .O(\loop[10].remd_tmp[11][8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[10].remd_tmp[11][9]_i_1 
       (.I0(\loop[9].remd_tmp_reg_n_1_[10][8] ),
        .I1(\cal_tmp[10]_7 ),
        .I2(\cal_tmp[10]_carry__1_n_7 ),
        .O(\loop[10].remd_tmp[11][9]_i_1_n_1 ));
  FDRE \loop[10].remd_tmp_reg[11][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][0]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][0] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][10] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][10]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][10] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][1]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][1] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][2]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][2] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][3]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][3] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][4]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][4] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][5]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][5] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][6]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][6] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][7]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][7] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][8] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][8]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][8] ),
        .R(1'b0));
  FDRE \loop[10].remd_tmp_reg[11][9] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].remd_tmp[11][9]_i_1_n_1 ),
        .Q(\loop[10].remd_tmp_reg_n_1_[11][9] ),
        .R(1'b0));
  FDRE \loop[11].dividend_tmp_reg[12][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[10].dividend_tmp_reg[11][11]_srl13_n_1 ),
        .Q(p_1_in[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][0]_i_1 
       (.I0(\loop[10].dividend_tmp_reg[11][12]__0_n_1 ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry_n_8 ),
        .O(\loop[11].remd_tmp[12][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][10]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][9] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__1_n_6 ),
        .O(\loop[11].remd_tmp[12][10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][11]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][10] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__1_n_5 ),
        .O(\loop[11].remd_tmp[12][11]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][1]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][0] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry_n_7 ),
        .O(\loop[11].remd_tmp[12][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][2]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][1] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry_n_6 ),
        .O(\loop[11].remd_tmp[12][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][3]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][2] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry_n_5 ),
        .O(\loop[11].remd_tmp[12][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][4]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][3] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__0_n_8 ),
        .O(\loop[11].remd_tmp[12][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][5]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][4] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__0_n_7 ),
        .O(\loop[11].remd_tmp[12][5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][6]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][5] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__0_n_6 ),
        .O(\loop[11].remd_tmp[12][6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][7]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][6] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__0_n_5 ),
        .O(\loop[11].remd_tmp[12][7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][8]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][7] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__1_n_8 ),
        .O(\loop[11].remd_tmp[12][8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[11].remd_tmp[12][9]_i_1 
       (.I0(\loop[10].remd_tmp_reg_n_1_[11][8] ),
        .I1(\cal_tmp[11]_8 ),
        .I2(\cal_tmp[11]_carry__1_n_7 ),
        .O(\loop[11].remd_tmp[12][9]_i_1_n_1 ));
  FDRE \loop[11].remd_tmp_reg[12][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][0]_i_1_n_1 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][10] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][10]_i_1_n_1 ),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][11] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][11]_i_1_n_1 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][1]_i_1_n_1 ),
        .Q(p_1_in[2]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][2]_i_1_n_1 ),
        .Q(p_1_in[3]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][3]_i_1_n_1 ),
        .Q(p_1_in[4]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][4]_i_1_n_1 ),
        .Q(p_1_in[5]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][5]_i_1_n_1 ),
        .Q(p_1_in[6]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][6]_i_1_n_1 ),
        .Q(p_1_in[7]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][7]_i_1_n_1 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][8] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][8]_i_1_n_1 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \loop[11].remd_tmp_reg[12][9] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[11].remd_tmp[12][9]_i_1_n_1 ),
        .Q(p_1_in[10]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][0]_i_1 
       (.I0(p_1_in[0]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry_n_8 ),
        .O(\loop[12].remd_tmp[13][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][10]_i_1 
       (.I0(p_1_in[10]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__1_n_6 ),
        .O(\loop[12].remd_tmp[13][10]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][11]_i_1 
       (.I0(p_1_in[11]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__1_n_5 ),
        .O(\loop[12].remd_tmp[13][11]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][12]_i_1 
       (.I0(p_1_in[12]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__2_n_8 ),
        .O(\loop[12].remd_tmp[13][12]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][1]_i_1 
       (.I0(p_1_in[1]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry_n_7 ),
        .O(\loop[12].remd_tmp[13][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][2]_i_1 
       (.I0(p_1_in[2]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry_n_6 ),
        .O(\loop[12].remd_tmp[13][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][3]_i_1 
       (.I0(p_1_in[3]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry_n_5 ),
        .O(\loop[12].remd_tmp[13][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][4]_i_1 
       (.I0(p_1_in[4]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__0_n_8 ),
        .O(\loop[12].remd_tmp[13][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][5]_i_1 
       (.I0(p_1_in[5]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__0_n_7 ),
        .O(\loop[12].remd_tmp[13][5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][6]_i_1 
       (.I0(p_1_in[6]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__0_n_6 ),
        .O(\loop[12].remd_tmp[13][6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][7]_i_1 
       (.I0(p_1_in[7]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__0_n_5 ),
        .O(\loop[12].remd_tmp[13][7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][8]_i_1 
       (.I0(p_1_in[8]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__1_n_8 ),
        .O(\loop[12].remd_tmp[13][8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[12].remd_tmp[13][9]_i_1 
       (.I0(p_1_in[9]),
        .I1(\cal_tmp[12]_9 ),
        .I2(\cal_tmp[12]_carry__1_n_7 ),
        .O(\loop[12].remd_tmp[13][9]_i_1_n_1 ));
  FDRE \loop[12].remd_tmp_reg[13][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][0]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [0]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][10] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][10]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [10]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][11] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][11]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [11]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][12] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][12]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [12]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][1]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [1]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][2]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [2]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][3]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [3]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][4]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [4]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][5]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [5]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][6]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [6]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][7]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [7]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][8] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][8]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [8]),
        .R(1'b0));
  FDRE \loop[12].remd_tmp_reg[13][9] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[12].remd_tmp[13][9]_i_1_n_1 ),
        .Q(\loop[12].remd_tmp_reg[13][12]_0 [9]),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3][11]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[8]),
        .Q(\loop[2].dividend_tmp_reg[3][11]_srl5_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[2].dividend_tmp_reg[3][11]_srl5_i_1 
       (.I0(Q[8]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[8]),
        .O(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[8]));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].dividend_tmp_reg[3][12]_srl5 " *) 
  SRL16E \loop[2].dividend_tmp_reg[3][12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[9]),
        .Q(\loop[2].dividend_tmp_reg[3][12]_srl5_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[2].dividend_tmp_reg[3][12]_srl5_i_1 
       (.I0(Q[9]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[9]),
        .O(ap_phi_mux_indvar_flatten135_phi_fu_784_p4[9]));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3][0]_srl5 " *) 
  SRL16E \loop[2].remd_tmp_reg[3][0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [8]),
        .Q(\loop[2].remd_tmp_reg[3][0]_srl5_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[2].remd_tmp_reg[3][0]_srl5_i_1 
       (.I0(Q[10]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[10]),
        .O(\indvar_flatten135_reg_780_reg[12] [8]));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3][1]_srl5 " *) 
  SRL16E \loop[2].remd_tmp_reg[3][1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [9]),
        .Q(\loop[2].remd_tmp_reg[3][1]_srl5_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[2].remd_tmp_reg[3][1]_srl5_i_1 
       (.I0(Q[11]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[11]),
        .O(\indvar_flatten135_reg_780_reg[12] [9]));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[2].remd_tmp_reg[3][2]_srl5 " *) 
  SRL16E \loop[2].remd_tmp_reg[3][2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [10]),
        .Q(\loop[2].remd_tmp_reg[3][2]_srl5_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[2].remd_tmp_reg[3][2]_srl5_i_1 
       (.I0(Q[12]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[12]),
        .O(\indvar_flatten135_reg_780_reg[12] [10]));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[3].dividend_tmp_reg[4] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[3].dividend_tmp_reg[4][11]_srl6 " *) 
  SRL16E \loop[3].dividend_tmp_reg[4][11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [7]),
        .Q(\loop[3].dividend_tmp_reg[4][11]_srl6_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[3].dividend_tmp_reg[4][11]_srl6_i_1 
       (.I0(Q[7]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[7]),
        .O(\indvar_flatten135_reg_780_reg[12] [7]));
  FDRE \loop[3].dividend_tmp_reg[4][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[2].dividend_tmp_reg[3][11]_srl5_n_1 ),
        .Q(\loop[3].dividend_tmp_reg[4][12]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][0]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[2].dividend_tmp_reg[3][12]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][0]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][1]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[2].remd_tmp_reg[3][0]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][1]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][2]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[2].remd_tmp_reg[3][1]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][2]__0_n_1 ),
        .R(1'b0));
  FDRE \loop[3].remd_tmp_reg[4][3]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[2].remd_tmp_reg[3][2]_srl5_n_1 ),
        .Q(\loop[3].remd_tmp_reg[4][3]__0_n_1 ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[4].dividend_tmp_reg[5] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[4].dividend_tmp_reg[5][11]_srl7 " *) 
  SRL16E \loop[4].dividend_tmp_reg[5][11]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [6]),
        .Q(\loop[4].dividend_tmp_reg[5][11]_srl7_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[4].dividend_tmp_reg[5][11]_srl7_i_1 
       (.I0(Q[6]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[6]),
        .O(\indvar_flatten135_reg_780_reg[12] [6]));
  FDRE \loop[4].dividend_tmp_reg[5][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[3].dividend_tmp_reg[4][11]_srl6_n_1 ),
        .Q(\loop[4].dividend_tmp_reg[5][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][0]_i_1 
       (.I0(\loop[3].dividend_tmp_reg[4][12]__0_n_1 ),
        .I1(\cal_tmp[4]_1 ),
        .I2(\cal_tmp[4]_carry_n_8 ),
        .O(\loop[4].remd_tmp[5][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][1]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4][0]__0_n_1 ),
        .I1(\cal_tmp[4]_1 ),
        .I2(\cal_tmp[4]_carry_n_7 ),
        .O(\loop[4].remd_tmp[5][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][2]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4][1]__0_n_1 ),
        .I1(\cal_tmp[4]_1 ),
        .I2(\cal_tmp[4]_carry_n_6 ),
        .O(\loop[4].remd_tmp[5][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][3]_i_1 
       (.I0(\loop[3].remd_tmp_reg[4][2]__0_n_1 ),
        .I1(\cal_tmp[4]_1 ),
        .I2(\cal_tmp[4]_carry_n_5 ),
        .O(\loop[4].remd_tmp[5][3]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[4].remd_tmp[5][4]_i_2 
       (.I0(\loop[3].remd_tmp_reg[4][3]__0_n_1 ),
        .I1(\cal_tmp[4]_1 ),
        .I2(\cal_tmp[4]_carry__0_n_8 ),
        .O(\loop[4].remd_tmp[5][4]_i_2_n_1 ));
  FDRE \loop[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[4].remd_tmp[5][0]_i_1_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][0] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[4].remd_tmp[5][1]_i_1_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][1] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[4].remd_tmp[5][2]_i_1_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][2] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[4].remd_tmp[5][3]_i_1_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][3] ),
        .R(1'b0));
  FDRE \loop[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[4].remd_tmp[5][4]_i_2_n_1 ),
        .Q(\loop[4].remd_tmp_reg_n_1_[5][4] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[5].dividend_tmp_reg[6] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[5].dividend_tmp_reg[6][11]_srl8 " *) 
  SRL16E \loop[5].dividend_tmp_reg[6][11]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [5]),
        .Q(\loop[5].dividend_tmp_reg[6][11]_srl8_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[5].dividend_tmp_reg[6][11]_srl8_i_1 
       (.I0(Q[5]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[5]),
        .O(\indvar_flatten135_reg_780_reg[12] [5]));
  FDRE \loop[5].dividend_tmp_reg[6][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[4].dividend_tmp_reg[5][11]_srl7_n_1 ),
        .Q(\loop[5].dividend_tmp_reg[6][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][0]_i_1 
       (.I0(\loop[4].dividend_tmp_reg[5][12]__0_n_1 ),
        .I1(\cal_tmp[5]_2 ),
        .I2(\cal_tmp[5]_carry_n_8 ),
        .O(\loop[5].remd_tmp[6][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][1]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][0] ),
        .I1(\cal_tmp[5]_2 ),
        .I2(\cal_tmp[5]_carry_n_7 ),
        .O(\loop[5].remd_tmp[6][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][2]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][1] ),
        .I1(\cal_tmp[5]_2 ),
        .I2(\cal_tmp[5]_carry_n_6 ),
        .O(\loop[5].remd_tmp[6][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][3]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][2] ),
        .I1(\cal_tmp[5]_2 ),
        .I2(\cal_tmp[5]_carry_n_5 ),
        .O(\loop[5].remd_tmp[6][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][4]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][3] ),
        .I1(\cal_tmp[5]_2 ),
        .I2(\cal_tmp[5]_carry__0_n_8 ),
        .O(\loop[5].remd_tmp[6][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[5].remd_tmp[6][5]_i_1 
       (.I0(\loop[4].remd_tmp_reg_n_1_[5][4] ),
        .I1(\cal_tmp[5]_2 ),
        .I2(\cal_tmp[5]_carry__0_n_7 ),
        .O(\loop[5].remd_tmp[6][5]_i_1_n_1 ));
  FDRE \loop[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].remd_tmp[6][0]_i_1_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][0] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].remd_tmp[6][1]_i_1_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][1] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].remd_tmp[6][2]_i_1_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][2] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].remd_tmp[6][3]_i_1_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][3] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].remd_tmp[6][4]_i_1_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][4] ),
        .R(1'b0));
  FDRE \loop[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].remd_tmp[6][5]_i_1_n_1 ),
        .Q(\loop[5].remd_tmp_reg_n_1_[6][5] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[6].dividend_tmp_reg[7] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[6].dividend_tmp_reg[7][11]_srl9 " *) 
  SRL16E \loop[6].dividend_tmp_reg[7][11]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [4]),
        .Q(\loop[6].dividend_tmp_reg[7][11]_srl9_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[6].dividend_tmp_reg[7][11]_srl9_i_1 
       (.I0(Q[4]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[4]),
        .O(\indvar_flatten135_reg_780_reg[12] [4]));
  FDRE \loop[6].dividend_tmp_reg[7][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[5].dividend_tmp_reg[6][11]_srl8_n_1 ),
        .Q(\loop[6].dividend_tmp_reg[7][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][0]_i_1 
       (.I0(\loop[5].dividend_tmp_reg[6][12]__0_n_1 ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry_n_8 ),
        .O(\loop[6].remd_tmp[7][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][1]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][0] ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry_n_7 ),
        .O(\loop[6].remd_tmp[7][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][2]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][1] ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry_n_6 ),
        .O(\loop[6].remd_tmp[7][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][3]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][2] ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry_n_5 ),
        .O(\loop[6].remd_tmp[7][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][4]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][3] ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry__0_n_8 ),
        .O(\loop[6].remd_tmp[7][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][5]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][4] ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry__0_n_7 ),
        .O(\loop[6].remd_tmp[7][5]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[6].remd_tmp[7][6]_i_1 
       (.I0(\loop[5].remd_tmp_reg_n_1_[6][5] ),
        .I1(\cal_tmp[6]_3 ),
        .I2(\cal_tmp[6]_carry__0_n_6 ),
        .O(\loop[6].remd_tmp[7][6]_i_1_n_1 ));
  FDRE \loop[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][0]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][0] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][1]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][1] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][2]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][2] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][3]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][3] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][4]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][4] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][5]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][5] ),
        .R(1'b0));
  FDRE \loop[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].remd_tmp[7][6]_i_1_n_1 ),
        .Q(\loop[6].remd_tmp_reg_n_1_[7][6] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[7].dividend_tmp_reg[8] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[7].dividend_tmp_reg[8][11]_srl10 " *) 
  SRL16E \loop[7].dividend_tmp_reg[8][11]_srl10 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [3]),
        .Q(\loop[7].dividend_tmp_reg[8][11]_srl10_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[7].dividend_tmp_reg[8][11]_srl10_i_1 
       (.I0(Q[3]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[3]),
        .O(\indvar_flatten135_reg_780_reg[12] [3]));
  FDRE \loop[7].dividend_tmp_reg[8][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[6].dividend_tmp_reg[7][11]_srl9_n_1 ),
        .Q(\loop[7].dividend_tmp_reg[8][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][0]_i_1 
       (.I0(\loop[6].dividend_tmp_reg[7][12]__0_n_1 ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry_n_8 ),
        .O(\loop[7].remd_tmp[8][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][1]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][0] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry_n_7 ),
        .O(\loop[7].remd_tmp[8][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][2]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][1] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry_n_6 ),
        .O(\loop[7].remd_tmp[8][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][3]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][2] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry_n_5 ),
        .O(\loop[7].remd_tmp[8][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][4]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][3] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry__0_n_8 ),
        .O(\loop[7].remd_tmp[8][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][5]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][4] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry__0_n_7 ),
        .O(\loop[7].remd_tmp[8][5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][6]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][5] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry__0_n_6 ),
        .O(\loop[7].remd_tmp[8][6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[7].remd_tmp[8][7]_i_1 
       (.I0(\loop[6].remd_tmp_reg_n_1_[7][6] ),
        .I1(\cal_tmp[7]_4 ),
        .I2(\cal_tmp[7]_carry__0_n_5 ),
        .O(\loop[7].remd_tmp[8][7]_i_1_n_1 ));
  FDRE \loop[7].remd_tmp_reg[8][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][0]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][0] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][1]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][1] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][2]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][2] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][3]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][3] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][4]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][4] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][5]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][5] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][6]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][6] ),
        .R(1'b0));
  FDRE \loop[7].remd_tmp_reg[8][7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].remd_tmp[8][7]_i_1_n_1 ),
        .Q(\loop[7].remd_tmp_reg_n_1_[8][7] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[8].dividend_tmp_reg[9] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[8].dividend_tmp_reg[9][11]_srl11 " *) 
  SRL16E \loop[8].dividend_tmp_reg[9][11]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [2]),
        .Q(\loop[8].dividend_tmp_reg[9][11]_srl11_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[8].dividend_tmp_reg[9][11]_srl11_i_1 
       (.I0(Q[2]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[2]),
        .O(\indvar_flatten135_reg_780_reg[12] [2]));
  FDRE \loop[8].dividend_tmp_reg[9][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[7].dividend_tmp_reg[8][11]_srl10_n_1 ),
        .Q(\loop[8].dividend_tmp_reg[9][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][0]_i_1 
       (.I0(\loop[7].dividend_tmp_reg[8][12]__0_n_1 ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry_n_8 ),
        .O(\loop[8].remd_tmp[9][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][1]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][0] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry_n_7 ),
        .O(\loop[8].remd_tmp[9][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][2]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][1] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry_n_6 ),
        .O(\loop[8].remd_tmp[9][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][3]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][2] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry_n_5 ),
        .O(\loop[8].remd_tmp[9][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][4]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][3] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry__0_n_8 ),
        .O(\loop[8].remd_tmp[9][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][5]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][4] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry__0_n_7 ),
        .O(\loop[8].remd_tmp[9][5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][6]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][5] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry__0_n_6 ),
        .O(\loop[8].remd_tmp[9][6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][7]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][6] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry__0_n_5 ),
        .O(\loop[8].remd_tmp[9][7]_i_1_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[8].remd_tmp[9][8]_i_1 
       (.I0(\loop[7].remd_tmp_reg_n_1_[8][7] ),
        .I1(\cal_tmp[8]_5 ),
        .I2(\cal_tmp[8]_carry__1_n_8 ),
        .O(\loop[8].remd_tmp[9][8]_i_1_n_1 ));
  FDRE \loop[8].remd_tmp_reg[9][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][0]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][0] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][1]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][1] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][2]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][2] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][3]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][3] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][4]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][4] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][5]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][5] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][6]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][6] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][7]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][7] ),
        .R(1'b0));
  FDRE \loop[8].remd_tmp_reg[9][8] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].remd_tmp[9][8]_i_1_n_1 ),
        .Q(\loop[8].remd_tmp_reg_n_1_[9][8] ),
        .R(1'b0));
  (* srl_bus_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[9].dividend_tmp_reg[10] " *) 
  (* srl_name = "\inst/cnn_accel_urem_13dEe_U1/cnn_accel_urem_13dEe_div_U/cnn_accel_urem_13dEe_div_u_0/loop[9].dividend_tmp_reg[10][11]_srl12 " *) 
  SRL16E \loop[9].dividend_tmp_reg[10][11]_srl12 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(grp_fu_936_ce),
        .CLK(ap_clk),
        .D(\indvar_flatten135_reg_780_reg[12] [1]),
        .Q(\loop[9].dividend_tmp_reg[10][11]_srl12_n_1 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \loop[9].dividend_tmp_reg[10][11]_srl12_i_1 
       (.I0(Q[1]),
        .I1(\loop[5].dividend_tmp_reg[6][12]__0_0 ),
        .I2(\loop[5].dividend_tmp_reg[6][12]__0_1 ),
        .I3(\loop[5].dividend_tmp_reg[6][12]__0_2 ),
        .I4(add_ln27_reg_3259_reg[1]),
        .O(\indvar_flatten135_reg_780_reg[12] [1]));
  FDRE \loop[9].dividend_tmp_reg[10][12]__0 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[8].dividend_tmp_reg[9][11]_srl11_n_1 ),
        .Q(\loop[9].dividend_tmp_reg[10][12]__0_n_1 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][0]_i_1 
       (.I0(\loop[8].dividend_tmp_reg[9][12]__0_n_1 ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry_n_8 ),
        .O(\loop[9].remd_tmp[10][0]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][1]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][0] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry_n_7 ),
        .O(\loop[9].remd_tmp[10][1]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][2]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][1] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry_n_6 ),
        .O(\loop[9].remd_tmp[10][2]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][3]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][2] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry_n_5 ),
        .O(\loop[9].remd_tmp[10][3]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][4]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][3] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry__0_n_8 ),
        .O(\loop[9].remd_tmp[10][4]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][5]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][4] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry__0_n_7 ),
        .O(\loop[9].remd_tmp[10][5]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][6]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][5] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry__0_n_6 ),
        .O(\loop[9].remd_tmp[10][6]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][7]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][6] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry__0_n_5 ),
        .O(\loop[9].remd_tmp[10][7]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][8]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][7] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry__1_n_8 ),
        .O(\loop[9].remd_tmp[10][8]_i_1_n_1 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \loop[9].remd_tmp[10][9]_i_1 
       (.I0(\loop[8].remd_tmp_reg_n_1_[9][8] ),
        .I1(\cal_tmp[9]_6 ),
        .I2(\cal_tmp[9]_carry__1_n_7 ),
        .O(\loop[9].remd_tmp[10][9]_i_1_n_1 ));
  FDRE \loop[9].remd_tmp_reg[10][0] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][0]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][0] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][1] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][1]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][1] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][2] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][2]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][2] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][3] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][3]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][3] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][4] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][4]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][4] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][5] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][5]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][5] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][6] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][6]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][6] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][7] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][7]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][7] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][8] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][8]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][8] ),
        .R(1'b0));
  FDRE \loop[9].remd_tmp_reg[10][9] 
       (.C(ap_clk),
        .CE(grp_fu_936_ce),
        .D(\loop[9].remd_tmp[10][9]_i_1_n_1 ),
        .Q(\loop[9].remd_tmp_reg_n_1_[10][9] ),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "cnn_bd_cnn_accel_0_0,cnn_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "cnn_accel,Vivado 2019.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    m_axi_gmem_AWVALID,
    m_axi_gmem_AWREADY,
    m_axi_gmem_AWADDR,
    m_axi_gmem_AWID,
    m_axi_gmem_AWLEN,
    m_axi_gmem_AWSIZE,
    m_axi_gmem_AWBURST,
    m_axi_gmem_AWLOCK,
    m_axi_gmem_AWCACHE,
    m_axi_gmem_AWPROT,
    m_axi_gmem_AWQOS,
    m_axi_gmem_AWREGION,
    m_axi_gmem_AWUSER,
    m_axi_gmem_WVALID,
    m_axi_gmem_WREADY,
    m_axi_gmem_WDATA,
    m_axi_gmem_WSTRB,
    m_axi_gmem_WLAST,
    m_axi_gmem_WID,
    m_axi_gmem_WUSER,
    m_axi_gmem_ARVALID,
    m_axi_gmem_ARREADY,
    m_axi_gmem_ARADDR,
    m_axi_gmem_ARID,
    m_axi_gmem_ARLEN,
    m_axi_gmem_ARSIZE,
    m_axi_gmem_ARBURST,
    m_axi_gmem_ARLOCK,
    m_axi_gmem_ARCACHE,
    m_axi_gmem_ARPROT,
    m_axi_gmem_ARQOS,
    m_axi_gmem_ARREGION,
    m_axi_gmem_ARUSER,
    m_axi_gmem_RVALID,
    m_axi_gmem_RREADY,
    m_axi_gmem_RDATA,
    m_axi_gmem_RLAST,
    m_axi_gmem_RID,
    m_axi_gmem_RUSER,
    m_axi_gmem_RRESP,
    m_axi_gmem_BVALID,
    m_axi_gmem_BREADY,
    m_axi_gmem_BRESP,
    m_axi_gmem_BID,
    m_axi_gmem_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_RESET ap_rst_n, ASSOCIATED_BUSIF m_axi_gmem:s_axi_control, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cnn_bd_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWVALID" *) output m_axi_gmem_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREADY" *) input m_axi_gmem_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWADDR" *) output [31:0]m_axi_gmem_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWID" *) output [0:0]m_axi_gmem_AWID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLEN" *) output [7:0]m_axi_gmem_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWSIZE" *) output [2:0]m_axi_gmem_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWBURST" *) output [1:0]m_axi_gmem_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWLOCK" *) output [1:0]m_axi_gmem_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWCACHE" *) output [3:0]m_axi_gmem_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWPROT" *) output [2:0]m_axi_gmem_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWQOS" *) output [3:0]m_axi_gmem_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWREGION" *) output [3:0]m_axi_gmem_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem AWUSER" *) output [0:0]m_axi_gmem_AWUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WVALID" *) output m_axi_gmem_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WREADY" *) input m_axi_gmem_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WDATA" *) output [31:0]m_axi_gmem_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WSTRB" *) output [3:0]m_axi_gmem_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WLAST" *) output m_axi_gmem_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WID" *) output [0:0]m_axi_gmem_WID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem WUSER" *) output [0:0]m_axi_gmem_WUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARVALID" *) output m_axi_gmem_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREADY" *) input m_axi_gmem_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARADDR" *) output [31:0]m_axi_gmem_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARID" *) output [0:0]m_axi_gmem_ARID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLEN" *) output [7:0]m_axi_gmem_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARSIZE" *) output [2:0]m_axi_gmem_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARBURST" *) output [1:0]m_axi_gmem_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARLOCK" *) output [1:0]m_axi_gmem_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARCACHE" *) output [3:0]m_axi_gmem_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARPROT" *) output [2:0]m_axi_gmem_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARQOS" *) output [3:0]m_axi_gmem_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARREGION" *) output [3:0]m_axi_gmem_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem ARUSER" *) output [0:0]m_axi_gmem_ARUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RVALID" *) input m_axi_gmem_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RREADY" *) output m_axi_gmem_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RDATA" *) input [31:0]m_axi_gmem_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RLAST" *) input m_axi_gmem_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RID" *) input [0:0]m_axi_gmem_RID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RUSER" *) input [0:0]m_axi_gmem_RUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem RRESP" *) input [1:0]m_axi_gmem_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BVALID" *) input m_axi_gmem_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BREADY" *) output m_axi_gmem_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BRESP" *) input [1:0]m_axi_gmem_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BID" *) input [0:0]m_axi_gmem_BID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem BUSER" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN cnn_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [0:0]m_axi_gmem_BUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [4:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [4:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cnn_bd_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [31:2]\^m_axi_gmem_ARADDR ;
  wire [3:0]\^m_axi_gmem_ARLEN ;
  wire m_axi_gmem_ARREADY;
  wire m_axi_gmem_ARVALID;
  wire [31:2]\^m_axi_gmem_AWADDR ;
  wire [3:0]\^m_axi_gmem_AWLEN ;
  wire m_axi_gmem_AWREADY;
  wire m_axi_gmem_AWVALID;
  wire m_axi_gmem_BREADY;
  wire m_axi_gmem_BVALID;
  wire [31:0]m_axi_gmem_RDATA;
  wire m_axi_gmem_RLAST;
  wire m_axi_gmem_RREADY;
  wire [1:0]m_axi_gmem_RRESP;
  wire m_axi_gmem_RVALID;
  wire [31:0]m_axi_gmem_WDATA;
  wire m_axi_gmem_WLAST;
  wire m_axi_gmem_WREADY;
  wire [3:0]m_axi_gmem_WSTRB;
  wire m_axi_gmem_WVALID;
  wire [4:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [4:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;

  assign m_axi_gmem_ARADDR[31:2] = \^m_axi_gmem_ARADDR [31:2];
  assign m_axi_gmem_ARADDR[1] = \<const0> ;
  assign m_axi_gmem_ARADDR[0] = \<const0> ;
  assign m_axi_gmem_ARBURST[1] = \<const0> ;
  assign m_axi_gmem_ARBURST[0] = \<const1> ;
  assign m_axi_gmem_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem_ARID[0] = \<const0> ;
  assign m_axi_gmem_ARLEN[7] = \<const0> ;
  assign m_axi_gmem_ARLEN[6] = \<const0> ;
  assign m_axi_gmem_ARLEN[5] = \<const0> ;
  assign m_axi_gmem_ARLEN[4] = \<const0> ;
  assign m_axi_gmem_ARLEN[3:0] = \^m_axi_gmem_ARLEN [3:0];
  assign m_axi_gmem_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem_ARPROT[2] = \<const0> ;
  assign m_axi_gmem_ARPROT[1] = \<const0> ;
  assign m_axi_gmem_ARPROT[0] = \<const0> ;
  assign m_axi_gmem_ARQOS[3] = \<const0> ;
  assign m_axi_gmem_ARQOS[2] = \<const0> ;
  assign m_axi_gmem_ARQOS[1] = \<const0> ;
  assign m_axi_gmem_ARQOS[0] = \<const0> ;
  assign m_axi_gmem_ARREGION[3] = \<const0> ;
  assign m_axi_gmem_ARREGION[2] = \<const0> ;
  assign m_axi_gmem_ARREGION[1] = \<const0> ;
  assign m_axi_gmem_ARREGION[0] = \<const0> ;
  assign m_axi_gmem_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem_ARUSER[0] = \<const0> ;
  assign m_axi_gmem_AWADDR[31:2] = \^m_axi_gmem_AWADDR [31:2];
  assign m_axi_gmem_AWADDR[1] = \<const0> ;
  assign m_axi_gmem_AWADDR[0] = \<const0> ;
  assign m_axi_gmem_AWBURST[1] = \<const0> ;
  assign m_axi_gmem_AWBURST[0] = \<const1> ;
  assign m_axi_gmem_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem_AWID[0] = \<const0> ;
  assign m_axi_gmem_AWLEN[7] = \<const0> ;
  assign m_axi_gmem_AWLEN[6] = \<const0> ;
  assign m_axi_gmem_AWLEN[5] = \<const0> ;
  assign m_axi_gmem_AWLEN[4] = \<const0> ;
  assign m_axi_gmem_AWLEN[3:0] = \^m_axi_gmem_AWLEN [3:0];
  assign m_axi_gmem_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem_AWPROT[2] = \<const0> ;
  assign m_axi_gmem_AWPROT[1] = \<const0> ;
  assign m_axi_gmem_AWPROT[0] = \<const0> ;
  assign m_axi_gmem_AWQOS[3] = \<const0> ;
  assign m_axi_gmem_AWQOS[2] = \<const0> ;
  assign m_axi_gmem_AWQOS[1] = \<const0> ;
  assign m_axi_gmem_AWQOS[0] = \<const0> ;
  assign m_axi_gmem_AWREGION[3] = \<const0> ;
  assign m_axi_gmem_AWREGION[2] = \<const0> ;
  assign m_axi_gmem_AWREGION[1] = \<const0> ;
  assign m_axi_gmem_AWREGION[0] = \<const0> ;
  assign m_axi_gmem_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem_AWUSER[0] = \<const0> ;
  assign m_axi_gmem_WID[0] = \<const0> ;
  assign m_axi_gmem_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_cnn_accel inst
       (.D({m_axi_gmem_RLAST,m_axi_gmem_RDATA}),
        .\FSM_onehot_rstate_reg[1] (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1] (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2] (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.WVALID_Dummy_reg (m_axi_gmem_WVALID),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem_ARVALID),
        .full_n_reg(m_axi_gmem_RREADY),
        .full_n_reg_0(m_axi_gmem_BREADY),
        .interrupt(interrupt),
        .m_axi_gmem_ARADDR(\^m_axi_gmem_ARADDR ),
        .m_axi_gmem_ARLEN(\^m_axi_gmem_ARLEN ),
        .m_axi_gmem_ARREADY(m_axi_gmem_ARREADY),
        .m_axi_gmem_AWADDR(\^m_axi_gmem_AWADDR ),
        .m_axi_gmem_AWLEN(\^m_axi_gmem_AWLEN ),
        .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
        .m_axi_gmem_AWVALID(m_axi_gmem_AWVALID),
        .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
        .m_axi_gmem_RRESP(m_axi_gmem_RRESP),
        .m_axi_gmem_RVALID(m_axi_gmem_RVALID),
        .m_axi_gmem_WDATA(m_axi_gmem_WDATA),
        .m_axi_gmem_WLAST(m_axi_gmem_WLAST),
        .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
        .m_axi_gmem_WSTRB(m_axi_gmem_WSTRB),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
