{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.18589",
   "Default View_TopLeft":"-258,-221",
   "DisplayPinAutomationMissing":"1",
   "DisplayPinsOfHiddenNets":"1",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART_0 -pg 1 -lvl 6 -x 1810 -y 240 -defaultsOSRD
preplace port M_AVALON_0 -pg 1 -lvl 6 -x 1810 -y 90 -defaultsOSRD
preplace port pl_ddr -pg 1 -lvl 6 -x 1810 -y 20 -defaultsOSRD
preplace port ddr4_pl_sys -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_ext_clk -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port port-id_ext_resetn_in -pg 1 -lvl 0 -x 0 -y 670 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 6 -x 1810 -y 410 -defaultsOSRD
preplace port port-id_clk_74p25 -pg 1 -lvl 6 -x 1810 -y 470 -defaultsOSRD
preplace port port-id_sys_rst -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_c0_init_calib_complete -pg 1 -lvl 6 -x 1810 -y 50 -defaultsOSRD
preplace portBus axi_resetn -pg 1 -lvl 6 -x 1810 -y 170 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -x 1340 -y 520 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -x 450 -y 470 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 4 -x 1340 -y 790 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 450 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1340 -y 200 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 2 -x 450 -y 300 -defaultsOSRD
preplace inst axi_amm_bridge_0 -pg 1 -lvl 5 -x 1660 -y 90 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 140 -y 330 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -x 1660 -y 470 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -x 930 -y 510 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -x 1660 -y 250 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 0 6 20 200 NJ 200 NJ 200 1180J 380 NJ 380 1780
preplace netloc clk_in1_0_1 1 0 4 NJ 790 NJ 790 NJ 790 NJ
preplace netloc clk_wiz_0_clk_out1 1 5 1 NJ 470
preplace netloc clk_wiz_1_locked 1 1 4 260 860 NJ 860 NJ 860 1480
preplace netloc ext_reset_in_0_1 1 0 2 NJ 670 NJ
preplace netloc mdm_1_Interrupt 1 0 3 30 210 NJ 210 620
preplace netloc mdm_1_debug_sys_rst 1 1 2 260 560 620
preplace netloc microblaze_0_Clk 1 1 5 240 550 660 600 1170 400 1510 410 NJ
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 N 670 1190J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 650 540n
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 1 5 260 390 640 390 1190 390 1520 170 NJ
preplace netloc xlconcat_0_dout 1 1 1 N 330
preplace netloc axi_amm_bridge_0_M_AVALON 1 5 1 NJ 90
preplace netloc axi_intc_0_interrupt 1 2 1 660 300n
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 1500 70n
preplace netloc axi_interconnect_0_M01_AXI 1 1 4 240 10 NJ 10 NJ 10 1490
preplace netloc axi_interconnect_0_M02_AXI 1 1 4 250 20 NJ 20 NJ 20 1480
preplace netloc axi_interconnect_0_M03_AXI 1 4 1 N 230
preplace netloc axi_uartlite_0_UART 1 5 1 NJ 240
preplace netloc mdm_1_MBDEBUG_0 1 2 1 630 450n
preplace netloc microblaze_0_DLMB 1 3 1 N 490
preplace netloc microblaze_0_ILMB 1 3 1 N 510
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1160 80n
levelinfo -pg 1 0 140 450 930 1340 1660 1810
pagesize -pg 1 -db -bbox -sgen -150 0 2020 870
"
}
{
   "da_axi4_cnt":"7",
   "da_bram_cntlr_cnt":"2",
   "da_clkrst_cnt":"1",
   "da_mb_cnt":"2"
}
