$date
	Sat Oct 22 19:04:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#402306
b1010 &
b1010 %
1$
b1010 !
1"
#402307
0"
#402310
b101 &
b101 %
#402314
b10000 &
b10000 %
#402318
b1000 &
b1000 %
#402322
b100 &
b100 %
#402326
b10 &
b10 %
#402330
b1 &
b1 %
1#
#402334
b0 &
0#
b0 %
0$
#1432663
b11001 !
1"
#1432666
b11001 &
b11001 %
1$
#1432667
0"
#1432670
b1001100 &
b1001100 %
#1432674
b100110 &
b100110 %
#1432678
b10011 &
b10011 %
#1432682
b111010 &
b111010 %
#1432686
b11101 &
b11101 %
#1432690
b1011000 &
b1011000 %
#1432694
b101100 &
b101100 %
#1432698
b10110 &
b10110 %
#1432702
b1011 &
b1011 %
#1432706
b100010 &
b100010 %
#1432710
b10001 &
b10001 %
#1432714
b110100 &
b110100 %
#1432718
b11010 &
b11010 %
#1432722
b1101 &
b1101 %
#1432726
b101000 &
b101000 %
#1432730
b10100 &
b10100 %
#1432734
b1010 &
b1010 %
#1432738
b101 &
b101 %
#1432742
b10000 &
b10000 %
#1432746
b1000 &
b1000 %
#1432750
b100 &
b100 %
#1432754
b10 &
b10 %
#1432758
b1 &
1#
b1 %
#1432762
b0 &
b0 %
0#
0$
#2419572
b11010 !
1"
#2419574
b11010 &
b11010 %
1$
#2419575
0"
#2419578
b1101 &
b1101 %
#2419582
b101000 &
b101000 %
#2419586
b10100 &
b10100 %
#2419590
b1010 &
b1010 %
#2419594
b101 &
b101 %
#2419598
b10000 &
b10000 %
#2419602
b1000 &
b1000 %
#2419606
b100 &
b100 %
#2419610
b10 &
b10 %
#2419614
b1 &
1#
b1 %
#2419618
b0 &
b0 %
0#
0$
#4500012
