{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666285651111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666285651183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 14:07:30 2022 " "Processing started: Thu Oct 20 14:07:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666285651183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285651183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB3 -c LAB3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285651184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666285651449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666285651449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controlador2Portas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Controlador2Portas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Controlador2Portas " "Found entity 1: Controlador2Portas" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Controlador2Portas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ConversorHexaDecimal-arc_sevenseg " "Found design unit 1: ConversorHexaDecimal-arc_sevenseg" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663921 ""} { "Info" "ISGN_ENTITY_NAME" "1 ConversorHexaDecimal " "Found entity 1: ConversorHexaDecimal" {  } { { "../ConversorHexa/ConversorHexadecimal.vhd" "" { Text "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/ConversorHexadecimal.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/TesteConversor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/TesteConversor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TesteConversor " "Found entity 1: TesteConversor" {  } { { "../ConversorHexa/TesteConversor.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/ConversorHexa/TesteConversor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Entradas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Entradas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Entradas " "Found entity 1: Entradas" {  } { { "Entradas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Entradas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file LAB3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LAB3 " "Found entity 1: LAB3" {  } { { "LAB3.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/LAB3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorPISO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorPISO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorPISO " "Found entity 1: RegistradorPISO" {  } { { "RegistradorPISO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/RegistradorPISO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorSIPO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RegistradorSIPO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegistradorSIPO " "Found entity 1: RegistradorSIPO" {  } { { "RegistradorSIPO.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/RegistradorSIPO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666285663923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285663923 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB3 " "Elaborating entity \"LAB3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666285663981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConversorHexaDecimal ConversorHexaDecimal:inst5 " "Elaborating entity \"ConversorHexaDecimal\" for hierarchy \"ConversorHexaDecimal:inst5\"" {  } { { "LAB3.bdf" "inst5" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/LAB3.bdf" { { 528 1080 1256 648 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666285663984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorSIPO RegistradorSIPO:inst " "Elaborating entity \"RegistradorSIPO\" for hierarchy \"RegistradorSIPO:inst\"" {  } { { "LAB3.bdf" "inst" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/LAB3.bdf" { { 160 888 1000 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666285663985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistradorPISO RegistradorPISO:inst2 " "Elaborating entity \"RegistradorPISO\" for hierarchy \"RegistradorPISO:inst2\"" {  } { { "LAB3.bdf" "inst2" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/LAB3.bdf" { { 136 304 440 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666285663992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Entradas RegistradorPISO:inst2\|Entradas:inst18 " "Elaborating entity \"Entradas\" for hierarchy \"RegistradorPISO:inst2\|Entradas:inst18\"" {  } { { "RegistradorPISO.bdf" "inst18" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/RegistradorPISO.bdf" { { 264 1904 2032 360 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666285663993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controlador2Portas Controlador2Portas:inst7 " "Elaborating entity \"Controlador2Portas\" for hierarchy \"Controlador2Portas:inst7\"" {  } { { "LAB3.bdf" "inst7" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/LAB3.bdf" { { 312 64 176 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666285663998 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Controlador2Portas.bdf" { { 96 320 368 128 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1666285663999 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Controlador2Portas:inst7\|inst2~0 " "Found clock multiplexer Controlador2Portas:inst7\|inst2~0" {  } { { "Controlador2Portas.bdf" "" { Schematic "/home/aldeena/Documentos/UTFPR/ProjetosDigitais/LAB3/Controlador2Portas.bdf" { { 120 520 584 168 "inst2" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1666285664221 "|LAB3|Controlador2Portas:inst7|inst2~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1666285664221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666285664649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666285665131 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666285665131 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666285665168 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666285665168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666285665168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666285665168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1013 " "Peak virtual memory: 1013 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666285665176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 14:07:45 2022 " "Processing ended: Thu Oct 20 14:07:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666285665176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666285665176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666285665176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666285665176 ""}
