
---------- Begin Simulation Statistics ----------
final_tick                                  856771000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24163                       # Simulator instruction rate (inst/s)
host_mem_usage                                5159724                       # Number of bytes of host memory used
host_op_rate                                    24241                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.78                       # Real time elapsed on the host
host_tick_rate                              179180355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      115532                       # Number of instructions simulated
sim_ops                                        115912                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000857                       # Number of seconds simulated
sim_ticks                                   856771000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                           22354                       # Number of branches fetched
system.cpu00.committedInsts                    100001                       # Number of instructions committed
system.cpu00.committedOps                      100294                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                   0.003495                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction               0.996505                       # Percentage of non-idle cycles
system.cpu00.numCycles                        1713542                       # number of cpu cycles simulated
system.cpu00.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             1707554.000007                       # Number of busy cycles
system.cpu00.num_conditional_control_insts        15942                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu00.num_fp_insts                          12                       # number of float instructions
system.cpu00.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                      6412                       # number of times a function call or return occured
system.cpu00.num_idle_cycles              5987.999993                       # Number of idle cycles
system.cpu00.num_int_alu_accesses               98837                       # Number of integer alu accesses
system.cpu00.num_int_insts                      98837                       # number of integer instructions
system.cpu00.num_int_register_reads            120857                       # number of times the integer registers were read
system.cpu00.num_int_register_writes            64473                       # number of times the integer registers were written
system.cpu00.num_load_insts                     20283                       # Number of load instructions
system.cpu00.num_mem_refs                       36542                       # number of memory refs
system.cpu00.num_store_insts                    16259                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                 859      0.86%      0.86% # Class of executed instruction
system.cpu00.op_class::IntAlu                   62929     62.70%     63.56% # Class of executed instruction
system.cpu00.op_class::IntMult                     30      0.03%     63.59% # Class of executed instruction
system.cpu00.op_class::IntDiv                       6      0.01%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     63.59% # Class of executed instruction
system.cpu00.op_class::MemRead                  20568     20.49%     84.08% # Class of executed instruction
system.cpu00.op_class::MemWrite                 15962     15.90%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%     99.99% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite               12      0.01%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                   100366                       # Class of executed instruction
system.cpu00.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::mean        2994000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::min_value      2994000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::max_value      2994000                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu00.pwrStateResidencyTicks::ON     853777000                       # Cumulative time (in ticks) in various power states
system.cpu00.pwrStateResidencyTicks::CLK_GATED      2994000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  71                       # Number of system calls
system.cpu01.Branches                             190                       # Number of branches fetched
system.cpu01.committedInsts                       980                       # Number of instructions committed
system.cpu01.committedOps                         986                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                   0.980157                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction               0.019843                       # Percentage of non-idle cycles
system.cpu01.numCycles                        1713542                       # number of cpu cycles simulated
system.cpu01.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             34002.001960                       # Number of busy cycles
system.cpu01.num_conditional_control_insts           99                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu01.num_fp_insts                          12                       # number of float instructions
system.cpu01.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                        91                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             1679539.998040                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                 965                       # Number of integer alu accesses
system.cpu01.num_int_insts                        965                       # number of integer instructions
system.cpu01.num_int_register_reads              1126                       # number of times the integer registers were read
system.cpu01.num_int_register_writes              670                       # number of times the integer registers were written
system.cpu01.num_load_insts                       220                       # Number of load instructions
system.cpu01.num_mem_refs                         387                       # number of memory refs
system.cpu01.num_store_insts                      167                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                  10      1.01%      1.01% # Class of executed instruction
system.cpu01.op_class::IntAlu                     588     59.51%     60.53% # Class of executed instruction
system.cpu01.op_class::IntMult                      1      0.10%     60.63% # Class of executed instruction
system.cpu01.op_class::IntDiv                       2      0.20%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     60.83% # Class of executed instruction
system.cpu01.op_class::MemRead                    224     22.67%     83.50% # Class of executed instruction
system.cpu01.op_class::MemWrite                   151     15.28%     98.79% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%     98.79% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite               12      1.21%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                      988                       # Class of executed instruction
system.cpu01.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::mean      178770500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::min_value    178770500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::max_value    178770500                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu01.pwrStateResidencyTicks::ON     678000500                       # Cumulative time (in ticks) in various power states
system.cpu01.pwrStateResidencyTicks::CLK_GATED    178770500                       # Cumulative time (in ticks) in various power states
system.cpu02.Branches                             217                       # Number of branches fetched
system.cpu02.committedInsts                      1112                       # Number of instructions committed
system.cpu02.committedOps                        1118                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                   0.983554                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction               0.016446                       # Percentage of non-idle cycles
system.cpu02.numCycles                        1713307                       # number of cpu cycles simulated
system.cpu02.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             28177.137145                       # Number of busy cycles
system.cpu02.num_conditional_control_insts          114                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu02.num_fp_insts                          12                       # number of float instructions
system.cpu02.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                       103                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             1685129.862855                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                1094                       # Number of integer alu accesses
system.cpu02.num_int_insts                       1094                       # number of integer instructions
system.cpu02.num_int_register_reads              1279                       # number of times the integer registers were read
system.cpu02.num_int_register_writes              766                       # number of times the integer registers were written
system.cpu02.num_load_insts                       252                       # Number of load instructions
system.cpu02.num_mem_refs                         432                       # number of memory refs
system.cpu02.num_store_insts                      180                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                  10      0.89%      0.89% # Class of executed instruction
system.cpu02.op_class::IntAlu                     675     60.27%     61.16% # Class of executed instruction
system.cpu02.op_class::IntMult                      1      0.09%     61.25% # Class of executed instruction
system.cpu02.op_class::IntDiv                       2      0.18%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     61.43% # Class of executed instruction
system.cpu02.op_class::MemRead                    256     22.86%     84.29% # Class of executed instruction
system.cpu02.op_class::MemWrite                   164     14.64%     98.93% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%     98.93% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite               12      1.07%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                     1120                       # Class of executed instruction
system.cpu02.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::mean      168585500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::min_value    168585500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::max_value    168585500                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu02.pwrStateResidencyTicks::ON     688185500                       # Cumulative time (in ticks) in various power states
system.cpu02.pwrStateResidencyTicks::CLK_GATED    168585500                       # Cumulative time (in ticks) in various power states
system.cpu03.Branches                             213                       # Number of branches fetched
system.cpu03.committedInsts                      1084                       # Number of instructions committed
system.cpu03.committedOps                        1090                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                   0.982530                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction               0.017470                       # Percentage of non-idle cycles
system.cpu03.numCycles                        1713331                       # number of cpu cycles simulated
system.cpu03.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             29931.315866                       # Number of busy cycles
system.cpu03.num_conditional_control_insts          110                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu03.num_fp_insts                          12                       # number of float instructions
system.cpu03.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                       103                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             1683399.684134                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                1064                       # Number of integer alu accesses
system.cpu03.num_int_insts                       1064                       # number of integer instructions
system.cpu03.num_int_register_reads              1244                       # number of times the integer registers were read
system.cpu03.num_int_register_writes              743                       # number of times the integer registers were written
system.cpu03.num_load_insts                       243                       # Number of load instructions
system.cpu03.num_mem_refs                         420                       # number of memory refs
system.cpu03.num_store_insts                      177                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                  10      0.92%      0.92% # Class of executed instruction
system.cpu03.op_class::IntAlu                     659     60.35%     61.26% # Class of executed instruction
system.cpu03.op_class::IntMult                      1      0.09%     61.36% # Class of executed instruction
system.cpu03.op_class::IntDiv                       2      0.18%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     61.54% # Class of executed instruction
system.cpu03.op_class::MemRead                    247     22.62%     84.16% # Class of executed instruction
system.cpu03.op_class::MemWrite                   161     14.74%     98.90% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%     98.90% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite               12      1.10%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                     1092                       # Class of executed instruction
system.cpu03.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::mean      154636500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::min_value    154636500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::max_value    154636500                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu03.pwrStateResidencyTicks::ON     702134500                       # Cumulative time (in ticks) in various power states
system.cpu03.pwrStateResidencyTicks::CLK_GATED    154636500                       # Cumulative time (in ticks) in various power states
system.cpu04.Branches                             197                       # Number of branches fetched
system.cpu04.committedInsts                       995                       # Number of instructions committed
system.cpu04.committedOps                        1001                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                   0.983494                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction               0.016506                       # Percentage of non-idle cycles
system.cpu04.numCycles                        1713341                       # number of cpu cycles simulated
system.cpu04.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             28280.684228                       # Number of busy cycles
system.cpu04.num_conditional_control_insts          101                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu04.num_fp_insts                          12                       # number of float instructions
system.cpu04.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                        96                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             1685060.315772                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                 976                       # Number of integer alu accesses
system.cpu04.num_int_insts                        976                       # number of integer instructions
system.cpu04.num_int_register_reads              1142                       # number of times the integer registers were read
system.cpu04.num_int_register_writes              677                       # number of times the integer registers were written
system.cpu04.num_load_insts                       220                       # Number of load instructions
system.cpu04.num_mem_refs                         387                       # number of memory refs
system.cpu04.num_store_insts                      167                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                  10      1.00%      1.00% # Class of executed instruction
system.cpu04.op_class::IntAlu                     603     60.12%     61.12% # Class of executed instruction
system.cpu04.op_class::IntMult                      1      0.10%     61.22% # Class of executed instruction
system.cpu04.op_class::IntDiv                       2      0.20%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     61.42% # Class of executed instruction
system.cpu04.op_class::MemRead                    224     22.33%     83.75% # Class of executed instruction
system.cpu04.op_class::MemWrite                   151     15.05%     98.80% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%     98.80% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite               12      1.20%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                     1003                       # Class of executed instruction
system.cpu04.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::mean      143300500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::min_value    143300500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::max_value    143300500                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu04.pwrStateResidencyTicks::ON     713470500                       # Cumulative time (in ticks) in various power states
system.cpu04.pwrStateResidencyTicks::CLK_GATED    143300500                       # Cumulative time (in ticks) in various power states
system.cpu05.Branches                             212                       # Number of branches fetched
system.cpu05.committedInsts                      1084                       # Number of instructions committed
system.cpu05.committedOps                        1090                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                   0.983431                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction               0.016569                       # Percentage of non-idle cycles
system.cpu05.numCycles                        1713259                       # number of cpu cycles simulated
system.cpu05.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             28386.313051                       # Number of busy cycles
system.cpu05.num_conditional_control_insts          111                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu05.num_fp_insts                          12                       # number of float instructions
system.cpu05.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                       101                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             1684872.686949                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                1066                       # Number of integer alu accesses
system.cpu05.num_int_insts                       1066                       # number of integer instructions
system.cpu05.num_int_register_reads              1247                       # number of times the integer registers were read
system.cpu05.num_int_register_writes              745                       # number of times the integer registers were written
system.cpu05.num_load_insts                       245                       # Number of load instructions
system.cpu05.num_mem_refs                         422                       # number of memory refs
system.cpu05.num_store_insts                      177                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                  10      0.92%      0.92% # Class of executed instruction
system.cpu05.op_class::IntAlu                     657     60.16%     61.08% # Class of executed instruction
system.cpu05.op_class::IntMult                      1      0.09%     61.17% # Class of executed instruction
system.cpu05.op_class::IntDiv                       2      0.18%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     61.36% # Class of executed instruction
system.cpu05.op_class::MemRead                    249     22.80%     84.16% # Class of executed instruction
system.cpu05.op_class::MemWrite                   161     14.74%     98.90% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%     98.90% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite               12      1.10%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                     1092                       # Class of executed instruction
system.cpu05.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::mean      130535000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::min_value    130535000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::max_value    130535000                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu05.pwrStateResidencyTicks::ON     726236000                       # Cumulative time (in ticks) in various power states
system.cpu05.pwrStateResidencyTicks::CLK_GATED    130535000                       # Cumulative time (in ticks) in various power states
system.cpu06.Branches                             208                       # Number of branches fetched
system.cpu06.committedInsts                      1056                       # Number of instructions committed
system.cpu06.committedOps                        1062                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                   0.983713                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction               0.016287                       # Percentage of non-idle cycles
system.cpu06.numCycles                        1713391                       # number of cpu cycles simulated
system.cpu06.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             27906.542583                       # Number of busy cycles
system.cpu06.num_conditional_control_insts          107                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu06.num_fp_insts                          12                       # number of float instructions
system.cpu06.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                       101                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             1685484.457417                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                1036                       # Number of integer alu accesses
system.cpu06.num_int_insts                       1036                       # number of integer instructions
system.cpu06.num_int_register_reads              1212                       # number of times the integer registers were read
system.cpu06.num_int_register_writes              722                       # number of times the integer registers were written
system.cpu06.num_load_insts                       236                       # Number of load instructions
system.cpu06.num_mem_refs                         410                       # number of memory refs
system.cpu06.num_store_insts                      174                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                  10      0.94%      0.94% # Class of executed instruction
system.cpu06.op_class::IntAlu                     641     60.24%     61.18% # Class of executed instruction
system.cpu06.op_class::IntMult                      1      0.09%     61.28% # Class of executed instruction
system.cpu06.op_class::IntDiv                       2      0.19%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     61.47% # Class of executed instruction
system.cpu06.op_class::MemRead                    240     22.56%     84.02% # Class of executed instruction
system.cpu06.op_class::MemWrite                   158     14.85%     98.87% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%     98.87% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite               12      1.13%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                     1064                       # Class of executed instruction
system.cpu06.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::mean      118194000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::min_value    118194000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::max_value    118194000                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu06.pwrStateResidencyTicks::ON     738577000                       # Cumulative time (in ticks) in various power states
system.cpu06.pwrStateResidencyTicks::CLK_GATED    118194000                       # Cumulative time (in ticks) in various power states
system.cpu07.Branches                             195                       # Number of branches fetched
system.cpu07.committedInsts                       988                       # Number of instructions committed
system.cpu07.committedOps                         994                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                   0.983815                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction               0.016185                       # Percentage of non-idle cycles
system.cpu07.numCycles                        1713403                       # number of cpu cycles simulated
system.cpu07.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             27731.752226                       # Number of busy cycles
system.cpu07.num_conditional_control_insts          101                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu07.num_fp_insts                          12                       # number of float instructions
system.cpu07.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                        94                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             1685671.247774                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                 970                       # Number of integer alu accesses
system.cpu07.num_int_insts                        970                       # number of integer instructions
system.cpu07.num_int_register_reads              1136                       # number of times the integer registers were read
system.cpu07.num_int_register_writes              672                       # number of times the integer registers were written
system.cpu07.num_load_insts                       219                       # Number of load instructions
system.cpu07.num_mem_refs                         386                       # number of memory refs
system.cpu07.num_store_insts                      167                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                  10      1.00%      1.00% # Class of executed instruction
system.cpu07.op_class::IntAlu                     597     59.94%     60.94% # Class of executed instruction
system.cpu07.op_class::IntMult                      1      0.10%     61.04% # Class of executed instruction
system.cpu07.op_class::IntDiv                       2      0.20%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     61.24% # Class of executed instruction
system.cpu07.op_class::MemRead                    223     22.39%     83.63% # Class of executed instruction
system.cpu07.op_class::MemWrite                   151     15.16%     98.80% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%     98.80% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite               12      1.20%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                      996                       # Class of executed instruction
system.cpu07.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::mean      104647500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::min_value    104647500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::max_value    104647500                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu07.pwrStateResidencyTicks::ON     752123500                       # Cumulative time (in ticks) in various power states
system.cpu07.pwrStateResidencyTicks::CLK_GATED    104647500                       # Cumulative time (in ticks) in various power states
system.cpu08.Branches                             194                       # Number of branches fetched
system.cpu08.committedInsts                       988                       # Number of instructions committed
system.cpu08.committedOps                         994                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                   0.983655                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction               0.016345                       # Percentage of non-idle cycles
system.cpu08.numCycles                        1713508                       # number of cpu cycles simulated
system.cpu08.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             28006.446254                       # Number of busy cycles
system.cpu08.num_conditional_control_insts          102                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu08.num_fp_insts                          12                       # number of float instructions
system.cpu08.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                        92                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             1685501.553746                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                 972                       # Number of integer alu accesses
system.cpu08.num_int_insts                        972                       # number of integer instructions
system.cpu08.num_int_register_reads              1139                       # number of times the integer registers were read
system.cpu08.num_int_register_writes              674                       # number of times the integer registers were written
system.cpu08.num_load_insts                       221                       # Number of load instructions
system.cpu08.num_mem_refs                         388                       # number of memory refs
system.cpu08.num_store_insts                      167                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                  10      1.00%      1.00% # Class of executed instruction
system.cpu08.op_class::IntAlu                     595     59.74%     60.74% # Class of executed instruction
system.cpu08.op_class::IntMult                      1      0.10%     60.84% # Class of executed instruction
system.cpu08.op_class::IntDiv                       2      0.20%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     61.04% # Class of executed instruction
system.cpu08.op_class::MemRead                    225     22.59%     83.63% # Class of executed instruction
system.cpu08.op_class::MemWrite                   151     15.16%     98.80% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%     98.80% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite               12      1.20%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                      996                       # Class of executed instruction
system.cpu08.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::mean       91999000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::min_value     91999000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::max_value     91999000                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu08.pwrStateResidencyTicks::ON     764772000                       # Cumulative time (in ticks) in various power states
system.cpu08.pwrStateResidencyTicks::CLK_GATED     91999000                       # Cumulative time (in ticks) in various power states
system.cpu09.Branches                             189                       # Number of branches fetched
system.cpu09.committedInsts                       950                       # Number of instructions committed
system.cpu09.committedOps                         956                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                   0.983822                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction               0.016178                       # Percentage of non-idle cycles
system.cpu09.numCycles                        1713021                       # number of cpu cycles simulated
system.cpu09.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             27713.573133                       # Number of busy cycles
system.cpu09.num_conditional_control_insts           96                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu09.num_fp_insts                          12                       # number of float instructions
system.cpu09.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                        93                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             1685307.426867                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                 930                       # Number of integer alu accesses
system.cpu09.num_int_insts                        930                       # number of integer instructions
system.cpu09.num_int_register_reads              1092                       # number of times the integer registers were read
system.cpu09.num_int_register_writes              642                       # number of times the integer registers were written
system.cpu09.num_load_insts                       211                       # Number of load instructions
system.cpu09.num_mem_refs                         374                       # number of memory refs
system.cpu09.num_store_insts                      163                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                  10      1.04%      1.04% # Class of executed instruction
system.cpu09.op_class::IntAlu                     571     59.60%     60.65% # Class of executed instruction
system.cpu09.op_class::IntMult                      1      0.10%     60.75% # Class of executed instruction
system.cpu09.op_class::IntDiv                       2      0.21%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     60.96% # Class of executed instruction
system.cpu09.op_class::MemRead                    215     22.44%     83.40% # Class of executed instruction
system.cpu09.op_class::MemWrite                   147     15.34%     98.75% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%     98.75% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite               12      1.25%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                      958                       # Class of executed instruction
system.cpu09.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::mean       76449000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::min_value     76449000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::max_value     76449000                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu09.pwrStateResidencyTicks::ON     780322000                       # Cumulative time (in ticks) in various power states
system.cpu09.pwrStateResidencyTicks::CLK_GATED     76449000                       # Cumulative time (in ticks) in various power states
system.cpu10.Branches                             210                       # Number of branches fetched
system.cpu10.committedInsts                      1068                       # Number of instructions committed
system.cpu10.committedOps                        1074                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                   0.984349                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction               0.015651                       # Percentage of non-idle cycles
system.cpu10.numCycles                        1713365                       # number of cpu cycles simulated
system.cpu10.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             26816.231705                       # Number of busy cycles
system.cpu10.num_conditional_control_insts          108                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu10.num_fp_insts                          12                       # number of float instructions
system.cpu10.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                       102                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             1686548.768295                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                1048                       # Number of integer alu accesses
system.cpu10.num_int_insts                       1048                       # number of integer instructions
system.cpu10.num_int_register_reads              1227                       # number of times the integer registers were read
system.cpu10.num_int_register_writes              732                       # number of times the integer registers were written
system.cpu10.num_load_insts                       241                       # Number of load instructions
system.cpu10.num_mem_refs                         416                       # number of memory refs
system.cpu10.num_store_insts                      175                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                  10      0.93%      0.93% # Class of executed instruction
system.cpu10.op_class::IntAlu                     647     60.13%     61.06% # Class of executed instruction
system.cpu10.op_class::IntMult                      1      0.09%     61.15% # Class of executed instruction
system.cpu10.op_class::IntDiv                       2      0.19%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     61.34% # Class of executed instruction
system.cpu10.op_class::MemRead                    245     22.77%     84.11% # Class of executed instruction
system.cpu10.op_class::MemWrite                   159     14.78%     98.88% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%     98.88% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite               12      1.12%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                     1076                       # Class of executed instruction
system.cpu10.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean       64145500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value     64145500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value     64145500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON     792625500                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED     64145500                       # Cumulative time (in ticks) in various power states
system.cpu11.Branches                             166                       # Number of branches fetched
system.cpu11.committedInsts                       831                       # Number of instructions committed
system.cpu11.committedOps                         837                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                   0.983668                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction               0.016332                       # Percentage of non-idle cycles
system.cpu11.numCycles                        1713468                       # number of cpu cycles simulated
system.cpu11.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             27984.793381                       # Number of busy cycles
system.cpu11.num_conditional_control_insts           86                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu11.num_fp_insts                          12                       # number of float instructions
system.cpu11.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                        80                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             1685483.206619                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                 816                       # Number of integer alu accesses
system.cpu11.num_int_insts                        816                       # number of integer instructions
system.cpu11.num_int_register_reads               958                       # number of times the integer registers were read
system.cpu11.num_int_register_writes              556                       # number of times the integer registers were written
system.cpu11.num_load_insts                       179                       # Number of load instructions
system.cpu11.num_mem_refs                         329                       # number of memory refs
system.cpu11.num_store_insts                      150                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                  10      1.19%      1.19% # Class of executed instruction
system.cpu11.op_class::IntAlu                     497     59.24%     60.43% # Class of executed instruction
system.cpu11.op_class::IntMult                      1      0.12%     60.55% # Class of executed instruction
system.cpu11.op_class::IntDiv                       2      0.24%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     60.79% # Class of executed instruction
system.cpu11.op_class::MemRead                    183     21.81%     82.60% # Class of executed instruction
system.cpu11.op_class::MemWrite                   134     15.97%     98.57% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%     98.57% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite               12      1.43%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                      839                       # Class of executed instruction
system.cpu11.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean       48272000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value     48272000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value     48272000                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON     808499000                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED     48272000                       # Cumulative time (in ticks) in various power states
system.cpu12.Branches                             205                       # Number of branches fetched
system.cpu12.committedInsts                      1040                       # Number of instructions committed
system.cpu12.committedOps                        1046                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                   0.984023                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction               0.015977                       # Percentage of non-idle cycles
system.cpu12.numCycles                        1713459                       # number of cpu cycles simulated
system.cpu12.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             27375.675890                       # Number of busy cycles
system.cpu12.num_conditional_control_insts          105                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu12.num_fp_insts                          12                       # number of float instructions
system.cpu12.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                       100                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             1686083.324110                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                1020                       # Number of integer alu accesses
system.cpu12.num_int_insts                       1020                       # number of integer instructions
system.cpu12.num_int_register_reads              1195                       # number of times the integer registers were read
system.cpu12.num_int_register_writes              711                       # number of times the integer registers were written
system.cpu12.num_load_insts                       234                       # Number of load instructions
system.cpu12.num_mem_refs                         406                       # number of memory refs
system.cpu12.num_store_insts                      172                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                  10      0.95%      0.95% # Class of executed instruction
system.cpu12.op_class::IntAlu                     629     60.02%     60.97% # Class of executed instruction
system.cpu12.op_class::IntMult                      1      0.10%     61.07% # Class of executed instruction
system.cpu12.op_class::IntDiv                       2      0.19%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     61.26% # Class of executed instruction
system.cpu12.op_class::MemRead                    238     22.71%     83.97% # Class of executed instruction
system.cpu12.op_class::MemWrite                   156     14.89%     98.85% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%     98.85% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite               12      1.15%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                     1048                       # Class of executed instruction
system.cpu12.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean       36407000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value     36407000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value     36407000                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON     820364000                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED     36407000                       # Cumulative time (in ticks) in various power states
system.cpu13.Branches                             213                       # Number of branches fetched
system.cpu13.committedInsts                      1097                       # Number of instructions committed
system.cpu13.committedOps                        1103                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                   0.985123                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction               0.014877                       # Percentage of non-idle cycles
system.cpu13.numCycles                        1713508                       # number of cpu cycles simulated
system.cpu13.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             25491.496159                       # Number of busy cycles
system.cpu13.num_conditional_control_insts          108                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu13.num_fp_insts                          12                       # number of float instructions
system.cpu13.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                       105                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             1688016.503841                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                1077                       # Number of integer alu accesses
system.cpu13.num_int_insts                       1077                       # number of integer instructions
system.cpu13.num_int_register_reads              1259                       # number of times the integer registers were read
system.cpu13.num_int_register_writes              755                       # number of times the integer registers were written
system.cpu13.num_load_insts                       250                       # Number of load instructions
system.cpu13.num_mem_refs                         429                       # number of memory refs
system.cpu13.num_store_insts                      179                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                  10      0.90%      0.90% # Class of executed instruction
system.cpu13.op_class::IntAlu                     663     60.00%     60.90% # Class of executed instruction
system.cpu13.op_class::IntMult                      1      0.09%     61.00% # Class of executed instruction
system.cpu13.op_class::IntDiv                       2      0.18%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     61.18% # Class of executed instruction
system.cpu13.op_class::MemRead                    254     22.99%     84.16% # Class of executed instruction
system.cpu13.op_class::MemWrite                   163     14.75%     98.91% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%     98.91% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite               12      1.09%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                     1105                       # Class of executed instruction
system.cpu13.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean       25133500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value     25133500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value     25133500                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON     831637500                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED     25133500                       # Cumulative time (in ticks) in various power states
system.cpu14.Branches                             187                       # Number of branches fetched
system.cpu14.committedInsts                       961                       # Number of instructions committed
system.cpu14.committedOps                         967                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                   0.985745                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction               0.014255                       # Percentage of non-idle cycles
system.cpu14.numCycles                        1713415                       # number of cpu cycles simulated
system.cpu14.numPwrStateTransitions                 2                       # Number of power state transitions
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             24424.191626                       # Number of busy cycles
system.cpu14.num_conditional_control_insts           96                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu14.num_fp_insts                          12                       # number of float instructions
system.cpu14.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                        91                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             1688990.808374                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                 945                       # Number of integer alu accesses
system.cpu14.num_int_insts                        945                       # number of integer instructions
system.cpu14.num_int_register_reads              1107                       # number of times the integer registers were read
system.cpu14.num_int_register_writes              655                       # number of times the integer registers were written
system.cpu14.num_load_insts                       216                       # Number of load instructions
system.cpu14.num_mem_refs                         381                       # number of memory refs
system.cpu14.num_store_insts                      165                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                  10      1.03%      1.03% # Class of executed instruction
system.cpu14.op_class::IntAlu                     575     59.34%     60.37% # Class of executed instruction
system.cpu14.op_class::IntMult                      1      0.10%     60.47% # Class of executed instruction
system.cpu14.op_class::IntDiv                       2      0.21%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     60.68% # Class of executed instruction
system.cpu14.op_class::MemRead                    220     22.70%     83.38% # Class of executed instruction
system.cpu14.op_class::MemWrite                   149     15.38%     98.76% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%     98.76% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite               12      1.24%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                      969                       # Class of executed instruction
system.cpu14.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean       13414000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value     13414000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value     13414000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total             1                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON     843357000                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED     13414000                       # Cumulative time (in ticks) in various power states
system.cpu15.Branches                             299                       # Number of branches fetched
system.cpu15.committedInsts                      1297                       # Number of instructions committed
system.cpu15.committedOps                        1300                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                   0.984311                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction               0.015689                       # Percentage of non-idle cycles
system.cpu15.numCycles                        1713492                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             26883.217512                       # Number of busy cycles
system.cpu15.num_conditional_control_insts          191                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                   12                       # Number of float alu accesses
system.cpu15.num_fp_insts                          12                       # number of float instructions
system.cpu15.num_fp_register_reads                 12                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                       108                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             1686608.782488                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                1283                       # Number of integer alu accesses
system.cpu15.num_int_insts                       1283                       # number of integer instructions
system.cpu15.num_int_register_reads              1473                       # number of times the integer registers were read
system.cpu15.num_int_register_writes              899                       # number of times the integer registers were written
system.cpu15.num_load_insts                       236                       # Number of load instructions
system.cpu15.num_mem_refs                         404                       # number of memory refs
system.cpu15.num_store_insts                      168                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                  20      1.52%      1.52% # Class of executed instruction
system.cpu15.op_class::IntAlu                     889     67.55%     69.07% # Class of executed instruction
system.cpu15.op_class::IntMult                      1      0.08%     69.15% # Class of executed instruction
system.cpu15.op_class::IntDiv                       2      0.15%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     69.30% # Class of executed instruction
system.cpu15.op_class::MemRead                    239     18.16%     87.46% # Class of executed instruction
system.cpu15.op_class::MemWrite                   153     11.63%     99.09% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%     99.09% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite               12      0.91%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                     1316                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON     856771000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                    630206.92                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               52768.63                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples       989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    34018.63                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       57.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    72.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                       14.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    29.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     22.63                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.56                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0     72308703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             72308703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0    101441342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           101441342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.ruby.dir_cntrl0     29132639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            29132639                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples          490                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   125.518367                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    97.815447                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   125.630861                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          299     61.02%     61.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255          129     26.33%     87.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383           41      8.37%     95.71% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511            7      1.43%     97.14% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            6      1.22%     98.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            3      0.61%     98.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            2      0.41%     99.39% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            1      0.20%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            2      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          490                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM                 48960                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                  61952                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                  12992                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  12544                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys               24960                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0        61952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             61952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.ruby.dir_cntrl0        24960                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          24960                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0          968                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     41702.48                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0        48960                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 57144791.315298952162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0     40368000                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.ruby.dir_cntrl0          390                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.ruby.dir_cntrl0  46015219.23                       # Per-master write average memory access latency
system.mem_ctrls0.masterWriteBytes::.ruby.dir_cntrl0        12544                       # Per-master bytes write to memory
system.mem_ctrls0.masterWriteRate::.ruby.dir_cntrl0 14641018.428494894877                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteTotalLat::.ruby.dir_cntrl0  17945935500                       # Per-master write total memory access latency
system.mem_ctrls0.mergedWrBursts                  166                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState               2111                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               185                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0          968                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                968                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.ruby.dir_cntrl0          390                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               390                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   47.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0               61                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               16                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               63                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               75                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               88                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             104                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              72                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              70                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              54                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                4                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                1                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              51                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              41                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               9                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              31                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000571684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     68.363636                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    56.081605                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    48.227114                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31            3     27.27%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39            1      9.09%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdQLenPdf::0                    749                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     13                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                      968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  968                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                        968                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                40.13                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                     307                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                   203                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                   3825000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                    855821000                       # Total gap between requests
system.mem_ctrls0.totMemAccLat               40368000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                    26024250                       # Total ticks spent queuing
system.mem_ctrls0.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.818182                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.808292                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.603023                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      9.09%      9.09% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              10     90.91%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                     390                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 390                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                       390                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate               73.21                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                    164                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy            16809300                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                 1335180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy      205463340                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           485.009466                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE      8020500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    127794750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    231107250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT     15098000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN    450570500                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy             3953280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                  709665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy       88746720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                2127720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        38985600                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy             415542045                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime           809037250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                193140                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy            24833190                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                 2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy      262035840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           520.813374                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE      3724000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     31323250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    189813750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT     29947500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN    574662500                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy             2510880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                 1149885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy       72888000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                3334380                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        11935020                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy             446217795                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime           790395750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                829980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                    664815.99                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               56551.51                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples       972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    37801.51                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                       54.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    67.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                       15.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    28.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     23.29                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.42                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1     67826759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             67826759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1     96212407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            96212407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.ruby.dir_cntrl1     28385648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            28385648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples          439                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   134.706150                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   105.065588                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   126.795426                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          239     54.44%     54.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          140     31.89%     86.33% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383           38      8.66%     94.99% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511            9      2.05%     97.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            8      1.82%     98.86% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            2      0.46%     99.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            1      0.23%     99.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          439                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                 46592                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                  58112                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                  11520                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  13696                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys               24320                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1        58112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             58112                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.ruby.dir_cntrl1        24320                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          24320                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1          908                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     45340.86                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1        46592                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 54380925.591552466154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1     41169500                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.ruby.dir_cntrl1          380                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.ruby.dir_cntrl1  49711446.05                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.ruby.dir_cntrl1        13696                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.ruby.dir_cntrl1 15985601.753560753539                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.ruby.dir_cntrl1  18890349500                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                  136                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds           12                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState               2016                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               205                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds           12                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1          908                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                908                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.ruby.dir_cntrl1          380                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               380                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   50.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0               52                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                8                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               13                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               78                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               25                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             102                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              90                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              80                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              59                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                3                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                2                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              53                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              44                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              36                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000783331500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rdPerTurnAround::samples           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     58.500000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    45.670719                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    48.195624                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23            1      8.33%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            4     33.33%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39            2     16.67%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47            1      8.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71            1      8.33%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111            2     16.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183            1      8.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           12                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    706                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     14                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                      908                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  908                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                        908                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                43.13                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                     314                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   180                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                   3640000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    856283000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat               41169500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                    27519500                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.833333                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.809864                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.937437                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               2     16.67%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18               8     66.67%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               2     16.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           12                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    11                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    12                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                     380                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 380                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                       380                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               73.77                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                    180                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy            14769270                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy                 1021020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy      183698460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           471.924604                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE      5551500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     22880000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    159585750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    254150500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT     11778500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN    402824750                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy             2921760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy                  527505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy       97597920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy                1677900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        54088320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        47731680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy             404331315                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime           810621250                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy                219240                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy            31202940                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy                 2177700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy      262044960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           521.840212                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE      3835000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     27300000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     30568250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    176452750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT     43965250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN    574649750                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy             2476800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy                 1138500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy       67763520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy                3520020                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        64537200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        11249580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy             447097560                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime           780636500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy                897840                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgGap                    670361.11                       # Average gap between requests
system.mem_ctrls2.avgMemAccLat               54798.97                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples       981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.avgQLat                    36048.97                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgRdBW                       54.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                    67.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrBW                       17.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    28.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.avgWrQLen                     22.14                       # Average write queue length when enqueuing
system.mem_ctrls2.busUtil                        0.56                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.43                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2     67453263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total             67453263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2     95465416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total            95465416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_write::.ruby.dir_cntrl2     28012153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            28012153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bytesPerActivate::samples          463                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   132.976242                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   103.284664                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   132.264908                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127          258     55.72%     55.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255          149     32.18%     87.90% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383           34      7.34%     95.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511           11      2.38%     97.62% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639            4      0.86%     98.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767            1      0.22%     98.70% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895            2      0.43%     99.14% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023            2      0.43%     99.57% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            2      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total          463                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM                 46720                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadSys                  57792                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesReadWrQ                  11072                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                  14912                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesWrittenSys               24000                       # Total written bytes from the system interface side
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2        57792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total             57792                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::.ruby.dir_cntrl2        24000                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total          24000                       # Number of bytes written to this memory
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2          903                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     44300.39                       # Per-master read average memory access latency
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2        46720                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 54530323.738782010972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2     40003250                       # Per-master read total memory access latency
system.mem_ctrls2.masterWriteAccesses::.ruby.dir_cntrl2          375                       # Per-master write serviced memory accesses
system.mem_ctrls2.masterWriteAvgLat::.ruby.dir_cntrl2  47170446.67                       # Per-master write average memory access latency
system.mem_ctrls2.masterWriteBytes::.ruby.dir_cntrl2        14912                       # Per-master bytes write to memory
system.mem_ctrls2.masterWriteRate::.ruby.dir_cntrl2 17404884.152241382748                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls2.masterWriteTotalLat::.ruby.dir_cntrl2  17688917500                       # Per-master write total memory access latency
system.mem_ctrls2.mergedWrBursts                  124                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numStayReadState               2025                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState               220                       # Number of times bus staying in WRITE state
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2          903                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total                903                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::.ruby.dir_cntrl2          375                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total               375                       # Number of write requests responded to by this memory
system.mem_ctrls2.pageHitRate                   50.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.perBankRdBursts::0               45                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1               15                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2               22                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3               13                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4               11                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5               49                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6               18                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7               89                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8               74                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9               27                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10              84                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11              77                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12              83                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13              24                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14              42                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15              57                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                6                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3               10                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                2                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                3                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                4                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9               14                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10              15                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11              60                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12              42                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14              20                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15              39                       # Per bank write bursts
system.mem_ctrls2.priorityMaxLatency     0.000507304000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean     55.692308                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    43.122221                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev    42.810405                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::8-15             1      7.69%      7.69% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::16-23            2     15.38%     23.08% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::24-31            3     23.08%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::32-39            1      7.69%     53.85% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::48-55            1      7.69%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::56-63            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::72-79            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::96-103            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::112-119            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::144-151            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total           13                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdQLenPdf::0                    719                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.readBursts                      903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                  903                       # Read request sizes (log2)
system.mem_ctrls2.readReqs                        903                       # Number of read requests accepted
system.mem_ctrls2.readRowHitRate                41.23                       # Row buffer hit rate for reads
system.mem_ctrls2.readRowHits                     301                       # Number of row buffer hits during reads
system.mem_ctrls2.servicedByWrQ                   173                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.totBusLat                   3650000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totGap                    856721500                       # Total gap between requests
system.mem_ctrls2.totMemAccLat               40003250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totQLat                    26315750                       # Total ticks spent queuing
system.mem_ctrls2.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     17.923077                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    17.911994                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.640513                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16               1      7.69%      7.69% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18              11     84.62%     92.31% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               1      7.69%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total           13                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                    14                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                    13                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.writeBursts                     375                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                 375                       # Write request sizes (log2)
system.mem_ctrls2.writeReqs                       375                       # Number of write requests accepted
system.mem_ctrls2.writeRowHitRate               78.88                       # Row buffer hit rate for writes
system.mem_ctrls2.writeRowHits                    198                       # Number of row buffer hits during writes
system.mem_ctrls2_0.actBackEnergy            18611640                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.actEnergy                 1120980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy      197132220                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.averagePower           481.126876                       # Core power per rank (mW)
system.mem_ctrls2_0.memoryStateTime::IDLE      5163000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF     23660000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    138891000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    237325000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT     19409250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN    432322750                       # Time in different power states
system.mem_ctrls2_0.preBackEnergy             2782080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.preEnergy                  595815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy       91123680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.readEnergy                1870680                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        55932240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy        42772680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy             412215555                       # Total energy per rank (pJ)
system.mem_ctrls2_0.totalIdleTime           804173250                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.writeEnergy                177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy            25288620                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.actEnergy                 2191980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy      269120940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.averagePower           524.847421                       # Core power per rank (mW)
system.mem_ctrls2_1.memoryStateTime::IDLE      2556000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF     27820000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     18542000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    187174750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT     30507250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN    590171000                       # Time in different power states
system.mem_ctrls2_1.preBackEnergy             2029440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.preEnergy                 1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy       71870880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.readEnergy                3341520                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        65766480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy         7798440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy             449674050                       # Total energy per rank (pJ)
system.mem_ctrls2_1.totalIdleTime           793239750                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.writeEnergy               1038780                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgGap                    633122.32                       # Average gap between requests
system.mem_ctrls3.avgMemAccLat               49263.05                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples       975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.avgQLat                    30513.05                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgRdBW                       55.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                    71.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrBW                       14.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    29.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.avgWrQLen                     22.86                       # Average write queue length when enqueuing
system.mem_ctrls3.busUtil                        0.55                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.44                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3     71561713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total             71561713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3    101067847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           101067847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_write::.ruby.dir_cntrl3     29506134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            29506134                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bytesPerActivate::samples          484                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   124.826446                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    98.509918                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   122.474871                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127          289     59.71%     59.71% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255          143     29.55%     89.26% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383           35      7.23%     96.49% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511            5      1.03%     97.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639            5      1.03%     98.55% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767            3      0.62%     99.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895            1      0.21%     99.38% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            3      0.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total          484                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM                 47808                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadSys                  61312                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesReadWrQ                  13504                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                  12672                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesWrittenSys               25280                       # Total written bytes from the system interface side
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3        61312                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total             61312                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::.ruby.dir_cntrl3        25280                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total          25280                       # Number of bytes written to this memory
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3          958                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     38412.84                       # Per-master read average memory access latency
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3        47808                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 55800207.990233093500                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3     36799500                       # Per-master read total memory access latency
system.mem_ctrls3.masterWriteAccesses::.ruby.dir_cntrl3          395                       # Per-master write serviced memory accesses
system.mem_ctrls3.masterWriteAvgLat::.ruby.dir_cntrl3  44648363.92                       # Per-master write average memory access latency
system.mem_ctrls3.masterWriteBytes::.ruby.dir_cntrl3        12672                       # Per-master bytes write to memory
system.mem_ctrls3.masterWriteRate::.ruby.dir_cntrl3 14790416.575724435970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls3.masterWriteTotalLat::.ruby.dir_cntrl3  17636103750                       # Per-master write total memory access latency
system.mem_ctrls3.mergedWrBursts                  167                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numStayReadState               2082                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState               187                       # Number of times bus staying in WRITE state
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3          958                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total                958                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::.ruby.dir_cntrl3          395                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total               395                       # Number of write requests responded to by this memory
system.mem_ctrls3.pageHitRate                   47.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.perBankRdBursts::0               60                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1                9                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2               25                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3                8                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4               21                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5               42                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6               40                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7               97                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8               78                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9               17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10             106                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11              71                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12              62                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13              17                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14              41                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15              53                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0               13                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                4                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                3                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10              17                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11              58                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12              30                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               5                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14              14                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15              35                       # Per bank write bursts
system.mem_ctrls3.priorityMaxLatency     0.000603728250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean            65                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    52.686435                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev    49.303144                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::24-31            2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::32-39            2     18.18%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::40-47            2     18.18%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::48-55            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::56-63            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::80-87            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::136-143            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::176-183            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total           11                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdQLenPdf::0                    741                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                      5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                      1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.readBursts                      958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                  958                       # Read request sizes (log2)
system.mem_ctrls3.readReqs                        958                       # Number of read requests accepted
system.mem_ctrls3.readRowHitRate                39.49                       # Row buffer hit rate for reads
system.mem_ctrls3.readRowHits                     295                       # Number of row buffer hits during reads
system.mem_ctrls3.servicedByWrQ                   211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.totBusLat                   3735000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totGap                    856614500                       # Total gap between requests
system.mem_ctrls3.totMemAccLat               36799500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totQLat                    22793250                       # Total ticks spent queuing
system.mem_ctrls3.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean            18                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18              11    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total           11                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                    12                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                    11                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.writeBursts                     395                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                 395                       # Write request sizes (log2)
system.mem_ctrls3.writeReqs                       395                       # Number of write requests accepted
system.mem_ctrls3.writeRowHitRate               72.37                       # Row buffer hit rate for writes
system.mem_ctrls3.writeRowHits                    165                       # Number of row buffer hits during writes
system.mem_ctrls3_0.actBackEnergy            18082110                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.actEnergy                 1342320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy      199519950                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.averagePower           481.782203                       # Core power per rank (mW)
system.mem_ctrls3_0.memoryStateTime::IDLE      3678500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF     24180000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    126708250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    246685750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT     17947000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN    437571500                       # Time in different power states
system.mem_ctrls3_0.preBackEnergy             2320800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.preEnergy                  713460                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy       94729440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.readEnergy                2156280                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        57161520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        36515940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy             412777020                       # Total energy per rank (pJ)
system.mem_ctrls3_0.totalIdleTime           808339750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.writeEnergy                177480                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy            25555950                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.actEnergy                 2120580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy      254571120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.averagePower           519.102269                       # Core power per rank (mW)
system.mem_ctrls3_1.memoryStateTime::IDLE      2812000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF     27560000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     29317500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    207415250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT     31363250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN    558303000                       # Time in different power states
system.mem_ctrls3_1.preBackEnergy             2197440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.preEnergy                 1123320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy       79648800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.readEnergy                3177300                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        65151840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        10349340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy             444751770                       # Total energy per rank (pJ)
system.mem_ctrls3_1.totalIdleTime           794929750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.writeEnergy                856080                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement |         510     26.34%     26.34% |         463     23.92%     50.26% |         467     24.12%     74.38% |         496     25.62%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total         1936                      
system.ruby.Directory_Controller.Data    |         390     25.32%     25.32% |         380     24.68%     50.00% |         375     24.35%     74.35% |         395     25.65%    100.00%
system.ruby.Directory_Controller.Data::total         1540                      
system.ruby.Directory_Controller.Fetch   |         968     25.90%     25.90% |         908     24.30%     50.20% |         903     24.16%     74.36% |         958     25.64%    100.00%
system.ruby.Directory_Controller.Fetch::total         3737                      
system.ruby.Directory_Controller.I.Fetch |         968     25.90%     25.90% |         908     24.30%     50.20% |         903     24.16%     74.36% |         958     25.64%    100.00%
system.ruby.Directory_Controller.I.Fetch::total         3737                      
system.ruby.Directory_Controller.IM.Memory_Data |         967     25.89%     25.89% |         908     24.31%     50.20% |         903     24.18%     74.38% |         957     25.62%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total         3735                      
system.ruby.Directory_Controller.M.CleanReplacement |         510     26.34%     26.34% |         463     23.92%     50.26% |         467     24.12%     74.38% |         496     25.62%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total         1936                      
system.ruby.Directory_Controller.M.Data  |         390     25.32%     25.32% |         380     24.68%     50.00% |         375     24.35%     74.35% |         395     25.65%    100.00%
system.ruby.Directory_Controller.M.Data::total         1540                      
system.ruby.Directory_Controller.MI.Memory_Ack |         390     25.34%     25.34% |         380     24.69%     50.03% |         375     24.37%     74.40% |         394     25.60%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total         1539                      
system.ruby.Directory_Controller.Memory_Ack |         390     25.34%     25.34% |         380     24.69%     50.03% |         375     24.37%     74.40% |         394     25.60%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total         1539                      
system.ruby.Directory_Controller.Memory_Data |         967     25.89%     25.89% |         908     24.31%     50.20% |         903     24.18%     74.38% |         957     25.62%    100.00%
system.ruby.Directory_Controller.Memory_Data::total         3735                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples       133431                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |      133431    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total       133431                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.latency_hist_seqr::samples       138591                      
system.ruby.IFETCH.latency_hist_seqr::mean     5.880447                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.186957                      
system.ruby.IFETCH.latency_hist_seqr::stdev    38.208681                      
system.ruby.IFETCH.latency_hist_seqr     |      138166     99.69%     99.69% |         346      0.25%     99.94% |          17      0.01%     99.96% |           6      0.00%     99.96% |          11      0.01%     99.97% |          45      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total       138591                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         5160                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   132.082558                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    99.821947                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev   150.573410                      
system.ruby.IFETCH.miss_latency_hist_seqr |        4735     91.76%     91.76% |         346      6.71%     98.47% |          17      0.33%     98.80% |           6      0.12%     98.91% |          11      0.21%     99.13% |          45      0.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         5160                      
system.ruby.L1Cache_Controller.Ack       |           4      6.35%      6.35% |           4      6.35%     12.70% |           3      4.76%     17.46% |           5      7.94%     25.40% |           5      7.94%     33.33% |           6      9.52%     42.86% |           4      6.35%     49.21% |           3      4.76%     53.97% |           3      4.76%     58.73% |           3      4.76%     63.49% |           3      4.76%     68.25% |           3      4.76%     73.02% |           3      4.76%     77.78% |           4      6.35%     84.13% |           4      6.35%     90.48% |           6      9.52%    100.00%
system.ruby.L1Cache_Controller.Ack::total           63                      
system.ruby.L1Cache_Controller.Ack_all   |           4      7.27%      7.27% |           2      3.64%     10.91% |           2      3.64%     14.55% |           4      7.27%     21.82% |           4      7.27%     29.09% |           3      5.45%     34.55% |           4      7.27%     41.82% |           3      5.45%     47.27% |           3      5.45%     52.73% |           3      5.45%     58.18% |           3      5.45%     63.64% |           3      5.45%     69.09% |           3      5.45%     74.55% |           4      7.27%     81.82% |           4      7.27%     89.09% |           6     10.91%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total           55                      
system.ruby.L1Cache_Controller.Data      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.Data::total            5                      
system.ruby.L1Cache_Controller.DataS_fromL1 |           2      2.82%      2.82% |           3      4.23%      7.04% |           3      4.23%     11.27% |           6      8.45%     19.72% |           4      5.63%     25.35% |           6      8.45%     33.80% |           3      4.23%     38.03% |           5      7.04%     45.07% |           5      7.04%     52.11% |           5      7.04%     59.15% |           4      5.63%     64.79% |           3      4.23%     69.01% |           5      7.04%     76.06% |           4      5.63%     81.69% |           5      7.04%     88.73% |           8     11.27%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total           71                      
system.ruby.L1Cache_Controller.Data_Exclusive |        3903     87.81%     87.81% |          38      0.85%     88.66% |          41      0.92%     89.58% |          36      0.81%     90.39% |          34      0.76%     91.16% |          36      0.81%     91.97% |          38      0.85%     92.82% |          32      0.72%     93.54% |          35      0.79%     94.33% |          36      0.81%     95.14% |          36      0.81%     95.95% |          42      0.94%     96.90% |          35      0.79%     97.68% |          38      0.85%     98.54% |          34      0.76%     99.30% |          31      0.70%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total         4445                      
system.ruby.L1Cache_Controller.Data_all_Acks |        6224     81.87%     81.87% |          91      1.20%     83.07% |          90      1.18%     84.25% |          92      1.21%     85.46% |          93      1.22%     86.69% |          94      1.24%     87.92% |          95      1.25%     89.17% |          95      1.25%     90.42% |          95      1.25%     91.67% |          92      1.21%     92.88% |          97      1.28%     94.16% |          90      1.18%     95.34% |          92      1.21%     96.55% |          91      1.20%     97.75% |          87      1.14%     98.90% |          84      1.10%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total         7602                      
system.ruby.L1Cache_Controller.E.Fwd_GETS |           1     12.50%     12.50% |           1     12.50%     25.00% |           2     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           14                      
system.ruby.L1Cache_Controller.E.Inv     |           1      0.76%      0.76% |          10      7.58%      8.33% |          10      7.58%     15.91% |           8      6.06%     21.97% |          11      8.33%     30.30% |           8      6.06%     36.36% |           8      6.06%     42.42% |           7      5.30%     47.73% |           7      5.30%     53.03% |           9      6.82%     59.85% |           6      4.55%     64.39% |          22     16.67%     81.06% |           6      4.55%     85.61% |           6      4.55%     90.15% |           5      3.79%     93.94% |           8      6.06%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total          132                      
system.ruby.L1Cache_Controller.E.L1_Replacement |        3227     97.37%     97.37% |           5      0.15%     97.53% |           4      0.12%     97.65% |           6      0.18%     97.83% |           4      0.12%     97.95% |           5      0.15%     98.10% |           6      0.18%     98.28% |           5      0.15%     98.43% |           7      0.21%     98.64% |           6      0.18%     98.82% |           6      0.18%     99.00% |           6      0.18%     99.19% |           7      0.21%     99.40% |           7      0.21%     99.61% |           7      0.21%     99.82% |           6      0.18%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total         3314                      
system.ruby.L1Cache_Controller.E.LL      |          91     85.05%     85.05% |           2      1.87%     86.92% |           2      1.87%     88.79% |           1      0.93%     89.72% |           1      0.93%     90.65% |           1      0.93%     91.59% |           1      0.93%     92.52% |           1      0.93%     93.46% |           1      0.93%     94.39% |           1      0.93%     95.33% |           1      0.93%     96.26% |           1      0.93%     97.20% |           1      0.93%     98.13% |           1      0.93%     99.07% |           1      0.93%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.LL::total          107                      
system.ruby.L1Cache_Controller.E.Load    |        7319     93.03%     93.03% |          38      0.48%     93.52% |          39      0.50%     94.01% |          41      0.52%     94.53% |          38      0.48%     95.02% |          36      0.46%     95.47% |          40      0.51%     95.98% |          27      0.34%     96.33% |          34      0.43%     96.76% |          37      0.47%     97.23% |          29      0.37%     97.60% |          30      0.38%     97.98% |          37      0.47%     98.45% |          46      0.58%     99.03% |          40      0.51%     99.54% |          36      0.46%    100.00%
system.ruby.L1Cache_Controller.E.Load::total         7867                      
system.ruby.L1Cache_Controller.E.Store   |         579     67.72%     67.72% |          19      2.22%     69.94% |          22      2.57%     72.51% |          20      2.34%     74.85% |          17      1.99%     76.84% |          21      2.46%     79.30% |          20      2.34%     81.64% |          17      1.99%     83.63% |          18      2.11%     85.73% |          18      2.11%     87.84% |          21      2.46%     90.29% |          11      1.29%     91.58% |          19      2.22%     93.80% |          20      2.34%     96.14% |          18      2.11%     98.25% |          15      1.75%    100.00%
system.ruby.L1Cache_Controller.E.Store::total          855                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          28     35.44%     35.44% |           3      3.80%     39.24% |           6      7.59%     46.84% |           4      5.06%     51.90% |           2      2.53%     54.43% |           4      5.06%     59.49% |           6      7.59%     67.09% |           4      5.06%     72.15% |           2      2.53%     74.68% |           2      2.53%     77.22% |           2      2.53%     79.75% |           3      3.80%     83.54% |           2      2.53%     86.08% |           4      5.06%     91.14% |           3      3.80%     94.94% |           4      5.06%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total           79                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           3      4.35%      4.35% |           4      5.80%     10.14% |           4      5.80%     15.94% |           3      4.35%     20.29% |           5      7.25%     27.54% |           3      4.35%     31.88% |           4      5.80%     37.68% |           4      5.80%     43.48% |           6      8.70%     52.17% |           6      8.70%     60.87% |           6      8.70%     69.57% |           5      7.25%     76.81% |           6      8.70%     85.51% |           3      4.35%     89.86% |           4      5.80%     95.65% |           3      4.35%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           69                      
system.ruby.L1Cache_Controller.I.Ifetch  |           1      2.94%      2.94% |           3      8.82%     11.76% |           3      8.82%     20.59% |           3      8.82%     29.41% |           3      8.82%     38.24% |           3      8.82%     47.06% |           3      8.82%     55.88% |           3      8.82%     64.71% |           3      8.82%     73.53% |           2      5.88%     79.41% |           2      5.88%     85.29% |           1      2.94%     88.24% |           1      2.94%     91.18% |           1      2.94%     94.12% |           0      0.00%     94.12% |           2      5.88%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total           34                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          20     16.81%     16.81% |           8      6.72%     23.53% |           8      6.72%     30.25% |           7      5.88%     36.13% |           7      5.88%     42.02% |           8      6.72%     48.74% |           8      6.72%     55.46% |           6      5.04%     60.50% |           7      5.88%     66.39% |           8      6.72%     73.11% |           7      5.88%     78.99% |           7      5.88%     84.87% |           6      5.04%     89.92% |           6      5.04%     94.96% |           4      3.36%     98.32% |           2      1.68%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          119                      
system.ruby.L1Cache_Controller.I.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.LL::total            6                      
system.ruby.L1Cache_Controller.I.Load    |           3      0.72%      0.72% |          27      6.46%      7.18% |          30      7.18%     14.35% |          28      6.70%     21.05% |          26      6.22%     27.27% |          27      6.46%     33.73% |          27      6.46%     40.19% |          26      6.22%     46.41% |          27      6.46%     52.87% |          27      6.46%     59.33% |          28      6.70%     66.03% |          34      8.13%     74.16% |          28      6.70%     80.86% |          29      6.94%     87.80% |          25      5.98%     93.78% |          26      6.22%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          418                      
system.ruby.L1Cache_Controller.I.Store   |           2      0.57%      0.57% |          22      6.29%      6.86% |          24      6.86%     13.71% |          24      6.86%     20.57% |          23      6.57%     27.14% |          25      7.14%     34.29% |          25      7.14%     41.43% |          23      6.57%     48.00% |          24      6.86%     54.86% |          21      6.00%     60.86% |          26      7.43%     68.29% |          19      5.43%     73.71% |          25      7.14%     80.86% |          25      7.14%     88.00% |          22      6.29%     94.29% |          20      5.71%    100.00%
system.ruby.L1Cache_Controller.I.Store::total          350                      
system.ruby.L1Cache_Controller.IL.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           2     33.33%     50.00% |           3     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Ack::total            6                      
system.ruby.L1Cache_Controller.IL.Data   |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           1     20.00%     40.00% |           1     20.00%     60.00% |           0      0.00%     60.00% |           1     20.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data::total            5                      
system.ruby.L1Cache_Controller.IL.Data_all_Acks |          53     88.33%     88.33% |           0      0.00%     88.33% |           0      0.00%     88.33% |           0      0.00%     88.33% |           0      0.00%     88.33% |           1      1.67%     90.00% |           0      0.00%     90.00% |           1      1.67%     91.67% |           1      1.67%     93.33% |           1      1.67%     95.00% |           1      1.67%     96.67% |           1      1.67%     98.33% |           1      1.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IL.Data_all_Acks::total           60                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |        1681     73.02%     73.02% |          41      1.78%     74.80% |          41      1.78%     76.59% |          42      1.82%     78.41% |          42      1.82%     80.23% |          43      1.87%     82.10% |          44      1.91%     84.01% |          42      1.82%     85.84% |          42      1.82%     87.66% |          40      1.74%     89.40% |          44      1.91%     91.31% |          38      1.65%     92.96% |          42      1.82%     94.79% |          42      1.82%     96.61% |          39      1.69%     98.31% |          39      1.69%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total         2302                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |           2      2.82%      2.82% |           3      4.23%      7.04% |           3      4.23%     11.27% |           6      8.45%     19.72% |           4      5.63%     25.35% |           6      8.45%     33.80% |           3      4.23%     38.03% |           5      7.04%     45.07% |           5      7.04%     52.11% |           5      7.04%     59.15% |           4      5.63%     64.79% |           3      4.23%     69.01% |           5      7.04%     76.06% |           4      5.63%     81.69% |           5      7.04%     88.73% |           8     11.27%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total           71                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |        3903     87.81%     87.81% |          38      0.85%     88.66% |          41      0.92%     89.58% |          36      0.81%     90.39% |          34      0.76%     91.16% |          36      0.81%     91.97% |          38      0.85%     92.82% |          32      0.72%     93.54% |          35      0.79%     94.33% |          36      0.81%     95.14% |          36      0.81%     95.95% |          42      0.94%     96.90% |          35      0.79%     97.68% |          38      0.85%     98.54% |          34      0.76%     99.30% |          31      0.70%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total         4445                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        4490     85.72%     85.72% |          50      0.95%     86.67% |          48      0.92%     87.59% |          50      0.95%     88.55% |          51      0.97%     89.52% |          50      0.95%     90.47% |          51      0.97%     91.45% |          52      0.99%     92.44% |          52      0.99%     93.43% |          51      0.97%     94.41% |          52      0.99%     95.40% |          50      0.95%     96.35% |          49      0.94%     97.29% |          49      0.94%     98.22% |          48      0.92%     99.14% |          45      0.86%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total         5238                      
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Inv::total            2                      
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            2                      
system.ruby.L1Cache_Controller.Ifetch    |      120316     86.81%     86.81% |        1144      0.83%     87.64% |        1297      0.94%     88.58% |        1264      0.91%     89.49% |        1161      0.84%     90.32% |        1265      0.91%     91.24% |        1232      0.89%     92.13% |        1154      0.83%     92.96% |        1155      0.83%     93.79% |        1112      0.80%     94.59% |        1247      0.90%     95.49% |         973      0.70%     96.20% |        1215      0.88%     97.07% |        1280      0.92%     98.00% |        1124      0.81%     98.81% |        1652      1.19%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total       138591                      
system.ruby.L1Cache_Controller.Inv       |        1288     54.21%     54.21% |          78      3.28%     57.49% |          83      3.49%     60.98% |          79      3.32%     64.31% |          75      3.16%     67.47% |          79      3.32%     70.79% |          77      3.24%     74.03% |          74      3.11%     77.15% |          73      3.07%     80.22% |          68      2.86%     83.08% |          75      3.16%     86.24% |          75      3.16%     89.39% |          72      3.03%     92.42% |          69      2.90%     95.33% |          57      2.40%     97.73% |          54      2.27%    100.00%
system.ruby.L1Cache_Controller.Inv::total         2376                      
system.ruby.L1Cache_Controller.L.Fwd_GETS |           0      0.00%      0.00% |           1     12.50%     12.50% |           1     12.50%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETS::total            8                      
system.ruby.L1Cache_Controller.L.Fwd_GETX |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00%
system.ruby.L1Cache_Controller.L.Fwd_GETX::total            8                      
system.ruby.L1Cache_Controller.L.LL      |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.00%      5.00% |           1      5.00%     10.00% |           1      5.00%     15.00% |           1      5.00%     20.00% |           1      5.00%     25.00% |           1      5.00%     30.00% |           1      5.00%     35.00% |           1      5.00%     40.00% |           1      5.00%     45.00% |           1      5.00%     50.00% |           1      5.00%     55.00% |           0      0.00%     55.00% |           0      0.00%     55.00% |           9     45.00%    100.00%
system.ruby.L1Cache_Controller.L.LL::total           20                      
system.ruby.L1Cache_Controller.L.Load    |         315     88.48%     88.48% |           2      0.56%     89.04% |           2      0.56%     89.61% |           2      0.56%     90.17% |           2      0.56%     90.73% |           2      0.56%     91.29% |           2      0.56%     91.85% |           2      0.56%     92.42% |           2      0.56%     92.98% |           1      0.28%     93.26% |           2      0.56%     93.82% |           2      0.56%     94.38% |           2      0.56%     94.94% |           2      0.56%     95.51% |           2      0.56%     96.07% |          14      3.93%    100.00%
system.ruby.L1Cache_Controller.L.Load::total          356                      
system.ruby.L1Cache_Controller.L.Store   |         328     82.41%     82.41% |           3      0.75%     83.17% |           3      0.75%     83.92% |           3      0.75%     84.67% |           4      1.01%     85.68% |           4      1.01%     86.68% |           4      1.01%     87.69% |           4      1.01%     88.69% |           4      1.01%     89.70% |           4      1.01%     90.70% |           4      1.01%     91.71% |           4      1.01%     92.71% |           4      1.01%     93.72% |           4      1.01%     94.72% |           4      1.01%     95.73% |          17      4.27%    100.00%
system.ruby.L1Cache_Controller.L.Store::total          398                      
system.ruby.L1Cache_Controller.L.Unlock  |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.L.Unlock::total          323                      
system.ruby.L1Cache_Controller.L1_Replacement |       10091     93.35%     93.35% |          48      0.44%     93.79% |          46      0.43%     94.22% |          48      0.44%     94.66% |          48      0.44%     95.11% |          49      0.45%     95.56% |          50      0.46%     96.02% |          48      0.44%     96.47% |          49      0.45%     96.92% |          51      0.47%     97.39% |          49      0.45%     97.84% |          49      0.45%     98.30% |          46      0.43%     98.72% |          47      0.43%     99.16% |          48      0.44%     99.60% |          43      0.40%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total        10810                      
system.ruby.L1Cache_Controller.LL        |         255     74.34%     74.34% |           4      1.17%     75.51% |           5      1.46%     76.97% |           5      1.46%     78.43% |           5      1.46%     79.88% |           5      1.46%     81.34% |           5      1.46%     82.80% |           5      1.46%     84.26% |           5      1.46%     85.71% |           5      1.46%     87.17% |           5      1.46%     88.63% |           5      1.46%     90.09% |           5      1.46%     91.55% |           4      1.17%     92.71% |           4      1.17%     93.88% |          21      6.12%    100.00%
system.ruby.L1Cache_Controller.LL::total          343                      
system.ruby.L1Cache_Controller.Load      |       20031     85.70%     85.70% |         216      0.92%     86.63% |         247      1.06%     87.68% |         239      1.02%     88.70% |         216      0.92%     89.63% |         240      1.03%     90.66% |         232      0.99%     91.65% |         215      0.92%     92.57% |         216      0.92%     93.49% |         207      0.89%     94.38% |         236      1.01%     95.39% |         175      0.75%     96.14% |         229      0.98%     97.12% |         246      1.05%     98.17% |         212      0.91%     99.08% |         216      0.92%    100.00%
system.ruby.L1Cache_Controller.Load::total        23373                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          27     42.86%     42.86% |           1      1.59%     44.44% |           3      4.76%     49.21% |           3      4.76%     53.97% |           2      3.17%     57.14% |           3      4.76%     61.90% |           3      4.76%     66.67% |           3      4.76%     71.43% |           2      3.17%     74.60% |           2      3.17%     77.78% |           2      3.17%     80.95% |           2      3.17%     84.13% |           2      3.17%     87.30% |           3      4.76%     92.06% |           2      3.17%     95.24% |           3      4.76%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total           63                      
system.ruby.L1Cache_Controller.M.Fwd_GETX |           2      4.26%      4.26% |           3      6.38%     10.64% |           3      6.38%     17.02% |           2      4.26%     21.28% |           3      6.38%     27.66% |           2      4.26%     31.91% |           3      6.38%     38.30% |           3      6.38%     44.68% |           4      8.51%     53.19% |           4      8.51%     61.70% |           4      8.51%     70.21% |           3      6.38%     76.60% |           4      8.51%     85.11% |           2      4.26%     89.36% |           3      6.38%     95.74% |           2      4.26%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETX::total           47                      
system.ruby.L1Cache_Controller.M.Inv     |           4      0.57%      0.57% |          48      6.80%      7.37% |          51      7.22%     14.59% |          51      7.22%     21.81% |          46      6.52%     28.33% |          51      7.22%     35.55% |          50      7.08%     42.63% |          47      6.66%     49.29% |          47      6.66%     55.95% |          42      5.95%     61.90% |          52      7.37%     69.26% |          37      5.24%     74.50% |          50      7.08%     81.59% |          50      7.08%     88.67% |          44      6.23%     94.90% |          36      5.10%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          706                      
system.ruby.L1Cache_Controller.M.L1_Replacement |        2368     93.89%     93.89% |          10      0.40%     94.29% |           9      0.36%     94.65% |           9      0.36%     95.00% |          12      0.48%     95.48% |          11      0.44%     95.92% |          10      0.40%     96.31% |          10      0.40%     96.71% |          10      0.40%     97.11% |          12      0.48%     97.58% |          10      0.40%     97.98% |          11      0.44%     98.41% |           8      0.32%     98.73% |           9      0.36%     99.09% |          11      0.44%     99.52% |          12      0.48%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total         2522                      
system.ruby.L1Cache_Controller.M.LL      |         109     82.58%     82.58% |           1      0.76%     83.33% |           1      0.76%     84.09% |           1      0.76%     84.85% |           1      0.76%     85.61% |           1      0.76%     86.36% |           1      0.76%     87.12% |           1      0.76%     87.88% |           1      0.76%     88.64% |           1      0.76%     89.39% |           1      0.76%     90.15% |           1      0.76%     90.91% |           1      0.76%     91.67% |           1      0.76%     92.42% |           1      0.76%     93.18% |           9      6.82%    100.00%
system.ruby.L1Cache_Controller.M.LL::total          132                      
system.ruby.L1Cache_Controller.M.Load    |        8451     81.79%     81.79% |         123      1.19%     82.98% |         147      1.42%     84.41% |         137      1.33%     85.73% |         123      1.19%     86.92% |         143      1.38%     88.31% |         134      1.30%     89.61% |         122      1.18%     90.79% |         123      1.19%     91.98% |         108      1.05%     93.02% |         137      1.33%     94.35% |          82      0.79%     95.14% |         132      1.28%     96.42% |         141      1.36%     97.78% |         116      1.12%     98.91% |         113      1.09%    100.00%
system.ruby.L1Cache_Controller.M.Load::total        10332                      
system.ruby.L1Cache_Controller.M.Store   |       13668     89.80%     89.80% |         103      0.68%     90.48% |         113      0.74%     91.22% |         110      0.72%     91.94% |         102      0.67%     92.61% |         107      0.70%     93.32% |         104      0.68%     94.00% |         102      0.67%     94.67% |         101      0.66%     95.34% |          99      0.65%     95.99% |         104      0.68%     96.67% |          95      0.62%     97.29% |         105      0.69%     97.98% |         111      0.73%     98.71% |         102      0.67%     99.38% |          94      0.62%    100.00%
system.ruby.L1Cache_Controller.M.Store::total        15220                      
system.ruby.L1Cache_Controller.M_I.Load  |           3    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.Load::total            3                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |        5595     95.87%     95.87% |          15      0.26%     96.13% |          13      0.22%     96.35% |          15      0.26%     96.61% |          16      0.27%     96.88% |          16      0.27%     97.16% |          16      0.27%     97.43% |          15      0.26%     97.69% |          17      0.29%     97.98% |          18      0.31%     98.29% |          16      0.27%     98.56% |          17      0.29%     98.85% |          15      0.26%     99.11% |          16      0.27%     99.38% |          18      0.31%     99.69% |          18      0.31%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total         5836                      
system.ruby.L1Cache_Controller.NP.Ifetch |        4485     87.50%     87.50% |          43      0.84%     88.33% |          43      0.84%     89.17% |          43      0.84%     90.01% |          43      0.84%     90.85% |          43      0.84%     91.69% |          43      0.84%     92.53% |          43      0.84%     93.37% |          43      0.84%     94.21% |          43      0.84%     95.04% |          43      0.84%     95.88% |          43      0.84%     96.72% |          43      0.84%     97.56% |          43      0.84%     98.40% |          43      0.84%     99.24% |          39      0.76%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total         5126                      
system.ruby.L1Cache_Controller.NP.Inv    |        1262     91.45%     91.45% |          11      0.80%     92.25% |          10      0.72%     92.97% |           9      0.65%     93.62% |           9      0.65%     94.28% |           9      0.65%     94.93% |           9      0.65%     95.58% |          10      0.72%     96.30% |           9      0.65%     96.96% |           8      0.58%     97.54% |           8      0.58%     98.12% |           7      0.51%     98.62% |           8      0.58%     99.20% |           6      0.43%     99.64% |           3      0.22%     99.86% |           2      0.14%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         1380                      
system.ruby.L1Cache_Controller.NP.LL     |          53    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.LL::total           53                      
system.ruby.L1Cache_Controller.NP.Load   |        3906     93.33%     93.33% |          18      0.43%     93.76% |          17      0.41%     94.17% |          19      0.45%     94.62% |          18      0.43%     95.05% |          19      0.45%     95.51% |          20      0.48%     95.99% |          18      0.43%     96.42% |          19      0.45%     96.87% |          21      0.50%     97.37% |          19      0.45%     97.83% |          19      0.45%     98.28% |          17      0.41%     98.69% |          18      0.43%     99.12% |          19      0.45%     99.57% |          18      0.43%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total         4185                      
system.ruby.L1Cache_Controller.NP.Store  |        1679     85.75%     85.75% |          19      0.97%     86.72% |          18      0.92%     87.64% |          18      0.92%     88.56% |          19      0.97%     89.53% |          19      0.97%     90.50% |          19      0.97%     91.47% |          19      0.97%     92.44% |          19      0.97%     93.41% |          19      0.97%     94.38% |          19      0.97%     95.35% |          19      0.97%     96.32% |          18      0.92%     97.24% |          18      0.92%     98.16% |          18      0.92%     99.08% |          18      0.92%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total         1958                      
system.ruby.L1Cache_Controller.S.Ifetch  |      115830     86.81%     86.81% |        1098      0.82%     87.63% |        1251      0.94%     88.57% |        1218      0.91%     89.48% |        1115      0.84%     90.32% |        1219      0.91%     91.23% |        1186      0.89%     92.12% |        1108      0.83%     92.95% |        1109      0.83%     93.78% |        1067      0.80%     94.58% |        1202      0.90%     95.48% |         929      0.70%     96.18% |        1171      0.88%     97.06% |        1236      0.93%     97.98% |        1081      0.81%     98.79% |        1611      1.21%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total       133431                      
system.ruby.L1Cache_Controller.S.Inv     |          21     14.09%     14.09% |           9      6.04%     20.13% |          11      7.38%     27.52% |          11      7.38%     34.90% |           8      5.37%     40.27% |          10      6.71%     46.98% |          10      6.71%     53.69% |          10      6.71%     60.40% |           9      6.04%     66.44% |           8      5.37%     71.81% |           9      6.04%     77.85% |           8      5.37%     83.22% |           7      4.70%     87.92% |           7      4.70%     92.62% |           5      3.36%     95.97% |           6      4.03%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total          149                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        4476     92.19%     92.19% |          25      0.51%     92.71% |          25      0.51%     93.22% |          26      0.54%     93.76% |          25      0.51%     94.27% |          25      0.51%     94.79% |          26      0.54%     95.32% |          27      0.56%     95.88% |          25      0.51%     96.40% |          25      0.51%     96.91% |          26      0.54%     97.45% |          25      0.51%     97.96% |          25      0.51%     98.48% |          25      0.51%     98.99% |          26      0.54%     99.53% |          23      0.47%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total         4855                      
system.ruby.L1Cache_Controller.S.LL      |           2      8.00%      8.00% |           1      4.00%     12.00% |           0      0.00%     12.00% |           1      4.00%     16.00% |           2      8.00%     24.00% |           2      8.00%     32.00% |           1      4.00%     36.00% |           1      4.00%     40.00% |           2      8.00%     48.00% |           2      8.00%     56.00% |           1      4.00%     60.00% |           1      4.00%     64.00% |           2      8.00%     72.00% |           2      8.00%     80.00% |           2      8.00%     88.00% |           3     12.00%    100.00%
system.ruby.L1Cache_Controller.S.LL::total           25                      
system.ruby.L1Cache_Controller.S.Load    |          34     16.04%     16.04% |           8      3.77%     19.81% |          12      5.66%     25.47% |          12      5.66%     31.13% |           9      4.25%     35.38% |          13      6.13%     41.51% |           9      4.25%     45.75% |          20      9.43%     55.19% |          11      5.19%     60.38% |          13      6.13%     66.51% |          21      9.91%     76.42% |           8      3.77%     80.19% |          13      6.13%     86.32% |          10      4.72%     91.04% |          10      4.72%     95.75% |           9      4.25%    100.00%
system.ruby.L1Cache_Controller.S.Load::total          212                      
system.ruby.L1Cache_Controller.S.Store   |           2      6.25%      6.25% |           1      3.12%      9.38% |           1      3.12%     12.50% |           2      6.25%     18.75% |           2      6.25%     25.00% |           2      6.25%     31.25% |           2      6.25%     37.50% |           2      6.25%     43.75% |           2      6.25%     50.00% |           2      6.25%     56.25% |           2      6.25%     62.50% |           2      6.25%     68.75% |           2      6.25%     75.00% |           2      6.25%     81.25% |           2      6.25%     87.50% |           4     12.50%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           32                      
system.ruby.L1Cache_Controller.SL.Ack    |           2      7.69%      7.69% |           3     11.54%     19.23% |           1      3.85%     23.08% |           3     11.54%     34.62% |           1      3.85%     38.46% |           1      3.85%     42.31% |           2      7.69%     50.00% |           1      3.85%     53.85% |           1      3.85%     57.69% |           1      3.85%     61.54% |           1      3.85%     65.38% |           1      3.85%     69.23% |           1      3.85%     73.08% |           2      7.69%     80.77% |           2      7.69%     88.46% |           3     11.54%    100.00%
system.ruby.L1Cache_Controller.SL.Ack::total           26                      
system.ruby.L1Cache_Controller.SL.Ack_all |           2      8.33%      8.33% |           1      4.17%     12.50% |           1      4.17%     16.67% |           2      8.33%     25.00% |           2      8.33%     33.33% |           1      4.17%     37.50% |           2      8.33%     45.83% |           1      4.17%     50.00% |           1      4.17%     54.17% |           1      4.17%     58.33% |           1      4.17%     62.50% |           1      4.17%     66.67% |           1      4.17%     70.83% |           2      8.33%     79.17% |           2      8.33%     87.50% |           3     12.50%    100.00%
system.ruby.L1Cache_Controller.SL.Ack_all::total           24                      
system.ruby.L1Cache_Controller.SL.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.SL.Inv::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           2      6.45%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           2      6.45%     83.87% |           2      6.45%     90.32% |           3      9.68%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           31                      
system.ruby.L1Cache_Controller.SM.Ack_all |           2      6.45%      6.45% |           1      3.23%      9.68% |           1      3.23%     12.90% |           2      6.45%     19.35% |           2      6.45%     25.81% |           2      6.45%     32.26% |           2      6.45%     38.71% |           2      6.45%     45.16% |           2      6.45%     51.61% |           2      6.45%     58.06% |           2      6.45%     64.52% |           2      6.45%     70.97% |           2      6.45%     77.42% |           2      6.45%     83.87% |           2      6.45%     90.32% |           3      9.68%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total           31                      
system.ruby.L1Cache_Controller.SM.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L1Cache_Controller.SM.Inv::total            1                      
system.ruby.L1Cache_Controller.Store     |       16258     86.42%     86.42% |         167      0.89%     87.31% |         181      0.96%     88.27% |         177      0.94%     89.21% |         167      0.89%     90.10% |         178      0.95%     91.04% |         174      0.92%     91.97% |         167      0.89%     92.86% |         168      0.89%     93.75% |         163      0.87%     94.62% |         176      0.94%     95.55% |         150      0.80%     96.35% |         173      0.92%     97.27% |         180      0.96%     98.22% |         166      0.88%     99.11% |         168      0.89%    100.00%
system.ruby.L1Cache_Controller.Store::total        18813                      
system.ruby.L1Cache_Controller.Unlock    |         255     78.95%     78.95% |           4      1.24%     80.19% |           4      1.24%     81.42% |           4      1.24%     82.66% |           4      1.24%     83.90% |           4      1.24%     85.14% |           4      1.24%     86.38% |           4      1.24%     87.62% |           4      1.24%     88.85% |           4      1.24%     90.09% |           4      1.24%     91.33% |           4      1.24%     92.57% |           4      1.24%     93.81% |           4      1.24%     95.05% |           4      1.24%     96.28% |          12      3.72%    100.00%
system.ruby.L1Cache_Controller.Unlock::total          323                      
system.ruby.L1Cache_Controller.WB_Ack    |        5595     95.87%     95.87% |          15      0.26%     96.13% |          13      0.22%     96.35% |          15      0.26%     96.61% |          16      0.27%     96.88% |          16      0.27%     97.16% |          16      0.27%     97.43% |          15      0.26%     97.69% |          17      0.29%     97.98% |          18      0.31%     98.29% |          16      0.27%     98.56% |          17      0.29%     98.85% |          15      0.26%     99.11% |          16      0.27%     99.38% |          18      0.31%     99.69% |          18      0.31%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total         5836                      
system.ruby.L2Cache_Controller.Ack       |           1      0.74%      0.74% |           0      0.00%      0.74% |          29     21.32%     22.06% |          22     16.18%     38.24% |          10      7.35%     45.59% |           0      0.00%     45.59% |           2      1.47%     47.06% |           7      5.15%     52.21% |           0      0.00%     52.21% |           0      0.00%     52.21% |          16     11.76%     63.97% |          29     21.32%     85.29% |           5      3.68%     88.97% |           2      1.47%     90.44% |           2      1.47%     91.91% |          11      8.09%    100.00%
system.ruby.L2Cache_Controller.Ack::total          136                      
system.ruby.L2Cache_Controller.Ack_all   |          68      4.64%      4.64% |          60      4.09%      8.73% |          75      5.12%     13.85% |         101      6.89%     20.74% |         140      9.55%     30.29% |          73      4.98%     35.27% |          76      5.18%     40.45% |         103      7.03%     47.48% |          85      5.80%     53.27% |          66      4.50%     57.78% |         106      7.23%     65.01% |         105      7.16%     72.17% |         153     10.44%     82.61% |          91      6.21%     88.81% |          81      5.53%     94.34% |          83      5.66%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total         1466                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |         371      5.41%      5.41% |         569      8.29%     13.70% |         315      4.59%     18.29% |         393      5.73%     24.02% |         614      8.95%     32.96% |         481      7.01%     39.97% |         240      3.50%     43.47% |         296      4.31%     47.78% |         218      3.18%     50.96% |         225      3.28%     54.24% |         314      4.58%     58.82% |         609      8.87%     67.69% |        1006     14.66%     82.35% |         549      8.00%     90.35% |         370      5.39%     95.74% |         292      4.26%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total         6862                      
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean::total            6                      
system.ruby.L2Cache_Controller.IM.Mem_Data |          68      5.48%      5.48% |          76      6.13%     11.61% |          74      5.97%     17.58% |          33      2.66%     20.24% |          36      2.90%     23.15% |          30      2.42%     25.56% |          29      2.34%     27.90% |          35      2.82%     30.73% |          34      2.74%     33.47% |          32      2.58%     36.05% |          80      6.45%     42.50% |         339     27.34%     69.84% |         117      9.44%     79.27% |          75      6.05%     85.32% |          99      7.98%     93.31% |          83      6.69%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total         1240                      
system.ruby.L2Cache_Controller.IS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |           2     11.11%     11.11% |           0      0.00%     11.11% |           6     33.33%     44.44% |           0      0.00%     44.44% |           1      5.56%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           5     27.78%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           0      0.00%     77.78% |           1      5.56%     83.33% |           3     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total           18                      
system.ruby.L2Cache_Controller.IS.Mem_Data |          72      5.06%      5.06% |          63      4.42%      9.48% |          80      5.62%     15.10% |         108      7.58%     22.68% |         147     10.32%     33.01% |          82      5.76%     38.76% |          82      5.76%     44.52% |         110      7.72%     52.25% |          93      6.53%     58.78% |          71      4.99%     63.76% |          89      6.25%     70.01% |          87      6.11%     76.12% |          85      5.97%     82.09% |          86      6.04%     88.13% |          84      5.90%     94.03% |          85      5.97%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total         1424                      
system.ruby.L2Cache_Controller.ISS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean::total           14                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |          42      3.93%      3.93% |          50      4.67%      8.60% |          46      4.30%     12.90% |          43      4.02%     16.92% |          54      5.05%     21.96% |          27      2.52%     24.49% |          22      2.06%     26.54% |          55      5.14%     31.68% |          30      2.80%     34.49% |          30      2.80%     37.29% |          64      5.98%     43.27% |          63      5.89%     49.16% |         400     37.38%     86.54% |          55      5.14%     91.68% |          54      5.05%     96.73% |          35      3.27%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total         1070                      
system.ruby.L2Cache_Controller.I_I.Ack   |           0      0.00%      0.00% |           0      0.00%      0.00% |          29     22.66%     22.66% |          21     16.41%     39.06% |          10      7.81%     46.88% |           0      0.00%     46.88% |           0      0.00%     46.88% |           7      5.47%     52.34% |           0      0.00%     52.34% |           0      0.00%     52.34% |          14     10.94%     63.28% |          29     22.66%     85.94% |           5      3.91%     89.84% |           1      0.78%     90.62% |           1      0.78%     91.41% |          11      8.59%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack::total          128                      
system.ruby.L2Cache_Controller.I_I.Ack_all |          66      4.97%      4.97% |          59      4.44%      9.41% |          74      5.57%     14.98% |          99      7.45%     22.44% |         140     10.54%     32.98% |          73      5.50%     38.48% |          75      5.65%     44.13% |         103      7.76%     51.88% |          85      6.40%     58.28% |          66      4.97%     63.25% |          84      6.33%     69.58% |          84      6.33%     75.90% |          81      6.10%     82.00% |          81      6.10%     88.10% |          80      6.02%     94.13% |          78      5.87%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1328                      
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.L1_GETS   |         236      4.93%      4.93% |         415      8.67%     13.60% |         188      3.93%     17.53% |         310      6.48%     24.00% |         523     10.93%     34.93% |         385      8.04%     42.97% |         149      3.11%     46.08% |         184      3.84%     49.93% |         123      2.57%     52.50% |         164      3.43%     55.92% |         232      4.85%     60.77% |         248      5.18%     65.95% |         863     18.03%     83.98% |         403      8.42%     92.40% |         160      3.34%     95.74% |         204      4.26%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total         4787                      
system.ruby.L2Cache_Controller.L1_GETX   |         142      5.63%      5.63% |         170      6.74%     12.36% |         127      5.03%     17.39% |          84      3.33%     20.72% |          91      3.61%     24.33% |         113      4.48%     28.80% |          93      3.68%     32.49% |         113      4.48%     36.97% |          97      3.84%     40.81% |          61      2.42%     43.23% |         101      4.00%     47.23% |         467     18.50%     65.73% |         278     11.01%     76.74% |         147      5.82%     82.57% |         225      8.91%     91.48% |         215      8.52%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total         2524                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |         230      4.46%      4.46% |         179      3.47%      7.92% |         450      8.72%     16.64% |         271      5.25%     21.89% |         308      5.97%     27.86% |         280      5.42%     33.28% |         291      5.64%     38.92% |         289      5.60%     44.52% |         274      5.31%     49.83% |         187      3.62%     53.45% |         471      9.12%     62.57% |         572     11.08%     73.65% |         310      6.01%     79.66% |         299      5.79%     85.45% |         275      5.33%     90.78% |         476      9.22%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total         5162                      
system.ruby.L2Cache_Controller.L1_PUTX   |         325      5.57%      5.57% |         537      9.20%     14.77% |         257      4.40%     19.17% |         388      6.65%     25.82% |         602     10.32%     36.14% |         474      8.12%     44.26% |         232      3.98%     48.24% |         284      4.87%     53.10% |         214      3.67%     56.77% |         222      3.80%     60.57% |         276      4.73%     65.30% |         300      5.14%     70.44% |         613     10.50%     80.95% |         510      8.74%     89.68% |         354      6.07%     95.75% |         248      4.25%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total         5836                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          16     28.07%     28.07% |           0      0.00%     28.07% |          15     26.32%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           0      0.00%     54.39% |           1      1.75%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |           0      0.00%     56.14% |          25     43.86%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total           57                      
system.ruby.L2Cache_Controller.L2_Replacement |          63      7.00%      7.00% |          67      7.44%     14.44% |          66      7.33%     21.78% |          41      4.56%     26.33% |          37      4.11%     30.44% |          29      3.22%     33.67% |          28      3.11%     36.78% |          37      4.11%     40.89% |          32      3.56%     44.44% |          28      3.11%     47.56% |          71      7.89%     55.44% |          62      6.89%     62.33% |          78      8.67%     71.00% |          76      8.44%     79.44% |         101     11.22%     90.67% |          84      9.33%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total          900                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |         103      3.73%      3.73% |         106      3.84%      7.57% |         118      4.28%     11.85% |         127      4.60%     16.45% |         184      6.67%     23.12% |          94      3.41%     26.52% |          89      3.22%     29.75% |         147      5.33%     35.07% |         109      3.95%     39.02% |          89      3.22%     42.25% |         146      5.29%     47.54% |         422     15.29%     62.83% |         679     24.60%     87.43% |         124      4.49%     91.92% |         120      4.35%     96.27% |         103      3.73%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total         2760                      
system.ruby.L2Cache_Controller.M.L1_GETS |         176      5.21%      5.21% |         349     10.33%     15.54% |         127      3.76%     19.30% |         266      7.87%     27.18% |         469     13.88%     41.06% |         341     10.09%     51.15% |         125      3.70%     54.85% |         128      3.79%     58.64% |          91      2.69%     61.34% |         134      3.97%     65.30% |         149      4.41%     69.72% |         160      4.74%     74.45% |         334      9.89%     84.34% |         347     10.27%     94.61% |          91      2.69%     97.31% |          91      2.69%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total         3378                      
system.ruby.L2Cache_Controller.M.L1_GETX |          54      5.08%      5.08% |          80      7.53%     12.61% |          53      4.99%     17.59% |          49      4.61%     22.20% |          49      4.61%     26.81% |          80      7.53%     34.34% |          60      5.64%     39.98% |          71      6.68%     46.66% |          62      5.83%     52.49% |          29      2.73%     55.22% |          21      1.98%     57.20% |          49      4.61%     61.81% |         158     14.86%     76.67% |          72      6.77%     83.44% |         125     11.76%     95.20% |          51      4.80%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total         1063                      
system.ruby.L2Cache_Controller.M.L2_Replacement |          61      7.36%      7.36% |          67      8.08%     15.44% |          52      6.27%     21.71% |          39      4.70%     26.42% |          37      4.46%     30.88% |          28      3.38%     34.26% |          27      3.26%     37.52% |          37      4.46%     41.98% |          32      3.86%     45.84% |          28      3.38%     49.22% |          69      8.32%     57.54% |          61      7.36%     64.90% |          62      7.48%     72.38% |          59      7.12%     79.49% |          92     11.10%     90.59% |          78      9.41%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total          829                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |          27      5.60%      5.60% |          34      7.05%     12.66% |          21      4.36%     17.01% |          27      5.60%     22.61% |          43      8.92%     31.54% |          21      4.36%     35.89% |          14      2.90%     38.80% |          44      9.13%     47.93% |          24      4.98%     52.90% |          23      4.77%     57.68% |          27      5.60%     63.28% |          28      5.81%     69.09% |          56     11.62%     80.71% |          29      6.02%     86.72% |          40      8.30%     95.02% |          24      4.98%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total          482                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      0.79%      0.79% |           1      0.79%      1.59% |           1      0.79%      2.38% |           1      0.79%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |           0      0.00%      3.17% |          21     16.67%     19.84% |          21     16.67%     36.51% |          72     57.14%     93.65% |           8      6.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total          126                      
system.ruby.L2Cache_Controller.MCT_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      8.33%      8.33% |           2     16.67%     25.00% |           9     75.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MCT_I.L1_GETS::total           12                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           9      1.40%      1.40% |          12      1.87%      3.27% |          22      3.42%      6.69% |           0      0.00%      6.69% |           1      0.16%      6.84% |           0      0.00%      6.84% |           0      0.00%      6.84% |           0      0.00%      6.84% |           0      0.00%      6.84% |           0      0.00%      6.84% |          14      2.18%      9.02% |         279     43.39%     52.41% |         299     46.50%     98.91% |           6      0.93%     99.84% |           0      0.00%     99.84% |           1      0.16%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          643                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          17     23.94%     23.94% |           1      1.41%     25.35% |          15     21.13%     46.48% |           1      1.41%     47.89% |           0      0.00%     47.89% |           2      2.82%     50.70% |           1      1.41%     52.11% |           0      0.00%     52.11% |           1      1.41%     53.52% |           0      0.00%     53.52% |           1      1.41%     54.93% |           4      5.63%     60.56% |           0      0.00%     60.56% |           1      1.41%     61.97% |           2      2.82%     64.79% |          25     35.21%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total           71                      
system.ruby.L2Cache_Controller.MT.L1_GETX |          16     26.23%     26.23% |          14     22.95%     49.18% |           0      0.00%     49.18% |           2      3.28%     52.46% |           6      9.84%     62.30% |           3      4.92%     67.21% |           4      6.56%     73.77% |           7     11.48%     85.25% |           1      1.64%     86.89% |           0      0.00%     86.89% |           0      0.00%     86.89% |           0      0.00%     86.89% |           0      0.00%     86.89% |           0      0.00%     86.89% |           1      1.64%     88.52% |           7     11.48%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           61                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |         325      5.57%      5.57% |         537      9.20%     14.77% |         257      4.40%     19.17% |         388      6.65%     25.82% |         602     10.32%     36.14% |         474      8.12%     44.26% |         232      3.98%     48.24% |         284      4.87%     53.10% |         214      3.67%     56.77% |         222      3.80%     60.57% |         276      4.73%     65.30% |         300      5.14%     70.44% |         613     10.50%     80.95% |         510      8.74%     89.68% |         354      6.07%     95.75% |         248      4.25%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total         5836                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           1      1.54%      1.54% |           0      0.00%      1.54% |          14     21.54%     23.08% |           1      1.54%     24.62% |           0      0.00%     24.62% |           1      1.54%     26.15% |           0      0.00%     26.15% |           0      0.00%     26.15% |           0      0.00%     26.15% |           0      0.00%     26.15% |           1      1.54%     27.69% |           1      1.54%     29.23% |          16     24.62%     53.85% |          16     24.62%     78.46% |           8     12.31%     90.77% |           6      9.23%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           65                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          10      1.29%      1.29% |          13      1.68%      2.97% |          23      2.97%      5.94% |           1      0.13%      6.07% |           1      0.13%      6.20% |           0      0.00%      6.20% |           0      0.00%      6.20% |           0      0.00%      6.20% |           0      0.00%      6.20% |           0      0.00%      6.20% |          35      4.52%     10.72% |         302     39.02%     49.74% |         374     48.32%     98.06% |          14      1.81%     99.87% |           0      0.00%     99.87% |           1      0.13%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          774                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     16.67%     16.67% |           0      0.00%     16.67% |           5     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            6                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1      1.69%      1.69% |           0      0.00%      1.69% |          14     23.73%     25.42% |           1      1.69%     27.12% |           0      0.00%     27.12% |           1      1.69%     28.81% |           0      0.00%     28.81% |           0      0.00%     28.81% |           0      0.00%     28.81% |           0      0.00%     28.81% |           1      1.69%     30.51% |           1      1.69%     32.20% |          16     27.12%     59.32% |          15     25.42%     84.75% |           8     13.56%     98.31% |           1      1.69%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           59                      
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total            2                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           3     12.50%     12.50% |           0      0.00%     12.50% |           2      8.33%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           0      0.00%     20.83% |           1      4.17%     25.00% |           0      0.00%     25.00% |           1      4.17%     29.17% |           2      8.33%     37.50% |           0      0.00%     37.50% |           0      0.00%     37.50% |           1      4.17%     41.67% |          14     58.33%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           24                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total            2                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |           0      0.00%      0.00% |           1      4.17%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           0      0.00%      4.17% |           1      4.17%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           1      4.17%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |          21     87.50%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total           24                      
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           24                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           3     11.54%     11.54% |           0      0.00%     11.54% |           2      7.69%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           0      0.00%     19.23% |           1      3.85%     23.08% |           0      0.00%     23.08% |           1      3.85%     26.92% |           3     11.54%     38.46% |           0      0.00%     38.46% |           0      0.00%     38.46% |           2      7.69%     46.15% |          14     53.85%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           26                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          13     33.33%     33.33% |           0      0.00%     33.33% |          13     33.33%     66.67% |           1      2.56%     69.23% |           0      0.00%     69.23% |           0      0.00%     69.23% |           1      2.56%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |           0      0.00%     71.79% |          11     28.21%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total           39                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |           1     16.67%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           2     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total            6                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |         356      5.23%      5.23% |         569      8.36%     13.59% |         300      4.41%     18.00% |         393      5.77%     23.77% |         614      9.02%     32.79% |         481      7.07%     39.86% |         240      3.53%     43.39% |         296      4.35%     47.74% |         218      3.20%     50.94% |         225      3.31%     54.25% |         314      4.61%     58.86% |         608      8.93%     67.79% |        1006     14.78%     82.57% |         549      8.07%     90.64% |         370      5.44%     96.08% |         267      3.92%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total         6806                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total            3                      
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           4     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |          20     83.33%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total           24                      
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           8      5.13%      5.13% |         148     94.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean::total          156                      
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00%
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total            1                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          14     31.11%     31.11% |           1      2.22%     33.33% |          13     28.89%     62.22% |           1      2.22%     64.44% |           0      0.00%     64.44% |           2      4.44%     68.89% |           1      2.22%     71.11% |           0      0.00%     71.11% |           0      0.00%     71.11% |           0      0.00%     71.11% |           0      0.00%     71.11% |           1      2.22%     73.33% |           0      0.00%     73.33% |           1      2.22%     75.56% |           0      0.00%     75.56% |          11     24.44%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total           45                      
system.ruby.L2Cache_Controller.M_I.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.83%      0.83% |           0      0.00%      0.83% |           0      0.00%      0.83% |           0      0.00%      0.83% |           2      1.65%      2.48% |         118     97.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETS::total          121                      
system.ruby.L2Cache_Controller.M_I.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          77     96.25%     96.25% |           3      3.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GETX::total           80                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |         166      4.78%      4.78% |         173      4.99%      9.77% |         184      5.30%     15.07% |         168      4.84%     19.91% |         221      6.37%     26.28% |         123      3.54%     29.83% |         117      3.37%     33.20% |         184      5.30%     38.50% |         141      4.06%     42.56% |         117      3.37%     45.94% |         217      6.25%     52.19% |         470     13.54%     65.73% |         581     16.74%     82.48% |         200      5.76%     88.24% |         221      6.37%     94.61% |         187      5.39%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total         3470                      
system.ruby.L2Cache_Controller.Mem_Ack   |         166      4.78%      4.78% |         173      4.99%      9.77% |         184      5.30%     15.07% |         168      4.84%     19.91% |         221      6.37%     26.28% |         123      3.54%     29.83% |         117      3.37%     33.20% |         184      5.30%     38.50% |         141      4.06%     42.56% |         117      3.37%     45.94% |         217      6.25%     52.19% |         470     13.54%     65.73% |         581     16.74%     82.48% |         200      5.76%     88.24% |         221      6.37%     94.61% |         187      5.39%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total         3470                      
system.ruby.L2Cache_Controller.Mem_Data  |         182      4.87%      4.87% |         189      5.06%      9.94% |         200      5.36%     15.29% |         184      4.93%     20.22% |         237      6.35%     26.57% |         139      3.72%     30.29% |         133      3.56%     33.85% |         200      5.36%     39.21% |         157      4.20%     43.41% |         133      3.56%     46.97% |         233      6.24%     53.21% |         489     13.10%     66.31% |         602     16.12%     82.43% |         216      5.78%     88.22% |         237      6.35%     94.56% |         203      5.44%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total         3734                      
system.ruby.L2Cache_Controller.NP.L1_GETS |          42      3.91%      3.91% |          50      4.66%      8.57% |          46      4.29%     12.86% |          43      4.01%     16.87% |          54      5.03%     21.90% |          27      2.52%     24.42% |          22      2.05%     26.47% |          55      5.13%     31.59% |          30      2.80%     34.39% |          30      2.80%     37.19% |          65      6.06%     43.24% |          63      5.87%     49.11% |         402     37.47%     86.58% |          55      5.13%     91.71% |          54      5.03%     96.74% |          35      3.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total         1073                      
system.ruby.L2Cache_Controller.NP.L1_GETX |          68      5.48%      5.48% |          76      6.12%     11.59% |          74      5.96%     17.55% |          33      2.66%     20.21% |          36      2.90%     23.11% |          30      2.42%     25.52% |          29      2.33%     27.86% |          35      2.82%     30.68% |          34      2.74%     33.41% |          32      2.58%     35.99% |          80      6.44%     42.43% |         341     27.46%     69.89% |         117      9.42%     79.31% |          75      6.04%     85.35% |          99      7.97%     93.32% |          83      6.68%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total         1242                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |          72      5.06%      5.06% |          63      4.43%      9.49% |          80      5.62%     15.11% |         108      7.59%     22.70% |         147     10.33%     33.03% |          82      5.76%     38.79% |          82      5.76%     44.55% |         110      7.73%     52.28% |          93      6.54%     58.82% |          71      4.99%     63.81% |          88      6.18%     69.99% |          87      6.11%     76.11% |          85      5.97%     82.08% |          86      6.04%     88.12% |          84      5.90%     94.03% |          85      5.97%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         1423                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |          14     18.42%     18.42% |           0      0.00%     18.42% |           0      0.00%     18.42% |           0      0.00%     18.42% |          14     18.42%     36.84% |           1      1.32%     38.16% |           0      0.00%     38.16% |           1      1.32%     39.47% |           0      0.00%     39.47% |          13     17.11%     56.58% |          14     18.42%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          13     17.11%     92.11% |           6      7.89%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           76                      
system.ruby.L2Cache_Controller.SS.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total            6                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         156      4.19%      4.19% |         116      3.12%      7.31% |         363      9.76%     17.07% |         163      4.38%     21.46% |         160      4.30%     25.76% |         198      5.32%     31.08% |         209      5.62%     36.70% |         179      4.81%     41.52% |         176      4.73%     46.25% |         116      3.12%     49.37% |         383     10.30%     59.67% |         485     13.04%     72.71% |         223      6.00%     78.70% |         210      5.65%     84.35% |         191      5.14%     89.49% |         391     10.51%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         3719                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          15     30.00%     30.00% |           0      0.00%     30.00% |          15     30.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           0      0.00%     60.00% |           1      2.00%     62.00% |           0      0.00%     62.00% |           0      0.00%     62.00% |           0      0.00%     62.00% |          19     38.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total           50                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total            6                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |          66      4.97%      4.97% |          59      4.44%      9.41% |          74      5.57%     14.98% |          99      7.45%     22.44% |         140     10.54%     32.98% |          73      5.50%     38.48% |          75      5.65%     44.13% |         103      7.76%     51.88% |          85      6.40%     58.28% |          66      4.97%     63.25% |          84      6.33%     69.58% |          84      6.33%     75.90% |          81      6.10%     82.00% |          81      6.10%     88.10% |          80      6.02%     94.13% |          78      5.87%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1328                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          15     26.79%     26.79% |           0      0.00%     26.79% |          15     26.79%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           0      0.00%     53.57% |           1      1.79%     55.36% |           0      0.00%     55.36% |           0      0.00%     55.36% |           0      0.00%     55.36% |          25     44.64%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total           56                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          23    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total           23                      
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          24    100.00%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           24                      
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           1     14.29%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           0      0.00%     14.29% |           6     85.71%    100.00%
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total            7                      
system.ruby.L2Cache_Controller.S_I.Ack   |           1     12.50%     12.50% |           0      0.00%     12.50% |           0      0.00%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total            8                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           1     16.67%     16.67% |           0      0.00%     16.67% |           0      0.00%     16.67% |           1     16.67%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     16.67%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total            6                      
system.ruby.L2Cache_Controller.Unblock   |          17     23.94%     23.94% |           1      1.41%     25.35% |          15     21.13%     46.48% |           1      1.41%     47.89% |           0      0.00%     47.89% |           2      2.82%     50.70% |           1      1.41%     52.11% |           0      0.00%     52.11% |           1      1.41%     53.52% |           0      0.00%     53.52% |           1      1.41%     54.93% |           4      5.63%     60.56% |           0      0.00%     60.56% |           1      1.41%     61.97% |           2      2.82%     64.79% |          25     35.21%    100.00%
system.ruby.L2Cache_Controller.Unblock::total           71                      
system.ruby.L2Cache_Controller.WB_Data   |          26      3.40%      3.40% |          12      1.57%      4.97% |          51      6.67%     11.63% |           2      0.26%     11.90% |           1      0.13%     12.03% |           1      0.13%     12.16% |           1      0.13%     12.29% |           0      0.00%     12.29% |           1      0.13%     12.42% |           0      0.00%     12.42% |          16      2.09%     14.51% |         282     36.86%     51.37% |         315     41.18%     92.55% |          21      2.75%     95.29% |           9      1.18%     96.47% |          27      3.53%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total          765                      
system.ruby.L2Cache_Controller.WB_Data_clean |           1     12.50%     12.50% |           1     12.50%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           2     25.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     25.00%     75.00% |           0      0.00%     75.00% |           1     12.50%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.WB_Data_clean::total            8                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples        18767                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |       18767    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total        18767                      
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples        23363                      
system.ruby.LD.latency_hist_seqr::mean      27.485511                      
system.ruby.LD.latency_hist_seqr::gmean      2.518769                      
system.ruby.LD.latency_hist_seqr::stdev     73.633574                      
system.ruby.LD.latency_hist_seqr         |       22674     97.05%     97.05% |         640      2.74%     99.79% |          32      0.14%     99.93% |           8      0.03%     99.96% |           1      0.00%     99.97% |           8      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total         23363                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples         4596                      
system.ruby.LD.miss_latency_hist_seqr::mean   135.634682                      
system.ruby.LD.miss_latency_hist_seqr::gmean   109.489998                      
system.ruby.LD.miss_latency_hist_seqr::stdev   114.027898                      
system.ruby.LD.miss_latency_hist_seqr    |        3907     85.01%     85.01% |         640     13.93%     98.93% |          32      0.70%     99.63% |           8      0.17%     99.80% |           1      0.02%     99.83% |           8      0.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total         4596                      
system.ruby.Load_Linked.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Load_Linked.hit_latency_hist_seqr::samples          259                      
system.ruby.Load_Linked.hit_latency_hist_seqr::mean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr::gmean            1                      
system.ruby.Load_Linked.hit_latency_hist_seqr |           0      0.00%      0.00% |         259    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Load_Linked.hit_latency_hist_seqr::total          259                      
system.ruby.Load_Linked.latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.latency_hist_seqr::samples          343                      
system.ruby.Load_Linked.latency_hist_seqr::mean    57.110787                      
system.ruby.Load_Linked.latency_hist_seqr::gmean     3.381250                      
system.ruby.Load_Linked.latency_hist_seqr::stdev   176.717998                      
system.ruby.Load_Linked.latency_hist_seqr |         324     94.46%     94.46% |           2      0.58%     95.04% |           6      1.75%     96.79% |           0      0.00%     96.79% |           1      0.29%     97.08% |           1      0.29%     97.38% |           2      0.58%     97.96% |           2      0.58%     98.54% |           4      1.17%     99.71% |           1      0.29%    100.00%
system.ruby.Load_Linked.latency_hist_seqr::total          343                      
system.ruby.Load_Linked.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Load_Linked.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Load_Linked.miss_latency_hist_seqr::samples           84                      
system.ruby.Load_Linked.miss_latency_hist_seqr::mean   230.119048                      
system.ruby.Load_Linked.miss_latency_hist_seqr::gmean   144.676802                      
system.ruby.Load_Linked.miss_latency_hist_seqr::stdev   297.594509                      
system.ruby.Load_Linked.miss_latency_hist_seqr |          65     77.38%     77.38% |           2      2.38%     79.76% |           6      7.14%     86.90% |           0      0.00%     86.90% |           1      1.19%     88.10% |           1      1.19%     89.29% |           2      2.38%     91.67% |           2      2.38%     94.05% |           4      4.76%     98.81% |           1      1.19%    100.00%
system.ruby.Load_Linked.miss_latency_hist_seqr::total           84                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples        16145                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |       16145    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total        16145                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples        18477                      
system.ruby.ST.latency_hist_seqr::mean      25.187801                      
system.ruby.ST.latency_hist_seqr::gmean      1.889208                      
system.ruby.ST.latency_hist_seqr::stdev     83.856754                      
system.ruby.ST.latency_hist_seqr         |       17776     96.21%     96.21% |         652      3.53%     99.73% |          23      0.12%     99.86% |           6      0.03%     99.89% |           0      0.00%     99.89% |          20      0.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total         18477                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples         2332                      
system.ruby.ST.miss_latency_hist_seqr::mean   192.645798                      
system.ruby.ST.miss_latency_hist_seqr::gmean   154.536461                      
system.ruby.ST.miss_latency_hist_seqr::stdev   153.721756                      
system.ruby.ST.miss_latency_hist_seqr    |        1631     69.94%     69.94% |         652     27.96%     97.90% |          23      0.99%     98.89% |           6      0.26%     99.14% |           0      0.00%     99.14% |          20      0.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total         2332                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::samples          328                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::mean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr::gmean            1                      
system.ruby.Store_Conditional.hit_latency_hist_seqr |           0      0.00%      0.00% |         328    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.hit_latency_hist_seqr::total          328                      
system.ruby.Store_Conditional.latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.latency_hist_seqr::samples          329                      
system.ruby.Store_Conditional.latency_hist_seqr::mean     3.571429                      
system.ruby.Store_Conditional.latency_hist_seqr::gmean     1.020703                      
system.ruby.Store_Conditional.latency_hist_seqr::stdev    46.641490                      
system.ruby.Store_Conditional.latency_hist_seqr |         328     99.70%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           0      0.00%     99.70% |           1      0.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.latency_hist_seqr::total          329                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::samples            1                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::mean          847                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::gmean   847.000000                      
system.ruby.Store_Conditional.miss_latency_hist_seqr::stdev          nan                      
system.ruby.Store_Conditional.miss_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Store_Conditional.miss_latency_hist_seqr::total            1                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                 32                       # delay histogram for all message
system.ruby.delayHist::max_bucket                 319                       # delay histogram for all message
system.ruby.delayHist::samples                  55116                       # delay histogram for all message
system.ruby.delayHist::mean                 33.950450                       # delay histogram for all message
system.ruby.delayHist::gmean                30.004427                       # delay histogram for all message
system.ruby.delayHist::stdev                18.279596                       # delay histogram for all message
system.ruby.delayHist                    |       26683     48.41%     48.41% |       24631     44.69%     93.10% |        3382      6.14%     99.24% |         208      0.38%     99.62% |         118      0.21%     99.83% |          63      0.11%     99.94% |          25      0.05%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                    55116                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples         24952                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        34.562801                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       29.944602                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev       18.644939                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |        3666     14.69%     14.69% |        8556     34.29%     48.98% |        7718     30.93%     79.91% |        2181      8.74%     88.65% |        2276      9.12%     97.78% |         551      2.21%     99.98% |           1      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total           24952                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples         27656                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        33.913437                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       30.545373                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev       18.040178                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |       12932     46.76%     46.76% |       13824     49.99%     96.75% |         516      1.87%     98.61% |         187      0.68%     99.29% |         104      0.38%     99.66% |          62      0.22%     99.89% |          25      0.09%     99.98% |           5      0.02%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total           27656                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size           32                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket          319                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples          2508                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean        28.266348                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean       25.132602                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev       16.124591                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |        1529     60.96%     60.96% |         908     36.20%     97.17% |          39      1.56%     98.72% |          17      0.68%     99.40% |          14      0.56%     99.96% |           1      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total            2508                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000565                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time 12001.560221                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.002989                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   571.217105                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000902                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.420499                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000525                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time 12742.544133                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.requestToDir.avg_buf_msgs     0.000530                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToDir.avg_stall_time 17669.683903                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromDir.avg_buf_msgs     0.002042                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromDir.avg_stall_time   574.474122                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000863                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.716085                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseToDir.avg_buf_msgs     0.000492                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseToDir.avg_stall_time 18698.597463                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.requestToDir.avg_buf_msgs     0.000527                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToDir.avg_stall_time 17119.547698                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromDir.avg_buf_msgs     0.001860                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromDir.avg_stall_time   566.252826                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000855                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.949812                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseToDir.avg_buf_msgs     0.000491                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseToDir.avg_stall_time 18283.358414                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.requestToDir.avg_buf_msgs     0.000559                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToDir.avg_stall_time 11506.601247                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromDir.avg_buf_msgs     0.003026                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromDir.avg_stall_time   700.098392                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000892                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.877739                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseToDir.avg_buf_msgs     0.000520                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseToDir.avg_stall_time 12735.434006                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples       168930                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |      168930    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total       168930                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses        36541                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits        30894                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses         5647                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses       120316                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits       115830                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         4486                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.091541                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time   500.077617                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.num_msg_stalls            3                       # Number of times messages were stalled
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.097496                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  7107.799510                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000832                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time 13855.376469                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.001870                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  1015.078417                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.009181                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time 17841.541079                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.triggerQueue.avg_buf_msgs     0.019048                       # Average number of messages in buffer
system.ruby.l1_cntrl0.triggerQueue.avg_stall_time 62715.736178                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.003293                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time   499.770359                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses          387                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits          299                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses           88                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses         1144                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits         1098                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.000893                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time   114.249316                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.requestFromL1Cache.avg_buf_msgs     0.000479                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestFromL1Cache.avg_stall_time   251.086639                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.avg_buf_msgs     0.000077                       # Average number of messages in buffer
system.ruby.l1_cntrl1.requestToL1Cache.avg_stall_time  3703.656243                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl1.responseFromL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseFromL1Cache.avg_stall_time   220.046548                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl1.responseToL1Cache.avg_stall_time  2607.786731                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl1.triggerQueue.avg_stall_time 14274.246035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl1.unblockFromL1Cache.avg_stall_time   114.208173                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.L1Dcache.demand_accesses          417                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits          321                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses           96                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses         1247                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits         1202                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl10.mandatoryQueue.avg_buf_msgs     0.000971                       # Average number of messages in buffer
system.ruby.l1_cntrl10.mandatoryQueue.avg_stall_time    45.259761                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.requestFromL1Cache.avg_buf_msgs     0.000477                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestFromL1Cache.avg_stall_time   105.164333                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.avg_buf_msgs     0.000097                       # Average number of messages in buffer
system.ruby.l1_cntrl10.requestToL1Cache.avg_stall_time  1339.784509                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl10.responseFromL1Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseFromL1Cache.avg_stall_time    88.198306                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.responseToL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl10.responseToL1Cache.avg_stall_time  1875.125131                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl10.triggerQueue.avg_stall_time  5590.926932                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl10.unblockFromL1Cache.avg_stall_time    45.215116                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.L1Dcache.demand_accesses          330                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits          235                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses          973                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits          929                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl11.mandatoryQueue.avg_buf_msgs     0.000760                       # Average number of messages in buffer
system.ruby.l1_cntrl11.mandatoryQueue.avg_stall_time    36.336723                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.requestFromL1Cache.avg_buf_msgs     0.000502                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestFromL1Cache.avg_stall_time    96.859022                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.avg_buf_msgs     0.000104                       # Average number of messages in buffer
system.ruby.l1_cntrl11.requestToL1Cache.avg_stall_time  1068.367762                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl11.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseFromL1Cache.avg_stall_time    69.846553                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl11.responseToL1Cache.avg_stall_time  1823.325035                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl11.triggerQueue.avg_stall_time  4400.933341                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl11.unblockFromL1Cache.avg_stall_time    36.285076                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.L1Dcache.demand_accesses          407                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits          315                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses         1215                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits         1171                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl12.mandatoryQueue.avg_buf_msgs     0.000947                       # Average number of messages in buffer
system.ruby.l1_cntrl12.mandatoryQueue.avg_stall_time    29.234767                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.requestFromL1Cache.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestFromL1Cache.avg_stall_time    74.038747                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.avg_buf_msgs     0.000088                       # Average number of messages in buffer
system.ruby.l1_cntrl12.requestToL1Cache.avg_stall_time   942.503019                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl12.responseFromL1Cache.avg_buf_msgs     0.000121                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseFromL1Cache.avg_stall_time    51.754787                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl12.responseToL1Cache.avg_stall_time  1767.567182                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl12.triggerQueue.avg_stall_time  3521.911993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl12.unblockFromL1Cache.avg_stall_time    29.190123                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.L1Dcache.demand_accesses          430                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits          336                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses         1280                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits         1236                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses           44                       # Number of cache demand misses
system.ruby.l1_cntrl13.mandatoryQueue.avg_buf_msgs     0.000998                       # Average number of messages in buffer
system.ruby.l1_cntrl13.mandatoryQueue.avg_stall_time    22.105674                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.requestFromL1Cache.avg_buf_msgs     0.000453                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestFromL1Cache.avg_stall_time    66.416815                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.requestToL1Cache.avg_buf_msgs     0.000044                       # Average number of messages in buffer
system.ruby.l1_cntrl13.requestToL1Cache.avg_stall_time   712.983408                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseFromL1Cache.avg_buf_msgs     0.000149                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseFromL1Cache.avg_stall_time    39.232188                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl13.responseToL1Cache.avg_stall_time  1032.286072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl13.triggerQueue.avg_stall_time  2591.609732                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl13.unblockFromL1Cache.avg_stall_time    22.057528                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.L1Dcache.demand_accesses          382                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits          294                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses           88                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses         1124                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits         1081                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses           43                       # Number of cache demand misses
system.ruby.l1_cntrl14.mandatoryQueue.avg_buf_msgs     0.000879                       # Average number of messages in buffer
system.ruby.l1_cntrl14.mandatoryQueue.avg_stall_time    14.955280                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.requestFromL1Cache.avg_buf_msgs     0.000500                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestFromL1Cache.avg_stall_time    49.539785                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.avg_buf_msgs     0.000071                       # Average number of messages in buffer
system.ruby.l1_cntrl14.requestToL1Cache.avg_stall_time   333.804203                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl14.responseFromL1Cache.avg_buf_msgs     0.000124                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseFromL1Cache.avg_stall_time    23.887072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl14.responseToL1Cache.avg_stall_time   796.864985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl14.triggerQueue.avg_stall_time  1693.241324                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl14.unblockFromL1Cache.avg_stall_time    14.903633                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.L1Dcache.demand_accesses          405                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits          316                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses           89                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses         1652                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits         1611                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses           41                       # Number of cache demand misses
system.ruby.l1_cntrl15.mandatoryQueue.avg_buf_msgs     0.001200                       # Average number of messages in buffer
system.ruby.l1_cntrl15.mandatoryQueue.avg_stall_time     7.844279                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.requestFromL1Cache.avg_buf_msgs     0.000524                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestFromL1Cache.avg_stall_time    39.184918                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.avg_buf_msgs     0.000160                       # Average number of messages in buffer
system.ruby.l1_cntrl15.requestToL1Cache.avg_stall_time   179.872176                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.requestToL1Cache.num_msg_stalls            2                       # Number of times messages were stalled
system.ruby.l1_cntrl15.responseFromL1Cache.avg_buf_msgs     0.000119                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseFromL1Cache.avg_stall_time    17.844910                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.responseToL1Cache.avg_buf_msgs     0.000090                       # Average number of messages in buffer
system.ruby.l1_cntrl15.responseToL1Cache.avg_stall_time   434.948504                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.triggerQueue.avg_buf_msgs     0.000896                       # Average number of messages in buffer
system.ruby.l1_cntrl15.triggerQueue.avg_stall_time   792.594594                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl15.unblockFromL1Cache.avg_stall_time     7.785628                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.L1Dcache.demand_accesses          433                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits          342                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses           91                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses         1297                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits         1251                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.001010                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time   106.606958                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.requestFromL1Cache.avg_buf_msgs     0.000432                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestFromL1Cache.avg_stall_time   232.409828                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl2.requestToL1Cache.avg_stall_time  3607.973447                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl2.responseFromL1Cache.avg_buf_msgs     0.000169                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseFromL1Cache.avg_stall_time   212.500774                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl2.responseToL1Cache.avg_stall_time  3114.987648                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl2.triggerQueue.avg_stall_time 13415.953680                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl2.unblockFromL1Cache.avg_stall_time   106.562314                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.L1Dcache.demand_accesses          421                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits          328                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses           93                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses         1264                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits         1218                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.000983                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time    98.978316                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.requestFromL1Cache.avg_buf_msgs     0.000448                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestFromL1Cache.avg_stall_time   215.505953                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl3.requestToL1Cache.avg_stall_time  3403.143906                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl3.responseFromL1Cache.avg_buf_msgs     0.000134                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseFromL1Cache.avg_stall_time   187.732779                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.responseToL1Cache.avg_buf_msgs     0.000093                       # Average number of messages in buffer
system.ruby.l1_cntrl3.responseToL1Cache.avg_stall_time  3468.197225                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl3.triggerQueue.avg_stall_time 12381.969104                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l1_cntrl3.unblockFromL1Cache.avg_stall_time    98.926668                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.L1Dcache.demand_accesses          388                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits          298                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses         1161                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits         1115                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl4.mandatoryQueue.avg_buf_msgs     0.000904                       # Average number of messages in buffer
system.ruby.l1_cntrl4.mandatoryQueue.avg_stall_time    91.881028                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.requestFromL1Cache.avg_buf_msgs     0.000514                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestFromL1Cache.avg_stall_time   206.101456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.avg_buf_msgs     0.000075                       # Average number of messages in buffer
system.ruby.l1_cntrl4.requestToL1Cache.avg_stall_time  4503.145838                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl4.responseFromL1Cache.avg_buf_msgs     0.000118                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseFromL1Cache.avg_stall_time   171.921086                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl4.responseToL1Cache.avg_stall_time  3219.700843                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl4.triggerQueue.avg_stall_time 11527.561101                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_buf_msgs     0.000049                       # Average number of messages in buffer
system.ruby.l1_cntrl4.unblockFromL1Cache.avg_stall_time    91.843387                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.L1Dcache.demand_accesses          423                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits          329                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses           94                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses         1265                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits         1219                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl5.mandatoryQueue.avg_buf_msgs     0.000985                       # Average number of messages in buffer
system.ruby.l1_cntrl5.mandatoryQueue.avg_stall_time    84.462476                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.requestFromL1Cache.avg_buf_msgs     0.000497                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestFromL1Cache.avg_stall_time   188.338834                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.avg_buf_msgs     0.000084                       # Average number of messages in buffer
system.ruby.l1_cntrl5.requestToL1Cache.avg_stall_time  3977.550606                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl5.responseFromL1Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseFromL1Cache.avg_stall_time   159.798827                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl5.responseToL1Cache.avg_stall_time  2502.523803                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl5.triggerQueue.avg_stall_time 10577.164789                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl5.unblockFromL1Cache.avg_stall_time    84.421334                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.L1Dcache.demand_accesses          411                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits          316                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses           95                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses         1232                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits         1186                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl6.mandatoryQueue.avg_buf_msgs     0.000959                       # Average number of messages in buffer
system.ruby.l1_cntrl6.mandatoryQueue.avg_stall_time    77.119791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.requestFromL1Cache.avg_buf_msgs     0.000477                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestFromL1Cache.avg_stall_time   172.689670                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl6.requestToL1Cache.avg_stall_time  2003.035254                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl6.responseFromL1Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseFromL1Cache.avg_stall_time   148.659036                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.responseToL1Cache.avg_buf_msgs     0.000094                       # Average number of messages in buffer
system.ruby.l1_cntrl6.responseToL1Cache.avg_stall_time  2711.200289                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl6.triggerQueue.avg_stall_time  9643.911914                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_buf_msgs     0.000052                       # Average number of messages in buffer
system.ruby.l1_cntrl6.unblockFromL1Cache.avg_stall_time    77.075147                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.L1Dcache.demand_accesses          387                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits          297                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses           90                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses         1154                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits         1108                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl7.mandatoryQueue.avg_buf_msgs     0.000899                       # Average number of messages in buffer
system.ruby.l1_cntrl7.mandatoryQueue.avg_stall_time    69.163172                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.requestFromL1Cache.avg_buf_msgs     0.000466                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestFromL1Cache.avg_stall_time   156.013393                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.avg_buf_msgs     0.000096                       # Average number of messages in buffer
system.ruby.l1_cntrl7.requestToL1Cache.avg_stall_time  1966.011929                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl7.responseFromL1Cache.avg_buf_msgs     0.000130                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseFromL1Cache.avg_stall_time   128.592705                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.responseToL1Cache.avg_buf_msgs     0.000089                       # Average number of messages in buffer
system.ruby.l1_cntrl7.responseToL1Cache.avg_stall_time  2820.150928                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl7.triggerQueue.avg_stall_time  8623.709317                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_buf_msgs     0.000048                       # Average number of messages in buffer
system.ruby.l1_cntrl7.unblockFromL1Cache.avg_stall_time    69.111525                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.L1Dcache.demand_accesses          389                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits          296                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses           93                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses         1155                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits         1109                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses           46                       # Number of cache demand misses
system.ruby.l1_cntrl8.mandatoryQueue.avg_buf_msgs     0.000901                       # Average number of messages in buffer
system.ruby.l1_cntrl8.mandatoryQueue.avg_stall_time    61.861338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.requestFromL1Cache.avg_buf_msgs     0.000481                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestFromL1Cache.avg_stall_time   142.054587                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl8.requestToL1Cache.avg_stall_time  2281.891560                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl8.responseFromL1Cache.avg_buf_msgs     0.000139                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseFromL1Cache.avg_stall_time   122.313315                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl8.responseToL1Cache.avg_stall_time  2536.541896                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl8.triggerQueue.avg_stall_time  7690.717889                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl8.unblockFromL1Cache.avg_stall_time    61.823697                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.L1Dcache.demand_accesses          375                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits          283                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses           92                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses         1112                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits         1067                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses           45                       # Number of cache demand misses
system.ruby.l1_cntrl9.mandatoryQueue.avg_buf_msgs     0.000868                       # Average number of messages in buffer
system.ruby.l1_cntrl9.mandatoryQueue.avg_stall_time    52.703407                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.requestFromL1Cache.avg_buf_msgs     0.000528                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestFromL1Cache.avg_stall_time   125.704828                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.avg_buf_msgs     0.000086                       # Average number of messages in buffer
system.ruby.l1_cntrl9.requestToL1Cache.avg_stall_time  1661.031663                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.requestToL1Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l1_cntrl9.responseFromL1Cache.avg_buf_msgs     0.000111                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseFromL1Cache.avg_stall_time    95.097758                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.responseToL1Cache.avg_buf_msgs     0.000092                       # Average number of messages in buffer
system.ruby.l1_cntrl9.responseToL1Cache.avg_stall_time  1908.277791                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.triggerQueue.avg_buf_msgs     0.000299                       # Average number of messages in buffer
system.ruby.l1_cntrl9.triggerQueue.avg_stall_time  6535.944911                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_buf_msgs     0.000050                       # Average number of messages in buffer
system.ruby.l1_cntrl9.unblockFromL1Cache.avg_stall_time    52.662264                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000212                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   996.368341                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000079                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   472.854182                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000754                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time 11884.043687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.num_msg_stalls            6                       # Number of times messages were stalled
system.ruby.l2_cntrl0.L2cache.demand_accesses          618                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits          401                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses          217                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000983                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   753.611233                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000259                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time 15479.871521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000226                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  5466.437064                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_buf_msgs     0.000221                       # Average number of messages in buffer
system.ruby.l2_cntrl1.DirRequestFromL2Cache.avg_stall_time   996.982858                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestFromL2Cache.avg_stall_time   460.886281                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_buf_msgs     0.000791                       # Average number of messages in buffer
system.ruby.l2_cntrl1.L1RequestToL2Cache.avg_stall_time 17989.636965                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl1.L2cache.demand_accesses          763                       # Number of cache demand accesses
system.ruby.l2_cntrl1.L2cache.demand_hits          559                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses          204                       # Number of cache demand misses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.responseFromL2Cache.avg_buf_msgs     0.001328                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseFromL2Cache.avg_stall_time   781.300955                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.responseToL2Cache.avg_buf_msgs     0.000254                       # Average number of messages in buffer
system.ruby.l2_cntrl1.responseToL2Cache.avg_stall_time 14579.866752                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl1.unblockToL2Cache.avg_buf_msgs     0.000333                       # Average number of messages in buffer
system.ruby.l2_cntrl1.unblockToL2Cache.avg_stall_time  8174.913140                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l2_cntrl10.DirRequestFromL2Cache.avg_stall_time   999.934347                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_buf_msgs     0.000242                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestFromL2Cache.avg_stall_time   529.916687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_buf_msgs     0.000676                       # Average number of messages in buffer
system.ruby.l2_cntrl10.L1RequestToL2Cache.avg_stall_time 23256.855403                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl10.L2cache.demand_accesses          803                       # Number of cache demand accesses
system.ruby.l2_cntrl10.L2cache.demand_hits          566                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses          237                       # Number of cache demand misses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.responseFromL2Cache.avg_buf_msgs     0.001524                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseFromL2Cache.avg_stall_time   787.413440                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.responseToL2Cache.avg_buf_msgs     0.000343                       # Average number of messages in buffer
system.ruby.l2_cntrl10.responseToL2Cache.avg_stall_time 16998.197887                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl10.unblockToL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl10.unblockToL2Cache.avg_stall_time 16589.797617                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_buf_msgs     0.000655                       # Average number of messages in buffer
system.ruby.l2_cntrl11.DirRequestFromL2Cache.avg_stall_time  1002.182615                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_buf_msgs     0.000488                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestFromL2Cache.avg_stall_time   982.885450                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_buf_msgs     0.004279                       # Average number of messages in buffer
system.ruby.l2_cntrl11.L1RequestToL2Cache.avg_stall_time 28116.974941                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.L1RequestToL2Cache.num_msg_stalls           92                       # Number of times messages were stalled
system.ruby.l2_cntrl11.L2cache.demand_accesses         1204                       # Number of cache demand accesses
system.ruby.l2_cntrl11.L2cache.demand_hits          709                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses          495                       # Number of cache demand misses
system.ruby.l2_cntrl11.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.responseFromL2Cache.avg_buf_msgs     0.015882                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseFromL2Cache.avg_stall_time   912.332770                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.responseToL2Cache.avg_buf_msgs     0.000804                       # Average number of messages in buffer
system.ruby.l2_cntrl11.responseToL2Cache.avg_stall_time 16833.599376                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl11.unblockToL2Cache.avg_buf_msgs     0.000358                       # Average number of messages in buffer
system.ruby.l2_cntrl11.unblockToL2Cache.avg_stall_time 19757.543134                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_buf_msgs     0.001150                       # Average number of messages in buffer
system.ruby.l2_cntrl12.DirRequestFromL2Cache.avg_stall_time  1010.440363                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_buf_msgs     0.000795                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestFromL2Cache.avg_stall_time   811.086334                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_buf_msgs     0.014024                       # Average number of messages in buffer
system.ruby.l2_cntrl12.L1RequestToL2Cache.avg_stall_time 22035.442075                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.L1RequestToL2Cache.num_msg_stalls          299                       # Number of times messages were stalled
system.ruby.l2_cntrl12.L2cache.demand_accesses         1320                       # Number of cache demand accesses
system.ruby.l2_cntrl12.L2cache.demand_hits          715                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses          605                       # Number of cache demand misses
system.ruby.l2_cntrl12.fully_busy_cycles           59                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.responseFromL2Cache.avg_buf_msgs     0.032629                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseFromL2Cache.avg_stall_time  1073.350433                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.responseToL2Cache.avg_buf_msgs     0.000966                       # Average number of messages in buffer
system.ruby.l2_cntrl12.responseToL2Cache.avg_stall_time 22084.436804                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl12.unblockToL2Cache.avg_buf_msgs     0.000587                       # Average number of messages in buffer
system.ruby.l2_cntrl12.unblockToL2Cache.avg_stall_time 13974.863765                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_buf_msgs     0.000252                       # Average number of messages in buffer
system.ruby.l2_cntrl13.DirRequestFromL2Cache.avg_stall_time   998.780888                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_buf_msgs     0.000076                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestFromL2Cache.avg_stall_time   497.029545                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_buf_msgs     0.000793                       # Average number of messages in buffer
system.ruby.l2_cntrl13.L1RequestToL2Cache.avg_stall_time 22518.561248                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.L2cache.demand_accesses          849                       # Number of cache demand accesses
system.ruby.l2_cntrl13.L2cache.demand_hits          629                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses          220                       # Number of cache demand misses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.responseFromL2Cache.avg_buf_msgs     0.001469                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseFromL2Cache.avg_stall_time   754.400826                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.responseToL2Cache.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.l2_cntrl13.responseToL2Cache.avg_stall_time 22768.940594                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl13.unblockToL2Cache.avg_buf_msgs     0.000321                       # Average number of messages in buffer
system.ruby.l2_cntrl13.unblockToL2Cache.avg_stall_time 16642.750507                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l2_cntrl14.DirRequestFromL2Cache.avg_stall_time   998.629155                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_buf_msgs     0.000064                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestFromL2Cache.avg_stall_time   481.142277                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_buf_msgs     0.000592                       # Average number of messages in buffer
system.ruby.l2_cntrl14.L1RequestToL2Cache.avg_stall_time 28217.773474                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.L2cache.demand_accesses          660                       # Number of cache demand accesses
system.ruby.l2_cntrl14.L2cache.demand_hits          420                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses          240                       # Number of cache demand misses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.responseFromL2Cache.avg_buf_msgs     0.001119                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseFromL2Cache.avg_stall_time   719.618778                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.responseToL2Cache.avg_buf_msgs     0.000322                       # Average number of messages in buffer
system.ruby.l2_cntrl14.responseToL2Cache.avg_stall_time 15217.363512                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl14.unblockToL2Cache.avg_buf_msgs     0.000217                       # Average number of messages in buffer
system.ruby.l2_cntrl14.unblockToL2Cache.avg_stall_time 19519.319048                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_buf_msgs     0.000237                       # Average number of messages in buffer
system.ruby.l2_cntrl15.DirRequestFromL2Cache.avg_stall_time   998.005885                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_buf_msgs     0.000204                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestFromL2Cache.avg_stall_time   518.800531                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_buf_msgs     0.009667                       # Average number of messages in buffer
system.ruby.l2_cntrl15.L1RequestToL2Cache.avg_stall_time 28608.939537                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.L1RequestToL2Cache.num_msg_stalls          121                       # Number of times messages were stalled
system.ruby.l2_cntrl15.L2cache.demand_accesses          799                       # Number of cache demand accesses
system.ruby.l2_cntrl15.L2cache.demand_hits          564                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses          235                       # Number of cache demand misses
system.ruby.l2_cntrl15.fully_busy_cycles           27                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.responseFromL2Cache.avg_buf_msgs     0.001302                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseFromL2Cache.avg_stall_time   826.294599                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.responseToL2Cache.avg_buf_msgs     0.000298                       # Average number of messages in buffer
system.ruby.l2_cntrl15.responseToL2Cache.avg_stall_time 15802.614421                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl15.unblockToL2Cache.avg_buf_msgs     0.000185                       # Average number of messages in buffer
system.ruby.l2_cntrl15.unblockToL2Cache.avg_stall_time 21691.512660                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l2_cntrl2.DirRequestFromL2Cache.avg_stall_time   999.984827                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_buf_msgs     0.000284                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestFromL2Cache.avg_stall_time   473.950449                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_buf_msgs     0.000661                       # Average number of messages in buffer
system.ruby.l2_cntrl2.L1RequestToL2Cache.avg_stall_time 16778.232166                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl2.L2cache.demand_accesses          779                       # Number of cache demand accesses
system.ruby.l2_cntrl2.L2cache.demand_hits          558                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses          221                       # Number of cache demand misses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.responseFromL2Cache.avg_buf_msgs     0.001402                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseFromL2Cache.avg_stall_time   762.141809                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.responseToL2Cache.avg_buf_msgs     0.000315                       # Average number of messages in buffer
system.ruby.l2_cntrl2.responseToL2Cache.avg_stall_time 23243.468521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl2.unblockToL2Cache.avg_buf_msgs     0.000193                       # Average number of messages in buffer
system.ruby.l2_cntrl2.unblockToL2Cache.avg_stall_time 11212.475686                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_buf_msgs     0.000215                       # Average number of messages in buffer
system.ruby.l2_cntrl3.DirRequestFromL2Cache.avg_stall_time   999.833678                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_buf_msgs     0.000177                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestFromL2Cache.avg_stall_time   706.418926                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_buf_msgs     0.000615                       # Average number of messages in buffer
system.ruby.l2_cntrl3.L1RequestToL2Cache.avg_stall_time 21123.091810                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.L2cache.demand_accesses          665                       # Number of cache demand accesses
system.ruby.l2_cntrl3.L2cache.demand_hits          478                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses          187                       # Number of cache demand misses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.responseFromL2Cache.avg_buf_msgs     0.001120                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseFromL2Cache.avg_stall_time   727.713123                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.responseToL2Cache.avg_buf_msgs     0.000278                       # Average number of messages in buffer
system.ruby.l2_cntrl3.responseToL2Cache.avg_stall_time 22526.600463                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl3.unblockToL2Cache.avg_buf_msgs     0.000230                       # Average number of messages in buffer
system.ruby.l2_cntrl3.unblockToL2Cache.avg_stall_time 13932.711308                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_buf_msgs     0.000277                       # Average number of messages in buffer
system.ruby.l2_cntrl4.DirRequestFromL2Cache.avg_stall_time   997.115915                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_buf_msgs     0.000138                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestFromL2Cache.avg_stall_time   626.466407                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_buf_msgs     0.000889                       # Average number of messages in buffer
system.ruby.l2_cntrl4.L1RequestToL2Cache.avg_stall_time 14738.442657                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.L2cache.demand_accesses          922                       # Number of cache demand accesses
system.ruby.l2_cntrl4.L2cache.demand_hits          678                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses          244                       # Number of cache demand misses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.responseFromL2Cache.avg_buf_msgs     0.001574                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseFromL2Cache.avg_stall_time   757.284035                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.responseToL2Cache.avg_buf_msgs     0.000355                       # Average number of messages in buffer
system.ruby.l2_cntrl4.responseToL2Cache.avg_stall_time 16339.842865                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl4.unblockToL2Cache.avg_buf_msgs     0.000358                       # Average number of messages in buffer
system.ruby.l2_cntrl4.unblockToL2Cache.avg_stall_time  8078.649090                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_buf_msgs     0.000162                       # Average number of messages in buffer
system.ruby.l2_cntrl5.DirRequestFromL2Cache.avg_stall_time   999.510371                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_buf_msgs     0.000046                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestFromL2Cache.avg_stall_time   482.518082                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_buf_msgs     0.000772                       # Average number of messages in buffer
system.ruby.l2_cntrl5.L1RequestToL2Cache.avg_stall_time 17123.727374                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl5.L2cache.demand_accesses          777                       # Number of cache demand accesses
system.ruby.l2_cntrl5.L2cache.demand_hits          633                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses          144                       # Number of cache demand misses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.responseFromL2Cache.avg_buf_msgs     0.001247                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseFromL2Cache.avg_stall_time   790.280017                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.responseToL2Cache.avg_buf_msgs     0.000197                       # Average number of messages in buffer
system.ruby.l2_cntrl5.responseToL2Cache.avg_stall_time 17534.428124                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl5.unblockToL2Cache.avg_buf_msgs     0.000282                       # Average number of messages in buffer
system.ruby.l2_cntrl5.unblockToL2Cache.avg_stall_time 11047.032408                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl6.DirRequestFromL2Cache.avg_stall_time   999.220912                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_buf_msgs     0.000058                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestFromL2Cache.avg_stall_time  1203.771485                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_buf_msgs     0.000446                       # Average number of messages in buffer
system.ruby.l2_cntrl6.L1RequestToL2Cache.avg_stall_time 20745.262437                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.L2cache.demand_accesses          533                       # Number of cache demand accesses
system.ruby.l2_cntrl6.L2cache.demand_hits          395                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses          138                       # Number of cache demand misses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.responseFromL2Cache.avg_buf_msgs     0.000819                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseFromL2Cache.avg_stall_time   744.803162                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.responseToL2Cache.avg_buf_msgs     0.000192                       # Average number of messages in buffer
system.ruby.l2_cntrl6.responseToL2Cache.avg_stall_time 20590.320521                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl6.unblockToL2Cache.avg_buf_msgs     0.000141                       # Average number of messages in buffer
system.ruby.l2_cntrl6.unblockToL2Cache.avg_stall_time 13936.892702                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_buf_msgs     0.000233                       # Average number of messages in buffer
system.ruby.l2_cntrl7.DirRequestFromL2Cache.avg_stall_time   998.318687                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_buf_msgs     0.000101                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestFromL2Cache.avg_stall_time   516.631924                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_buf_msgs     0.000531                       # Average number of messages in buffer
system.ruby.l2_cntrl7.L1RequestToL2Cache.avg_stall_time 23776.219065                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.L1RequestToL2Cache.num_msg_stalls            1                       # Number of times messages were stalled
system.ruby.l2_cntrl7.L2cache.demand_accesses          585                       # Number of cache demand accesses
system.ruby.l2_cntrl7.L2cache.demand_hits          378                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses          207                       # Number of cache demand misses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.responseFromL2Cache.avg_buf_msgs     0.000960                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseFromL2Cache.avg_stall_time   726.546825                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.responseToL2Cache.avg_buf_msgs     0.000288                       # Average number of messages in buffer
system.ruby.l2_cntrl7.responseToL2Cache.avg_stall_time 19888.992229                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl7.unblockToL2Cache.avg_buf_msgs     0.000173                       # Average number of messages in buffer
system.ruby.l2_cntrl7.unblockToL2Cache.avg_stall_time 16358.429489                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_buf_msgs     0.000183                       # Average number of messages in buffer
system.ruby.l2_cntrl8.DirRequestFromL2Cache.avg_stall_time   996.810116                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_buf_msgs     0.000051                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestFromL2Cache.avg_stall_time   479.399980                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_buf_msgs     0.000413                       # Average number of messages in buffer
system.ruby.l2_cntrl8.L1RequestToL2Cache.avg_stall_time 17879.632072                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.L2cache.demand_accesses          494                       # Number of cache demand accesses
system.ruby.l2_cntrl8.L2cache.demand_hits          330                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses          164                       # Number of cache demand misses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.responseFromL2Cache.avg_buf_msgs     0.000828                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseFromL2Cache.avg_stall_time   710.288981                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.responseToL2Cache.avg_buf_msgs     0.000224                       # Average number of messages in buffer
system.ruby.l2_cntrl8.responseToL2Cache.avg_stall_time 20158.712495                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl8.unblockToL2Cache.avg_buf_msgs     0.000128                       # Average number of messages in buffer
system.ruby.l2_cntrl8.unblockToL2Cache.avg_stall_time 10831.256544                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_buf_msgs     0.000155                       # Average number of messages in buffer
system.ruby.l2_cntrl9.DirRequestFromL2Cache.avg_stall_time   996.231782                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_buf_msgs     0.000039                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestFromL2Cache.avg_stall_time   471.366911                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_buf_msgs     0.000370                       # Average number of messages in buffer
system.ruby.l2_cntrl9.L1RequestToL2Cache.avg_stall_time 21491.887869                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.L2cache.demand_accesses          412                       # Number of cache demand accesses
system.ruby.l2_cntrl9.L2cache.demand_hits          279                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses          133                       # Number of cache demand misses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.responseFromL2Cache.avg_buf_msgs     0.000678                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseFromL2Cache.avg_stall_time   687.442444                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.responseToL2Cache.avg_buf_msgs     0.000184                       # Average number of messages in buffer
system.ruby.l2_cntrl9.responseToL2Cache.avg_stall_time 20099.339574                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl9.unblockToL2Cache.avg_buf_msgs     0.000131                       # Average number of messages in buffer
system.ruby.l2_cntrl9.unblockToL2Cache.avg_stall_time 13701.990085                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples         181103                      
system.ruby.latency_hist_seqr::mean         10.730247                      
system.ruby.latency_hist_seqr::gmean         1.373797                      
system.ruby.latency_hist_seqr::stdev        51.736330                      
system.ruby.latency_hist_seqr            |      179270     98.99%     98.99% |        1644      0.91%     99.90% |          74      0.04%     99.94% |          25      0.01%     99.95% |          17      0.01%     99.96% |          73      0.04%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total           181103                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples        12173                      
system.ruby.miss_latency_hist_seqr::mean   145.761111                      
system.ruby.miss_latency_hist_seqr::gmean   112.702624                      
system.ruby.miss_latency_hist_seqr::stdev   142.393396                      
system.ruby.miss_latency_hist_seqr       |       10340     84.94%     84.94% |        1644     13.51%     98.45% |          74      0.61%     99.06% |          25      0.21%     99.26% |          17      0.14%     99.40% |          73      0.60%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total        12173                      
system.ruby.network.average_flit_latency    34.478430                      
system.ruby.network.average_flit_network_latency    28.995893                      
system.ruby.network.average_flit_queueing_latency     5.482537                      
system.ruby.network.average_flit_vnet_latency |   31.708365                       |   28.639928                       |   23.760195                      
system.ruby.network.average_flit_vqueue_latency |    6.529892                       |    5.496865                       |    1.791865                      
system.ruby.network.average_hops             2.926966                      
system.ruby.network.average_packet_latency    34.514719                      
system.ruby.network.average_packet_network_latency    29.066225                      
system.ruby.network.average_packet_queueing_latency     5.448494                      
system.ruby.network.average_packet_vnet_latency |   28.682996                       |   30.943177                       |   23.760195                      
system.ruby.network.average_packet_vqueue_latency |    8.629963                       |    4.333676                       |    1.791865                      
system.ruby.network.avg_link_utilization     0.417283                      
system.ruby.network.avg_vc_load          |    0.091386     21.90%     21.90% |    0.299578     71.79%     93.69% |    0.026319      6.31%    100.00%
system.ruby.network.avg_vc_load::total       0.417283                      
system.ruby.network.ext_in_link_utilization       145145                      
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_out_link_utilization       145112                      
system.ruby.network.flit_network_latency |     1009848                       |     2973426                       |      224320                      
system.ruby.network.flit_queueing_latency |      207964                       |      570690                       |       16917                      
system.ruby.network.flits_injected       |       31849     21.94%     21.94% |      103857     71.55%     93.49% |        9442      6.51%    100.00%
system.ruby.network.flits_injected::total       145148                      
system.ruby.network.flits_received       |       31848     21.95%     21.95% |      103821     71.55%     93.49% |        9441      6.51%    100.00%
system.ruby.network.flits_received::total       145110                      
system.ruby.network.int_link_utilization       424775                      
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packet_network_latency |      624142                       |      963323                       |      224320                      
system.ruby.network.packet_queueing_latency |      187788                       |      134916                       |       16917                      
system.ruby.network.packets_injected     |       21761     34.90%     34.90% |       31145     49.95%     84.86% |        9442     15.14%    100.00%
system.ruby.network.packets_injected::total        62348                      
system.ruby.network.packets_received     |       21760     34.91%     34.91% |       31132     49.94%     84.85% |        9441     15.15%    100.00%
system.ruby.network.packets_received::total        62333                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads       104482                      
system.ruby.network.routers00.buffer_writes       104482                      
system.ruby.network.routers00.crossbar_activity       104481                      
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.sw_input_arbiter_activity       104544                      
system.ruby.network.routers00.sw_output_arbiter_activity       104481                      
system.ruby.network.routers01.buffer_reads        46475                      
system.ruby.network.routers01.buffer_writes        46475                      
system.ruby.network.routers01.crossbar_activity        46475                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.sw_input_arbiter_activity        46503                      
system.ruby.network.routers01.sw_output_arbiter_activity        46475                      
system.ruby.network.routers02.buffer_reads        33606                      
system.ruby.network.routers02.buffer_writes        33606                      
system.ruby.network.routers02.crossbar_activity        33606                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.sw_input_arbiter_activity        33630                      
system.ruby.network.routers02.sw_output_arbiter_activity        33606                      
system.ruby.network.routers03.buffer_reads        24802                      
system.ruby.network.routers03.buffer_writes        24802                      
system.ruby.network.routers03.crossbar_activity        24802                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.sw_input_arbiter_activity        24838                      
system.ruby.network.routers03.sw_output_arbiter_activity        24802                      
system.ruby.network.routers04.buffer_reads        63591                      
system.ruby.network.routers04.buffer_writes        63591                      
system.ruby.network.routers04.crossbar_activity        63590                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.sw_input_arbiter_activity        63752                      
system.ruby.network.routers04.sw_output_arbiter_activity        63590                      
system.ruby.network.routers05.buffer_reads        24048                      
system.ruby.network.routers05.buffer_writes        24048                      
system.ruby.network.routers05.crossbar_activity        24048                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.sw_input_arbiter_activity        24058                      
system.ruby.network.routers05.sw_output_arbiter_activity        24048                      
system.ruby.network.routers06.buffer_reads        18709                      
system.ruby.network.routers06.buffer_writes        18709                      
system.ruby.network.routers06.crossbar_activity        18709                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.sw_input_arbiter_activity        18737                      
system.ruby.network.routers06.sw_output_arbiter_activity        18709                      
system.ruby.network.routers07.buffer_reads        19828                      
system.ruby.network.routers07.buffer_writes        19828                      
system.ruby.network.routers07.crossbar_activity        19828                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.sw_input_arbiter_activity        19904                      
system.ruby.network.routers07.sw_output_arbiter_activity        19828                      
system.ruby.network.routers08.buffer_reads        46221                      
system.ruby.network.routers08.buffer_writes        46221                      
system.ruby.network.routers08.crossbar_activity        46219                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.sw_input_arbiter_activity        46510                      
system.ruby.network.routers08.sw_output_arbiter_activity        46219                      
system.ruby.network.routers09.buffer_reads        23331                      
system.ruby.network.routers09.buffer_writes        23331                      
system.ruby.network.routers09.crossbar_activity        23330                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.sw_input_arbiter_activity        23346                      
system.ruby.network.routers09.sw_output_arbiter_activity        23330                      
system.ruby.network.routers10.buffer_reads        23865                      
system.ruby.network.routers10.buffer_writes        23865                      
system.ruby.network.routers10.crossbar_activity        23861                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.sw_input_arbiter_activity        23899                      
system.ruby.network.routers10.sw_output_arbiter_activity        23861                      
system.ruby.network.routers11.buffer_reads        26214                      
system.ruby.network.routers11.buffer_writes        26214                      
system.ruby.network.routers11.crossbar_activity        26212                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.sw_input_arbiter_activity        26454                      
system.ruby.network.routers11.sw_output_arbiter_activity        26212                      
system.ruby.network.routers12.buffer_reads        40230                      
system.ruby.network.routers12.buffer_writes        40230                      
system.ruby.network.routers12.crossbar_activity        40224                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.sw_input_arbiter_activity        40536                      
system.ruby.network.routers12.sw_output_arbiter_activity        40224                      
system.ruby.network.routers13.buffer_reads        28518                      
system.ruby.network.routers13.buffer_writes        28518                      
system.ruby.network.routers13.crossbar_activity        28516                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.sw_input_arbiter_activity        28573                      
system.ruby.network.routers13.sw_output_arbiter_activity        28516                      
system.ruby.network.routers14.buffer_reads        24060                      
system.ruby.network.routers14.buffer_writes        24060                      
system.ruby.network.routers14.crossbar_activity        24059                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.sw_input_arbiter_activity        24111                      
system.ruby.network.routers14.sw_output_arbiter_activity        24059                      
system.ruby.network.routers15.buffer_reads        21936                      
system.ruby.network.routers15.buffer_writes        21936                      
system.ruby.network.routers15.crossbar_activity        21934                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.sw_input_arbiter_activity        22046                      
system.ruby.network.routers15.sw_output_arbiter_activity        21934                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples       181119                      
system.ruby.outstanding_req_hist_seqr::mean            1                      
system.ruby.outstanding_req_hist_seqr::gmean            1                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |      181119    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total       181119                      
system.ruby.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED    856771000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
