
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'ubuntu' on host 'ubuntu2004.linuxvmimages.local' (Linux_x86_64 version 5.15.0-125-generic) on Wed Nov 13 09:17:40 EST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ubuntu/matrix_mul_hls'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project matrix_mul_hls 
INFO: [HLS 200-10] Opening project '/home/ubuntu/matrix_mul_hls/matrix_mul_hls'.
INFO: [HLS 200-1510] Running: set_top matrix_mul 
INFO: [HLS 200-1510] Running: add_files ./src/matrix_mul.cpp 
INFO: [HLS 200-10] Adding design file './src/matrix_mul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./src/testbench.cpp 
INFO: [HLS 200-10] Adding test bench file './src/testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Opening and resetting solution '/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 3.33 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../src/testbench.cpp in debug mode
   Compiling ../../../../src/matrix_mul.cpp in debug mode
   Generating csim.exe
TEST PASSED!
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.47 seconds. CPU system time: 0.23 seconds. Elapsed time: 1.24 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 459.371 MB.
INFO: [HLS 200-10] Analyzing design file './src/matrix_mul.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.97 seconds. CPU system time: 0.33 seconds. Elapsed time: 2.3 seconds; current allocated memory: 462.148 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'mmult_k' is marked as complete unroll implied by the pipeline pragma (./src/matrix_mul.cpp:68:22)
INFO: [HLS 214-248] Applying array_partition to 'local_A': Complete partitioning on dimension 2. (./src/matrix_mul.cpp:33:9)
INFO: [HLS 214-248] Applying array_partition to 'local_B': Complete partitioning on dimension 1. (./src/matrix_mul.cpp:34:12)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readA_inner'(./src/matrix_mul.cpp:42:22) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:42:22)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'readB_inner'(./src/matrix_mul.cpp:49:22) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:49:22)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'writeC_inner'(./src/matrix_mul.cpp:78:23) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./src/matrix_mul.cpp:78:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.25 seconds. CPU system time: 0.71 seconds. Elapsed time: 6.95 seconds; current allocated memory: 462.719 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 462.719 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1.16 seconds. CPU system time: 0 seconds. Elapsed time: 1.16 seconds; current allocated memory: 474.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.1 seconds. CPU system time: 0 seconds. Elapsed time: 1.1 seconds; current allocated memory: 474.945 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult_j' (./src/matrix_mul.cpp:65) in function 'matrix_mul' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'mmult_k' (./src/matrix_mul.cpp:67) in function 'matrix_mul': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-936.html
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.9 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 512.535 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'readA' (./src/matrix_mul.cpp:41:18) in function 'matrix_mul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'readB' (./src/matrix_mul.cpp:48:21) in function 'matrix_mul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'initC' (./src/matrix_mul.cpp:56:21) in function 'matrix_mul'.
WARNING: [HLS 200-960] Cannot flatten loop 'mmult_j' (./src/matrix_mul.cpp:65:27) in function 'matrix_mul' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'mmult' (./src/matrix_mul.cpp:64:21) in function 'matrix_mul'.
WARNING: [HLS 200-960] Cannot flatten loop 'writeC' (./src/matrix_mul.cpp:77:22) in function 'matrix_mul' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'local_A' (./src/matrix_mul.cpp:44:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_B' (./src/matrix_mul.cpp:51:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./src/matrix_mul.cpp:59:16)
INFO: [HLS 200-472] Inferring partial write operation for 'local_C' (./src/matrix_mul.cpp:72:27)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2.3 seconds. CPU system time: 0 seconds. Elapsed time: 2.29 seconds; current allocated memory: 599.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mul' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readA_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'readA_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 612.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 612.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'readB_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'readB_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0 seconds. Elapsed time: 1.3 seconds; current allocated memory: 619.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 619.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_initC_initC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initC_initC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'initC_initC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 619.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 619.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC_inner'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'writeC_inner'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 619.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 619.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'mmult_mmult_j': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.65 seconds. CPU system time: 0 seconds. Elapsed time: 1.66 seconds; current allocated memory: 637.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.08 seconds. CPU system time: 0 seconds. Elapsed time: 4.07 seconds; current allocated memory: 637.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_readA_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_readA_inner' pipeline 'readA_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readA_inner/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'matrix_mul_Pipeline_readA_inner' is 10240 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_readA_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.45 seconds. CPU system time: 0 seconds. Elapsed time: 3.46 seconds; current allocated memory: 637.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_readB_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_readB_inner' pipeline 'readB_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_readB_inner/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'matrix_mul_Pipeline_readB_inner' is 10240 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_readB_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 1.05 seconds; current allocated memory: 654.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_initC_initC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_initC_initC_inner' pipeline 'initC_initC_inner' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_initC_initC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 672.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_Pipeline_writeC_inner' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_mul_Pipeline_writeC_inner' pipeline 'writeC_inner' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matrix_mul_Pipeline_writeC_inner/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_Pipeline_writeC_inner'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 672.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/M' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/N' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mul/K' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B', 'C', 'M', 'N', 'K' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'matrix_mul' is 16464 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_25632_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.91 seconds; current allocated memory: 700.832 MB.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_local_A_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_local_C_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 18.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 18.84 seconds; current allocated memory: 741.109 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.22 seconds; current allocated memory: 754.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mul.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mul.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.37 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 50.46 seconds. CPU system time: 1.14 seconds. Elapsed time: 51.87 seconds; current allocated memory: 295.613 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_matrix_mul.cpp
   Compiling matrix_mul.cpp_pre.cpp.tb.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_matrix_mul_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
TEST PASSED!
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 09:18:58 2024...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_matrix_mul_top glbl -Oenable_linking_all_libraries -prj matrix_mul.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s matrix_mul 
Multi-threading is on. Using 6 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/ip/xil_defaultlib/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/ip/xil_defaultlib/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_readA_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_readA_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_mux_25632_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_mux_25632_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_initC_initC_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_initC_initC_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_writeC_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_writeC_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_mul_32ns_32ns_63_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_mul_32ns_32ns_63_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_matrix_mul_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module matrix_mul_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_local_C_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_local_C_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_matrix_mul_Pipeline_readB_inner.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_matrix_mul_Pipeline_readB_inner
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul_local_A_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mul_local_A_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.matrix_mul_local_A_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matrix_mul_local_C_RAM_AUTO_1R1W
Compiling module xil_defaultlib.matrix_mul_flow_control_loop_pip...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_r...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_r...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_i...
Compiling module xil_defaultlib.matrix_mul_matrix_mul_Pipeline_w...
Compiling module xil_defaultlib.matrix_mul_control_s_axi
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_store(NUM...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_load(NUM_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_write(CON...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi_read(C_US...
Compiling module xil_defaultlib.matrix_mul_gmem0_m_axi(CONSERVAT...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_store(NUM...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_load(NUM_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_write(CON...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi_read(C_US...
Compiling module xil_defaultlib.matrix_mul_gmem1_m_axi(CONSERVAT...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_store(NUM...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_mem(MEM_S...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(MEM_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_load(NUM_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_srl(DATA_...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_fifo(DATA...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_throttle(...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_write(CON...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_reg_slice...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi_read(C_US...
Compiling module xil_defaultlib.matrix_mul_gmem2_m_axi(CONSERVAT...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu50-f...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.matrix_mul_fadd_32ns_32ns_32_7_f...
Compiling module xil_defaultlib.matrix_mul_fadd_32ns_32ns_32_7_f...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.matrix_mul_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.matrix_mul_fmul_32ns_32ns_32_4_m...
Compiling module xil_defaultlib.matrix_mul_mul_32ns_32ns_63_2_1(...
Compiling module xil_defaultlib.matrix_mul_mux_25632_32_1_1(ID=1...
Compiling module xil_defaultlib.matrix_mul
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=46)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_matrix_mul_top
Compiling module work.glbl
Built simulation snapshot matrix_mul

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/matrix_mul/xsim_script.tcl
# xsim {matrix_mul} -autoloadwcfg -tclbatch {matrix_mul.tcl}
Time resolution is 1 ps
source matrix_mul.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "109000"
// RTL Simulation : 1 / 1 [n/a] @ "10617200000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10617220390 ps : File "/home/ubuntu/matrix_mul_hls/matrix_mul_hls/solution1/sim/verilog/matrix_mul.autotb.v" Line 746
run: Time (s): cpu = 00:00:01 ; elapsed = 00:06:05 . Memory (MB): peak = 2707.527 ; gain = 0.000 ; free physical = 1142 ; free virtual = 8095
## quit
INFO: xsimkernel Simulation Memory Usage: 138708 KB (Peak: 174964 KB), Simulation CPU Usage: 364610 ms
INFO: [Common 17-206] Exiting xsim at Wed Nov 13 09:25:29 2024...
INFO: [COSIM 212-316] Starting C post checking ...
TEST PASSED!
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 436.75 seconds. CPU system time: 14.94 seconds. Elapsed time: 414.47 seconds; current allocated memory: 9.738 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fadd_32ns_32ns_32_7_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'matrix_mul_fmul_32ns_32ns_32_4_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 13 09:25:45 2024...
INFO: [HLS 200-802] Generated output file matrix_mul_hls/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15.37 seconds. CPU system time: 4.55 seconds. Elapsed time: 20.13 seconds; current allocated memory: 7.812 MB.
[2Kvitis_hls> [11C
[2Kvitis_hls> [11CINFO: [HLS 200-112] Total CPU user time: 506.07 seconds. Total CPU system time: 22.7 seconds. Total elapsed time: 1404.31 seconds; peak allocated memory: 772.535 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 13 09:41:04 2024...
