INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ja/Documents/SR/lab3/lab3.srcs/sources_1/new/maszyna_stanow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maszyna_stanow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ja/Documents/SR/lab3/lab3.srcs/sources_1/new/odczyt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odczyt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ja/Documents/SR/lab3/lab3.srcs/sources_1/new/zapis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zapis
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ja/Documents/SR/lab3/lab3.srcs/sim_1/new/tb_maszyna_stanow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_maszyna_stanow
