/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: Copyright 2012 Broadcom Corporation.
 * This program is the proprietary software of Broadcom Corporation
 * and/or its licensors, and may only be used, duplicated, modified
 * or distributed pursuant to the terms and conditions of a separate,
 * written license agreement executed between you and Broadcom
 * (an "Authorized License").  Except as set forth in an Authorized
 * License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and
 * Broadcom expressly reserves all rights in and to the Software
 * and all intellectual property rights therein.  IF YOU HAVE
 * NO AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE
 * IN ANY WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE
 * ALL USE OF THE SOFTWARE.  
 *  
 * Except as expressly set forth in the Authorized License,
 *  
 * 1.     This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof,
 * and to use this information only in connection with your use of
 * Broadcom integrated circuit products.
 *  
 * 2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS
 * PROVIDED "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY,
 * OR OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 * 
 * 3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL,
 * INCIDENTAL, SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER
 * ARISING OUT OF OR IN ANY WAY RELATING TO YOUR USE OF OR INABILITY
 * TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF
 * THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR USD 1.00,
 * WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING
 * ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.$
 *
 * File:        fields_a.i
 * Purpose:     Field declarations.
 */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUSr_fields[] = {
    { ERROR_LOG_INTERRUPTf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUT_INTERRUPTf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_M0_IDM_IDM_INTERRUPT_STATUS_BCM53400_A0r_fields[] = {
    { ERROR_LOG_INTERRUPTf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUT_INTERRUPTf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_M0_IDM_IDM_RESET_STATUSr_fields[] = {
    { ACTIVE_READf, 1, 0, SOCF_RO },
    { ACTIVE_WRITEf, 1, 1, SOCF_RO },
    { READ_RECEIVEDf, 1, 2, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRITE_RECEIVEDf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_M0_IDM_IDM_RESET_STATUS_BCM53400_A0r_fields[] = {
    { ACTIVE_READf, 1, 0, SOCF_RO },
    { ACTIVE_WRITEf, 1, 1, SOCF_RO },
    { READ_RECEIVEDf, 1, 2, SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRITE_RECEIVEDf, 1, 3, SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_M0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHE_CONFIGf, 4, 16, SOCF_LE },
    { ARUSER_CONFIGf, 5, 20, SOCF_LE },
    { AWCACHE_CONFIGf, 4, 2, SOCF_LE },
    { AWUSER_CONFIGf, 5, 6, SOCF_LE },
    { CLK_GATING_ENf, 1, 0, 0 },
    { ETBMEM_PSM_VDDf, 2, 11, SOCF_LE },
    { ETB_RAM_TMf, 5, 25, SOCF_LE },
    { RESERVED_0f, 1, 1, SOCF_RES },
    { RESERVED_1f, 3, 13, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 2, 30, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { ARCACHE_CONFIGf, 4, 16, SOCF_LE },
    { ARUSER_CONFIGf, 5, 20, SOCF_LE },
    { AWCACHE_CONFIGf, 4, 2, SOCF_LE },
    { AWUSER_CONFIGf, 5, 6, SOCF_LE },
    { BYPASS_CTf, 1, 25, 0 },
    { CLK_GATING_ENf, 1, 0, 0 },
    { CTf, 1, 26, 0 },
    { RESERVED_0f, 1, 1, SOCF_RES },
    { RESERVED_1f, 5, 11, SOCF_LE|SOCF_RES },
    { RESERVED_2f, 5, 27, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_M0_IDM_IO_STATUSr_fields[] = {
    { DEBUG_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_M0_IDM_IO_STATUS_BCM53400_A0r_fields[] = {
    { DEBUG_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_M0_IDM_RESET_CONTROLr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_M0_IDM_RESET_CONTROL_BCM53400_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETEr_fields[] = {
    { ERROR_COMPLETEf, 1, 0, SOCF_RO },
    { OVERFLOW_COMPLETEf, 1, 1, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_COMPLETE_BCM53400_A0r_fields[] = {
    { ERROR_COMPLETEf, 1, 0, SOCF_RO },
    { OVERFLOW_COMPLETEf, 1, 1, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROLr_fields[] = {
    { BUS_ERROR_INTERRUPTf, 1, 1, 0 },
    { BUS_ERROR_RESETf, 1, 0, 0 },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUT_ENABLEf, 1, 9, 0 },
    { TIMEOUT_EXPONENTf, 5, 4, SOCF_LE },
    { TIMEOUT_INTERRUPTf, 1, 3, 0 },
    { TIMEOUT_RESETf, 1, 2, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_CONTROL_BCM53400_A0r_fields[] = {
    { BUS_ERROR_INTERRUPTf, 1, 1, 0 },
    { BUS_ERROR_RESETf, 1, 0, 0 },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUT_ENABLEf, 1, 9, 0 },
    { TIMEOUT_EXPONENTf, 5, 4, SOCF_LE },
    { TIMEOUT_INTERRUPTf, 1, 3, 0 },
    { TIMEOUT_RESETf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGSr_fields[] = {
    { BURSTf, 2, 12, SOCF_LE|SOCF_RO },
    { CACHEf, 4, 16, SOCF_LE|SOCF_RO },
    { DATA_INf, 3, 8, SOCF_LE|SOCF_RO },
    { LENf, 4, 0, SOCF_LE|SOCF_RO },
    { LOCKf, 2, 14, SOCF_LE|SOCF_RO },
    { PROTf, 3, 20, SOCF_LE|SOCF_RO },
    { READ_WRITEf, 1, 24, SOCF_RO },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_FLAGS_BCM53400_A0r_fields[] = {
    { BURSTf, 2, 12, SOCF_LE|SOCF_RO },
    { CACHEf, 4, 16, SOCF_LE|SOCF_RO },
    { DATA_INf, 3, 8, SOCF_LE|SOCF_RO },
    { LENf, 4, 0, SOCF_LE|SOCF_RO },
    { LOCKf, 2, 14, SOCF_LE|SOCF_RO },
    { PROTf, 3, 20, SOCF_LE|SOCF_RO },
    { READ_WRITEf, 1, 24, SOCF_RO },
    { RESERVEDf, 7, 25, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 1, 23, SOCF_RO|SOCF_RES },
    { RESERVED_2f, 1, 11, SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_IDr_fields[] = {
    { MASTER_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { VMASTER_IDf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_ID_BCM53400_A0r_fields[] = {
    { MASTER_IDf, 16, 0, SOCF_LE|SOCF_RO },
    { VMASTER_IDf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUSr_fields[] = {
    { CAUSEf, 2, 0, SOCF_LE|SOCF_RO },
    { ERROR_OVERFLOWf, 1, 2, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_A9JTAG_S0_IDM_IDM_ERROR_LOG_STATUS_BCM53400_A0r_fields[] = {
    { CAUSEf, 2, 0, SOCF_LE|SOCF_RO },
    { ERROR_OVERFLOWf, 1, 2, SOCF_RO },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACCEPTABLEFRAMETYPEr_fields[] = {
    { ACCEPTABLEFRAMETYPEf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACCEPTABLEFRAMETYPETABLE_0r_fields[] = {
    { ACCEPTABLEFRAMETYPETABLEf, 64, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACL_GENERAL_CONFIGURATIONr_fields[] = {
    { ACLDP0f, 2, 20, SOCF_LE },
    { ACLDP1f, 2, 22, SOCF_LE },
    { ENABLEACTIONPROFILEf, 1, 0, 0 },
    { ENABLECUD_ACTIONf, 1, 8, 0 },
    { ENABLEDP_ACTIONf, 1, 16, 0 },
    { ENABLEOUTTM_PORTf, 1, 4, 0 },
    { ENABLETC_ACTIONf, 1, 12, 0 },
    { HIGHPRIORITYACLf, 1, 24, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACL_RECEIVEDr_fields[] = {
    { ACLRECIEVEf, 36, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACL_TCAM_ACCESSENABLERr_fields[] = {
    { ENABLETCAM_BANKA_ACCESSf, 1, 0, 0 },
    { ENABLETCAM_BANKB_ACCESSf, 1, 1, 0 },
    { ENABLETCAM_BANKC_ACCESSf, 1, 2, 0 },
    { ENABLETCAM_BANKD_ACCESSf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_CONTROL_REGr_fields[] = {
    { BYPASS_ACPALf, 1, 0, 0 },
    { DIS_BREAK_BRST_TRANSf, 1, 2, 0 },
    { DIS_EARLY_RESPf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_ERR_RESP_ADDRESSr_fields[] = {
    { ERR_ADDRf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_ERR_RESP_AWIDr_fields[] = {
    { ERR_AWIDf, 14, 0, SOCF_LE|SOCF_RO },
    { ERR_RESP_TYPEf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_ERR_RESP_INTR_MASKr_fields[] = {
    { ERR_RESP_MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_ERR_RESP_INTR_STATUSr_fields[] = {
    { ERR_RESP_INTRf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_ERR_RESP_OTHER_ATTRr_fields[] = {
    { ERR_AWBURSTf, 2, 5, SOCF_LE|SOCF_RO },
    { ERR_AWCACHEf, 4, 7, SOCF_LE|SOCF_RO },
    { ERR_AWLENf, 4, 11, SOCF_LE|SOCF_RO },
    { ERR_AWLOCKf, 2, 18, SOCF_LE|SOCF_RO },
    { ERR_AWPROTf, 3, 15, SOCF_LE|SOCF_RO },
    { ERR_AWSIZEf, 3, 20, SOCF_LE|SOCF_RO },
    { ERR_AWUSERf, 5, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ACPAL_ACPAL_SYNC_REGr_fields[] = {
    { DUMMYf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILE1r_fields[] = {
    { ACTIONPROFILEDSSSTACKINGf, 4, 8, SOCF_LE },
    { ACTIONPROFILEEXCLUDESRCf, 4, 16, SOCF_LE },
    { ACTIONPROFILEILLEGALEEPf, 4, 28, SOCF_LE },
    { ACTIONPROFILELAGMULTICASTf, 4, 12, SOCF_LE },
    { ACTIONPROFILENOVSITRANSLATIONf, 4, 4, SOCF_LE },
    { ACTIONPROFILERQPDISCARDf, 4, 0, SOCF_LE },
    { ACTIONPROFILEUNACCEPTABLEFRAMETYPEf, 4, 24, SOCF_LE },
    { ACTIONPROFILEVLANMEMBERSHIPf, 4, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILE2r_fields[] = {
    { ACTIONPROFILEMTUVIOLATIONf, 4, 20, SOCF_LE },
    { ACTIONPROFILEPRIVATEVLANf, 4, 12, SOCF_LE },
    { ACTIONPROFILESPLITHORIZONf, 4, 8, SOCF_LE },
    { ACTIONPROFILESRCEQUALDESTf, 4, 0, SOCF_LE },
    { ACTIONPROFILETRILLSAMEINTERFACEf, 4, 28, SOCF_LE },
    { ACTIONPROFILETRILLTTLZEROf, 4, 24, SOCF_LE },
    { ACTIONPROFILETTLSCOPEf, 4, 16, SOCF_LE },
    { ACTIONPROFILEUNKNOWNDAf, 4, 4, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILE3r_fields[] = {
    { ACTIONPROFILEBOUNCEBACKf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILEACCEPTABLEFRAMETYPESr_fields[] = {
    { ACTIONPROFILEACCEPTABLEFRAMETYPE0FWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE0SNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE1FWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE1SNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE2FWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE2SNPf, 2, 13, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE3FWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILEACCEPTABLEFRAMETYPE3SNPf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILEDANOTFOUNDMAPr_fields[] = {
    { ACTIONPROFILEDANOTFOUND0FWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND0SNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND1FWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND1SNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND2FWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND2SNPf, 2, 13, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND3FWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILEDANOTFOUND3SNPf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILEGENERALr_fields[] = {
    { ACTIONPROFILEFACILITYINVALIDFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEFACILITYINVALIDSNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILEFECENTRYACCESSEDFWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILEFECENTRYACCESSEDSNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILEICMPREDIRECTFWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILEICMPREDIRECTSNPf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILEMCRPFr_fields[] = {
    { ACTIONPROFILEMCEXPLICITRPFFAILFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEMCEXPLICITRPFFAILSNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILEMCUSESIPASISRPFFAILFWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILEMCUSESIPASISRPFFAILSNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILEMCUSESIPECMPFWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILEMCUSESIPECMPSNPf, 2, 18, SOCF_LE },
    { ACTIONPROFILEMCUSESIPRPFFAILFWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILEMCUSESIPRPFFAILSNPf, 2, 13, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILEPBPSADROPMAPr_fields[] = {
    { ACTIONPROFILEPBPSADROP0FWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEPBPSADROP0SNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILEPBPSADROP1FWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILEPBPSADROP1SNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILEPBPSADROP2FWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILEPBPSADROP2SNPf, 2, 13, SOCF_LE },
    { ACTIONPROFILEPBPSADROP3FWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILEPBPSADROP3SNPf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILESADROPMAPr_fields[] = {
    { ACTIONPROFILESADROP0FWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILESADROP0SNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILESADROP1FWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILESADROP1SNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILESADROP2FWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILESADROP2SNPf, 2, 13, SOCF_LE },
    { ACTIONPROFILESADROP3FWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILESADROP3SNPf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILESAMEINTERFACEr_fields[] = {
    { ACTIONPROFILESAMEINTERFACEFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILESAMEINTERFACESNPf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILESANOTFOUNDMAPr_fields[] = {
    { ACTIONPROFILESANOTFOUND0FWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILESANOTFOUND0SNPf, 2, 3, SOCF_LE },
    { ACTIONPROFILESANOTFOUND1FWDf, 3, 5, SOCF_LE },
    { ACTIONPROFILESANOTFOUND1SNPf, 2, 8, SOCF_LE },
    { ACTIONPROFILESANOTFOUND2FWDf, 3, 10, SOCF_LE },
    { ACTIONPROFILESANOTFOUND2SNPf, 2, 13, SOCF_LE },
    { ACTIONPROFILESANOTFOUND3FWDf, 3, 15, SOCF_LE },
    { ACTIONPROFILESANOTFOUND3SNPf, 2, 18, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILEUCRPFr_fields[] = {
    { ACTIONPROFILEUCSTRICTRPFFAILFWDf, 3, 0, SOCF_LE },
    { ACTIONPROFILEUCSTRICTRPFFAILSNPf, 2, 3, SOCF_LE }
};

#endif
#if defined(BCM_56640_A0)
soc_field_info_t soc_ACTION_CONTROL_TMr_fields[] = {
    { ACTION_CONTROL_TMf, 8, 0, SOCF_LE },
    { PROFILE_TABLE_TMf, 8, 8, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0)
soc_field_info_t soc_ACTION_CONTROL_TM_BCM56340_A0r_fields[] = {
    { ACTION_CONTROL_TMf, 8, 0, SOCF_LE|SOCF_RES },
    { PROFILE_TABLE_TMf, 8, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIVATETIMERr_fields[] = {
    { ACTIVATETIMERf, 1, 0, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIVEPUSHQUEUEIDr_fields[] = {
    { ACTIVEPUSHQUEUENUMf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIVEQUEUECOUNTr_fields[] = {
    { ACTIVEQUEUECOUNTf, 16, 16, SOCF_LE|SOCF_RO },
    { MAXACTIVEQUEUECOUNTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AC_OPERATINGCONDITIONS1r_fields[] = {
    { DDRTDLLf, 8, 14, SOCF_LE },
    { DDRTRCf, 7, 22, SOCF_LE },
    { DDRTRSTf, 14, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AC_OPERATINGCONDITIONS2r_fields[] = {
    { DDRTRCDRf, 5, 12, SOCF_LE },
    { DDRTRCDWf, 5, 20, SOCF_LE },
    { DDRTRFCf, 8, 4, SOCF_LE },
    { DDRTRRDf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AC_OPERATINGCONDITIONS3r_fields[] = {
    { CNTRASRDPRDf, 7, 0, SOCF_LE },
    { CNTRASWRPRDf, 7, 7, SOCF_LE },
    { CNTRDAPPRDf, 6, 14, SOCF_LE },
    { CNTWRAPPRDf, 6, 20, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AC_OPERATINGCONDITIONS4r_fields[] = {
    { CNTRDWRPRDf, 5, 24, SOCF_LE },
    { CNTWRRDPRDf, 5, 16, SOCF_LE },
    { DDRTREFIf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ADVASTATISTICSENr_fields[] = {
    { ADVASTATISTICSENf, 1, 0, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_CONFIG0r_fields[] = {
    { TICK_CYCLESf, 12, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_CONFIG1r_fields[] = {
    { AGER_DEBUG_DISABLE_AGEFLAGS_SLOTSf, 2, 28, SOCF_LE },
    { AGER_DEBUG_DISABLE_AGEFLAGS_WRDELAYf, 1, 30, 0 },
    { CALENDAR_PROFILEf, 4, 22, SOCF_LE },
    { CAL_AGER0_OVERRIDEf, 1, 26, 0 },
    { CAL_AGER1_OVERRIDEf, 1, 27, 0 },
    { QUEUE_RANGE_FIRSTf, 11, 11, SOCF_LE },
    { QUEUE_RANGE_LASTf, 11, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_EVENT_STATUSr_fields[] = {
    { FILL_LEVELf, 16, 0, SOCF_LE|SOCF_RO },
    { FILL_THRESH_HITf, 1, 16, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_EVENT_THRESHr_fields[] = {
    { EVENT_THRESHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_STATUSr_fields[] = {
    { TICK_PERIOD_TOO_SMALLf, 1, 0, SOCF_W1TC }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_0r_fields[] = {
    { AGER_PROFILE0_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE0_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_1r_fields[] = {
    { AGER_PROFILE1_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE1_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_2r_fields[] = {
    { AGER_PROFILE2_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE2_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_3r_fields[] = {
    { AGER_PROFILE3_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE3_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_4r_fields[] = {
    { AGER_PROFILE4_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE4_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_5r_fields[] = {
    { AGER_PROFILE5_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE5_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_6r_fields[] = {
    { AGER_PROFILE6_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE6_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_7r_fields[] = {
    { AGER_PROFILE7_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE7_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_8r_fields[] = {
    { AGER_PROFILE8_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE8_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_9r_fields[] = {
    { AGER_PROFILE9_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE9_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_10r_fields[] = {
    { AGER_PROFILE10_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE10_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_11r_fields[] = {
    { AGER_PROFILE11_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE11_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_12r_fields[] = {
    { AGER_PROFILE12_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE12_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_13r_fields[] = {
    { AGER_PROFILE13_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE13_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_14r_fields[] = {
    { AGER_PROFILE14_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE14_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESH_15r_fields[] = {
    { AGER_PROFILE15_THRESH0f, 5, 0, SOCF_LE },
    { AGER_PROFILE15_THRESH1f, 5, 5, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0) || defined(BCM_56514_A0)
soc_field_info_t soc_AGINGCTRMEMDEBUGr_fields[] = {
    { CCMf, 1, 0, 0 },
    { RMf, 1, 1, 0 }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AGINGCTRMEMDEBUG_BCM53314_A0r_fields[] = {
    { TMf, 8, 0, SOCF_LE },
    { WWf, 1, 8, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields[] = {
    { TMf, 17, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
soc_field_info_t soc_AGINGCTRMEMDEBUG_BCM56224_A0r_fields[] = {
    { TMf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AGING_CTR_ECC_CONTROL_EXTr_fields[] = {
    { ENABLE_ECCf, 1, 0, 0 },
    { FORCE_UNCORRECTABLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AGING_CTR_ECC_CONTROL_EXT_BCM56450_A0r_fields[] = {
    { ENABLE_ECCf, 1, 0, 0 },
    { FORCE_UNCORRECTABLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGING_CTR_MEM_DEBUGr_fields[] = {
    { TMf, 11, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AGING_DFT_CNT_EXTr_fields[] = {
    { CNTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AGING_DFT_CNT_EXT_BCM56450_A0r_fields[] = {
    { CNTf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AGING_ERROR_EXTr_fields[] = {
    { CTR_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CTR_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { EXP_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { EXP_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { LMT_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { LMT_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AGING_ERROR_EXT_BCM56450_A0r_fields[] = {
    { CTR_CORRECTED_ERRORf, 1, 3, SOCF_W1TC },
    { CTR_UNCORRECTED_ERRORf, 1, 2, SOCF_W1TC },
    { EXP_CORRECTED_ERRORf, 1, 1, SOCF_W1TC },
    { EXP_UNCORRECTED_ERRORf, 1, 0, SOCF_W1TC },
    { LMT_CORRECTED_ERRORf, 1, 5, SOCF_W1TC },
    { LMT_UNCORRECTED_ERRORf, 1, 4, SOCF_W1TC }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AGING_ERROR_MASK_EXTr_fields[] = {
    { CTR_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CTR_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { EXP_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { EXP_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { LMT_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { LMT_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AGING_ERROR_MASK_EXT_BCM56450_A0r_fields[] = {
    { CTR_CORRECTED_ERROR_DISINTf, 1, 3, 0 },
    { CTR_UNCORRECTED_ERROR_DISINTf, 1, 2, 0 },
    { EXP_CORRECTED_ERROR_DISINTf, 1, 1, 0 },
    { EXP_UNCORRECTED_ERROR_DISINTf, 1, 0, 0 },
    { LMT_CORRECTED_ERROR_DISINTf, 1, 5, 0 },
    { LMT_UNCORRECTED_ERROR_DISINTf, 1, 4, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ALLESADIRBRIDGESr_fields[] = {
    { ALLESADIRBRIDGESf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ALLOWED_LINKSr_fields[] = {
    { ALLOWEDLINKSf, 36, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ALLOWED_LINKS_FOR_REACHABILITY_MESSAGESr_fields[] = {
    { ALLOWEDLINKSFORRMf, 36, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ALLRBRIDGESMACCONFIGr_fields[] = {
    { ALLRBRIDGESMACf, 48, 0, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_fields[] = {
    { PARITY_ENf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROL_BCM53400_A0r_fields[] = {
    { PARITY_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_fields[] = {
    { ENTRY_IDXf, 6, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56440_A0) || \
    defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 7, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56450_A0r_fields[] = {
    { ENTRY_IDXf, 8, 2, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUS_INTR_BCM56840_A0r_fields[] = {
    { ENTRY_IDXf, 8, 2, SOCF_LE|SOCF_RES },
    { MULTIPLE_ERRf, 1, 1, SOCF_RES },
    { PARITY_ERRf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AMAC_IDM0_IDM_RESET_CONTROLr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AMAC_IDM0_IDM_RESET_CONTROL_BCM53400_A0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AMAC_IDM0_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHEf, 4, 16, SOCF_LE },
    { ARUSERf, 5, 25, SOCF_LE },
    { AWCACHEf, 4, 7, SOCF_LE },
    { AWUSERf, 5, 20, SOCF_LE },
    { CLK_250_SELf, 1, 6, 0 },
    { CLK_ENf, 1, 0, 0 },
    { DEST_SYNC_MODE_ENf, 1, 3, 0 },
    { DIRECT_GMII_MODEf, 1, 5, 0 },
    { LEDSCAN_FLOP_STAGESf, 3, 11, SOCF_LE },
    { SOURCE_SYNC_MODE_ENf, 1, 2, 0 },
    { TX_CLK_OUT_INVERT_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AMAC_IDM0_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { ARCACHEf, 4, 16, SOCF_LE },
    { ARUSERf, 5, 25, SOCF_LE },
    { AWCACHEf, 4, 7, SOCF_LE },
    { AWUSERf, 5, 20, SOCF_LE },
    { BYPASS_CTf, 1, 30, 0 },
    { CLK_250_SELf, 1, 6, 0 },
    { CLK_ENf, 1, 0, 0 },
    { CTf, 1, 31, 0 },
    { DEST_SYNC_MODE_ENf, 1, 3, 0 },
    { DIRECT_GMII_MODEf, 1, 5, 0 },
    { LEDSCAN_FLOP_STAGESf, 3, 11, SOCF_LE },
    { SOURCE_SYNC_MODE_ENf, 1, 2, 0 },
    { TX_CLK_OUT_INVERT_ENf, 1, 4, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AMAC_IDM0_IO_STATUSr_fields[] = {
    { DEBUG_STATUSf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AMAC_IDM0_IO_STATUS_BCM53400_A0r_fields[] = {
    { DEBUG_STATUSf, 18, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_fields[] = {
    { FIRST_RMEP_INDEXf, 11, 0, SOCF_LE },
    { MULTIf, 1, 11, 0 },
    { VALIDf, 1, 12, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM53400_A0r_fields[] = {
    { FIRST_RMEP_INDEXf, 11, 0, SOCF_LE },
    { MULTIf, 1, 11, 0 },
    { VALIDf, 1, 12, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56150_A0r_fields[] = {
    { FIRST_RMEP_INDEXf, 11, 0, SOCF_LE },
    { MULTIf, 1, 11, 0 },
    { VALIDf, 1, 12, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56440_A0r_fields[] = {
    { FIRST_RMEP_INDEXf, 12, 0, SOCF_LE },
    { MULTIf, 1, 12, 0 },
    { VALIDf, 1, 13, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_ANY_RMEP_TLV_INTERFACE_DOWN_STATUS_BCM56640_A0r_fields[] = {
    { FIRST_RMEP_INDEXf, 13, 0, SOCF_LE },
    { MULTIf, 1, 13, 0 },
    { VALIDf, 1, 14, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AOPSTHr_fields[] = {
    { BATM_AOPSTHf, 13, 0, SOCF_LE },
    { BATM_RSVDf, 3, 13, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_APBW_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHE_JTAG_M0f, 4, 24, SOCF_LE },
    { AWCACHE_JTAG_M0f, 4, 20, SOCF_LE },
    { CLK_ENABLEf, 1, 0, 0 },
    { FORCECLOCKSONf, 1, 1, 0 },
    { INITIATE_BISTf, 1, 15, 0 },
    { OTP_POWER_READYf, 1, 16, 0 },
    { RESERVED_1f, 13, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 2, 18, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 1, 30, SOCF_RO|SOCF_RES },
    { UARTCLKSELf, 1, 17, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_APBW_IDM_IDM_IO_STATUSr_fields[] = {
    { BIST_DONEf, 1, 15, SOCF_RO },
    { BIST_FAILf, 1, 14, SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 14, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_ERROR_LOG_ADDR_LSBr_fields[] = {
    { ADDRf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_ERROR_LOG_COMPLETEr_fields[] = {
    { ERROR_COMPLETEf, 1, 0, SOCF_RO|SOCF_SIG },
    { FIELD_2_31f, 30, 2, SOCF_LE|SOCF_RO|SOCF_SIG },
    { OVERFLOW_COMPLETEf, 1, 1, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_ERROR_LOG_CONTROLr_fields[] = {
    { BUS_ERROR_INTERRUPTf, 1, 1, 0 },
    { BUS_ERROR_RESETf, 1, 0, 0 },
    { FIELD_10_31f, 22, 10, SOCF_LE|SOCF_RO|SOCF_SIG },
    { TIMEOUT_ENABLEf, 1, 9, 0 },
    { TIMEOUT_EXPONENTf, 5, 4, SOCF_LE },
    { TIMEOUT_INTERRUPTf, 1, 3, 0 },
    { TIMEOUT_RESETf, 1, 2, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_ERROR_LOG_FLAGSr_fields[] = {
    { BURSTf, 2, 12, SOCF_LE|SOCF_RO|SOCF_SIG },
    { CACHEf, 4, 16, SOCF_LE|SOCF_RO|SOCF_SIG },
    { DATA_INf, 3, 8, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_11_11f, 1, 11, SOCF_RO|SOCF_SIG },
    { FIELD_23_23f, 1, 23, SOCF_RO|SOCF_SIG },
    { FIELD_25_31f, 7, 25, SOCF_LE|SOCF_RO|SOCF_SIG },
    { FIELD_4_7f, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LENf, 4, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { LOCKf, 2, 14, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PROTf, 3, 20, SOCF_LE|SOCF_RO|SOCF_SIG },
    { READ_WRITEf, 1, 24, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_ERROR_LOG_IDr_fields[] = {
    { MASTER_IDf, 16, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { VMASTER_IDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_ERROR_LOG_STATUSr_fields[] = {
    { CAUSEf, 2, 0, SOCF_LE|SOCF_RO|SOCF_SIG },
    { ERROR_OVERFLOWf, 1, 2, SOCF_RO|SOCF_SIG },
    { FIELD_3_31f, 29, 3, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_INTERRUPT_STATUSr_fields[] = {
    { ERROR_LOG_INTERRUPTf, 1, 0, SOCF_RO|SOCF_SIG|SOCF_INTR },
    { FIELD_2_31f, 30, 2, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_INTR },
    { TIMEOUT_INTERRUPTf, 1, 1, SOCF_RO|SOCF_SIG|SOCF_INTR }
};

#endif
#if defined(BCM_88670_A0)
soc_field_info_t soc_APBX_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 },
    { FIELD_1_31f, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM56450_A0r_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_IO_CONTROL_DIRECT_BCM88950_A0r_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_RESET_CONTROLr_fields[] = {
    { FIELD_1_31f, 31, 1, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_APBX_IDM_IDM_RESET_CONTROL_BCM53400_A0r_fields[] = {
    { RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_APBX_IDM_IDM_RESET_STATUSr_fields[] = {
    { ACTIVE_READf, 1, 0, SOCF_RO|SOCF_SIG },
    { ACTIVE_WRITEf, 1, 1, SOCF_RO|SOCF_SIG },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { READ_RECEIVEDf, 1, 2, SOCF_RO|SOCF_SIG },
    { WRITE_RECEIVEDf, 1, 3, SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_APBZ_IDM_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ARBITERCONFIGURATIONr_fields[] = {
    { ARBITERINGRESSSHAPINGWEIGHTf, 4, 20, SOCF_LE },
    { ARBITERMULTICASTWEIGHTf, 4, 16, SOCF_LE },
    { ARBITERTHRESHOLDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ARB_EOP_DEBUGr_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IESMIFf, 1, 7, 0 },
    { IFPf, 1, 14, 0 },
    { IL2LUf, 1, 6, 0 },
    { IL2MCf, 1, 8, 0 },
    { IL3LUf, 1, 9, 0 },
    { IL3MCf, 1, 10, 0 },
    { ILPMf, 1, 11, 0 },
    { IMPLSf, 1, 5, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 12, 0 },
    { IRSEL2f, 1, 15, 0 },
    { ISW1f, 1, 13, 0 },
    { ISW2f, 1, 16, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM53400_A0r_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IESMIFf, 1, 7, 0 },
    { IFPf, 1, 14, 0 },
    { IL2LUf, 1, 6, 0 },
    { IL2MCf, 1, 8, 0 },
    { IL3LUf, 1, 9, 0 },
    { IL3MCf, 1, 10, 0 },
    { ILPMf, 1, 11, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 12, 0 },
    { IRSEL2f, 1, 15, 0 },
    { ISW1f, 1, 13, 0 },
    { ISW2f, 1, 16, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 },
    { RESERVED0f, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56142_A0r_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IESMIFf, 1, 7, 0 },
    { IFPf, 1, 14, 0 },
    { IL2LUf, 1, 6, 0 },
    { IL2MCf, 1, 8, 0 },
    { IL3LUf, 1, 9, 0 },
    { IL3MCf, 1, 10, 0 },
    { ILPMf, 1, 11, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 12, 0 },
    { IRSEL2f, 1, 15, 0 },
    { ISW1f, 1, 13, 0 },
    { ISW2f, 1, 16, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56150_A0r_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IESMIFf, 1, 7, 0 },
    { IFPf, 1, 14, 0 },
    { IL2LUf, 1, 6, 0 },
    { IL2MCf, 1, 8, 0 },
    { IL3LUf, 1, 9, 0 },
    { IL3MCf, 1, 10, 0 },
    { ILPMf, 1, 11, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 12, 0 },
    { IRSEL2f, 1, 15, 0 },
    { ISW1f, 1, 13, 0 },
    { ISW2f, 1, 16, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 },
    { RESERVED0f, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56440_A0r_fields[] = {
    { FLEX_CTRf, 1, 16, 0 },
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IFPf, 1, 12, 0 },
    { IL2LUf, 1, 5, 0 },
    { IL3LUf, 1, 8, 0 },
    { ILPMf, 1, 9, 0 },
    { IMPLSf, 1, 4, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 10, 0 },
    { IRSEL2f, 1, 13, 0 },
    { ISW1f, 1, 11, 0 },
    { ISW2f, 1, 15, 0 },
    { IVXLTf, 1, 3, 0 },
    { RESERVED_1f, 1, 6, SOCF_RES },
    { RESERVED_2f, 1, 7, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56450_A0r_fields[] = {
    { FLEX_CTRf, 1, 16, 0 },
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IFPf, 1, 12, 0 },
    { IL2LUf, 1, 5, 0 },
    { IL3LUf, 1, 8, 0 },
    { ILPMf, 1, 9, 0 },
    { IMPLSf, 1, 4, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 10, 0 },
    { IRSEL2f, 1, 13, 0 },
    { ISW1f, 1, 11, 0 },
    { ISW2f, 1, 15, 0 },
    { IVXLTf, 1, 3, 0 },
    { RESERVED_1f, 1, 6, SOCF_RES },
    { RESERVED_2f, 1, 7, SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56634_A0r_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IESMIFf, 1, 7, 0 },
    { IFPf, 1, 11, 0 },
    { IL2LUf, 1, 6, 0 },
    { IL3LUf, 1, 8, 0 },
    { IMPLSf, 1, 5, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 9, 0 },
    { IRSEL2f, 1, 12, 0 },
    { ISW1f, 1, 10, 0 },
    { ISW2f, 1, 13, 0 },
    { IVLANf, 1, 4, 0 },
    { IVXLTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_A0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56840_A0r_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IDLBf, 1, 14, 0 },
    { IFPf, 1, 12, 0 },
    { IL2LU_1f, 1, 5, 0 },
    { IL2LU_2f, 1, 6, 0 },
    { IL2LU_3f, 1, 7, 0 },
    { IL3LUf, 1, 8, 0 },
    { ILPMf, 1, 9, 0 },
    { IMPLSf, 1, 4, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 10, 0 },
    { IRSEL2f, 1, 13, 0 },
    { ISW1f, 1, 11, 0 },
    { ISW2f, 1, 15, 0 },
    { IVXLTf, 1, 3, 0 }
};

#endif
#if defined(BCM_56840_B0)
soc_field_info_t soc_ARB_EOP_DEBUG_BCM56840_B0r_fields[] = {
    { ICFGf, 1, 0, 0 },
    { IDISCf, 1, 2, 0 },
    { IDLBf, 1, 14, 0 },
    { IFPf, 1, 12, 0 },
    { IL2LU_1f, 1, 5, 0 },
    { IL2LU_2f, 1, 6, 0 },
    { IL2LU_3f, 1, 7, 0 },
    { IL3LUf, 1, 8, 0 },
    { ILPMf, 1, 9, 0 },
    { IMPLSf, 1, 4, 0 },
    { IMPLS_TD_B0f, 1, 16, 0 },
    { IPARSf, 1, 1, 0 },
    { IRSEL1f, 1, 10, 0 },
    { IRSEL1_TD_B0f, 1, 17, 0 },
    { IRSEL2f, 1, 13, 0 },
    { ISW1f, 1, 11, 0 },
    { ISW2f, 1, 15, 0 },
    { ISW2_TD_B0f, 1, 17, 0 },
    { IVXLTf, 1, 3, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ARB_RAM_1_DBGCTRLr_fields[] = {
    { CMICM_BUF_HDR_TMf, 10, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_ARB_RAM_DBGCTRLr_fields[] = {
    { HDR_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { LMEP_TMf, 4, 0, SOCF_LE|SOCF_RES },
    { PKT_TMf, 8, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM53400_A0r_fields[] = {
    { HDR_TMf, 17, 31, SOCF_LE|SOCF_RES },
    { LMEP_DA_TMf, 14, 48, SOCF_LE|SOCF_RES },
    { LMEP_TMf, 14, 0, SOCF_LE|SOCF_RES },
    { PKT_TMf, 17, 14, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56150_A0r_fields[] = {
    { HDR_TMf, 2, 15, SOCF_LE|SOCF_RES },
    { LMEP_DA_TMf, 5, 17, SOCF_LE|SOCF_RES },
    { LMEP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { PKT_TMf, 10, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56334_A0r_fields[] = {
    { HDR_TMf, 2, 12, SOCF_LE|SOCF_RES },
    { LMEP_1_TMf, 4, 14, SOCF_LE|SOCF_RES },
    { LMEP_TMf, 4, 0, SOCF_LE|SOCF_RES },
    { PKT_TMf, 8, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56440_A0r_fields[] = {
    { LMEP_1_TMf, 5, 18, SOCF_LE|SOCF_RES },
    { LMEP_PMf, 1, 5, SOCF_RES },
    { LMEP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { PKT_DCMf, 1, 17, SOCF_RES },
    { PKT_PMf, 1, 16, SOCF_RES },
    { PKT_TMf, 10, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56450_A0r_fields[] = {
    { LMEP_1_TMf, 5, 18, SOCF_LE|SOCF_RES },
    { LMEP_PMf, 1, 5, SOCF_RES },
    { LMEP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { PKT_DCMf, 1, 17, SOCF_RES },
    { PKT_PMf, 1, 16, SOCF_RES },
    { PKT_TMf, 10, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56640_A0r_fields[] = {
    { LMEP_DA_PMf, 1, 23, SOCF_RES },
    { LMEP_DA_TMf, 5, 18, SOCF_LE|SOCF_RES },
    { LMEP_PMf, 1, 5, SOCF_RES },
    { LMEP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { PKT_DCMf, 1, 17, SOCF_RES },
    { PKT_PMf, 1, 16, SOCF_RES },
    { PKT_TMf, 10, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56840_A0r_fields[] = {
    { LMEP_PMf, 1, 5, SOCF_RES },
    { LMEP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { PKT_DCMf, 1, 17, SOCF_RES },
    { PKT_PMf, 1, 16, SOCF_RES },
    { PKT_TMf, 10, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_ARB_RAM_DBGCTRL_BCM56850_A0r_fields[] = {
    { LEARN_FIFO_TMf, 2, 18, SOCF_LE|SOCF_RES },
    { LMEP_PMf, 1, 5, SOCF_RES },
    { LMEP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { PKT_DCMf, 1, 17, SOCF_RES },
    { PKT_PMf, 1, 16, SOCF_RES },
    { PKT_TMf, 10, 6, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88732_A0)
soc_field_info_t soc_ARP_RARP_ENABLEr_fields[] = {
    { ARP_ETHERTYPEf, 1, 0, 0 },
    { RARP_ETHERTYPEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ASDACPREFIXr_fields[] = {
    { ASDACPREFIXf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ASFCONFIGr_fields[] = {
    { ASF_CELL_NUMf, 4, 1, SOCF_LE },
    { ASF_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56304_B0) || defined(BCM_56314_A0) || \
    defined(BCM_56504_A0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ASFPORTSPEEDr_fields[] = {
    { PORTSPEEDf, 3, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_ASF_PORT_CFGr_fields[] = {
    { ASF_ENABLEf, 1, 5, 0 },
    { ASF_PORT_SPEEDf, 5, 0, SOCF_LE },
    { PAUSE_ENABLEf, 1, 6, 0 },
    { RDE_ENABLEf, 1, 7, 0 }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_ASF_PORT_CFG_BCM56850_A0r_fields[] = {
    { ASF_PORT_SPEEDf, 5, 0, SOCF_LE },
    { MC_ASF_ENABLEf, 1, 5, 0 },
    { UC_ASF_ENABLEf, 1, 6, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0) || defined(BCM_56840_A0) || \
    defined(BCM_56840_B0)
soc_field_info_t soc_ASF_PORT_SPEEDr_fields[] = {
    { ASF_PORT_SPEEDf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ASYNCFIFOCONFIGr_fields[] = {
    { RAF_AE_WMf, 4, 12, SOCF_LE|SOCF_RES },
    { RAF_ENSUREOVERFLOWINDf, 1, 16, 0 },
    { RXEXTRADELAYRDf, 2, 4, SOCF_LE|SOCF_RES },
    { RXEXTRADELAYWRf, 2, 6, SOCF_LE|SOCF_RES },
    { RXMASKFIFOFULLf, 1, 20, SOCF_RES },
    { TAF_AF_OVRDf, 1, 24, SOCF_RES },
    { TAF_AF_WMf, 4, 8, SOCF_LE },
    { TXEXTRADELAYRDf, 2, 0, SOCF_LE|SOCF_RES },
    { TXEXTRADELAYWRf, 2, 2, SOCF_LE|SOCF_RES },
    { TXMASKFIFOFULLf, 1, 21, SOCF_RES },
    { TXMLFCREDITOVRDf, 4, 28, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ASYNCHRONOUSMODEINTERRUPTSr_fields[] = {
    { ASYNCHBYTEORDERERRf, 1, 0, 0 },
    { ASYNCHPACKETDATAVALIDf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ASYNCHRONOUSMODEINTERRUPTSMASKREGISTERr_fields[] = {
    { ASYNCHBYTEORDERERRMASKf, 1, 0, 0 },
    { ASYNCHPACKETDATAVALIDMASKf, 1, 1, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ATSB1_TCID_0r_fields[] = {
    { BATM_BASETSf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ATSC_TCID_0r_fields[] = {
    { BATM_ATSCOUNTf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ATSUM1_TCID_0r_fields[] = {
    { BATM_ATSIGMAf, 16, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ATTEMPT_TO_ACTIVATE_A_SHAPER_WITH_BAD_PARAMETERSr_fields[] = {
    { SHPFLOWBADPARAMSf, 1, 31, 0 },
    { SHPFLOWIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ATTEMPT_TO_ACTIVATE_FLOW___SCHEDULER_WITH_BAD_PARAMETERSr_fields[] = {
    { ACTFLOWBADPARAMSf, 1, 31, 0 },
    { ACTFLOWBADSCHf, 1, 20, 0 },
    { ACTFLOWCOSNVALIDf, 1, 16, 0 },
    { ACTFLOWIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AUTOCREDITMECHANISMQUEUEBOUNDARIESr_fields[] = {
    { AUTOCRFRSTQUEf, 15, 0, SOCF_LE },
    { AUTOCRLASTQUEf, 15, 16, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AUTOCREDITMECHANISMRATECONFIGURATIONr_fields[] = {
    { AUTOCRRATEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AUTONEGCONFIG0r_fields[] = {
    { AN_N__ENABLEf, 1, 0, 0 },
    { AN_N__LINKSPEEDOVRDf, 3, 8, SOCF_LE|SOCF_RES },
    { AN_N__LP_PAUSEOVRDf, 2, 12, SOCF_LE|SOCF_RES },
    { AN_N__RESTARTf, 1, 1, 0 },
    { AN_N__RESTARTONRUDIINVALIDf, 1, 3, 0 },
    { AN_N__SGMIIPHYMODEf, 1, 2, 0 },
    { AN_N__TXCFGREGf, 16, 16, SOCF_LE },
    { AN_N__TXFSMZEROENf, 1, 14, SOCF_RES },
    { AN_N__XMIT_OVRDf, 3, 4, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AUTONEG_STATUS0r_fields[] = {
    { AN_N__COMPLETEf, 1, 0, SOCF_RO },
    { AN_N__ERRORf, 1, 3, SOCF_RO },
    { AN_N__FSM_COMPLETEACKf, 1, 5, 0 },
    { AN_N__FSM_IDLEDETECTf, 1, 6, 0 },
    { AN_N__FSM_RESTARTf, 1, 4, 0 },
    { AN_N__FSM_STATEf, 3, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { AN_N__LINKSTATUSf, 1, 1, SOCF_RO },
    { AN_N__REMOTEFAULTf, 1, 2, SOCF_RO },
    { AN_N__RXCFGREGf, 16, 16, SOCF_LE|SOCF_RO },
    { AN_N__XMITf, 3, 8, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AUTOVOIP_OUI_1r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AUTOVOIP_OUI_2r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AUTOVOIP_OUI_3r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AUTOVOIP_OUI_4r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AUTOVOIP_OUI_5r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
soc_field_info_t soc_AUTOVOIP_OUI_6r_fields[] = {
    { OUIf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53314_A0) || defined(BCM_53324_A0) || \
    defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56218_A0) || defined(BCM_56224_A0) || \
    defined(BCM_56224_B0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
soc_field_info_t soc_AUX_ARB_CONTROLr_fields[] = {
    { CLK_GRANf, 2, 3, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 2, 0 },
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2r_fields[] = {
    { CLK_GRANf, 2, 1, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM53400_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE|SOCF_SC },
    { FP_REFRESH_ENABLEf, 1, 26, SOCF_SC },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56142_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56142_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56150_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE|SOCF_SC },
    { FP_REFRESH_ENABLEf, 1, 26, SOCF_SC },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56334_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE },
    { ESM_AGE_ENABLEf, 1, 2, SOCF_SC|SOCF_RES },
    { ESM_BP_ENABLEf, 4, 21, SOCF_LE|SOCF_SC|SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_ON_ESM_ELIGIBLEf, 1, 25, SOCF_SC|SOCF_RES },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56440_A0r_fields[] = {
    { CLK_GRANf, 3, 0, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 21, 0 },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE },
    { SVM_MASTER_REFRESH_ENABLEf, 1, 27, 0 },
    { SVM_MASTER_REFRESH_RATEf, 1, 26, 0 }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56450_A0r_fields[] = {
    { CLK_GRANf, 3, 0, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 21, 0 },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE },
    { SVM_MASTER_REFRESH_ENABLEf, 1, 27, 0 },
    { SVM_MASTER_REFRESH_RATEf, 1, 26, 0 },
    { TCAM_ATOMIC_WRITE_ENABLEf, 1, 28, 0 }
};

#endif
#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56624_A0r_fields[] = {
    { CLK_GRANf, 2, 1, SOCF_LE },
    { ESM_AGE_ENABLEf, 1, 4, 0 },
    { ESM_BP_ENABLEf, 4, 23, SOCF_LE|SOCF_RES },
    { RESERVED_0f, 1, 0, SOCF_RES },
    { RESERVED_1f, 1, 3, SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 13, SOCF_LE },
    { SBUS_ON_ESM_ELIGIBLEf, 1, 27, 0 },
    { SBUS_SPACINGf, 8, 5, SOCF_LE }
};

#endif
#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56634_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE },
    { ESM_AGE_ENABLEf, 1, 2, 0 },
    { ESM_BP_ENABLEf, 4, 21, SOCF_LE|SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_ON_ESM_ELIGIBLEf, 1, 25, 0 },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56640_A0r_fields[] = {
    { CLK_GRANf, 1, 0, 0 },
    { DLB_1US_TICK_ENABLEf, 1, 29, 0 },
    { DLB_REFRESH_ENABLEf, 1, 24, 0 },
    { FP_REFRESH_ENABLEf, 1, 21, 0 },
    { FT_REFRESH_ENABLEf, 1, 23, 0 },
    { IPFIX_CLK_GRANf, 1, 28, 0 },
    { IPFIX_REFRESH_ENABLEf, 1, 22, 0 },
    { OAM_REFRESH_ENABLEf, 1, 25, 0 },
    { RESERVED_AUX_ARB_CONTROL_2f, 2, 1, SOCF_LE|SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE },
    { STORM_CONTROL_REFRESH_ENABLEf, 1, 27, 0 },
    { SVC_MTR_REFRESH_ENABLEf, 1, 26, 0 }
};

#endif
#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56840_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE },
    { DLB_HGT_256NS_REFRESH_ENABLEf, 1, 25, 0 },
    { DLB_HGT_REFRESH_ENABLEf, 1, 24, 0 },
    { FP_REFRESH_ENABLEf, 1, 21, 0 },
    { FP_REFRESH_MODEf, 2, 22, SOCF_LE },
    { RESERVED_AUX_ARB_CONTROL_2f, 1, 2, SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 11, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_56850_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_2_BCM56850_A0r_fields[] = {
    { CLK_GRANf, 2, 0, SOCF_LE },
    { DLB_HGT_256NS_REFRESH_ENABLEf, 1, 30, 0 },
    { DLB_HGT_REFRESH_ENABLEf, 1, 29, 0 },
    { FP_REFRESH_ENABLEf, 1, 26, 0 },
    { FP_REFRESH_MODEf, 2, 27, SOCF_LE },
    { L2_TAB_POST_PRE_OP_SPACINGf, 5, 11, SOCF_LE },
    { OAM_REFRESH_ENABLEf, 1, 31, 0 },
    { RESERVED_AUX_ARB_CONTROL_2f, 1, 2, SOCF_RES },
    { SBUS_ARB_BLOCK_CNTf, 10, 16, SOCF_LE },
    { SBUS_SPACINGf, 8, 3, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM53400_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLE_AGEf, 1, 4, 0 },
    { L2_MOD_FIFO_ENABLE_L2_DELETEf, 1, 6, 0 },
    { L2_MOD_FIFO_ENABLE_L2_INSERTf, 1, 3, 0 },
    { L2_MOD_FIFO_ENABLE_LEARNf, 1, 1, 0 },
    { L2_MOD_FIFO_ENABLE_MEMWRf, 1, 0, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_DELETEf, 1, 5, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_REPLACEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56150_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLE_AGEf, 1, 4, 0 },
    { L2_MOD_FIFO_ENABLE_L2_DELETEf, 1, 6, 0 },
    { L2_MOD_FIFO_ENABLE_L2_INSERTf, 1, 3, 0 },
    { L2_MOD_FIFO_ENABLE_LEARNf, 1, 1, 0 },
    { L2_MOD_FIFO_ENABLE_MEMWRf, 1, 0, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_DELETEf, 1, 5, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_REPLACEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56514_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56514_A0r_fields[] = {
    { CLK_GRANf, 2, 3, SOCF_LE },
    { FP_REFRESH_ENABLEf, 1, 2, 0 },
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 },
    { SPACE_ALL_SBUS_OPSf, 1, 5, 0 }
};

#endif
#if defined(BCM_56142_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56680_B0) || defined(BCM_56685_A0) || \
    defined(BCM_56685_B0) || defined(BCM_56725_A0) || \
    defined(BCM_56820_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56624_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLE_AGEf, 1, 4, 0 },
    { L2_MOD_FIFO_ENABLE_L2_DELETEf, 1, 6, 0 },
    { L2_MOD_FIFO_ENABLE_L2_INSERTf, 1, 3, 0 },
    { L2_MOD_FIFO_ENABLE_LEARNf, 1, 1, 0 },
    { L2_MOD_FIFO_ENABLE_MEMWRf, 1, 0, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_DELETEf, 1, 5, 0 },
    { L2_MOD_FIFO_ENABLE_PPA_REPLACEf, 1, 2, 0 }
};

#endif
#if defined(BCM_56800_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56800_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLEf, 1, 1, 0 },
    { L2_MOD_FIFO_LOCKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56840_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLE_AGEf, 1, 4, 0 },
    { L2_MOD_FIFO_ENABLE_L2_DELETEf, 1, 6, 0 },
    { L2_MOD_FIFO_ENABLE_L2_INSERTf, 1, 3, 0 },
    { L2_MOD_FIFO_ENABLE_LEARNf, 1, 1, 0 },
    { L2_MOD_FIFO_ENABLE_MEMWRf, 1, 0, 0 },
    { RESERVED_0f, 1, 2, SOCF_RES },
    { RESERVED_1f, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_AUX_ARB_CONTROL_BCM56850_A0r_fields[] = {
    { L2_MOD_FIFO_ENABLE_AGEf, 1, 4, 0 },
    { L2_MOD_FIFO_ENABLE_L2_DELETEf, 1, 6, 0 },
    { L2_MOD_FIFO_ENABLE_L2_INSERTf, 1, 3, 0 },
    { L2_MOD_FIFO_ENABLE_LEARNf, 1, 1, 0 },
    { L2_MOD_FIFO_ENABLE_MEMWRf, 1, 0, 0 },
    { RESERVED_0f, 1, 2, SOCF_RES },
    { RESERVED_1f, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0) || defined(BCM_56640_A0)
soc_field_info_t soc_AUX_L2_BULK_CONTROLr_fields[] = {
    { BULK_OPS_ENABLEf, 1, 6, 0 },
    { MATCH_KEY_TYPE_PORT_Af, 1, 4, 0 },
    { MATCH_KEY_TYPE_PORT_Bf, 1, 5, 0 },
    { MATCH_PORT_Af, 1, 2, 0 },
    { MATCH_PORT_Bf, 1, 3, 0 },
    { MATCH_VLANS_PORT_Af, 1, 0, 0 },
    { MATCH_VLANS_PORT_Bf, 1, 1, 0 },
    { START_ADDRESSf, 19, 7, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_AVAILABLEFREERESOURCESr_fields[] = {
    { AVAILABLEFREEBUFFERSf, 13, 16, SOCF_LE|SOCF_RO },
    { AVAILABLEFREEDESCRIPTORSf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_CTRL_0r_fields[] = {
    { AVS_TOP_DISABLEf, 1, 14, 0 },
    { AVS_TOP_INTERRUPT_CLEARf, 8, 15, SOCF_LE },
    { CHIP_PMB_CLK_ENf, 1, 13, 0 },
    { IP0_EP_PMB_CLK_ENf, 1, 6, 0 },
    { IP1_IP2_PMB_CLK_ENf, 1, 5, 0 },
    { IPROC_ARS2_PMB_CLK_ENf, 2, 0, SOCF_LE },
    { MMU_ARS2_PMB_CLK_ENf, 3, 2, SOCF_LE },
    { PGW_GX_PMB_CLK_ENf, 1, 12, 0 },
    { PGW_XL_PMB_CLK_ENf, 5, 7, SOCF_LE },
    { RSVDf, 9, 23, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SAMPLESf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_fields[] = {
    { FLAG_ONf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_fields[] = {
    { CLEARf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_fields[] = {
    { LOCKf, 3, 0, SOCF_LE },
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_AVS_SPARE_0r_fields[] = {
    { SPAREf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_fields[] = {
    { CEN_ROSC_ENABLE_DEFAULTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_fields[] = {
    { CEN_ROSC_ENABLE_DEFAULTf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_fields[] = {
    { PVT_MNTR_PWRDN_DEFAULTf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_fields[] = {
    { CEN_ROSC_IDLE_STATE_0f, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_fields[] = {
    { CEN_ROSC_IDLE_STATE_0f, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_fields[] = {
    { IRQ_ENf, 12, 0, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_fields[] = {
    { IRQ_ENf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { SENSOR_IDXf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_fields[] = {
    { M_INIT_CEN_ROSCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_fields[] = {
    { M_INIT_CEN_ROSCf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_fields[] = {
    { M_INIT_POW_WDOGf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_fields[] = {
    { M_INIT_PVT_MNTRf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_fields[] = {
    { M_INIT_RMT_ROSCf, 24, 0, SOCF_LE },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_fields[] = {
    { OSC_TYPEf, 12, 0, SOCF_LE },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_fields[] = {
    { MODEf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_fields[] = {
    { LIMITf, 8, 0, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SEQUENCER_INITr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEQUENCER_INITf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_fields[] = {
    { SEQ_MASK_CEN_ROSCf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEQ_MASK_CEN_ROSCf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_fields[] = {
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEQ_MASK_PVT_MNTRf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_fields[] = {
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES },
    { SEQ_MASK_RMT_ROSCf, 24, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SW_CONTROLSr_fields[] = {
    { RESERVEDf, 6, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SW_DO_MEASUREf, 1, 1, 0 },
    { SW_SENSOR_IDXf, 8, 8, SOCF_LE },
    { SW_TAKEOVERf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_fields[] = {
    { BUSYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESET_ENABLEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_fields[] = {
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLDf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_MISC_CONTROL_0r_fields[] = {
    { CAM_RBT_CTRLf, 2, 15, SOCF_LE },
    { CAM_WBT_CTRLf, 2, 17, SOCF_LE },
    { DP_RBT_CTRLf, 2, 7, SOCF_LE },
    { DP_WBT_CTRLf, 2, 9, SOCF_LE },
    { LVM_CTRLf, 1, 0, 0 },
    { LVM_OVRD_CTRLf, 1, 23, 0 },
    { MLVM_CTRLf, 1, 1, 0 },
    { MRDT_ENABLEf, 1, 2, 0 },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RES },
    { RF_RBT_CTRLf, 2, 11, SOCF_LE },
    { RF_WBT_CTRLf, 2, 13, SOCF_LE },
    { SC_RBT_CTRLf, 2, 19, SOCF_LE },
    { SC_WBT_CTRLf, 2, 21, SOCF_LE },
    { SPDX_RBT_CTRLf, 2, 3, SOCF_LE },
    { SPDX_WBT_CTRLf, 2, 5, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_MISC_CONTROL_1r_fields[] = {
    { OVERRIDE_AVSf, 1, 0, 0 },
    { OVERRIDE_AVS_VALUEf, 4, 1, SOCF_LE },
    { RESERVEDf, 27, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_MISC_CONTROL_2r_fields[] = {
    { AVS_RESERVEDf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_MISC_STATUS_0r_fields[] = {
    { AVS_RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_MISC_STATUS_1r_fields[] = {
    { AVS_RESERVEDf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_fields[] = {
    { CLEARf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_fields[] = {
    { ADDRESSf, 16, 0, SOCF_LE|SOCF_RO },
    { FLAGf, 1, 20, SOCF_RO },
    { RESERVEDf, 3, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { TRAN_TYPEf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_fields[] = {
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES },
    { TIMEOUT_CYCLESf, 8, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_fields[] = {
    { DONEf, 1, 27, SOCF_RES },
    { GOOD_WAS_LOWf, 1, 26, SOCF_RO },
    { RESERVEDf, 11, 5, SOCF_LE|SOCF_RO|SOCF_RES },
    { RUNf, 1, 0, 0 },
    { SKIPf, 2, 3, SOCF_LE },
    { SKIP_STARTf, 2, 1, SOCF_LE },
    { SUM_GOODf, 10, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_fields[] = {
    { ALERTf, 1, 15, SOCF_RO },
    { CGFGf, 8, 16, SOCF_LE },
    { CLRCFGf, 3, 27, SOCF_LE },
    { PWD_ALERT_SELf, 1, 1, 0 },
    { PWD_ENf, 1, 0, 0 },
    { PWD_TM_ENf, 1, 8, 0 },
    { PWD_TST_STROBEf, 1, 9, 0 },
    { RESERVEDf, 5, 10, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_FOR_ECOf, 2, 30, SOCF_LE|SOCF_RES },
    { RSELf, 3, 24, SOCF_LE },
    { STARTf, 6, 2, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_fields[] = {
    { ALERT_Hf, 1, 15, SOCF_RO },
    { ALERT_Sf, 1, 13, SOCF_RO },
    { CONTINUOUS_Hf, 1, 7, 0 },
    { CONTINUOUS_Sf, 1, 6, 0 },
    { ECTR_EN_Hf, 1, 3, 0 },
    { ECTR_EN_Sf, 1, 2, 0 },
    { RESERVED_FOR_ECOf, 4, 8, SOCF_LE|SOCF_RES },
    { RO_EN_Hf, 1, 1, 0 },
    { RO_EN_Sf, 1, 0, 0 },
    { TEST_INTERVALf, 16, 16, SOCF_LE },
    { THRSH_EN_Hf, 1, 5, 0 },
    { THRSH_EN_Sf, 1, 4, 0 },
    { VALID_Hf, 1, 14, SOCF_RO },
    { VALID_Sf, 1, 12, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_fields[] = {
    { COUNT_Hf, 16, 16, SOCF_LE|SOCF_RO },
    { COUNT_Sf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_fields[] = {
    { THRESH_HIf, 16, 16, SOCF_LE },
    { THRESH_LOf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_fields[] = {
    { NUMBER_OF_ZONESf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_fields[] = {
    { RESERVED_FOR_ECOf, 32, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_BPCM_IDr_fields[] = {
    { HW_REVISIONf, 8, 8, SOCF_LE|SOCF_RO },
    { PMB_ADDRf, 8, 0, SOCF_LE|SOCF_RO },
    { SW_STRAPf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PMB_SLAVE_BPCM_STATUSr_fields[] = {
    { PWD_ALERTf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_fields[] = {
    { ENABLEf, 1, 8, 0 },
    { OVER_DRIVEf, 1, 4, 0 },
    { RESERVEDf, 2, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PROCESSf, 1, 0, 0 },
    { SRAM_TYPEf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_fields[] = {
    { DAC_CODEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_fields[] = {
    { CODE_PROGRAM_ENf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_fields[] = {
    { MAX_DAC_CODEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_fields[] = {
    { MIN_DAC_CODEf, 10, 0, SOCF_LE },
    { RESERVEDf, 22, 10, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_fields[] = {
    { PVTMON_CTRLf, 19, 0, SOCF_LE },
    { RESERVEDf, 13, 19, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_fields[] = {
    { PVTMON_SW_RESETBf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TP_MODE_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_fields[] = {
    { IRQ_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_fields[] = {
    { IRQ_ENf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_fields[] = {
    { IRQ_ENf, 24, 0, SOCF_LE },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_fields[] = {
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLDf, 15, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { TEST_MODEf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_fields[] = {
    { RESERVEDf, 19, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLDf, 13, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_fields[] = {
    { ALL_IDL_HI_OSCSf, 1, 1, SOCF_RO },
    { ALL_IDL_LOW_OSCSf, 1, 0, SOCF_RO },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_fields[] = {
    { DATAf, 15, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 1, 15, SOCF_RO|SOCF_RES },
    { VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_fields[] = {
    { DATAf, 10, 0, SOCF_LE|SOCF_RO },
    { DONEf, 1, 16, SOCF_RO },
    { RESERVEDf, 5, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALID_DATAf, 1, 10, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_fields[] = {
    { GOODf, 12, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 20, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_fields[] = {
    { FAILURE_COUNTSf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 15, 17, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_fields[] = {
    { DATAf, 13, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 3, 13, SOCF_LE|SOCF_RO|SOCF_RES },
    { VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_AVS_STATUS_INr_fields[] = {
    { AVS_REG_STATUS_INf, 8, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_fields[] = {
    { AVSTOP_STATUS_SPAREf, 2, 0, SOCF_LE },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_fields[] = {
    { AVS_REG_TOP_ENABLE_LVM_GL_PH2f, 1, 7, 0 },
    { AVS_REG_TOP_LVM_GLf, 1, 0, 0 },
    { AVS_REG_TOP_LVM_GL_ENABLE_VTRAPf, 1, 1, 0 },
    { AVS_REG_TOP_LVM_LLf, 1, 2, 0 },
    { AVS_REG_TOP_RDT_LLf, 2, 3, SOCF_LE },
    { AVS_REG_TOP_WBT_LLf, 2, 5, SOCF_LE },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_fields[] = {
    { AVS_REG_TOP_STATUS_LVM_GLf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_fields[] = {
    { MEMORY_STANDBY_ENABLE_AFEC0f, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_fields[] = {
    { MEMORY_STANDBY_ENABLE_AFEC1f, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_fields[] = {
    { MEMORY_STANDBY_ENABLE_AFEC2f, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_fields[] = {
    { MEMORY_STANDBY_ENABLE_AFEC3f, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_fields[] = {
    { MEMORY_STANDBY_ENABLE_BSPf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_fields[] = {
    { MEMORY_STANDBY_ENABLE_HIFf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_fields[] = {
    { MEMORY_STANDBY_ENABLE_LEAPf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_OTP_STATUSr_fields[] = {
    { OTP_ADJUST_VOLTAGEf, 4, 0, SOCF_LE|SOCF_RO },
    { OTP_AVS_DISABLEf, 1, 9, SOCF_RO },
    { OTP_AVS_SRAM_MON_N_PROCESSf, 2, 6, SOCF_LE|SOCF_RO },
    { OTP_AVS_SRAM_MON_P_PROCESSf, 2, 4, SOCF_LE|SOCF_RO },
    { OTP_AVS_SRAM_MON_VALIDf, 1, 8, SOCF_RO },
    { OTP_VTRAP_ENABLEf, 1, 10, SOCF_RO },
    { OTP_VTRAP_TRIM_CODEf, 13, 11, SOCF_LE|SOCF_RO },
    { RESERVEDf, 8, 24, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_RMON_HZr_fields[] = {
    { RATIO_HZ_0P25f, 8, 0, SOCF_LE },
    { RATIO_HZ_0P5f, 8, 8, SOCF_LE },
    { RATIO_HZ_1P0f, 8, 16, SOCF_LE },
    { VALID_VERSIONf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_RMON_VTr_fields[] = {
    { RATIO_VT_0P25f, 8, 0, SOCF_LE },
    { RATIO_VT_0P5f, 8, 8, SOCF_LE },
    { RATIO_VT_1P0f, 8, 16, SOCF_LE },
    { VALID_VERSIONf, 8, 24, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_fields[] = {
    { IS_S2_STANDBY_STATUSf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SPARE_HIGHr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { SPARE_HIGHf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SPARE_LOWr_fields[] = {
    { SPARE_LOWf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_AFEC0f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_AFEC1f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_AFEC2f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_AFEC3f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_AIOf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_BVNf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_BVNDf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_FSKf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_GFXf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_HVDf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_LEAPf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_M2MC1f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_MOCAMACf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_MOCAPHYf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_RAAGA0f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_SDS0f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_SDS1f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_SDS2f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_SDS3f, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_SIDf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_V3Df, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_IN_VECf, 1, 0, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_AFEC0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_AFEC1f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_AFEC2f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_AFEC3f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_AIOf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_BVNf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_BVNDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_FSKf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_GFXf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_HVDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_LEAPf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_M2MC1f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_MOCAMACf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_MOCAPHYf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_RAAGA0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_SDS0f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_SDS1f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_SDS2f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_SDS3f, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_SIDf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_V3Df, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_fields[] = {
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_PDA_OUT_VECf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_START_AVS_CPUr_fields[] = {
    { CTRL_CPU_STARTf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_fields[] = {
    { AVS_REG_TOP_DISABLE_ANALOG_REGULATORf, 1, 0, 0 },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_fields[] = {
    { PMU_STATUSf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_VTRAP_STATUSr_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLD_MAX0_STATUSf, 1, 1, SOCF_RO },
    { THRESHOLD_MAX1_STATUSf, 1, 0, SOCF_RO },
    { THRESHOLD_MIN0_STATUSf, 1, 5, SOCF_RO },
    { THRESHOLD_MIN1_STATUSf, 1, 3, SOCF_RO },
    { THRESHOLD_WARNING0_STATUSf, 1, 4, SOCF_RO },
    { THRESHOLD_WARNING1_STATUSf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_fields[] = {
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { THRESHOLD_MAX0_STATUS_CLEARf, 1, 1, 0 },
    { THRESHOLD_MAX1_STATUS_CLEARf, 1, 0, 0 },
    { THRESHOLD_MIN0_STATUS_CLEARf, 1, 5, 0 },
    { THRESHOLD_MIN1_STATUS_CLEARf, 1, 3, 0 },
    { THRESHOLD_WARNING0_STATUS_CLEARf, 1, 4, 0 },
    { THRESHOLD_WARNING1_STATUS_CLEARf, 1, 2, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_A9JTAG_M0_FN_MODr_fields[] = {
    { READ_ISS_OVERRIDEf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRITE_ISS_OVERRIDEf, 1, 1, 0 }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_A9JTAG_M0_FN_MOD_BCM53400_A0r_fields[] = {
    { READ_ISS_OVERRIDEf, 1, 0, 0 },
    { RESERVEDf, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRITE_ISS_OVERRIDEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_A9JTAG_M0_READ_QOSr_fields[] = {
    { A9JTAG_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_A9JTAG_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { A9JTAG_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_A9JTAG_M0_WRITE_QOSr_fields[] = {
    { A9JTAG_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_A9JTAG_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { A9JTAG_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_A9JTAG_S0_SECURITYr_fields[] = {
    { A9JTAG_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_A9JTAG_S0_SECURITY_BCM53400_A0r_fields[] = {
    { A9JTAG_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_AR_Br_fields[] = {
    { AR_Bf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_AR_Pr_fields[] = {
    { AR_Pf, 8, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_AR_Rr_fields[] = {
    { AR_Rf, 12, 20, SOCF_LE },
    { RESERVEDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_AW_Br_fields[] = {
    { AW_Bf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_AW_Pr_fields[] = {
    { AW_Pf, 8, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_AW_Rr_fields[] = {
    { AW_Rf, 12, 20, SOCF_LE },
    { RESERVEDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_KIr_fields[] = {
    { AR_KIf, 3, 8, SOCF_LE },
    { AW_KIf, 3, 0, SOCF_LE },
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 5, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_MAX_COMB_OTr_fields[] = {
    { AWAR_MAX_OTFf, 8, 0, SOCF_LE },
    { AWAR_MAX_OTIf, 7, 8, SOCF_LE },
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_MAX_OTr_fields[] = {
    { AR_MAX_OTFf, 8, 16, SOCF_LE },
    { AR_MAX_OTIf, 6, 24, SOCF_LE },
    { AW_MAX_OTFf, 8, 0, SOCF_LE },
    { AW_MAX_OTIf, 6, 8, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_QOS_CNTLr_fields[] = {
    { EN_AR_LATENCYf, 1, 4, 0 },
    { EN_AR_OTf, 1, 6, 0 },
    { EN_AR_RATEf, 1, 1, 0 },
    { EN_AWAR_OTf, 1, 7, 0 },
    { EN_AWAR_RATEf, 1, 2, 0 },
    { EN_AW_LATENCYf, 1, 3, 0 },
    { EN_AW_OTf, 1, 5, 0 },
    { EN_AW_RATEf, 1, 0, 0 },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_QOS_RANGEr_fields[] = {
    { AR_MAX_QOSf, 4, 24, SOCF_LE },
    { AR_MIN_QOSf, 4, 16, SOCF_LE },
    { AW_MAX_QOSf, 4, 8, SOCF_LE },
    { AW_MIN_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_READ_QOSr_fields[] = {
    { AMAC_FA_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_TGT_LATENCYr_fields[] = {
    { AR_TGT_LATENCYf, 12, 16, SOCF_LE },
    { AW_TGT_LATENCYf, 12, 0, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M0_WRITE_QOSr_fields[] = {
    { AMAC_FA_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M1_READ_QOSr_fields[] = {
    { AMAC_FA_M1_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_FA_M1_WRITE_QOSr_fields[] = {
    { AMAC_FA_M1_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_AR_Br_fields[] = {
    { AR_Bf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_AR_Pr_fields[] = {
    { AR_Pf, 8, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_AR_Rr_fields[] = {
    { AR_Rf, 12, 20, SOCF_LE },
    { RESERVEDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_AW_Br_fields[] = {
    { AW_Bf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_AW_Pr_fields[] = {
    { AW_Pf, 8, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_AW_Rr_fields[] = {
    { AW_Rf, 12, 20, SOCF_LE },
    { RESERVEDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_KIr_fields[] = {
    { AR_KIf, 3, 8, SOCF_LE },
    { AW_KIf, 3, 0, SOCF_LE },
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 5, 3, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_MAX_COMB_OTr_fields[] = {
    { AWAR_MAX_OTFf, 8, 0, SOCF_LE },
    { AWAR_MAX_OTIf, 7, 8, SOCF_LE },
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_MAX_OTr_fields[] = {
    { AR_MAX_OTFf, 8, 16, SOCF_LE },
    { AR_MAX_OTIf, 6, 24, SOCF_LE },
    { AW_MAX_OTFf, 8, 0, SOCF_LE },
    { AW_MAX_OTIf, 6, 8, SOCF_LE },
    { RESERVEDf, 2, 30, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_QOS_CNTLr_fields[] = {
    { EN_AR_LATENCYf, 1, 4, 0 },
    { EN_AR_OTf, 1, 6, 0 },
    { EN_AR_RATEf, 1, 1, 0 },
    { EN_AWAR_OTf, 1, 7, 0 },
    { EN_AWAR_RATEf, 1, 2, 0 },
    { EN_AW_LATENCYf, 1, 3, 0 },
    { EN_AW_OTf, 1, 5, 0 },
    { EN_AW_RATEf, 1, 0, 0 },
    { RESERVEDf, 24, 8, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_QOS_RANGEr_fields[] = {
    { AR_MAX_QOSf, 4, 24, SOCF_LE },
    { AR_MIN_QOSf, 4, 16, SOCF_LE },
    { AW_MAX_QOSf, 4, 8, SOCF_LE },
    { AW_MIN_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 4, 20, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_2f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_3f, 4, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_M0_READ_QOSr_fields[] = {
    { AMAC_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { AMAC_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_TGT_LATENCYr_fields[] = {
    { AR_TGT_LATENCYf, 12, 16, SOCF_LE },
    { AW_TGT_LATENCYf, 12, 0, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 4, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_M0_WRITE_QOSr_fields[] = {
    { AMAC_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { AMAC_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_M1_READ_QOSr_fields[] = {
    { AMAC_M1_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M1_READ_QOS_BCM53400_A0r_fields[] = {
    { AMAC_M1_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_AMAC_M1_WRITE_QOSr_fields[] = {
    { AMAC_M1_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_AMAC_M1_WRITE_QOS_BCM53400_A0r_fields[] = {
    { AMAC_M1_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APBR_S0_SECURITYr_fields[] = {
    { ACPAL_APB_SECURITYf, 1, 6, SOCF_RES },
    { DDR_APB_SECURITYf, 1, 0, SOCF_RES },
    { MHOST0_APB_SECURITYf, 1, 14, SOCF_RES },
    { MHOST1_APB_SECURITYf, 1, 15, SOCF_RES },
    { PCIE0_APB_SECURITYf, 1, 2, SOCF_RES },
    { PCIE1_APB_SECURITYf, 1, 3, SOCF_RES },
    { PMON0_APB_SECURITYf, 1, 7, SOCF_RES },
    { SMAU_APB_SECURITYf, 1, 5, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APBS_S0_SECURITYr_fields[] = {
    { AMAC0_APB_SECURITYf, 1, 2, SOCF_RES },
    { AMAC1_APB_SECURITYf, 1, 10, SOCF_RES },
    { DMA_APB1_SECURITYf, 1, 0, SOCF_RES },
    { DMA_APB2_SECURITYf, 1, 13, SOCF_RES },
    { NAND_APB_SECURITYf, 1, 6, SOCF_RES },
    { NOR_APB_SECURITYf, 1, 5, SOCF_RES },
    { PMON1_APB_SECURITYf, 1, 15, SOCF_RES },
    { QSPI_APB_SECURITYf, 1, 7, SOCF_RES },
    { SDIO0_APB_SECURITYf, 1, 1, SOCF_RES },
    { SDIO1_APB_SECURITYf, 1, 3, SOCF_RES },
    { SRAM_APB_SECURITYf, 1, 14, SOCF_RES },
    { USB2D_APB_SECURITYf, 1, 12, SOCF_RES },
    { USB2H_APB1_SECURITYf, 1, 8, SOCF_RES },
    { USB2H_APB2_SECURITYf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_APBV_S0_SECURITYr_fields[] = {
    { APBV_S0_SECURITYf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_APBW_S0_SECURITYr_fields[] = {
    { APBW_S0_SECURITYf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_APBX_S0_SECURITYr_fields[] = {
    { APBX_S0_SECURITYf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APBX_S0_SECURITY_BCM53400_A0r_fields[] = {
    { CCG_GPIO_APB_SECURITYf, 1, 10, SOCF_RES },
    { CCG_MDIO_APB_SECURITYf, 1, 2, SOCF_RES },
    { CCG_PWM_APB_SECURITYf, 1, 1, SOCF_RES },
    { CCG_SMBUS0_APB_SECURITYf, 1, 8, SOCF_RES },
    { CCG_SMBUS1_APB_SECURITYf, 1, 11, SOCF_RES },
    { CCG_SRAB_APB_SECURITYf, 1, 7, SOCF_RES },
    { CCG_TIMER0_APB_SECURITYf, 1, 3, SOCF_RES },
    { CCG_TIMER1_APB_SECURITYf, 1, 4, SOCF_RES },
    { CCG_TIMER2_APB_SECURITYf, 1, 5, SOCF_RES },
    { CCG_TIMER3_APB_SECURITYf, 1, 6, SOCF_RES },
    { CCG_WATCHDOG_APB_SECURITYf, 1, 9, SOCF_RES },
    { CRU_APB_SECURITYf, 1, 14, SOCF_RES },
    { DMU_APB_SECURITYf, 1, 15, SOCF_RES },
    { ICFG_APB_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 2, 12, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_APBY_S0_SECURITYr_fields[] = {
    { APBY_S0_SECURITYf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APBY_S0_SECURITY_BCM53400_A0r_fields[] = {
    { CCG_SPI0_SECURITYf, 1, 8, SOCF_RES },
    { CCG_SPI1_SECURITYf, 1, 9, SOCF_RES },
    { CCG_SPI2_SECURITYf, 1, 10, SOCF_RES },
    { CCG_SPI3_SECURITYf, 1, 11, SOCF_RES },
    { CCG_SPI4_SECURITYf, 1, 12, SOCF_RES },
    { CCG_SPI5_SECURITYf, 1, 13, SOCF_RES },
    { CCG_UART0_SECURITYf, 1, 0, SOCF_RES },
    { CCG_UART1_SECURITYf, 1, 1, SOCF_RES },
    { CCG_UART2_SECURITYf, 1, 2, SOCF_RES },
    { CCG_UART3_SECURITYf, 1, 3, SOCF_RES },
    { CCG_UART4_SECURITYf, 1, 4, SOCF_RES },
    { RESERVEDf, 18, 14, SOCF_LE|SOCF_RO|SOCF_RES },
    { RESERVED_1f, 3, 5, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_APBZ_S0_SECURITYr_fields[] = {
    { APBZ_S0_SECURITYf, 16, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APBZ_S0_SECURITY_BCM53400_A0r_fields[] = {
    { CCG_WDOG_SECURITYf, 1, 3, SOCF_RES },
    { CCS_GPIO_SECURITYf, 1, 0, SOCF_RES },
    { CCS_PKA_SECURITYf, 1, 1, SOCF_RES },
    { CCS_RNG_SECURITYf, 1, 2, SOCF_RES },
    { RESERVEDf, 26, 6, SOCF_LE|SOCF_RO|SOCF_RES },
    { SOTP_SECURITYf, 1, 5, SOCF_RES },
    { TZPC_SECURITYf, 1, 4, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APB_W1_SECURITYr_fields[] = {
    { RESERVEDf, 17, 15, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRP_MASTER_CMICD_M0_SECURITYf, 1, 3, SOCF_RES },
    { WRP_MASTER_IHOST_M0_SECURITYf, 1, 0, SOCF_RES },
    { WRP_MASTER_MHOST0_M0_SECURITYf, 1, 4, SOCF_RES },
    { WRP_MASTER_MHOST1_M0_SECURITYf, 1, 5, SOCF_RES },
    { WRP_MASTER_PCIE0_M0_SECURITYf, 1, 1, SOCF_RES },
    { WRP_MASTER_PCIE1_M0_SECURITYf, 1, 2, SOCF_RES },
    { WRP_SLAVE_APBR_SECURITYf, 1, 14, SOCF_RES },
    { WRP_SLAVE_CMICD_S0_SECURITYf, 1, 10, SOCF_RES },
    { WRP_SLAVE_IHOST_ACP_SECURITYf, 1, 6, SOCF_RES },
    { WRP_SLAVE_IHOST_S0_SECURITYf, 1, 7, SOCF_RES },
    { WRP_SLAVE_MHOST0_S0_SECURITYf, 1, 12, SOCF_RES },
    { WRP_SLAVE_MHOST1_S0_SECURITYf, 1, 13, SOCF_RES },
    { WRP_SLAVE_PCIE0_S0_SECURITYf, 1, 8, SOCF_RES },
    { WRP_SLAVE_PCIE1_S0_SECURITYf, 1, 9, SOCF_RES },
    { WRP_SLAVE_SMAU_S0_SECURITYf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APB_W2_SECURITYr_fields[] = {
    { RESERVEDf, 29, 3, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDROM_SECURITYf, 1, 2, SOCF_RES },
    { WRP_DS_DS_0_SECURITYf, 1, 0, SOCF_RES },
    { WRP_DS_DS_1_SECURITYf, 1, 1, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APB_W3_SECURITYr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRP_DS_DS_2_SECURITYf, 1, 13, SOCF_RES },
    { WRP_DS_DS_3_SECURITYf, 1, 14, SOCF_RES },
    { WRP_MASTER_A9JTAG_M0_SECURITYf, 1, 5, SOCF_RES },
    { WRP_MASTER_AMAC_M0_SECURITYf, 1, 0, SOCF_RES },
    { WRP_MASTER_AMAC_M1_SECURITYf, 1, 15, SOCF_RES },
    { WRP_MASTER_DMA_M0_SECURITYf, 1, 6, SOCF_RES },
    { WRP_MASTER_EXT_M0_SECURITYf, 1, 2, SOCF_RES },
    { WRP_MASTER_EXT_M1_SECURITYf, 1, 4, SOCF_RES },
    { WRP_MASTER_SDIO_M0_SECURITYf, 1, 3, SOCF_RES },
    { WRP_MASTER_SDIO_M1_SECURITYf, 1, 10, SOCF_RES },
    { WRP_MASTER_USB2D_M0_SECURITYf, 1, 1, SOCF_RES },
    { WRP_MASTER_USB2H_M0_SECURITYf, 1, 7, SOCF_RES },
    { WRP_SLAVE_A9JTAG_S0_SECURITYf, 1, 9, SOCF_RES },
    { WRP_SLAVE_APBS_SECURITYf, 1, 12, SOCF_RES },
    { WRP_SLAVE_CRYPTO_S0_SECURITYf, 1, 8, SOCF_RES },
    { WRP_SLAVE_SRAM_S0_SECURITYf, 1, 11, SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_APB_W4_SECURITYr_fields[] = {
    { RESERVEDf, 25, 7, SOCF_LE|SOCF_RO|SOCF_RES },
    { WRP_MASTER_DMU_M0_SECURITYf, 1, 3, SOCF_RES },
    { WRP_SLAVE_APBX_SECURITYf, 1, 0, SOCF_RES },
    { WRP_SLAVE_APBY_SECURITYf, 1, 1, SOCF_RES },
    { WRP_SLAVE_APBZ_SECURITYf, 1, 2, SOCF_RES },
    { WRP_SLAVE_DMU_S0_SECURITYf, 1, 5, SOCF_RES },
    { WRP_SLAVE_EXT_S0_SECURITYf, 1, 4, SOCF_RES },
    { WRP_SLAVE_EXT_S1_SECURITYf, 1, 6, SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_AXIIC_CMCID_M0_READ_QOSr_fields[] = {
    { CMCID_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0)
soc_field_info_t soc_AXIIC_CMCID_M0_WRITE_QOSr_fields[] = {
    { CMCID_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_AR_Br_fields[] = {
    { AR_Bf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_AR_Pr_fields[] = {
    { AR_Pf, 8, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_AR_Rr_fields[] = {
    { AR_Rf, 12, 20, SOCF_LE },
    { RESERVEDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_AW_Br_fields[] = {
    { AW_Bf, 16, 0, SOCF_LE },
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_AW_Pr_fields[] = {
    { AW_Pf, 8, 24, SOCF_LE },
    { RESERVEDf, 24, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_AW_Rr_fields[] = {
    { AW_Rf, 12, 20, SOCF_LE },
    { RESERVEDf, 20, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_FN_MODr_fields[] = {
    { FIELD_2_31f, 30, 2, SOCF_LE|SOCF_RO|SOCF_SIG },
    { READ_ISS_OVERRIDEf, 1, 0, 0 },
    { WRITE_ISS_OVERRIDEf, 1, 1, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_KIr_fields[] = {
    { AR_KIf, 3, 8, SOCF_LE },
    { AW_KIf, 3, 0, SOCF_LE },
    { RESERVEDf, 21, 11, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RESERVED_1f, 5, 3, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_MAX_COMB_OTr_fields[] = {
    { AWAR_MAX_OTFf, 8, 0, SOCF_LE },
    { AWAR_MAX_OTIf, 7, 8, SOCF_LE },
    { FIELD_15_31f, 17, 15, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_MAX_OTr_fields[] = {
    { AR_MAX_OTFf, 8, 16, SOCF_LE },
    { AR_MAX_OTIf, 6, 24, SOCF_LE },
    { AW_MAX_OTFf, 8, 0, SOCF_LE },
    { AW_MAX_OTIf, 6, 8, SOCF_LE },
    { FIELD_30_31f, 2, 30, SOCF_LE|SOCF_RO|SOCF_SIG },
    { RESERVED_1f, 2, 14, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_QOS_CNTLr_fields[] = {
    { EN_AR_LATENCYf, 1, 4, 0 },
    { EN_AR_OTf, 1, 6, 0 },
    { EN_AR_RATEf, 1, 1, 0 },
    { EN_AWAR_OTf, 1, 7, 0 },
    { EN_AWAR_RATEf, 1, 2, 0 },
    { EN_AW_LATENCYf, 1, 3, 0 },
    { EN_AW_OTf, 1, 5, 0 },
    { EN_AW_RATEf, 1, 0, 0 },
    { FIELD_8_31f, 24, 8, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_QOS_RANGEr_fields[] = {
    { AR_MAX_QOSf, 4, 24, SOCF_LE },
    { AR_MIN_QOSf, 4, 16, SOCF_LE },
    { AW_MAX_QOSf, 4, 8, SOCF_LE },
    { AW_MIN_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RESERVED_1f, 4, 20, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RESERVED_2f, 4, 12, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RESERVED_3f, 4, 4, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_READ_QOSr_fields[] = {
    { CMCID_M_0_READ_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_TGT_LATENCYr_fields[] = {
    { AR_TGT_LATENCYf, 12, 16, SOCF_LE },
    { AW_TGT_LATENCYf, 12, 0, SOCF_LE },
    { RESERVEDf, 4, 28, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES },
    { RESERVED_1f, 4, 12, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CMCID_M_0_WRITE_QOSr_fields[] = {
    { CMCID_M_0_WRITE_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_CMICD_M0_READ_QOSr_fields[] = {
    { CMICD_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_CMICD_M0_WRITE_QOSr_fields[] = {
    { CMICD_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_CMICD_S0_SECURITYr_fields[] = {
    { CMICD_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_COMPONENT_ID0r_fields[] = {
    { COMPONENT_ID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_COMPONENT_ID1r_fields[] = {
    { COMPONENT_ID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_COMPONENT_ID2r_fields[] = {
    { COMPONENT_ID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_COMPONENT_ID3r_fields[] = {
    { COMPONENT_ID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID0_BCM53400_A0r_fields[] = {
    { COMPONENT_ID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID1_BCM53400_A0r_fields[] = {
    { COMPONENT_ID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID2_BCM53400_A0r_fields[] = {
    { COMPONENT_ID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID3_BCM53400_A0r_fields[] = {
    { COMPONENT_ID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID_0r_fields[] = {
    { COMPONENT_ID_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID_1r_fields[] = {
    { COMPONENT_ID_1f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID_2r_fields[] = {
    { COMPONENT_ID_2f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_COMPONENT_ID_3r_fields[] = {
    { COMPONENT_ID_3f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_CRYPTO_S0_SECURITYr_fields[] = {
    { CRYPTO_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CR_5_JTAG_M_0_READ_QOSr_fields[] = {
    { A_9_JTAG_M_0_READ_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_CR_5_JTAG_M_0_WRITE_QOSr_fields[] = {
    { A_9_JTAG_M_0_WRITE_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_DMA_M0_READ_QOSr_fields[] = {
    { DMA_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_DMA_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { DMA_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_DMA_M0_WRITE_QOSr_fields[] = {
    { DMA_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_DMA_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { DMA_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_DMA_M_0_READ_QOSr_fields[] = {
    { DMA_M_0_READ_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_DMA_M_0_WRITE_QOSr_fields[] = {
    { DMA_M_0_WRITE_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_DMU_M0_READ_QOSr_fields[] = {
    { DMU_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_DMU_M0_WRITE_QOSr_fields[] = {
    { DMU_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_DMU_S0_SECURITYr_fields[] = {
    { DMU_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_EXT_M0_READ_QOSr_fields[] = {
    { EXT_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_EXT_M0_WRITE_QOSr_fields[] = {
    { EXT_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_EXT_M1_READ_QOSr_fields[] = {
    { EXT_M1_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_EXT_M1_WRITE_QOSr_fields[] = {
    { EXT_M1_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_EXT_M_0_READ_QOSr_fields[] = {
    { EXT_M_0_READ_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_EXT_M_0_WRITE_QOSr_fields[] = {
    { EXT_M_0_WRITE_QOSf, 4, 0, SOCF_LE },
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_EXT_S0_SECURITYr_fields[] = {
    { RESERVEDf, 16, 16, SOCF_LE|SOCF_RO|SOCF_RES },
    { SLAVE_0_SECURITYf, 1, 0, SOCF_RES },
    { SLAVE_10_SECURITYf, 1, 10, SOCF_RES },
    { SLAVE_11_SECURITYf, 1, 11, SOCF_RES },
    { SLAVE_12_SECURITYf, 1, 12, SOCF_RES },
    { SLAVE_13_SECURITYf, 1, 13, SOCF_RES },
    { SLAVE_14_SECURITYf, 1, 14, SOCF_RES },
    { SLAVE_15_SECURITYf, 1, 15, SOCF_RES },
    { SLAVE_1_SECURITYf, 1, 1, SOCF_RES },
    { SLAVE_2_SECURITYf, 1, 2, SOCF_RES },
    { SLAVE_3_SECURITYf, 1, 3, SOCF_RES },
    { SLAVE_4_SECURITYf, 1, 4, SOCF_RES },
    { SLAVE_5_SECURITYf, 1, 5, SOCF_RES },
    { SLAVE_6_SECURITYf, 1, 6, SOCF_RES },
    { SLAVE_7_SECURITYf, 1, 7, SOCF_RES },
    { SLAVE_8_SECURITYf, 1, 8, SOCF_RES },
    { SLAVE_9_SECURITYf, 1, 9, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_I2S_M0_READ_QOSr_fields[] = {
    { I2S_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_I2S_M0_WRITE_QOSr_fields[] = {
    { I2S_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_IHOST_ACP_SECURITYr_fields[] = {
    { IHOST_ACP_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_IHOST_ACP_SECURITY_BCM53400_A0r_fields[] = {
    { IHOST_ACP_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_IHOST_M0_READ_QOSr_fields[] = {
    { IHOST_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_IHOST_M0_WRITE_QOSr_fields[] = {
    { IHOST_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_IHOST_M1_READ_QOSr_fields[] = {
    { IHOST_M1_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_IHOST_M1_WRITE_QOSr_fields[] = {
    { IHOST_M1_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_IHOST_S0_SECURITYr_fields[] = {
    { IHOST_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_IHOST_S0_SECURITY_BCM53400_A0r_fields[] = {
    { IHOST_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_JTAG_M0_READ_QOSr_fields[] = {
    { JTAG_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_JTAG_M0_WRITE_QOSr_fields[] = {
    { JTAG_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_MHOST0_M0_READ_QOSr_fields[] = {
    { MHOST0_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_MHOST0_M0_WRITE_QOSr_fields[] = {
    { MHOST0_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_MHOST0_S0_SECURITYr_fields[] = {
    { MHOST0_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_MHOST1_M0_READ_QOSr_fields[] = {
    { MHOST1_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_MHOST1_M0_WRITE_QOSr_fields[] = {
    { MHOST1_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_MHOST1_S0_SECURITYr_fields[] = {
    { MHOST1_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_MHOST_0_M_0_READ_QOSr_fields[] = {
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MHOST_0_M_0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_MHOST_0_M_0_WRITE_QOSr_fields[] = {
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MHOST_0_M_0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_MHOST_1_M_0_READ_QOSr_fields[] = {
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MHOST_1_M_0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_MHOST_1_M_0_WRITE_QOSr_fields[] = {
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { MHOST_1_M_0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_NAND_S0_SECURITYr_fields[] = {
    { NAND_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE0_M0_READ_QOSr_fields[] = {
    { PCIE0_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PCIE0_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { PCIE0_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE0_M0_WRITE_QOSr_fields[] = {
    { PCIE0_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PCIE0_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { PCIE0_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE0_S0_SECURITYr_fields[] = {
    { PCIE0_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PCIE0_S0_SECURITY_BCM53400_A0r_fields[] = {
    { PCIE0_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE1_M0_READ_QOSr_fields[] = {
    { PCIE1_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PCIE1_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { PCIE1_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE1_M0_WRITE_QOSr_fields[] = {
    { PCIE1_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PCIE1_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { PCIE1_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE1_S0_SECURITYr_fields[] = {
    { PCIE1_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PCIE1_S0_SECURITY_BCM53400_A0r_fields[] = {
    { PCIE1_S0_SECURITYf, 1, 0, SOCF_RES },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE2_M0_READ_QOSr_fields[] = {
    { PCIE2_M0_READ_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE2_M0_WRITE_QOSr_fields[] = {
    { PCIE2_M0_WRITE_QOSf, 4, 0, SOCF_LE },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PCIE2_S0_SECURITYr_fields[] = {
    { PCIE2_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PC_IE_0_M_0_READ_QOSr_fields[] = {
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PC_IE_0_M_0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PC_IE_0_M_0_WRITE_QOSr_fields[] = {
    { FIELD_4_31f, 28, 4, SOCF_LE|SOCF_RO|SOCF_SIG },
    { PC_IE_0_M_0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID0r_fields[] = {
    { PERIPHERAL_ID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID1r_fields[] = {
    { PERIPHERAL_ID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID2r_fields[] = {
    { PERIPHERAL_ID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID3r_fields[] = {
    { PERIPHERAL_ID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID4r_fields[] = {
    { PERIPHERAL_ID4f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID5r_fields[] = {
    { PERIPHERAL_ID5f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID6r_fields[] = {
    { PERIPHERAL_ID6f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID7r_fields[] = {
    { PERIPHERAL_ID7f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID0_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID0f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID1_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID1f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID2_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID2f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID3_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID3f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID4_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID4f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID5_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID5f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID6_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID6f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID7_BCM53400_A0r_fields[] = {
    { PERIPHERAL_ID7f, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_0r_fields[] = {
    { PERIPHERAL_ID_0f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_1r_fields[] = {
    { PERIPHERAL_ID_1f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_2r_fields[] = {
    { PERIPHERAL_ID_2f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_3r_fields[] = {
    { PERIPHERAL_ID_3f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_4r_fields[] = {
    { PERIPHERAL_ID_4f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_5r_fields[] = {
    { PERIPHERAL_ID_5f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_6r_fields[] = {
    { PERIPHERAL_ID_6f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXIIC_PERIPHERAL_ID_7r_fields[] = {
    { PERIPHERAL_ID_7f, 8, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_QSPI_S0_SECURITYr_fields[] = {
    { QSPI_S0_SECURITYf, 1, 0, SOCF_RO },
    { RESERVEDf, 31, 1, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_REMAPr_fields[] = {
    { REMAPf, 4, 0, SOCF_LE|SOCF_RO },
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_SATA_M0_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SATA_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_SATA_M0_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SATA_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_SDIO_M0_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_SDIO_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_SDIO_M0_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_SDIO_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_SDIO_M1_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_M1_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_SDIO_M1_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { SDIO_M1_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_USB2D_M0_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2D_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_USB2D_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2D_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_USB2D_M0_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2D_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_USB2D_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2D_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_USB2H_M0_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2H_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_USB2H_M0_READ_QOS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2H_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_USB2H_M0_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2H_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXIIC_USB2H_M0_WRITE_QOS_BCM53400_A0r_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB2H_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_USB3H_M0_READ_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB3H_M0_READ_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56450_A0) || \
    defined(BCM_56450_B0)
soc_field_info_t soc_AXIIC_USB3H_M0_WRITE_QOSr_fields[] = {
    { RESERVEDf, 28, 4, SOCF_LE|SOCF_RO|SOCF_RES },
    { USB3H_M0_WRITE_QOSf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { CLK_ENABLEf, 1, 0, 0 },
    { RESERVED_0f, 1, 1, SOCF_RES },
    { RESERVED_1f, 29, 3, SOCF_LE|SOCF_RES },
    { SOFT_RESET_ENABLEf, 1, 2, SOCF_RO }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXI_PCIE_M0_IDM_IO_CONTROL_DIRECT_BCM53400_A0r_fields[] = {
    { ARCACHEf, 4, 5, SOCF_LE },
    { ARUSERf, 5, 14, SOCF_LE },
    { AWCACHEf, 4, 1, SOCF_LE },
    { AWUSERf, 5, 9, SOCF_LE },
    { CLK_ENABLEf, 1, 0, 0 },
    { COHERENT_TRANSACTIONf, 1, 30, 0 },
    { COHERENT_TRANSACTION_BYPASSf, 1, 31, 0 },
    { RESERVEDf, 11, 19, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_53400_A0)
soc_field_info_t soc_AXI_PCIE_M0_IDM_IO_STATUSr_fields[] = {
    { DEBUG_STATUSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXI_PCIE_M_0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHEf, 4, 5, SOCF_LE },
    { ARUSERf, 5, 14, SOCF_LE },
    { AWCACHEf, 4, 1, SOCF_LE },
    { AWUSERf, 5, 9, SOCF_LE },
    { CLK_ENABLEf, 1, 0, 0 },
    { COHERENT_TRANSACTIONf, 1, 30, 0 },
    { COHERENT_TRANSACTION_BYPASSf, 1, 31, 0 }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_AXI_PCIE_M_0_IDM_IO_STATUSr_fields[] = {
    { DEBUG_STATUSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_SIG|SOCF_RES }
};

#endif
#if defined(BCM_88650_A0) || defined(BCM_88650_B0) || \
    defined(BCM_88660_A0) || defined(BCM_88850_P3)
soc_field_info_t soc_AXI_SRAM_MEMC_CONFIGr_fields[] = {
    { ARBITERf, 1, 0, SOCF_SIG },
    { RESERVED_0f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_ECC_FIX_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_AXI_SRAM_MEMC_CONFIG_BCM56440_A0r_fields[] = {
    { ARBITERf, 1, 0, 0 },
    { RESERVED_0f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_ECC_FIX_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_88030_A0) || defined(BCM_88030_A1) || \
    defined(BCM_88030_B0)
soc_field_info_t soc_AXI_SRAM_MEMC_CONFIG_BCM88030_A0r_fields[] = {
    { ARBITERf, 1, 0, 0 },
    { RESERVED_0f, 30, 2, SOCF_LE|SOCF_RO|SOCF_RES },
    { SRAM_ECC_FIX_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_88202_A0)
soc_field_info_t soc_AXI_SRAM_MEMC_CONFIG_BCM88202_A0r_fields[] = {
    { ARBITERf, 1, 0, SOCF_SIG },
    { FIELD_2_31f, 30, 2, SOCF_LE|SOCF_RO },
    { SRAM_ECC_FIX_ENf, 1, 1, SOCF_SIG }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_DEBUG_PKT_DROPr_fields[] = {
    { PKT_COUNTf, 30, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_INBUF_ECC_CONTROLr_fields[] = {
    { CORRUPT_1Bf, 1, 2, 0 },
    { CORRUPT_2Bf, 1, 3, 0 },
    { ENABLEf, 1, 0, 0 },
    { REPORT_1B_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_INBUF_ECC_STATUS_INTRr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 9, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_INT_MASKr_fields[] = {
    { AXP_INT_BUF_MASKf, 1, 0, 0 },
    { AXP_MASKf, 1, 0, 0 },
    { AXP_SM_MASKf, 1, 4, 0 },
    { AXP_WRX_MASKf, 1, 2, 0 },
    { AXP_WTX_MASKf, 1, 3, 0 },
    { NLF_MASKf, 4, 1, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_INT_STATUSr_fields[] = {
    { AXP_INT_BUF_STATUSf, 1, 0, SOCF_RO },
    { AXP_SM_STATUSf, 1, 4, SOCF_RO },
    { AXP_STATUSf, 1, 0, SOCF_RO },
    { AXP_WRX_STATUSf, 1, 2, SOCF_RO },
    { AXP_WTX_STATUSf, 1, 3, SOCF_RO },
    { NLF_STATUSf, 4, 1, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_IP_CREDIT_COUNTr_fields[] = {
    { COUNTf, 5, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_LCL_INT_MASKr_fields[] = {
    { MASKf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_LCL_INT_STATUSr_fields[] = {
    { STATUSf, 1, 0, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_MAX_MMU_REQr_fields[] = {
    { REQ_MAXf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_MEM_CONTROLr_fields[] = {
    { INBUF_MEM_0_TMf, 10, 0, SOCF_LE|SOCF_RES },
    { INBUF_MEM_1_TMf, 10, 10, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_MMU_REQ_COUNTr_fields[] = {
    { REQ_COUNTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0) || defined(BCM_56850_A0)
soc_field_info_t soc_AXP_CH_MMU_REQ_ENr_fields[] = {
    { ENABLEf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLFIB_CREDIT_COUNTr_fields[] = {
    { COUNTf, 10, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLFIB_PTRr_fields[] = {
    { END_PTRf, 9, 9, SOCF_LE },
    { START_PTRf, 9, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLFOB_CTRLr_fields[] = {
    { CREDIT_ENf, 1, 0, 0 },
    { MAX_REQf, 10, 1, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLF_CLK_DISABLEr_fields[] = {
    { DISABLE_CLKf, 3, 1, SOCF_LE|SOCF_RES },
    { NLF_0_UNUSEDf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLF_FLUSHr_fields[] = {
    { FLUSHf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLF_PORT_MAPPINGr_fields[] = {
    { NLF_PORT_NUMf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_OUTPUT_ARB_CONTROLr_fields[] = {
    { ALLOWANCEf, 14, 2, SOCF_LE },
    { MODEf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_OUTPUT_ARB_STRICTPr_fields[] = {
    { ORDERf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_OUTPUT_ARB_WERRr_fields[] = {
    { MASKf, 1, 7, 0 },
    { WEIGHTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_BULK_CLEAR_CONTROL0r_fields[] = {
    { BULK_CLEAR_ENABLEf, 19, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_BULK_CLEAR_CONTROL1r_fields[] = {
    { BCLR_MEM_ADDR_ENDf, 16, 16, SOCF_LE },
    { BCLR_MEM_ADDR_STARTf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_BULK_CLEAR_STATUSr_fields[] = {
    { BULK_CLEAR_DONEf, 19, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_BYTES_MATCHED_COUNTERr_fields[] = {
    { COUNTf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_CHAR_REMAP_ECC_INTR_ENABLE_CONTROLr_fields[] = {
    { DOUBLE_BIT_ERR_INTR_ENf, 1, 2, 0 },
    { MULTIPLE_ERR_INTR_ENf, 1, 1, 0 },
    { PARITY_ERR_INTR_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_CHAR_REMAP_ECC_INTR_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ENTRY_IDXf, 6, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 },
    { TABLE_IDXf, 5, 9, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_BESTMATCH_STATUSr_fields[] = {
    { BEST_MATCH_IDf, 10, 0, SOCF_LE|SOCF_RO },
    { BEST_MATCH_PRIORITYf, 8, 10, SOCF_LE|SOCF_RO },
    { BEST_MATCH_STOPf, 1, 18, SOCF_RO },
    { BEST_MATCH_VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_FLAGDATA_STATUSr_fields[] = {
    { CROSS_SIG_FLAGSf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_FLOWDATA_STATUS0r_fields[] = {
    { BEST_MATCH_SO_FARf, 10, 20, SOCF_LE|SOCF_RO },
    { BEST_MATCH_VALIDf, 1, 30, SOCF_RO },
    { FLOW_ERRORf, 1, 31, SOCF_RO },
    { PACKET_NUMf, 4, 16, SOCF_LE|SOCF_RO },
    { TIMESTAMPf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_FLOWDATA_STATUS1r_fields[] = {
    { FLOW_ENTRY_VALIDf, 1, 16, SOCF_RO },
    { TOTAL_BYTES_MATCHEDf, 14, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_HEADERDATA_STATUS0r_fields[] = {
    { L4_DST_PORTf, 16, 0, SOCF_LE|SOCF_RO },
    { L4_SRC_PORTf, 16, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_HEADERDATA_STATUS1r_fields[] = {
    { L4_CHECKSUMf, 16, 0, SOCF_LE|SOCF_RO },
    { L4_PROTOCOLf, 8, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_MATCHBUF_STATUSr_fields[] = {
    { MATCH_BUFFER_STALLf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_MATCHDATA_STATUSr_fields[] = {
    { LAST_MATCH_CSF_CLEARf, 1, 30, SOCF_RO },
    { LAST_MATCH_CSF_INDEXf, 9, 20, SOCF_LE|SOCF_RO },
    { LAST_MATCH_CSF_SETf, 1, 29, SOCF_RO },
    { LAST_MATCH_IDf, 10, 0, SOCF_LE|SOCF_RO },
    { LAST_MATCH_PRIORITYf, 8, 10, SOCF_LE|SOCF_RO },
    { LAST_MATCH_REPORT_LEVELf, 2, 18, SOCF_LE|SOCF_RO },
    { LAST_MATCH_VALIDf, 1, 31, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_MATCH_PROC_CONTROLr_fields[] = {
    { FINAL_REPORT_ON_LAST_ENABLEf, 1, 0, 0 },
    { REPORT_ON_ALL_ENABLEf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_METADATA_STATUS0r_fields[] = {
    { FLOW_DIRf, 1, 6, SOCF_RO },
    { FT_FIRST_PACKETf, 1, 5, SOCF_RO },
    { FT_LAST_PACKETf, 1, 4, SOCF_RO },
    { FT_PACKET_NUMf, 4, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_METADATA_STATUS1r_fields[] = {
    { FLOW_IDf, 13, 16, SOCF_LE|SOCF_RO },
    { FLOW_TIMESTAMPf, 16, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_METADATA_STATUS2r_fields[] = {
    { IP_LENGTHf, 14, 16, SOCF_LE|SOCF_RO },
    { IP_VERSIONf, 4, 12, SOCF_LE|SOCF_RO },
    { L3_HEADER_OFFSETf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_METADATA_STATUS3r_fields[] = {
    { L4_HEADER_OFFSETf, 8, 8, SOCF_LE|SOCF_RO },
    { L4_PAYLOAD_OFFSETf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_PACKET_BUFFER_CONTROLr_fields[] = {
    { PKTBUF_MAX_INPUT_CREDITSf, 4, 8, SOCF_LE },
    { PKTBUF_MAX_SLIDING_WINDOW_SIZEf, 3, 0, SOCF_LE },
    { PKTBUF_PROCESS_TO_EOP_ENABLEf, 1, 12, 0 },
    { PKTBUF_RESET_IN_CREDITSf, 1, 30, 0 },
    { PKTBUF_RESET_OUT_CREDITSf, 1, 29, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_PACKET_BUFFER_STATUSr_fields[] = {
    { PKTBUF_INPUT_CREDITS_OUTSTANDINGf, 4, 12, SOCF_LE|SOCF_RO },
    { PKTBUF_OUTPUT_CREDITS_RECEIVEDf, 10, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_REGEX_CONTROLr_fields[] = {
    { INIT_DATA_OFFSETf, 2, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL0r_fields[] = {
    { PAUSE_MODEf, 3, 0, SOCF_LE },
    { PAUSE_RESUMEf, 1, 31, SOCF_RES|SOCF_PUNCH }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_REGEX_PAUSE_CONTROL1r_fields[] = {
    { PAUSE_MASKf, 16, 16, SOCF_LE },
    { PAUSE_VALUEf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_DEBUG_REGEX_PAUSE_STATUSr_fields[] = {
    { PAUSE_DONEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_FLOW_TABLE_ECC_INTR_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ENTRY_IDXf, 13, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MATCH_COUNTER_ECC_INTR_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ENTRY_IDXf, 8, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 },
    { TABLE_IDXf, 2, 11, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MEMORY_BULK_RESETr_fields[] = {
    { RESET_DONEf, 1, 1, SOCF_RO|SOCF_RES },
    { START_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MEM_ECC_GEN_CONTROLr_fields[] = {
    { ECC_GEN_ENABLEf, 19, 0, SOCF_LE },
    { FLOW_TABLE_ECC_GEN_ENABLEf, 1, 16, 0 },
    { MATCH_COUNTER0_ECC_GEN_ENABLEf, 1, 12, 0 },
    { MATCH_COUNTER1_ECC_GEN_ENABLEf, 1, 13, 0 },
    { MATCH_COUNTER2_ECC_GEN_ENABLEf, 1, 14, 0 },
    { MATCH_COUNTER3_ECC_GEN_ENABLEf, 1, 15, 0 },
    { MATCH_TABLE0_ECC_GEN_ENABLEf, 1, 8, 0 },
    { MATCH_TABLE1_ECC_GEN_ENABLEf, 1, 9, 0 },
    { MATCH_TABLE2_ECC_GEN_ENABLEf, 1, 10, 0 },
    { MATCH_TABLE3_ECC_GEN_ENABLEf, 1, 11, 0 },
    { PACKET_BUFFER_ECC_GEN_ENABLEf, 1, 17, 0 },
    { REMAP_TABLES_ECC_GEN_ENABLEf, 1, 18, 0 },
    { STATE_TABLE0_ECC_GEN_ENABLEf, 1, 0, 0 },
    { STATE_TABLE1_ECC_GEN_ENABLEf, 1, 1, 0 },
    { STATE_TABLE2_ECC_GEN_ENABLEf, 1, 2, 0 },
    { STATE_TABLE3_ECC_GEN_ENABLEf, 1, 3, 0 },
    { STATE_TABLE4_ECC_GEN_ENABLEf, 1, 4, 0 },
    { STATE_TABLE5_ECC_GEN_ENABLEf, 1, 5, 0 },
    { STATE_TABLE6_ECC_GEN_ENABLEf, 1, 6, 0 },
    { STATE_TABLE7_ECC_GEN_ENABLEf, 1, 7, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MEM_PDA_CONTROLr_fields[] = {
    { FLOW_MEM_PDAf, 4, 0, SOCF_LE|SOCF_RES },
    { MATCH_MEM_PDAf, 1, 16, SOCF_RES },
    { PACKET_MEM_PDAf, 2, 24, SOCF_LE|SOCF_RES },
    { STATE_MEM_PDAf, 4, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MEM_TM_CONTROLr_fields[] = {
    { FLOW_MEM_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { MATCH_MEM_TMf, 5, 16, SOCF_LE|SOCF_RES },
    { PACKET_MEM_TMf, 5, 24, SOCF_LE|SOCF_RES },
    { STATE_MEM_TMf, 5, 8, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_PACKET_BUFFER_ECC_INTR_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ENTRY_IDXf, 11, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_CONTROL0r_fields[] = {
    { CHAR_REMAP_ENABLEf, 1, 18, 0 },
    { CONTEXT_BASE_PTRf, 16, 0, SOCF_LE },
    { CONTEXT_STORAGE_MODEf, 2, 16, SOCF_LE },
    { REGEX_ENABLEf, 1, 30, 0 },
    { REGEX_RESETf, 1, 31, 0 },
    { SKIP_NULL_ENABLEf, 1, 19, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_CONTROL1r_fields[] = {
    { REGEX_START_PTR0f, 16, 0, SOCF_LE },
    { REGEX_START_PTR1f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_CONTROL2r_fields[] = {
    { REGEX_START_PTR2f, 16, 0, SOCF_LE },
    { REGEX_START_PTR3f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_CONTROL3r_fields[] = {
    { REGEX_START_PTR4f, 16, 0, SOCF_LE },
    { REGEX_START_PTR5f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_CONTROL4r_fields[] = {
    { REGEX_START_PTR6f, 16, 0, SOCF_LE },
    { REGEX_START_PTR7f, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_STATE_INTR_ENABLE_CONTROLr_fields[] = {
    { REGEX_STATE_ERROR_INTR_ENf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_STATE_INTR_STATUS0r_fields[] = {
    { REGEX_STATE_ERRORf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_STATE_INTR_STATUS1r_fields[] = {
    { REGEX_STATE_ERROR_ENGINE_IDf, 5, 24, SOCF_LE|SOCF_RO },
    { REGEX_STATE_ERROR_POINTERf, 12, 0, SOCF_LE|SOCF_RO },
    { REGEX_STATE_ERROR_TYPEf, 4, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_STATUS0r_fields[] = {
    { CURRENT_STATEf, 16, 0, SOCF_LE|SOCF_RO },
    { CURRENT_STATE_ENCODINGf, 2, 16, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_STATUS1r_fields[] = {
    { CURRENT_BYTE_IS_LASTf, 1, 24, SOCF_RO },
    { CURRENT_BYTE_OFFSETf, 16, 8, SOCF_LE|SOCF_RO },
    { CURRENT_BYTE_VALUEf, 8, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REGEX_STATUS2r_fields[] = {
    { CURRENT_MATCH_IDf, 10, 0, SOCF_LE|SOCF_RO },
    { CURRENT_MATCH_VALIDf, 1, 16, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REPORT_PACKET_CONTROL0r_fields[] = {
    { UPPER_MACDAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REPORT_PACKET_CONTROL1r_fields[] = {
    { LOWER_MACDAf, 16, 16, SOCF_LE },
    { UPPER_MACSAf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REPORT_PACKET_CONTROL2r_fields[] = {
    { LOWER_MACSAf, 32, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_REPORT_PACKET_CONTROL3r_fields[] = {
    { ETHER_TYPEf, 16, 0, SOCF_LE },
    { VLANf, 16, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS0r_fields[] = {
    { REGEX_ENGINES_ACTIVEf, 32, 0, SOCF_LE|SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_SIGNATURE_MATCH_ACTIVE_STATUS1r_fields[] = {
    { BULK_CLEAR_ACTIVEf, 19, 0, SOCF_LE|SOCF_RO },
    { PACKET_EGRESS_ACTIVEf, 1, 31, SOCF_RO },
    { PACKET_INGRESS_ACTIVEf, 1, 30, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_SIGNATURE_MATCH_CONTROLr_fields[] = {
    { CLEAR_COUNTERSf, 1, 28, 0 },
    { DROP_ON_FLOW_PKT_NUM_ERROR_ENABLEf, 1, 15, 0 },
    { DROP_ON_FLOW_TABLE_ECC_ERROR_ENABLEf, 1, 17, 0 },
    { DROP_ON_FLOW_TIMESTAMP_ERROR_ENABLEf, 1, 16, 0 },
    { DROP_ON_L4_CHECKSUM_ERROR_ENABLEf, 1, 19, 0 },
    { DROP_ON_PACKET_LENGTH_ERROR_ENABLEf, 1, 18, 0 },
    { ENABLEf, 1, 30, 0 },
    { FLUSH_PACKET_DATA_QUEUEf, 1, 29, 0 },
    { MAX_BYTE_INSPECTEDf, 14, 0, SOCF_LE },
    { MAX_BYTE_INSPECTED_ENABLEf, 1, 14, 0 },
    { MEMORY_POWERDOWNf, 1, 27, SOCF_RES },
    { RESETf, 1, 31, 0 },
    { STATE_TABLE_ACCESS_LIMITf, 5, 20, SOCF_LE },
    { STATE_TABLE_ACCESS_LIMIT_ENABLEf, 1, 25, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_SIGNATURE_MATCH_INTR_ENABLE_CONTROLr_fields[] = {
    { FLOW_DONE_PACKET_DROP_INTR_ENf, 1, 2, 0 },
    { FLOW_PACKET_NUM_ERROR_INTR_ENf, 1, 0, 0 },
    { FLOW_TIMESTAMP_ERROR_INTR_ENf, 1, 1, 0 },
    { FLOW_TRACKER_ERROR_INTR_ENf, 1, 11, 0 },
    { IN_AXP_ERROR_INTR_ENf, 1, 8, 0 },
    { IN_MISSING_EOP_ERROR_INTR_ENf, 1, 10, 0 },
    { IN_MISSING_SOP_ERROR_INTR_ENf, 1, 9, 0 },
    { L4_CHECKSUM_ERROR_INTR_ENf, 1, 4, 0 },
    { MATCH_ENTRY_ERROR_INTR_ENf, 1, 16, 0 },
    { PACKET_LENGTH_ERROR_INTR_ENf, 1, 5, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_SIGNATURE_MATCH_INTR_STATUSr_fields[] = {
    { FLOW_DONE_PACKET_DROPf, 1, 2, 0 },
    { FLOW_PACKET_NUM_ERRORf, 1, 0, 0 },
    { FLOW_TIMESTAMP_ERRORf, 1, 1, 0 },
    { FLOW_TRACKER_ERRORf, 1, 11, 0 },
    { IN_AXP_ERRORf, 1, 8, 0 },
    { IN_MISSING_EOP_ERRORf, 1, 10, 0 },
    { IN_MISSING_SOP_ERRORf, 1, 9, 0 },
    { L4_CHECKSUM_ERRORf, 1, 4, 0 },
    { MATCH_ENTRY_ERRORf, 1, 16, 0 },
    { PACKET_LENGTH_ERRORf, 1, 5, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_STATE_TABLE_ECC_INTR_STATUSr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ENTRY_IDXf, 12, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 },
    { TABLE_IDXf, 3, 15, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_CREDIT_CNTr_fields[] = {
    { OUTSTANDINGf, 10, 0, SOCF_LE|SOCF_RO|SOCF_RES },
    { RECEIVEDf, 10, 16, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_DEBUG1r_fields[] = {
    { PROB_SIGNALSf, 32, 0, SOCF_LE|SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_ERR_PKT_DROP_STAT_CNTr_fields[] = {
    { VALUEf, 30, 0, SOCF_LE|SOCF_RWBW }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_INTR_ENABLEr_fields[] = {
    { SVP_PARITY_ERR_INTR_ENf, 1, 1, 0 },
    { WCD_PARITY_ERR_INTR_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_INTR_STATUSr_fields[] = {
    { SVP_PARITY_ERRf, 1, 1, SOCF_RO|SOCF_RES },
    { WCD_PARITY_ERRf, 1, 0, SOCF_RO|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_MASTER_CTRLr_fields[] = {
    { CREDIT_TO_AXP_ENABLEf, 1, 1, 0 },
    { PAD_STRIPPING_DISABLEf, 1, 2, 0 },
    { RESET_CREDITf, 1, 3, 0 },
    { RSVDf, 1, 4, SOCF_RES },
    { SOFT_RESETf, 1, 0, 0 },
    { WCD_DA_MISSf, 1, 8, 0 },
    { WCD_DISABLEf, 1, 12, 0 },
    { WCD_SA_MISSf, 1, 9, 0 },
    { WLAN_MOVE_DROP_TOCPUf, 2, 6, SOCF_LE },
    { WLAN_ROAM_ERRORf, 1, 10, 0 },
    { WLAN_ROAM_ERROR_CHECKf, 1, 11, 0 },
    { WLAN_SVP_MISS_TOCPUf, 1, 5, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_MEMORY_BULK_RESETr_fields[] = {
    { RESET_DONEf, 1, 1, SOCF_RWBW|SOCF_RES },
    { START_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_MEMORY_TMr_fields[] = {
    { TMf, 5, 0, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_PARITY_CONTROLr_fields[] = {
    { SVP_PARITY_ENf, 1, 0, 0 },
    { WCD_PARITY_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_REASSEEMBLY_MAX_LAPSE_TIMEr_fields[] = {
    { MAX_REASSEMBLY_TIMEf, 16, 0, SOCF_LE },
    { TICK_SCALINGf, 1, 16, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_SVP_HASH_CTRLr_fields[] = {
    { SELECT_Af, 3, 0, SOCF_LE },
    { SELECT_Bf, 3, 3, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_SVP_PARITY_STATUS_INTRr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, SOCF_RWBW },
    { ENTRY_IDXf, 11, 3, SOCF_LE|SOCF_RWBW },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW },
    { PARITY_ERRf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_WCD_PARITY_STATUS_INTRr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, SOCF_RWBW },
    { ENTRY_IDXf, 13, 3, SOCF_LE|SOCF_RWBW },
    { MULTIPLE_ERRf, 1, 1, SOCF_RWBW },
    { PARITY_ERRf, 1, 0, SOCF_RWBW }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_DSCP_MAP_PAR_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 12, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_DVP_PROFILE_ECC_STATUS_INTRr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 11, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_ENCAP_CONFIGr_fields[] = {
    { SOURCE_MODIDf, 8, 8, SOCF_LE },
    { SOURCE_PORTf, 8, 0, SOCF_LE },
    { TRUNK_MODIDf, 8, 16, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_ERR_CHK_ENr_fields[] = {
    { DSCP_MAP_PAR_ENf, 1, 4, 0 },
    { DVP_PROFILE_ECC_ENf, 1, 0, 0 },
    { FRAG_ID_PAR_ENf, 1, 2, 0 },
    { PRI_MAP_PAR_ENf, 1, 3, 0 },
    { TRUNK_BLOCK_MASK_PAR_ENf, 1, 5, 0 },
    { TRUNK_GROUP_BITMAP_PAR_ENf, 1, 6, 0 },
    { TUNNEL_ECC_ENf, 1, 1, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_FRAG_ID_PAR_STATUS_INTRr_fields[] = {
    { ENTRY_IDXf, 10, 2, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 },
    { PARITY_ERRf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_ICREDIT_CTLr_fields[] = {
    { CREDIT_ENf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_INBUF_CREDIT_COUNTr_fields[] = {
    { COUNTf, 4, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_INT_MASKr_fields[] = {
    { DSCP_MAPf, 1, 4, 0 },
    { DVP_PROFILEf, 1, 0, 0 },
    { FRAG_IDf, 1, 2, 0 },
    { PRI_MAPf, 1, 3, 0 },
    { TRUNK_BLOCK_MASKf, 1, 5, 0 },
    { TRUNK_GROUP_BITMAPf, 1, 6, 0 },
    { TUNNELf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_INT_STATUSr_fields[] = {
    { DSCP_MAPf, 1, 4, SOCF_RO },
    { DVP_PROFILEf, 1, 0, SOCF_RO },
    { FRAG_IDf, 1, 2, SOCF_RO },
    { PRI_MAPf, 1, 3, SOCF_RO },
    { TRUNK_BLOCK_MASKf, 1, 5, SOCF_RO },
    { TRUNK_GROUP_BITMAPf, 1, 6, SOCF_RO },
    { TUNNELf, 1, 1, SOCF_RO }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_MEMORY_BULK_RESETr_fields[] = {
    { RESET_DONEf, 1, 1, SOCF_RES },
    { START_RESETf, 1, 0, SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_MEM_CONTROL_0r_fields[] = {
    { DSCP_TMf, 5, 15, SOCF_LE|SOCF_RES },
    { DVP_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { FRAG_ID_TMf, 5, 10, SOCF_LE|SOCF_RES },
    { PRI_TMf, 5, 20, SOCF_LE|SOCF_RES },
    { TUNNEL_TMf, 5, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_MEM_CONTROL_1r_fields[] = {
    { TRUNK_BLOCK_MASK_TMf, 5, 0, SOCF_LE|SOCF_RES },
    { TRUNK_GROUP_BITMAP_TMf, 5, 5, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_MEM_PDA_CONTROLr_fields[] = {
    { DSCP_PDAf, 2, 7, SOCF_LE|SOCF_RES },
    { DVP_PDAf, 2, 0, SOCF_LE|SOCF_RES },
    { FRAG_ID_PDAf, 1, 6, SOCF_RES },
    { PRI_PDAf, 1, 9, SOCF_RES },
    { TRUNK_BLOCK_MASK_PDAf, 1, 10, SOCF_RES },
    { TRUNK_GROUP_BITMAP_PDAf, 1, 11, SOCF_RES },
    { TUNNEL_PDAf, 4, 2, SOCF_LE|SOCF_RES }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_OUTBUF_CREDIT_COUNTr_fields[] = {
    { COUNTf, 7, 0, SOCF_LE }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_OUTBUF_FLOW_CTLr_fields[] = {
    { PKT_DONEf, 1, 2, 0 },
    { PKT_STEPf, 1, 1, 0 },
    { STOP_ALLf, 1, 0, 0 }
};

#endif
#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_SOFT_RESETr_fields[] = {
    { SOFT_RESETf, 1, 0, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
soc_field_info_t soc_AXP_WTX_TUNNEL_ECC_STATUS_INTRr_fields[] = {
    { DOUBLE_BIT_ERRf, 1, 2, 0 },
    { ECC_ERRf, 1, 0, 0 },
    { ENTRY_IDXf, 12, 3, SOCF_LE },
    { MULTIPLE_ERRf, 1, 1, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_TUNNEL_ID_MASKr_fields[] = {
    { MASKf, 16, 0, SOCF_LE },
    { SHARED_ID_ENABLEf, 1, 16, 0 }
};

#endif
#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_TUNNEL_TPIDr_fields[] = {
    { TUNNEL_TPIDf, 16, 0, SOCF_LE }
};

#endif
#if defined(BCM_88670_A0) || defined(BCM_88950_A0)
soc_field_info_t soc_A_9_JTAG_M_0_IDM_IO_CONTROL_DIRECTr_fields[] = {
    { ARCACHE_CONFIGf, 4, 16, SOCF_LE },
    { ARUSER_CONFIGf, 5, 20, SOCF_LE },
    { AWCACHE_CONFIGf, 4, 2, SOCF_LE },
    { AWUSER_CONFIGf, 5, 6, SOCF_LE },
    { BYPASS_CTf, 1, 25, 0 },
    { CLK_GATING_ENf, 1, 0, 0 },
    { CTf, 1, 26, 0 },
    { FIELD_11_15f, 5, 11, SOCF_LE },
    { FIELD_1_1f, 1, 1, 0 },
    { FIELD_27_31f, 5, 27, SOCF_LE }
};

#endif
#if defined(BCM_88640_A0)
soc_field_info_t soc_ACTIONPROFILETABLEm_fields[] = {
    { ACTIONPROFILETABLEf, 33, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_EVENTm_fields[] = {
    { AGER_EVENTf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 6, 32, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 38, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_FLAGSm_fields[] = {
    { AGE_FLAGS_QUEUE0f, 2, 0, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE1f, 2, 2, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE10f, 2, 20, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE11f, 2, 22, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE12f, 2, 24, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE13f, 2, 26, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE14f, 2, 28, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE15f, 2, 30, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE16f, 2, 32, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE17f, 2, 34, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE18f, 2, 36, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE19f, 2, 38, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE2f, 2, 4, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE20f, 2, 40, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE21f, 2, 42, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE22f, 2, 44, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE23f, 2, 46, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE24f, 2, 48, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE25f, 2, 50, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE26f, 2, 52, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE27f, 2, 54, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE28f, 2, 56, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE29f, 2, 58, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE3f, 2, 6, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE30f, 2, 60, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE31f, 2, 62, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE4f, 2, 8, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE5f, 2, 10, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE6f, 2, 12, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE7f, 2, 14, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE8f, 2, 16, SOCF_LE | SOCF_GLOBAL },
    { AGE_FLAGS_QUEUE9f, 2, 18, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_THRESHOLDm_fields[] = {
    { AGE_THRESH_QUEUE0f, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE1f, 4, 4, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE10f, 4, 40, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE11f, 4, 44, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE12f, 4, 48, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE13f, 4, 52, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE14f, 4, 56, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE15f, 4, 60, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE16f, 4, 64, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE17f, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE18f, 4, 72, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE19f, 4, 76, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE2f, 4, 8, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE20f, 4, 80, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE21f, 4, 84, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE22f, 4, 88, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE23f, 4, 92, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE24f, 4, 96, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE25f, 4, 100, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE26f, 4, 104, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE27f, 4, 108, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE28f, 4, 112, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE29f, 4, 116, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE3f, 4, 12, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE30f, 4, 120, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE31f, 4, 124, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE4f, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE5f, 4, 20, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE6f, 4, 24, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE7f, 4, 28, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE8f, 4, 32, SOCF_LE | SOCF_GLOBAL },
    { AGE_THRESH_QUEUE9f, 4, 36, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 128, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 136, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_TS_0_HIm_fields[] = {
    { AGE_QUEUE16f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE17f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE18f, 6, 12, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE19f, 6, 18, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE20f, 6, 24, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE21f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE22f, 6, 36, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE23f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE24f, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE25f, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE26f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE27f, 6, 66, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE28f, 6, 72, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE29f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE30f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE31f, 6, 90, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_TS_0_LOm_fields[] = {
    { AGE_QUEUE0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE1f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE10f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE11f, 6, 66, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE12f, 6, 72, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE13f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE14f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE15f, 6, 90, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE2f, 6, 12, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE3f, 6, 18, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE4f, 6, 24, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE5f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE6f, 6, 36, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE7f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE8f, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE9f, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_TS_1_HIm_fields[] = {
    { AGE_QUEUE16f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE17f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE18f, 6, 12, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE19f, 6, 18, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE20f, 6, 24, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE21f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE22f, 6, 36, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE23f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE24f, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE25f, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE26f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE27f, 6, 66, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE28f, 6, 72, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE29f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE30f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE31f, 6, 90, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGER_TS_1_LOm_fields[] = {
    { AGE_QUEUE0f, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE1f, 6, 6, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE10f, 6, 60, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE11f, 6, 66, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE12f, 6, 72, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE13f, 6, 78, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE14f, 6, 84, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE15f, 6, 90, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE2f, 6, 12, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE3f, 6, 18, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE4f, 6, 24, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE5f, 6, 30, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE6f, 6, 36, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE7f, 6, 42, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE8f, 6, 48, SOCF_LE | SOCF_GLOBAL },
    { AGE_QUEUE9f, 6, 54, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 96, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 103, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGING_CTR_MEMm_fields[] = {
    { AGING_CTRf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 32, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_AGING_EXP_MEMm_fields[] = {
    { AGING_CTRf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 8, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88230_A0) || defined(BCM_88230_B0) || \
    defined(BCM_88230_C0)
soc_field_info_t soc_ALLOCBUFFSCNTm_fields[] = {
    { ALLOCBUFFCNTf, 18, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 5, 18, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 23, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56102_A0) || defined(BCM_56112_A0) || \
    defined(BCM_56142_A0) || defined(BCM_56304_B0) || \
    defined(BCM_56314_A0) || defined(BCM_56334_A0) || \
    defined(BCM_56334_B0) || defined(BCM_56504_B0) || \
    defined(BCM_56514_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAPm_fields[] = {
    { BITMAPf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_53400_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM53400_A0m_fields[] = {
    { BITMAPf, 30, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 31, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 30, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56150_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56150_A0m_fields[] = {
    { BITMAPf, 4, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56340_A0m_fields[] = {
    { BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56440_A0m_fields[] = {
    { BITMAPf, 39, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 7, 32, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 39, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56450_A0) || defined(BCM_56450_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56450_A0m_fields[] = {
    { BITMAPf, 170, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 85, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 85, 85, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 171, 0 | SOCF_GLOBAL },
    { RESERVEDf, 1, 170, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56624_A0m_fields[] = {
    { BITMAPf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56634_A0m_fields[] = {
    { BITMAPf, 54, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_HIf, 22, 32, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_LOf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 54, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56640_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56640_A0m_fields[] = {
    { BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 31, 32, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL },
    { RESERVED_0f, 3, 63, SOCF_LE|SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56800_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56800_A0m_fields[] = {
    { BITMAPf, 21, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56820_A0m_fields[] = {
    { BITMAPf, 25, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56840_A0m_fields[] = {
    { BITMAPf, 66, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W0f, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W1f, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { BITMAP_W2f, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 66, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56850_A0)
soc_field_info_t soc_ALTERNATE_EMIRROR_BITMAP_BCM56850_A0m_fields[] = {
    { DESTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { EGRESS_PORTf, 7, 0, SOCF_LE | SOCF_GLOBAL },
    { ENABLEf, 1, 8, 0 | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 9, 0 | SOCF_GLOBAL },
    { HG_TRUNK_IDf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { ISTRUNKf, 1, 7, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56725_A0) || defined(BCM_56820_A0) || \
    defined(BCM_88732_A0)
soc_field_info_t soc_ARB_TDM_TABLEm_fields[] = {
    { PORT_NUMf, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { WRAP_ENf, 1, 5, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_A0) || defined(BCM_56840_B0)
soc_field_info_t soc_ARB_TDM_TABLE_BCM56634_A0m_fields[] = {
    { PORT_NUMf, 6, 0, SOCF_LE | SOCF_GLOBAL },
    { WRAP_ENf, 1, 6, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_88640_A0)
soc_field_info_t soc_AUXTABLEm_fields[] = {
    { AUXTABLEf, 8, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_CH_NLF_INPUT_COUNTER_TABLEm_fields[] = {
    { BYTE_COUNTf, 36, 0, SOCF_LE | SOCF_GLOBAL },
    { PKT_COUNTf, 30, 36, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_CHAR_REMAP0m_fields[] = {
    { ECCf, 6, 33, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 7, 33, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 39, 0 | SOCF_GLOBAL },
    { REMAP_VAL0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { REMAP_VAL1f, 8, 8, SOCF_LE | SOCF_GLOBAL },
    { REMAP_VAL2f, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { REMAP_VAL3f, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { RSVDf, 1, 32, SOCF_RES | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_FLOW_TABLE_BULK_MATCH_DATAm_fields[] = {
    { BEST_MATCHf, 10, 20, SOCF_LE | SOCF_GLOBAL },
    { BEST_MATCH_VALIDf, 1, 30, 0 | SOCF_GLOBAL },
    { CROSS_SIG_FLAGSf, 16, 47, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 63, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 63, SOCF_LE | SOCF_GLOBAL },
    { FLOW_ENTRY_VALIDf, 1, 46, 0 | SOCF_GLOBAL },
    { FLOW_ERRORf, 1, 31, 0 | SOCF_GLOBAL },
    { FLOW_TIMESTAMPf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { NEXT_PACKET_NUMf, 4, 16, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 70, 0 | SOCF_GLOBAL },
    { TOTAL_BYTES_MATCHEDf, 14, 32, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MATCH_COUNTERS_MEM0m_fields[] = {
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 64, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL },
    { RULE_MATCHED_COUNTf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { RULE_REPORTED_COUNTf, 32, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_MATCH_TABLE_BULK_MATCH_DATAm_fields[] = {
    { CHECK_CONTIGUOUS_FLOWf, 1, 68, 0 | SOCF_GLOBAL },
    { CHECK_CROSS_SIG_FLAG_INDEXf, 9, 70, SOCF_LE | SOCF_GLOBAL },
    { CHECK_CROSS_SIG_FLAG_IS_CLEAREDf, 1, 80, 0 | SOCF_GLOBAL },
    { CHECK_CROSS_SIG_FLAG_IS_SETf, 1, 79, 0 | SOCF_GLOBAL },
    { CHECK_FIRST_PACKETf, 1, 69, 0 | SOCF_GLOBAL },
    { CHECK_INTRA_CROSS_SIG_FLAG_INDEXf, 7, 70, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PAYLOAD_LENGTH_MAXf, 14, 50, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PAYLOAD_LENGTH_MINf, 14, 36, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PORT_MASKf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PORT_MAXf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PORT_MINf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PORT_MODEf, 1, 32, 0 | SOCF_GLOBAL },
    { CHECK_L4_PORT_SELECTf, 2, 33, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PORT_VALUEf, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { CHECK_L4_PROTOCOLf, 2, 64, SOCF_LE | SOCF_GLOBAL },
    { CHECK_LAST_BYTE_ANCHORf, 1, 35, 0 | SOCF_GLOBAL },
    { CHECK_PKT_DIRECTIONf, 2, 66, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 130, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 9, 130, SOCF_LE | SOCF_GLOBAL },
    { MATCH_CROSS_SIG_FLAG_CLEARf, 1, 118, 0 | SOCF_GLOBAL },
    { MATCH_CROSS_SIG_FLAG_INDEXf, 9, 108, SOCF_LE | SOCF_GLOBAL },
    { MATCH_CROSS_SIG_FLAG_SETf, 1, 117, 0 | SOCF_GLOBAL },
    { MATCH_ENTRY_VALIDf, 1, 129, 0 | SOCF_GLOBAL },
    { MATCH_INTRA_CROSS_SIG_FLAG_INDEXf, 7, 108, SOCF_LE | SOCF_GLOBAL },
    { MATCH_INTRA_CROSS_SIG_FLAG_WILDCARD_TYPEf, 1, 116, 0 | SOCF_GLOBAL },
    { MATCH_PRIORITYf, 8, 119, SOCF_LE | SOCF_GLOBAL },
    { MATCH_REPORT_LEVELf, 2, 127, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 138, 0 | SOCF_GLOBAL },
    { REPORT_ACTION_INDEXf, 8, 85, SOCF_LE | SOCF_GLOBAL },
    { REPORT_APPLY_ACTIONf, 1, 93, 0 | SOCF_GLOBAL },
    { REPORT_COPY_TO_CPUf, 1, 96, 0 | SOCF_GLOBAL },
    { REPORT_HTTP_PERSISTENTf, 1, 94, 0 | SOCF_GLOBAL },
    { REPORT_INACTIVITY_INDEXf, 4, 81, SOCF_LE | SOCF_GLOBAL },
    { REPORT_KEEP_FLOWf, 1, 95, 0 | SOCF_GLOBAL },
    { REPORT_PACKET_HEADER_ONLYf, 1, 97, 0 | SOCF_GLOBAL },
    { REPORT_SIGNATURE_IDf, 10, 98, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_PACKET_BUFFER_MEMm_fields[] = {
    { ECCf, 7, 64, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 64, SOCF_LE | SOCF_GLOBAL },
    { PACKET_DATAf, 64, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 71, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_SM_STATE_TABLE_BULK_MATCH_DATAm_fields[] = {
    { BM_INFOf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR1f, 16, 16, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR10f, 16, 160, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR11f, 16, 176, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR12f, 16, 192, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR13f, 16, 208, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR14f, 16, 224, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR15f, 16, 240, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR2f, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR3f, 16, 48, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR4f, 16, 64, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR5f, 16, 80, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR6f, 16, 96, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR7f, 16, 112, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR8f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { BM_PTR9f, 16, 144, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 9, 258, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 10, 258, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 267, 0 | SOCF_GLOBAL },
    { RV_MATCHID0f, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID1f, 8, 32, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID2f, 8, 64, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID3f, 8, 96, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID4f, 8, 128, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID5f, 8, 160, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID6f, 8, 192, SOCF_LE | SOCF_GLOBAL },
    { RV_MATCHID7f, 8, 224, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX0f, 8, 24, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX1f, 8, 56, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX2f, 8, 88, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX3f, 8, 120, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX4f, 8, 152, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX5f, 8, 184, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX6f, 8, 216, SOCF_LE | SOCF_GLOBAL },
    { RV_MAX7f, 8, 248, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN0f, 8, 16, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN1f, 8, 48, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN2f, 8, 80, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN3f, 8, 112, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN4f, 8, 144, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN5f, 8, 176, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN6f, 8, 208, SOCF_LE | SOCF_GLOBAL },
    { RV_MIN7f, 8, 240, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR0f, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR1f, 16, 32, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR2f, 16, 64, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR3f, 16, 96, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR4f, 16, 128, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR5f, 16, 160, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR6f, 16, 192, SOCF_LE | SOCF_GLOBAL },
    { RV_PTR7f, 16, 224, SOCF_LE | SOCF_GLOBAL },
    { STATE_DATAf, 256, 0, SOCF_LE | SOCF_GLOBAL },
    { STATE_DATA_TYPEf, 2, 256, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WLAN_COS_MAPm_fields[] = {
    { EVEN_PARITYf, 1, 9, 0 | SOCF_GLOBAL },
    { WLAN_COSf, 9, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_SVP_ASSIGNMENTm_fields[] = {
    { BSSIDf, 48, 8, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 26, 56, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 84, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_TYPEf, 2, 1, SOCF_LE | SOCF_GLOBAL },
    { EXP_TUNNEL_IDf, 10, 72, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 53, 3, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 91, 0 | SOCF_GLOBAL },
    { RIDf, 5, 3, SOCF_LE | SOCF_GLOBAL },
    { RSVD_1f, 13, 13, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RSVD_2f, 30, 26, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RSVD_3f, 2, 82, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { SVPf, 16, 56, SOCF_LE | SOCF_GLOBAL },
    { TUNNEL_IDf, 10, 3, SOCF_LE | SOCF_GLOBAL },
    { VALIDf, 1, 0, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WRX_WCDm_fields[] = {
    { DATAf, 35, 49, SOCF_LE | SOCF_GLOBAL },
    { DOT1X_STATEf, 1, 83, 0 | SOCF_GLOBAL },
    { ECCf, 7, 84, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 84, SOCF_LE | SOCF_GLOBAL },
    { KEYf, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { MAC_ADDRf, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 91, 0 | SOCF_GLOBAL },
    { RICf, 1, 49, 0 | SOCF_GLOBAL },
    { RIC_HA_VPf, 16, 51, SOCF_LE | SOCF_GLOBAL },
    { RIC_WTP_VPf, 16, 67, SOCF_LE | SOCF_GLOBAL },
    { ROCf, 1, 50, 0 | SOCF_GLOBAL },
    { VALIDf, 1, 48, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_DSCP_MAPm_fields[] = {
    { DATAf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { DSCPf, 8, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 8, 0 | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_DVP_PROFILEm_fields[] = {
    { BSSIDf, 48, 5, SOCF_LE | SOCF_GLOBAL },
    { DATAf, 114, 0, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 7, 114, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 8, 114, SOCF_LE | SOCF_GLOBAL },
    { HA_FA_ENABLEf, 1, 54, 0 | SOCF_GLOBAL },
    { HA_FA_STATEf, 1, 53, 0 | SOCF_GLOBAL },
    { OVERRIDE_SOURCEf, 1, 81, 0 | SOCF_GLOBAL },
    { PARITYf, 1, 121, 0 | SOCF_GLOBAL },
    { RESERVEDf, 31, 83, SOCF_LE|SOCF_RES | SOCF_GLOBAL },
    { RIDf, 5, 0, SOCF_LE | SOCF_GLOBAL },
    { TUNNEL_CFIf, 1, 67, 0 | SOCF_GLOBAL },
    { TUNNEL_ENCRYPTf, 1, 82, 0 | SOCF_GLOBAL },
    { TUNNEL_PRIf, 3, 68, SOCF_LE | SOCF_GLOBAL },
    { TUNNEL_VLANf, 12, 55, SOCF_LE | SOCF_GLOBAL },
    { WLAN_TUNNEL_INDEXf, 10, 71, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_FRAG_IDm_fields[] = {
    { DATAf, 16, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 16, 0 | SOCF_GLOBAL },
    { FRAG_IDf, 16, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_PRI_MAPm_fields[] = {
    { CFIf, 1, 0, 0 | SOCF_GLOBAL },
    { DATAf, 4, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 4, 0 | SOCF_GLOBAL },
    { PRIf, 3, 1, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_TRUNK_BLOCK_MASKm_fields[] = {
    { DATAf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { TRUNK_BLOCK_MASKf, 63, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_TRUNK_GROUP_BITMAPm_fields[] = {
    { DATAf, 63, 0, SOCF_LE | SOCF_GLOBAL },
    { EVEN_PARITYf, 1, 63, 0 | SOCF_GLOBAL },
    { TRUNK_GROUP_BITMAPf, 63, 0, SOCF_LE | SOCF_GLOBAL }
};
#endif

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
soc_field_info_t soc_AXP_WTX_TUNNELm_fields[] = {
    { BSSID_ENf, 1, 65, 0 | SOCF_GLOBAL },
    { DATAf, 121, 0, SOCF_LE | SOCF_GLOBAL },
    { DF_SELf, 2, 73, SOCF_LE | SOCF_GLOBAL },
    { DIP_HIf, 96, 0, SOCF_LE | SOCF_GLOBAL },
    { DIP_LOWf, 32, 32, SOCF_LE | SOCF_GLOBAL },
    { DOT1P_MAP_PTRf, 4, 68, SOCF_LE | SOCF_GLOBAL },
    { DOT1P_REMAPf, 1, 72, 0 | SOCF_GLOBAL },
    { DSCP_SELf, 2, 75, SOCF_LE | SOCF_GLOBAL },
    { DSCP_SRCf, 8, 77, SOCF_LE | SOCF_GLOBAL },
    { ECCf, 8, 121, SOCF_LE | SOCF_GLOBAL },
    { ECCPf, 9, 121, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_1_RESERVEDf, 9, 112, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_2_RESERVEDf, 9, 112, SOCF_LE | SOCF_GLOBAL },
    { ENTRY_3_RESERVEDf, 5, 116, SOCF_LE | SOCF_GLOBAL },
    { FLOW_LABELf, 20, 96, SOCF_LE | SOCF_GLOBAL },
    { FRAG_COPY_TO_CPUf, 1, 109, 0 | SOCF_GLOBAL },
    { FRAG_ENf, 1, 85, 0 | SOCF_GLOBAL },
    { FRAG_LOCf, 11, 98, SOCF_LE | SOCF_GLOBAL },
    { FRAG_MTUf, 12, 86, SOCF_LE | SOCF_GLOBAL },
    { IP_TYPEf, 1, 64, 0 | SOCF_GLOBAL },
    { L4_DSTf, 16, 96, SOCF_LE | SOCF_GLOBAL },
    { L4_SRCf, 16, 96, SOCF_LE | SOCF_GLOBAL },
    { MACDAf, 48, 0, SOCF_LE | SOCF_GLOBAL },
    { MACSAf, 48, 48, SOCF_LE | SOCF_GLOBAL },
    { PARITYf, 1, 129, 0 | SOCF_GLOBAL },
    { SIP_HIf, 96, 0, SOCF_LE | SOCF_GLOBAL },
    { SIP_LOWf, 32, 0, SOCF_LE | SOCF_GLOBAL },
    { TPID_SELf, 2, 119, SOCF_LE | SOCF_GLOBAL },
    { TTL_HLIMITf, 8, 110, SOCF_LE | SOCF_GLOBAL },
    { TUNNEL_TYPEf, 1, 67, 0 | SOCF_GLOBAL },
    { UDP_TYPEf, 1, 118, 0 | SOCF_GLOBAL },
    { VLAN_ASSIGN_POLICYf, 1, 66, 0 | SOCF_GLOBAL }
};
#endif

