Running: J:\xilinx_ise\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o J:/vhdl_github_2/vhdl_github_2/ALU1/Test_alu2_isim_beh.exe -prj J:/vhdl_github_2/vhdl_github_2/ALU1/Test_alu2_beh.prj Test_alu2 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/one_bit_adder.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/Two_bit_adder.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/sum.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/RS_q.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/left_shift_8_bit.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/xor_bit.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/or_bit.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/mul_2.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/four_bit_adder.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/div1.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/AND.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/ALU1.vhd" into library work
Parsing VHDL file "J:/vhdl_github_2/vhdl_github_2/ALU1/Test_alu2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture struct of entity one_bit_adder [one_bit_adder_default]
Compiling architecture st1 of entity Two_bit_adder [two_bit_adder_default]
Compiling architecture behavioral of entity four_bit_adder [four_bit_adder_default]
Compiling package numeric_std
Compiling architecture behavioral of entity RS_q [rs_q_default]
Compiling architecture behavioral of entity left_shift_8_bit [left_shift_8_bit_default]
Compiling architecture behavioral of entity sum [sum_default]
Compiling architecture behavioral of entity mul_2 [mul_2_default]
Compiling architecture behavioral of entity div1 [div1_default]
Compiling architecture behavioral of entity and_bit [and_bit_default]
Compiling architecture behavioral of entity or_bit [or_bit_default]
Compiling architecture behavioral of entity xor_bit [xor_bit_default]
Compiling architecture behavioral of entity ALU1 [alu1_default]
Compiling architecture behavior of entity test_alu2
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 30 VHDL Units
Built simulation executable J:/vhdl_github_2/vhdl_github_2/ALU1/Test_alu2_isim_beh.exe
Fuse Memory Usage: 37412 KB
Fuse CPU Usage: 687 ms
