<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml pcb.twx pcb.ncd -o pcb.twr pcb.pcf

</twCmdLine><twDesign>pcb.ncd</twDesign><twDesignPath>pcb.ncd</twDesignPath><twPCF>pcb.pcf</twPCF><twPcfPath>pcb.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="fgg484"><twDevName>xc3s700an</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clock_gen_inst/CLKIN_IBUFG_OUT"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clock_gen_inst/CLKIN_IBUFG_OUT"/><twPinLimit anchorID="11" type="MINPERIOD" name="Tdcmpc" slack="16.001" period="20.000" constraintValue="20.000" deviceLimit="3.999" freqLimit="250.063" physResource="clock_gen_inst/DCM_SP_INST/CLKIN" logResource="clock_gen_inst/DCM_SP_INST/CLKIN" locationPin="DCM_X2Y3.CLKIN" clockNet="clock_gen_inst/CLKIN_IBUFG_OUT"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  </twConstName><twItemCnt>13023</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1283</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMinPer>50.250</twMinPer></twConstHead><twPathRptBanner iPaths="106" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop (SLICE_X9Y52.CIN), 106 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.613</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>6.144</twTotPathDel><twClkSkew dest = "1.405" src = "1.540">0.135</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X9Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>5.104</twLogDel><twRouteDel>1.040</twRouteDel><twTotDel>6.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">clk_75m</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.805</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>12.510</twTotPathDel><twClkSkew dest = "0.262" src = "0.280">0.018</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>7.714</twLogDel><twRouteDel>4.796</twRouteDel><twTotDel>12.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.925</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twTotPathDel>12.390</twTotPathDel><twClkSkew dest = "0.262" src = "0.280">0.018</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_31_not0001</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.397</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y51.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.195</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_lut</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/low_zero_muxcy</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_cymux</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/high_zero_carry</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y52.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_cymux</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_xor</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/zero_flag_flop</twBEL></twPathDel><twLogDel>8.362</twLogDel><twRouteDel>4.028</twRouteDel><twTotDel>12.390</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>67.5</twPctLog><twPctRoute>32.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F (SLICE_X8Y51.BY), 64 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.713</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twDest><twTotPathDel>4.250</twTotPathDel><twClkSkew dest = "1.411" src = "1.540">0.129</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twBEL></twPathDel><twLogDel>2.942</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>4.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">clk_75m</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.705</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twDest><twTotPathDel>10.616</twTotPathDel><twClkSkew dest = "0.268" src = "0.280">0.012</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twBEL></twPathDel><twLogDel>5.552</twLogDel><twRouteDel>5.064</twRouteDel><twTotDel>10.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.825</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twDest><twTotPathDel>10.496</twTotPathDel><twClkSkew dest = "0.268" src = "0.280">0.012</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_31_not0001</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.024</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twBEL></twPathDel><twLogDel>6.200</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>10.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="64" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G (SLICE_X8Y51.BY), 64 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.712</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twDest><twTotPathDel>4.249</twTotPathDel><twClkSkew dest = "1.411" src = "1.540">0.129</twClkSkew><twDelConst>1.666</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X9Y46.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="25.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X9Y46.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.428</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/state_r_FSM_FFd8</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.025</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twBEL></twPathDel><twLogDel>2.941</twLogDel><twRouteDel>1.308</twRouteDel><twTotDel>4.249</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="26.666">clk_75m</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.706</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twDest><twTotPathDel>10.615</twTotPathDel><twClkSkew dest = "0.268" src = "0.280">0.012</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOA7</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_3.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y55.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.619</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y55.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/logical_result&lt;3&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F1</twSite><twDelType>net</twDelType><twFanCnt>39</twFanCnt><twDelInfo twEdge="twRising">1.127</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.025</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twBEL></twPathDel><twLogDel>5.551</twLogDel><twRouteDel>5.064</twRouteDel><twTotDel>10.615</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>52.3</twPctLog><twPctRoute>47.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.826</twSlack><twSrc BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twDest><twTotPathDel>10.495</twTotPathDel><twClkSkew dest = "0.268" src = "0.280">0.012</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16_X0Y5.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>RAMB16_X0Y5.DOA5</twSite><twDelType>Trcko_DOWA</twDelType><twDelInfo twEdge="twRising">2.498</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.197</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y53.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/write_data_1_31_not0001</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/operand_select_mux_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.G1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">0.889</twDelInfo><twComp>ddr_mgr_main_inst/port_id&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.060</twDelInfo><twComp>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/pi_rd_data&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y47.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ddr_mgr_main_inst/pi_ddr2_mgr_rd_data&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y47.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.987</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/mux_lut_0</twBEL><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/shift_in_muxf5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y51.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/alu_result&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y51.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">-0.025</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/sy&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/reg_loop_register_bit_0.SLICEM_G</twBEL></twPathDel><twLogDel>6.199</twLogDel><twRouteDel>4.296</twRouteDel><twTotDel>10.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/F (SLICE_X20Y48.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.676</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_9</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/F</twDest><twTotPathDel>0.760</twTotPathDel><twClkSkew dest = "0.683" src = "0.599">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_9</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X19Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y48.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/F</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/G (SLICE_X20Y48.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.676</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_9</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/G</twDest><twTotPathDel>0.760</twTotPathDel><twClkSkew dest = "0.683" src = "0.599">-0.084</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_9</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/G</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X19Y47.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;8&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y48.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y48.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;9&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_9/G</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.760</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_1/F (SLICE_X20Y44.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.700</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_1</twSrc><twDest BELType="RAM">ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_1/F</twDest><twTotPathDel>0.751</twTotPathDel><twClkSkew dest = "0.298" src = "0.247">-0.051</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_1</twSrc><twDest BELType='RAM'>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_1/F</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X19Y43.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;0&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/pc_loop_register_bit_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y44.BY</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.413</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/address&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y44.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_pop_data&lt;1&gt;</twComp><twBEL>ddr_mgr_main_inst/picoblaze_inst/kcpsm3_inst/stack_bit_1/F</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from
 NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;
 divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA" slack="10.157" period="13.333" constraintValue="13.333" deviceLimit="3.176" freqLimit="314.861" physResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" logResource="ddr_mgr_main_inst/picoblaze_inst/picocode_inst/ram_1024_x_18/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk_75m"/><twPinLimit anchorID="39" type="MINPERIOD" name="" slack="10.331" period="13.333" constraintValue="13.333" deviceLimit="3.002" freqLimit="333.111" physResource="clock_gen_inst/DCM_SP_INST/CLKFX" logResource="clock_gen_inst/DCM_SP_INST/CLKFX" locationPin="DCM_X2Y3.CLKFX" clockNet="clock_gen_inst/CLKFX_BUF"/><twPinLimit anchorID="40" type="MINLOWPULSE" name="Tcl" slack="11.731" period="13.333" constraintValue="6.666" deviceLimit="0.801" physResource="ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0&lt;7&gt;/CLK" logResource="ddr_mgr_main_inst/ddr2_mgr_inst/write_data_0_7/CK" locationPin="SLICE_X2Y61.CLK" clockNet="clk_75m"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;clk_100m&quot; derived from  NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;  divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  </twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.800</twMinPer></twConstHead><twPinLimitRpt anchorID="42"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;clk_100m&quot; derived from
 NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;
 divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="43" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="44" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/><twPinLimit anchorID="45" type="MINPERIOD" name="Tdcmpc" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLKIN" locationPin="DCM_X2Y0.CLKIN" clockNet="mem_clk_s"/></twPinLimitRpt></twConst><twConst anchorID="46" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS   duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>3793</twItemCnt><twErrCntSetup>52</twErrCntSetup><twErrCntEndPt>52</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1402</twEndPtCnt><twPathErrCnt>52</twPathErrCnt><twMinPer>29.004</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1 (SLICE_X34Y30.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.168</twSlack><twSrc BELType="FF">top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twDest><twTotPathDel>4.532</twTotPathDel><twClkSkew dest = "1.332" src = "1.635">0.303</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>btn_south_io_filter</twComp><twBEL>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>btn_south_io_filter</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;34&gt;</twComp><twBEL>mem_rst_s_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ila0_trig0&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twBEL></twPathDel><twLogDel>2.861</twLogDel><twRouteDel>1.671</twRouteDel><twTotDel>4.532</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.371</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twDest><twTotPathDel>3.915</twTotPathDel><twClkSkew dest = "1.512" src = "1.726">0.214</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.724</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>1.665</twRouteDel><twTotDel>3.915</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o (SLICE_X35Y26.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.948</twSlack><twSrc BELType="FF">top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twDest><twTotPathDel>4.320</twTotPathDel><twClkSkew dest = "1.340" src = "1.635">0.295</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>btn_south_io_filter</twComp><twBEL>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>btn_south_io_filter</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;34&gt;</twComp><twBEL>mem_rst_s_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.507</twDelInfo><twComp>ila0_trig0&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twBEL></twPathDel><twLogDel>2.846</twLogDel><twRouteDel>1.474</twRouteDel><twTotDel>4.320</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>65.9</twPctLog><twPctRoute>34.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.592</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twDest><twTotPathDel>3.702</twTotPathDel><twClkSkew dest = "1.520" src = "1.726">0.206</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.894</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y26.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y26.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>3.702</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>60.4</twPctLog><twPctRoute>39.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180 (SLICE_X34Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.807</twSlack><twSrc BELType="FF">top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180</twDest><twTotPathDel>4.176</twTotPathDel><twClkSkew dest = "1.337" src = "1.635">0.298</twClkSkew><twDelConst>1.667</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>btn_south_io_filter</twComp><twBEL>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>btn_south_io_filter</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;34&gt;</twComp><twBEL>mem_rst_s_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.G4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>ila0_trig0&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/mig_rst180</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180</twBEL></twPathDel><twLogDel>2.861</twLogDel><twRouteDel>1.315</twRouteDel><twTotDel>4.176</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>68.5</twPctLog><twPctRoute>31.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.732</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180</twDest><twTotPathDel>3.559</twTotPathDel><twClkSkew dest = "1.517" src = "1.726">0.209</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X36Y28.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="7.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X36Y28.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_o_not0001</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/mig_rst180</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst180</twBEL></twPathDel><twLogDel>2.250</twLogDel><twRouteDel>1.309</twRouteDel><twTotDel>3.559</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="15.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 duty cycle corrected to 10 nS  HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13 (SLICE_X33Y18.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.855</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13</twDest><twTotPathDel>0.933</twTotPathDel><twClkSkew dest = "0.752" src = "0.674">-0.078</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X31Y20.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[13].u</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y18.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.371</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X33Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_13</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.371</twRouteDel><twTotDel>0.933</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>60.2</twPctLog><twPctRoute>39.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_19 (SLICE_X28Y14.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.857</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[19].u</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_19</twDest><twTotPathDel>0.986</twTotPathDel><twClkSkew dest = "0.410" src = "0.281">-0.129</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[19].u</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_19</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X26Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X26Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.505</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;19&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/gen_tap2[19].u</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y14.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.343</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/flop2_val&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X28Y14.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg&lt;19&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tap_dly_reg_19</twBEL></twPathDel><twLogDel>0.643</twLogDel><twRouteDel>0.343</twRouteDel><twTotDel>0.986</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_2 (SLICE_X27Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.882</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs1_2</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_2</twDest><twTotPathDel>0.903</twTotPathDel><twClkSkew dest = "0.091" src = "0.070">-0.021</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs1_2</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X27Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">ddr_mgr_main_inst/mig_clk0</twSrcClk><twPathDel><twSite>SLICE_X27Y18.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs1&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs1_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.341</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs1&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X27Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/delay_sel_val&lt;2&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/cal_ctl0/tapfordqs_2</twBEL></twPathDel><twLogDel>0.562</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>0.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">ddr_mgr_main_inst/mig_clk0</twDestClk><twPctLog>62.2</twPctLog><twPctRoute>37.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from
 PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Tdcmpco" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK0" locationPin="DCM_X2Y0.CLK0" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm"/><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tcl" slack="8.398" period="10.000" constraintValue="5.000" deviceLimit="0.801" physResource="ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd4/CLK" logResource="ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd4/CK" locationPin="SLICE_X0Y17.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tch" slack="8.398" period="10.000" constraintValue="5.000" deviceLimit="0.801" physResource="ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd4/CLK" logResource="ddr_mgr_main_inst/u_mem_controller/top_00/controller0/current_state_FSM_FFd4/CK" locationPin="SLICE_X0Y17.CLK" clockNet="ddr_mgr_main_inst/mig_clk0"/></twPinLimitRpt></twConst><twConst anchorID="69" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS   duty cycle corrected to 10 nS  HIGH 5 nS  </twConstName><twItemCnt>2143</twItemCnt><twErrCntSetup>6</twErrCntSetup><twErrCntEndPt>6</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1172</twEndPtCnt><twPathErrCnt>6</twPathErrCnt><twMinPer>59.136</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270 (SLICE_X36Y28.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.098</twSlack><twSrc BELType="FF">top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twDest><twTotPathDel>4.571</twTotPathDel><twClkSkew dest = "1.274" src = "1.635">0.361</twClkSkew><twDelConst>0.834</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="26.666">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>btn_south_io_filter</twComp><twBEL>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>btn_south_io_filter</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;34&gt;</twComp><twBEL>mem_rst_s_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>ila0_trig0&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y28.SR</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.777</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/counter200_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y28.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk270</twBEL></twPathDel><twLogDel>2.861</twLogDel><twRouteDel>1.710</twRouteDel><twTotDel>4.571</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="27.500">ila0_clk</twDestClk><twPctLog>62.6</twPctLog><twPctRoute>37.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90 (SLICE_X36Y29.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.475</twSlack><twSrc BELType="FF">top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twDest><twTotPathDel>4.614</twTotPathDel><twClkSkew dest = "1.274" src = "1.635">0.361</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>btn_south_io_filter</twComp><twBEL>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>btn_south_io_filter</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;34&gt;</twComp><twBEL>mem_rst_s_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>ila0_trig0&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/mig_rst90</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twBEL></twPathDel><twLogDel>2.846</twLogDel><twRouteDel>1.768</twRouteDel><twTotDel>4.614</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">ila0_clk</twDestClk><twPctLog>61.7</twPctLog><twPctRoute>38.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.472</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twDest><twTotPathDel>3.494</twTotPathDel><twClkSkew dest = "0.239" src = "0.273">0.034</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y29.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y29.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/mig_rst90</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>1.259</twRouteDel><twTotDel>3.494</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twDestClk><twPctLog>64.0</twPctLog><twPctRoute>36.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="1" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1 (SLICE_X36Y27.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.325</twSlack><twSrc BELType="FF">top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twDest><twTotPathDel>4.466</twTotPathDel><twClkSkew dest = "1.276" src = "1.635">0.359</twClkSkew><twDelConst>2.500</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X33Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_75m</twSrcClk><twPathDel><twSite>SLICE_X33Y29.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>btn_south_io_filter</twComp><twBEL>top_btn_filter_inst/io_sync_db[1].btn_db_inst/DataClean</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.394</twDelInfo><twComp>btn_south_io_filter</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;34&gt;</twComp><twBEL>mem_rst_s_n1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.550</twDelInfo><twComp>ila0_trig0&lt;35&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twBEL></twPathDel><twLogDel>2.846</twLogDel><twRouteDel>1.620</twRouteDel><twTotDel>4.466</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">ila0_clk</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.622</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twDest><twTotPathDel>3.346</twTotPathDel><twClkSkew dest = "0.241" src = "0.273">0.032</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X38Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y27.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y26.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/wait_clk90</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y26.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y27.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y27.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/sys_rst90_1</twBEL></twPathDel><twLogDel>2.235</twLogDel><twRouteDel>1.111</twRouteDel><twTotDel>3.346</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twDestClk><twPctLog>66.8</twPctLog><twPctRoute>33.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 duty cycle corrected to 10 nS  HIGH 5 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E (SLICE_X0Y72.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.560</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twDest><twTotPathDel>0.684</twTotPathDel><twClkSkew dest = "0.578" src = "0.454">-0.124</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y71.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y72.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.357</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y72.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_data_falling&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_13/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.357</twRouteDel><twTotDel>0.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_12/SRL16E (SLICE_X0Y72.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.580</twSlack><twSrc BELType="FF">ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_12</twSrc><twDest BELType="FF">ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_12/SRL16E</twDest><twTotPathDel>0.704</twTotPathDel><twClkSkew dest = "0.578" src = "0.454">-0.124</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_12</twSrc><twDest BELType='FF'>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_12/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X1Y71.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.464</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/ddr2_mgr_inst/data_output_r_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y72.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.366</twDelInfo><twComp>ddr_mgr_main_inst/mig_user_input_data&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y72.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.126</twDelInfo><twComp>ddr_mgr_main_inst/u_mem_controller/top_00/write_data_falling&lt;13&gt;</twComp><twBEL>ddr_mgr_main_inst/u_mem_controller/top_00/data_path0/data_write0/Mshreg_write_data90_2_12/SRL16E</twBEL></twPathDel><twLogDel>0.338</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>0.704</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y58.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.681</twSlack><twSrc BELType="FF">U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twDest><twTotPathDel>0.685</twTotPathDel><twClkSkew dest = "0.027" src = "0.023">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y58.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;19&gt;</twComp><twBEL>U_ila_pro_0/U0/I_TQ0.G_TW[19].U_TQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y58.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.358</twDelInfo><twComp>U_ila_pro_0/U0/iTRIG_IN&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y58.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.146</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA&lt;19&gt;</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9/SRL16E</twBEL></twPathDel><twLogDel>0.327</twLogDel><twRouteDel>0.358</twRouteDel><twTotDel>0.685</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="12.500">ila0_clk</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="86"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from
 PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS 
 duty cycle corrected to 10 nS  HIGH 5 nS 
</twPinLimitBanner><twPinLimit anchorID="87" type="MINPERIOD" name="Tdcmpco" slack="6.001" period="10.000" constraintValue="10.000" deviceLimit="3.999" freqLimit="250.063" physResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" logResource="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/DCM_INST1/DCM_SP/CLK90" locationPin="DCM_X2Y0.CLK90" clockNet="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm"/><twPinLimit anchorID="88" type="MINPERIOD" name="Trper_CLKB" slack="6.824" period="10.000" constraintValue="10.000" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[9].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y7.CLKB" clockNet="ila0_clk"/><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_CLKB" slack="6.824" period="10.000" constraintValue="10.000" deviceLimit="3.176" freqLimit="314.861" physResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" logResource="U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_NO_TB.I_RT1.U_RAM/G_BRAM[8].U_BRAM/ram_rt1_s1_s4_if.ram_rt1_s1_s4_i/CLKB" locationPin="RAMB16_X0Y4.CLKB" clockNet="ila0_clk"/></twPinLimitRpt></twConst><twConst anchorID="90" twConstType="NETDELAY" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;7&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y23.X</twSrc><twDest>SLICE_X28Y20.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="91" twConstType="NETDELAY" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;15&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y21.X</twSrc><twDest>SLICE_X28Y18.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="92" twConstType="NETDELAY" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">NET         &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;&quot;         MAXDELAY = 0.4 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetDel>0.398</twMaxNetDel></twConstHead><twNetRpt><twSlackNet><twSlack>0.002</twSlack><twNet>ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/cal_top0/tap_dly0/tap&lt;23&gt;</twNet><twDel>0.398</twDel><twTimeConst>0.400</twTimeConst><twAbsSlack>0.002</twAbsSlack><twDetNet><twNetDel><twSrc>SLICE_X29Y19.X</twSrc><twDest>SLICE_X28Y16.G2</twDest><twNetDelInfo twAcc="twRouted">0.398</twNetDelInfo></twNetDel></twDetNet></twSlackNet></twNetRpt></twConst><twConst anchorID="93" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">NET &quot;CLK_AUX_IBUF&quot; PERIOD = 7.5187 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="94"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CLK_AUX_IBUF&quot; PERIOD = 7.5187 ns HIGH 50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="95" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X57Y42.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="96"><twUnconstPath anchorID="97" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.773</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.051</twDel><twSUTime>0.722</twSUTime><twTotPathDel>4.773</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y40.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y43.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.173</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y42.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.775</twLogDel><twRouteDel>0.998</twRouteDel><twTotDel>4.773</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>79.1</twPctLog><twPctRoute>20.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X57Y40.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="98"><twUnconstPath anchorID="99" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.662</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.348</twDel><twSUTime>0.314</twSUTime><twTotPathDel>2.662</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y40.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.438</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.692</twLogDel><twRouteDel>0.970</twRouteDel><twTotDel>2.662</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>63.6</twPctLog><twPctRoute>36.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X57Y41.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="100"><twUnconstPath anchorID="101" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.989</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.262</twDel><twSUTime>0.727</twSUTime><twTotPathDel>1.989</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y40.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.727</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.457</twLogDel><twRouteDel>0.532</twRouteDel><twTotDel>1.989</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>73.3</twPctLog><twPctRoute>26.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_ila_pro_0_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X57Y41.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="102"><twUnconstPath anchorID="103" twDataPathType="twDataPathMinDelay" ><twTotDel>1.480</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.010</twDel><twSUTime>-0.470</twSUTime><twTotPathDel>1.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y40.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y41.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.054</twLogDel><twRouteDel>0.426</twRouteDel><twTotDel>1.480</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>71.2</twPctLog><twPctRoute>28.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X57Y40.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twUnconstPath anchorID="105" twDataPathType="twDataPathMinDelay" ><twTotDel>2.018</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>1.878</twDel><twSUTime>-0.140</twSUTime><twTotPathDel>2.018</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y40.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.426</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y40.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.242</twLogDel><twRouteDel>0.776</twRouteDel><twTotDel>2.018</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X57Y42.F1), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twUnconstPath anchorID="107" twDataPathType="twDataPathMinDelay" ><twTotDel>3.707</twTotDel><twSrc BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>3.241</twDel><twSUTime>-0.466</twSUTime><twTotPathDel>3.707</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X56Y40.CLK</twSrcSite><twSrcClk twEdge ="twFalling">icon_control0&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X56Y40.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y41.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.034</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_SW2/O</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y41.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y43.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5_F</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y42.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y42.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56</twBEL><twBEL>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>2.909</twLogDel><twRouteDel>0.798</twRouteDel><twTotDel>3.707</twTotDel><twDestClk twEdge ="twRising">icon_control0&lt;0&gt;</twDestClk><twPctLog>78.5</twPctLog><twPctRoute>21.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="108" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="109" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="110" twConstType="PATHBLOCK" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_ila_pro_0_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X56Y40.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="111"><twUnconstPath anchorID="112" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.524</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.524</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X53Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X53Y68.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.818</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.931</twLogDel><twRouteDel>4.593</twRouteDel><twTotDel>6.524</twTotDel><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="113"><twUnconstPath anchorID="114" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.339</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.339</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X54Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y69.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.676</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;11&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.548</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CMD/iTARGET&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.919</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>2.016</twLogDel><twRouteDel>4.323</twRouteDel><twTotDel>6.339</twTotDel><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="115"><twUnconstPath anchorID="116" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.140</twTotDel><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType="LATCH">U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>6.140</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twSrc><twDest BELType='LATCH'>U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X59Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_control0&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X59Y82.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp><twBEL>U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y75.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.857</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iSYNC</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.507</twDelInfo><twComp>U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y40.CLK</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.856</twDelInfo><twComp>icon_control0&lt;13&gt;</twComp></twPathDel><twLogDel>1.920</twLogDel><twRouteDel>4.220</twRouteDel><twTotDel>6.140</twTotDel><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="117" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.915</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y88.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>13.085</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.915</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X59Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y88.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.894</twLogDel><twRouteDel>1.021</twRouteDel><twTotDel>1.915</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X59Y88.BY), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>1.421</twSlack><twSrc BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X59Y88.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y88.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.140</twDelInfo><twComp>U_icon_pro/U0/U_ICON/iDATA_CMD</twComp><twBEL>U_icon_pro/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.421</twTotDel><twDestClk twEdge ="twRising">U_icon_pro/U0/iUPDATE_OUT</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConstRollupTable uID="1" anchorID="121"><twConstRollup name="clock_gen_inst/CLKIN_IBUFG_OUT" fullName="NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="118.272" errors="0" errorRollup="62" items="0" itemsRollup="18959"/><twConstRollup name="clock_gen_inst/CLKFX_BUF" fullName="PERIOD analysis for net &quot;clock_gen_inst/CLKFX_BUF&quot; derived from  NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;  divided by 1.50 to 13.333 nS and duty cycle corrected to HIGH 6.666 nS  " type="child" depth="1" requirement="13.333" prefType="period" actual="50.250" actualRollup="N/A" errors="4" errorRollup="0" items="13023" itemsRollup="0"/><twConstRollup name="clk_100m" fullName="PERIOD analysis for net &quot;clk_100m&quot; derived from  NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%;  divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS  " type="child" depth="1" requirement="10.000" prefType="period" actual="4.800" actualRollup="59.136" errors="0" errorRollup="58" items="0" itemsRollup="5936"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk0dcm&quot; derived from  PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS   duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="2" requirement="10.000" prefType="period" actual="29.004" actualRollup="N/A" errors="52" errorRollup="0" items="3793" itemsRollup="0"/><twConstRollup name="ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm" fullName="PERIOD analysis for net &quot;ddr_mgr_main_inst/u_mem_controller/infrastructure_top0/clk_dcm0/clk90dcm&quot; derived from  PERIOD analysis for net &quot;clk_100m&quot; derived from NET &quot;clock_gen_inst/CLKIN_IBUFG_OUT&quot; PERIOD = 20 ns HIGH 50%; divided by 2.00 to 10 nS and duty cycle corrected to HIGH 5 nS   duty cycle corrected to 10 nS  HIGH 5 nS  " type="child" depth="2" requirement="10.000" prefType="period" actual="59.136" actualRollup="N/A" errors="6" errorRollup="0" items="2143" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="122">3</twUnmetConstCnt><twDataSheet anchorID="123" twNameLen="15"><twClk2SUList anchorID="124" twDestWidth="7"><twDest>CLK_50M</twDest><twClk2SU><twSrc>CLK_50M</twSrc><twRiseRise>12.823</twRiseRise><twFallRise>7.120</twFallRise><twRiseFall>4.932</twRiseFall><twFallFall>9.388</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="125"><twErrCnt>62</twErrCnt><twScore>86122</twScore><twSetupScore>86122</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>18974</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>5515</twConnCnt></twConstCov><twStats anchorID="126"><twMinPer>59.136</twMinPer><twFootnote number="1" /><twMaxFreq>16.910</twMaxFreq><twMaxFromToDel>1.915</twMaxFromToDel><twMaxNetDel>0.398</twMaxNetDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Oct 23 09:09:28 2016 </twTimestamp></twFoot><twClientInfo anchorID="127"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 423 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
