{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713175339145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713175339145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 06:02:19 2024 " "Processing started: Mon Apr 15 06:02:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713175339145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175339145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c topmodule " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175339145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713175339375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713175339375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/topmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/topmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345036 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(25) " "Verilog HDL information at register_file.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "../scripts/register_file.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/register_file.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713175345036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../scripts/register_file.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/register_file.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplier_unit.sv(32) " "Verilog HDL information at multiplier_unit.sv(32): always construct contains both blocking and non-blocking assignments" {  } { { "../scripts/multiplier_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/multiplier_unit.sv" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/multiplier_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/multiplier_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_unit " "Found entity 1: multiplier_unit" {  } { { "../scripts/multiplier_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/multiplier_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/memory_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/memory_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_queue " "Found entity 1: instruction_queue" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "../scripts/instruction_decoder.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dispatch_unit.sv(75) " "Verilog HDL information at dispatch_unit.sv(75): always construct contains both blocking and non-blocking assignments" {  } { { "../scripts/dispatch_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/dispatch_unit.sv" 75 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/dispatch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/dispatch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../scripts/dispatch_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/dispatch_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/adder_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mdest/onedrive/documents/advanced_computer_hardware/project2/scripts/adder_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_unit " "Found entity 1: adder_unit" {  } { { "../scripts/adder_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/adder_unit.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713175345052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag1_1 topmodule.sv(185) " "Verilog HDL Implicit Net warning at topmodule.sv(185): created implicit net for \"reset_enable_flag1_1\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag2_1 topmodule.sv(186) " "Verilog HDL Implicit Net warning at topmodule.sv(186): created implicit net for \"reset_enable_flag2_1\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag3_1 topmodule.sv(187) " "Verilog HDL Implicit Net warning at topmodule.sv(187): created implicit net for \"reset_enable_flag3_1\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag1_2 topmodule.sv(212) " "Verilog HDL Implicit Net warning at topmodule.sv(212): created implicit net for \"reset_enable_flag1_2\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag2_2 topmodule.sv(213) " "Verilog HDL Implicit Net warning at topmodule.sv(213): created implicit net for \"reset_enable_flag2_2\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag3_2 topmodule.sv(214) " "Verilog HDL Implicit Net warning at topmodule.sv(214): created implicit net for \"reset_enable_flag3_2\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_instruction_in_progress_memory_read1 topmodule.sv(235) " "Verilog HDL Implicit Net warning at topmodule.sv(235): created implicit net for \"reset_instruction_in_progress_memory_read1\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_instruction_in_progress_memory_write1 topmodule.sv(236) " "Verilog HDL Implicit Net warning at topmodule.sv(236): created implicit net for \"reset_instruction_in_progress_memory_write1\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_instruction_in_progress_memory_read2 topmodule.sv(263) " "Verilog HDL Implicit Net warning at topmodule.sv(263): created implicit net for \"reset_instruction_in_progress_memory_read2\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 263 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_instruction_in_progress_memory_write2 topmodule.sv(264) " "Verilog HDL Implicit Net warning at topmodule.sv(264): created implicit net for \"reset_instruction_in_progress_memory_write2\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unrecognized_instruction1 testbench.sv(183) " "Verilog HDL Implicit Net warning at testbench.sv(183): created implicit net for \"unrecognized_instruction1\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "unrecognized_instruction2 testbench.sv(203) " "Verilog HDL Implicit Net warning at testbench.sv(203): created implicit net for \"unrecognized_instruction2\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag1_1 testbench.sv(222) " "Verilog HDL Implicit Net warning at testbench.sv(222): created implicit net for \"reset_enable_flag1_1\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag2_1 testbench.sv(223) " "Verilog HDL Implicit Net warning at testbench.sv(223): created implicit net for \"reset_enable_flag2_1\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 223 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag3_1 testbench.sv(224) " "Verilog HDL Implicit Net warning at testbench.sv(224): created implicit net for \"reset_enable_flag3_1\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag1_2 testbench.sv(249) " "Verilog HDL Implicit Net warning at testbench.sv(249): created implicit net for \"reset_enable_flag1_2\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag2_2 testbench.sv(250) " "Verilog HDL Implicit Net warning at testbench.sv(250): created implicit net for \"reset_enable_flag2_2\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_enable_flag3_2 testbench.sv(251) " "Verilog HDL Implicit Net warning at testbench.sv(251): created implicit net for \"reset_enable_flag3_2\"" {  } { { "../scripts/testbench.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/testbench.sv" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713175345068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_queue instruction_queue:top_instruction_queue " "Elaborating entity \"instruction_queue\" for hierarchy \"instruction_queue:top_instruction_queue\"" {  } { { "../scripts/topmodule.sv" "top_instruction_queue" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 instruction_queue.sv(68) " "Verilog HDL assignment warning at instruction_queue.sv(68): truncated value with size 32 to match size of target (19)" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 "|topmodule|instruction_queue:top_instruction_queue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_pointer instruction_queue.sv(51) " "Verilog HDL Always Construct warning at instruction_queue.sv(51): inferring latch(es) for variable \"read_pointer\", which holds its previous value in one or more paths through the always construct" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 "|topmodule|instruction_queue:top_instruction_queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 instruction_queue.sv(20) " "Net \"instruction_memory.data_a\" at instruction_queue.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 "|topmodule|instruction_queue:top_instruction_queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 instruction_queue.sv(20) " "Net \"instruction_memory.waddr_a\" at instruction_queue.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 "|topmodule|instruction_queue:top_instruction_queue"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 instruction_queue.sv(20) " "Net \"instruction_memory.we_a\" at instruction_queue.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 "|topmodule|instruction_queue:top_instruction_queue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_pointer\[0\] instruction_queue.sv(51) " "Inferred latch for \"read_pointer\[0\]\" at instruction_queue.sv(51)" {  } { { "../scripts/instruction_queue.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/instruction_queue.sv" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175345100 "|topmodule|instruction_queue:top_instruction_queue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:decoder1 " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:decoder1\"" {  } { { "../scripts/topmodule.sv" "decoder1" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:top_register_file1 " "Elaborating entity \"register_file\" for hierarchy \"register_file:top_register_file1\"" {  } { { "../scripts/topmodule.sv" "top_register_file1" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:top_memory_unit1 " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:top_memory_unit1\"" {  } { { "../scripts/topmodule.sv" "top_memory_unit1" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memory_unit.sv(46) " "Verilog HDL assignment warning at memory_unit.sv(46): truncated value with size 3 to match size of target (2)" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345274 "|topmodule|memory_unit:top_memory_unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memory_unit.sv(80) " "Verilog HDL assignment warning at memory_unit.sv(80): truncated value with size 3 to match size of target (2)" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345274 "|topmodule|memory_unit:top_memory_unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 memory_unit.sv(88) " "Verilog HDL assignment warning at memory_unit.sv(88): truncated value with size 3 to match size of target (2)" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345274 "|topmodule|memory_unit:top_memory_unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_unit.sv(93) " "Verilog HDL assignment warning at memory_unit.sv(93): truncated value with size 32 to match size of target (2)" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345274 "|topmodule|memory_unit:top_memory_unit1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 memory_unit.sv(106) " "Verilog HDL assignment warning at memory_unit.sv(106): truncated value with size 32 to match size of target (2)" {  } { { "../scripts/memory_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/memory_unit.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345274 "|topmodule|memory_unit:top_memory_unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatch_unit dispatch_unit:top_dispatch " "Elaborating entity \"dispatch_unit\" for hierarchy \"dispatch_unit:top_dispatch\"" {  } { { "../scripts/topmodule.sv" "top_dispatch" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_unit adder_unit:top_adder1 " "Elaborating entity \"adder_unit\" for hierarchy \"adder_unit:top_adder1\"" {  } { { "../scripts/topmodule.sv" "top_adder1" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 adder_unit.sv(62) " "Verilog HDL assignment warning at adder_unit.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "../scripts/adder_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/adder_unit.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345384 "|topmodule|adder_unit:top_adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_unit multiplier_unit:top_multiplier1 " "Elaborating entity \"multiplier_unit\" for hierarchy \"multiplier_unit:top_multiplier1\"" {  } { { "../scripts/topmodule.sv" "top_multiplier1" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175345384 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 multiplier_unit.sv(62) " "Verilog HDL assignment warning at multiplier_unit.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "../scripts/multiplier_unit.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/multiplier_unit.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713175345384 "|topmodule|multiplier_unit:top_multiplier1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_hazard GND " "Pin \"data_hazard\" is stuck at GND" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713175347835 "|topmodule|data_hazard"} { "Warning" "WMLS_MLS_STUCK_PIN" "queue_advance GND " "Pin \"queue_advance\" is stuck at GND" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713175347835 "|topmodule|queue_advance"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713175347835 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/quartus_prime/output_files/topmodule.map.smsg " "Generated suppressed messages file C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/quartus_prime/output_files/topmodule.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175347968 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713175348223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713175348223 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713175348478 "|topmodule|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../scripts/topmodule.sv" "" { Text "C:/Users/mdest/OneDrive/Documents/Advanced_Computer_Hardware/project2/scripts/topmodule.sv" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713175348478 "|topmodule|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713175348478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713175348478 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713175348478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713175348478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713175348494 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 06:02:28 2024 " "Processing ended: Mon Apr 15 06:02:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713175348494 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713175348494 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713175348494 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713175348494 ""}
