Real time: Nov/24/2014 14:21:18

Profiler Stats
--------------
Elapsed_time_in_seconds: 77
Elapsed_time_in_minutes: 1.28333
Elapsed_time_in_hours: 0.0213889
Elapsed_time_in_days: 0.000891204

Virtual_time_in_seconds: 76.89
Virtual_time_in_minutes: 1.2815
Virtual_time_in_hours:   0.0213583
Virtual_time_in_days:    0.0213583

Ruby_current_time: 2584570
Ruby_start_time: 1
Ruby_cycles: 2584569

mbytes_resident: 104.43
mbytes_total: 149.156
resident_ratio: 0.700136

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.58457e+06 [ 2.58457e+06 2.58457e+06 2.58457e+06 2.58457e+06 2.58457e+06 2.58457e+06 2.58457e+06 2.58457e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 83762
  L1D_cache_total_misses: 5324	(6.3561%)
  L1D_cache_total_demand_misses: 5324
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 5324
  L1D_cache_misses_per_instruction: 5324
  L1D_cache_instructions_per_misses: 0.000187829

  L1D_cache_request_type_LD:   10194	(12.1702)%
  L1D_cache_request_type_ST:   73568	(87.8298)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 83762 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 83762 ]

  L1D_cache_miss_type_LD:   1000	(18.7829)%
  L1D_cache_miss_type_ST:   4324	(81.2171)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 186474
  L1T_cache_total_misses: 42092	(22.5726%)
  L1T_cache_total_demand_misses: 42092
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 42092
  L1T_cache_misses_per_instruction: 42092
  L1T_cache_instructions_per_misses: 2.37575e-05

  L1T_cache_request_type_LD:   138922	(74.4994)%
  L1T_cache_request_type_ST:   47552	(25.5006)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 186474 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 186474 ]

  L1T_cache_miss_type_LD:   17182	(40.8201)%
  L1T_cache_miss_type_ST:   24910	(59.1799)%

L2_cache cache stats: 
  L2_cache_total_requests: 9567
  L2_cache_total_misses: 5216	(54.5207%)
  L2_cache_total_demand_misses: 5216
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 5216
  L2_cache_misses_per_instruction: 5216
  L2_cache_instructions_per_misses: 0.000191718

  L2_cache_request_type_LD:   1000	(10.4526)%
  L2_cache_request_type_ST:   8567	(89.5474)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 9567 average:     8 | standard deviation: 0 | 0 0 0 0 9567 ]

  L2_cache_miss_type_LD:   990	(18.9801)%
  L2_cache_miss_type_ST:   4226	(81.0199)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 64734
  L2T_cache_total_misses: 4243	(6.55452%)
  L2T_cache_total_demand_misses: 4243
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 4243
  L2T_cache_misses_per_instruction: 4243
  L2T_cache_instructions_per_misses: 0.000235682

  L2T_cache_request_type_LD:   17182	(26.5425)%
  L2T_cache_request_type_ST:   47552	(73.4575)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 64734 average: 25.6298 | standard deviation: 10.5975 | 0 0 0 0 17182 0 47552 ]

  L2T_cache_miss_type_LD:   1603	(37.7799)%
  L2T_cache_miss_type_ST:   2640	(62.2201)%


TBE Queries: 82785
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 7 count: 82785 average: 1.49357 | standard deviation: 1.28754 | 21788 25054 17370 11951 5243 1254 119 6 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 10 count: 270236 average: 3.07967 | standard deviation: 1.86218 | 0 57172 78632 44396 24613 27283 21288 12808 4035 7 2 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 4 max: 498 count: 270236 average: 18.5219 | standard deviation: 46.1093 | 0 200177 0 0 0 0 1 0 55169 4727 538 39 1 0 1 1 6 4 0 1 0 0 0 0 0 0 0 0 357 995 501 11 1 1403 457 34 564 15 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 3 1 0 0 382 632 167 0 0 1248 1740 553 7 1 0 4 0 103 17 5 6 1 309 46 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 64 max: 360 count: 149116 average: 10.3418 | standard deviation: 28.8179 | 146508 1381 231 0 623 373 0 0 0 0 ]
miss_latency_ST: [binsize: 64 max: 498 count: 121120 average: 28.5928 | standard deviation: 59.4755 | 114146 494 2245 1 3550 681 0 3 0 0 ]
miss_latency_NULL: [binsize: 4 max: 498 count: 270236 average: 18.5219 | standard deviation: 46.1093 | 0 200177 0 0 0 0 1 0 55169 4727 538 39 1 0 1 1 6 4 0 1 0 0 0 0 0 0 0 0 357 995 501 11 1 1403 457 34 564 15 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 3 1 0 0 382 632 167 0 0 1248 1740 553 7 1 0 4 0 103 17 5 6 1 309 46 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 10 count: 270236 average: 3.07967 | standard deviation: 1.86218 | 0 57172 78632 44396 24613 27283 21288 12808 4035 7 2 ]
Sequencer_0: [binsize: 1 max: 6 count: 83762 average: 1.79658 | standard deviation: 0.77335 | 0 33604 35054 13876 997 229 2 ]
Sequencer_1: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 7 count: 9221 average: 5.02668 | standard deviation: 0.768552 | 0 3 11 30 2218 4589 2171 199 ]
SequencerACC_1: [binsize: 1 max: 6 count: 23654 average: 2.9094 | standard deviation: 0.854556 | 0 896 5933 12287 3634 764 140 ]
SequencerACC_2: [binsize: 1 max: 10 count: 26708 average: 3.48244 | standard deviation: 1.59976 | 0 2838 7636 1754 5159 7442 1409 434 27 7 2 ]
SequencerACC_3: [binsize: 1 max: 8 count: 56280 average: 5.64176 | standard deviation: 1.39063 | 0 576 769 2619 6441 12927 17304 11828 3816 ]
SequencerACC_4: [binsize: 1 max: 8 count: 70611 average: 2.21008 | standard deviation: 1.10612 | 0 19255 29229 13830 6164 1332 262 347 192 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 1 max: 43 count: 37519 average: 25.0352 | standard deviation: 4.23781 | 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 705 564 34 1 0 13259 878 39 19 1778 2324 1593 10492 4989 176 61 20 4 2 3 1 0 0 0 0 0 552 23 ]
Total_nonPF_delay_cycles: [binsize: 1 max: 43 count: 15694 average: 25.3631 | standard deviation: 5.15133 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 705 564 34 1 0 4577 1 0 0 1 2260 1593 1767 3541 57 13 3 1 1 0 0 0 0 0 0 0 552 23 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 36 count: 21825 average: 24.7995 | standard deviation: 3.41459 | 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 8682 877 39 19 1777 64 0 8725 1448 119 48 17 3 1 3 1 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 1895 average:    21 | standard deviation: 0 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1895 ]
  virtual_network_3_delay_cycles: [binsize: 1 max: 43 count: 13799 average: 25.9622 | standard deviation: 5.21605 | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 705 564 34 1 0 2682 1 0 0 1 2260 1593 1767 3541 57 13 3 1 1 0 0 0 0 0 0 0 552 23 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 72
system_time: 4
page_reclaims: 26979
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 592

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 26080
L2_TO_L2T_MSG = 584
L2_DATA_GX = 18725
L2T_TO_L1T_DATA = 68728
L1_DATA_GX = 0
L2_TO_L2T_ACK = 584
L2T_TO_L1T_MSG = 47552
L2_DATA_S = 7895
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 815
L1_MSG = 0
L2_COHMSG_FWD = 1895
L1_DATA_F = 0
L1_DATA_PX = 12220
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 190208
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 2684
L2_ATOMIC = 0
L2_TO_L2T_DATA = 21215
L1_DATA = 0
L1_COHMSG = 19141
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 17182
----------------------
total_flits_messages = 435508
----------------------

DMA = 0
DATA_GX_OW = 17296
DATA_PX_C = 9776
DATA_PX_D = 2444
DATA_GX_C = 4324
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:83762 full:0 size:[binsize: 1 max: 4 count: 83762 average: 1.39846 | standard deviation: 0.65716 | 0 57856 19014 6314 578 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=18415 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=40754 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=37481 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=25706 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=85034 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=6997 [L2TCache]=0 [L2Cache]=856 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=54227 [L2TCache]=0 [L2Cache]=4252 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=55056 [L2TCache]=0 [L2Cache]=6262 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=2119 [L2Cache]=0 [L1Cache]=8271 [Directory]=1400 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=7251 [L2Cache]=0 [L1Cache]=12548 [Directory]=2060 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=3538 [L2Cache]=0 [L1Cache]=10375 [Directory]=1755 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=9475 [L2Cache]=20808 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6525 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=6515 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00644801 flits/cycle
total_flits_on_link = 1099911
-------------
Total VC Load [0] = 21502 flits
Total VC Load [1] = 17878 flits
Total VC Load [2] = 21674 flits
Total VC Load [3] = 17888 flits
Total VC Load [4] = 2472 flits
Total VC Load [5] = 2488 flits
Total VC Load [6] = 2486 flits
Total VC Load [7] = 2470 flits
Total VC Load [8] = 4551 flits
Total VC Load [9] = 4574 flits
Total VC Load [10] = 4574 flits
Total VC Load [11] = 4559 flits
Total VC Load [12] = 76778 flits
Total VC Load [13] = 76751 flits
Total VC Load [14] = 77587 flits
Total VC Load [15] = 76076 flits
Total VC Load [16] = 9555 flits
Total VC Load [17] = 9579 flits
Total VC Load [18] = 9572 flits
Total VC Load [19] = 9557 flits
Total VC Load [20] = 103440 flits
Total VC Load [21] = 103758 flits
Total VC Load [22] = 103736 flits
Total VC Load [23] = 103846 flits
Total VC Load [24] = 58250 flits
Total VC Load [25] = 57871 flits
Total VC Load [26] = 58064 flits
Total VC Load [27] = 58375 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00831938 flits/cycle 
Average VC Load [1] = 0.00691721 flits/cycle 
Average VC Load [2] = 0.00838592 flits/cycle 
Average VC Load [3] = 0.00692108 flits/cycle 
Average VC Load [4] = 0.000956446 flits/cycle 
Average VC Load [5] = 0.000962636 flits/cycle 
Average VC Load [6] = 0.000961863 flits/cycle 
Average VC Load [7] = 0.000955672 flits/cycle 
Average VC Load [8] = 0.00176084 flits/cycle 
Average VC Load [9] = 0.00176973 flits/cycle 
Average VC Load [10] = 0.00176973 flits/cycle 
Average VC Load [11] = 0.00176393 flits/cycle 
Average VC Load [12] = 0.0297063 flits/cycle 
Average VC Load [13] = 0.0296959 flits/cycle 
Average VC Load [14] = 0.0300193 flits/cycle 
Average VC Load [15] = 0.0294347 flits/cycle 
Average VC Load [16] = 0.00369694 flits/cycle 
Average VC Load [17] = 0.00370623 flits/cycle 
Average VC Load [18] = 0.00370352 flits/cycle 
Average VC Load [19] = 0.00369772 flits/cycle 
Average VC Load [20] = 0.0400221 flits/cycle 
Average VC Load [21] = 0.0401452 flits/cycle 
Average VC Load [22] = 0.0401367 flits/cycle 
Average VC Load [23] = 0.0401792 flits/cycle 
Average VC Load [24] = 0.0225376 flits/cycle 
Average VC Load [25] = 0.022391 flits/cycle 
Average VC Load [26] = 0.0224656 flits/cycle 
Average VC Load [27] = 0.022586 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 12.8861
-------------
Dynamic_Link_Power = 0.0471567
Static_Link_Power = 0.733365
Total_Link_Power = 0.780522
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00236498, Crossbar: 0.00345443, VC allocator: 0.000372784, SW allocator: 0.00120954, Clock: 0.153216, Total: 0.160618
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69953
Dynamic_Router_Power = 0.160618
Static_Router_Power = 1.53891
Total_Router_Power = 1.69953
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.207774
Total_Static_Power = 2.27227
Total_Power = 2.48005
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  138922
L1_WThru  47552
L1_Atomic  0
L1_Replacement  3685
Data  0
Data_Done  17182
Ack  0
Ack_Done  47552
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  17182
I  L1_WThru  24910
I  L1_Atomic  0 <-- 
I  L1_Replacement  3650

S  Load  121740
S  L1_WThru  22642
S  L1_Atomic  0 <-- 
S  L1_Replacement  35

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  17182

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  26557
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  20995

 --- L2TCache ---
 - Event Counts -
L1_GETS  17182
L1_Write  24910
L1_Upgrade_T  21638
L1_Upgrade_NT  1004
L2_Atomic  0
L2_Expire  2
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  4243
Ack  0
Ack_all  0
WB_Ack  584
Fwd_GETX  579
Fwd_GETS  5
Inv  0

 - Transitions -
NP  L1_GETS  1603
NP  L1_Write  2640
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  15564
E  L1_Write  22270
E  L1_Upgrade_NT  1004
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  578
E  Fwd_GETS  4
E  Inv  0 <-- 

S  L1_GETS  15
S  L1_Upgrade_T  21638
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  1
S  Fwd_GETS  1
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1603
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  2640
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  2
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  584
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1000
L1_GETX  8567
L1_UPGRADE  0
L1_PUTX  2684
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  5216
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  9565
PUTX_ACC  9
DATA_ACC  575

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  990
NP  L1_GETX  4226
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  5
M  L1_GETX  1867
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  5
MT  L1_GETX  2474
MT  L1_PUTX  2684
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  990

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4226

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  9565
MT_MB  PUTX_ACC  8
MT_MB  DATA_ACC  571

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  1
MT_IIB  DATA_ACC  4

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  10194
Ifetch  0
Store  73568
Inv  0
L1_Replacement  2694
Fwd_GETX  1895
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1579
DataS_fromL1  0
Data_all_Acks  3745
Ack  0
Ack_all  0
WB_Ack  2684

 - Transitions -
NP  Load  995
NP  Ifetch  0 <-- 
NP  Store  3747
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  5
I  Ifetch  0 <-- 
I  Store  577
I  Inv  0 <-- 
I  L1_Replacement  10

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  7042
E  Ifetch  0 <-- 
E  Store  13
E  Inv  0 <-- 
E  L1_Replacement  815
E  Fwd_GETX  2
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  2152
M  Ifetch  0 <-- 
M  Store  69231
M  Inv  0 <-- 
M  L1_Replacement  1869
M  Fwd_GETX  1893
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  1000
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  579
IM  Data_all_Acks  3745
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  2684

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  5216
Data  0

 - Transitions -
I  Fetch  5216
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:5191 full:0 size:[binsize: 1 max: 3 count: 5191 average: 1.11385 | standard deviation: 0.345631 | 0 4648 495 48 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:11525 full:0 size:[binsize: 1 max: 4 count: 11525 average: 1.09085 | standard deviation: 0.296924 | 0 10508 989 26 2 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:11039 full:0 size:[binsize: 1 max: 4 count: 11039 average: 1.07138 | standard deviation: 0.274217 | 0 10299 693 46 1 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:11249 full:0 size:[binsize: 1 max: 4 count: 11249 average: 1.1145 | standard deviation: 0.337735 | 0 10031 1149 68 1 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:25730 full:0 size:[binsize: 1 max: 5 count: 25730 average: 1.32997 | standard deviation: 0.505441 | 0 17678 7617 433 1 1 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:5191 full:0 size:[binsize: 1 max: 2 count: 5191 average: 1.03217 | standard deviation: 0.176674 | 0 5024 167 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:11525 full:0 size:[binsize: 1 max: 2 count: 11525 average: 1.0059 | standard deviation: 0.0768162 | 0 11457 68 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:11039 full:0 size:[binsize: 1 max: 2 count: 11039 average: 1.01631 | standard deviation: 0.126989 | 0 10859 180 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:11249 full:0 size:[binsize: 1 max: 2 count: 11249 average: 1.01333 | standard deviation: 0.114708 | 0 11099 150 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:25730 full:0 size:[binsize: 1 max: 2 count: 25730 average: 1.01174 | standard deviation: 0.107801 | 0 25428 302 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:4237 full:0 size:[binsize: 1 max: 2 count: 4237 average: 1.04768 | standard deviation: 0.213452 | 0 4035 202 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:33008 full:0 size:[binsize: 1 max: 4 count: 33008 average: 1.2111 | standard deviation: 0.449666 | 0 26621 5813 567 7 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:27489 full:0 size:[binsize: 1 max: 6 count: 27489 average: 1.32428 | standard deviation: 0.542638 | 0 19555 7005 881 46 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:4237 full:0 size:[binsize: 1 max: 1 count: 4237 average:     1 | standard deviation: 0 | 0 4237 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:33008 full:0 size:[binsize: 1 max: 2 count: 33008 average: 1.02263 | standard deviation: 0.148818 | 0 32261 747 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:27489 full:0 size:[binsize: 1 max: 6 count: 27489 average: 1.02859 | standard deviation: 0.171024 | 0 26713 772 1 1 1 1 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:426 full:0 size:[binsize: 1 max: 1 count: 426 average:     1 | standard deviation: 0 | 0 426 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:2080 full:0 size:[binsize: 1 max: 2 count: 2080 average: 1.00096 | standard deviation: 0.0310161 | 0 2078 2 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 1 count: 1746 average:     1 | standard deviation: 0 | 0 1746 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:20 full:0 size:[binsize: 1 max: 1 count: 20 average:     1 | standard deviation: 0 | 0 20 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:425 full:0 size:[binsize: 1 max: 1 count: 425 average:     1 | standard deviation: 0 | 0 425 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:2072 full:0 size:[binsize: 1 max: 2 count: 2072 average: 1.00048 | standard deviation: 0.021974 | 0 2071 1 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1746 full:0 size:[binsize: 1 max: 1 count: 1746 average:     1 | standard deviation: 0 | 0 1746 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:28 full:0 size:[binsize: 1 max: 1 count: 28 average:     1 | standard deviation: 0 | 0 28 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:554 full:0 size:[binsize: 1 max: 1 count: 554 average:     1 | standard deviation: 0 | 0 554 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:427 full:0 size:[binsize: 1 max: 1 count: 427 average:     1 | standard deviation: 0 | 0 427 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:2100 full:0 size:[binsize: 1 max: 2 count: 2100 average: 1.00048 | standard deviation: 0.021827 | 0 2099 1 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2300 full:0 size:[binsize: 1 max: 1 count: 2300 average:     1 | standard deviation: 0 | 0 2300 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:1400 full:0 size:[binsize: 1 max: 1 count: 1400 average:     1 | standard deviation: 0 | 0 1400 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:2060 full:0 size:[binsize: 1 max: 2 count: 2060 average: 1.00049 | standard deviation: 0.022038 | 0 2059 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:1755 full:0 size:[binsize: 1 max: 1 count: 1755 average:     1 | standard deviation: 0 | 0 1755 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:4 full:0 size:[binsize: 1 max: 1 count: 4 average:     1 | standard deviation: 0 | 0 4 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:661 full:0 size:[binsize: 1 max: 2 count: 661 average: 1.00151 | standard deviation: 0.0389249 | 0 660 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:1814 full:0 size:[binsize: 1 max: 1 count: 1814 average:     1 | standard deviation: 0 | 0 1814 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3070 full:0 size:[binsize: 1 max: 2 count: 3070 average: 1.01075 | standard deviation: 0.103695 | 0 3037 33 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:5006 full:0 size:[binsize: 1 max: 3 count: 5006 average: 1.04774 | standard deviation: 0.214369 | 0 4768 237 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:2863 full:0 size:[binsize: 1 max: 2 count: 2863 average: 1.23996 | standard deviation: 0.42748 | 0 2176 687 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1831 full:0 size:[binsize: 1 max: 1 count: 1831 average:     1 | standard deviation: 0 | 0 1831 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:4164 full:0 size:[binsize: 1 max: 1 count: 4164 average:     1 | standard deviation: 0 | 0 4164 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 2 count: 3569 average: 1.00028 | standard deviation: 0.0167412 | 0 3568 1 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3071 full:0 size:[binsize: 1 max: 2 count: 3071 average: 1.00261 | standard deviation: 0.0510477 | 0 3063 8 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:5619 full:0 size:[binsize: 1 max: 2 count: 5619 average: 1.00018 | standard deviation: 0.0133416 | 0 5618 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:3569 full:0 size:[binsize: 1 max: 1 count: 3569 average:     1 | standard deviation: 0 | 0 3569 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:1401 full:0 size:[binsize: 1 max: 1 count: 1401 average:     1 | standard deviation: 0 | 0 1401 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:2080 full:0 size:[binsize: 1 max: 2 count: 2080 average: 1.00048 | standard deviation: 0.0219317 | 0 2079 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:2309 full:0 size:[binsize: 1 max: 2 count: 2309 average: 1.00043 | standard deviation: 0.0208153 | 0 2308 1 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 4 count: 8008 average: 1.33591 | standard deviation: 0.473475 | 0 5321 2685 1 1 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 2 count: 1895 average: 1.00897 | standard deviation: 0.0947402 | 0 1878 17 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:5324 full:0 size:[binsize: 1 max: 1 count: 5324 average:     1 | standard deviation: 0 | 0 5324 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:1895 full:0 size:[binsize: 1 max: 2 count: 1895 average: 1.00369 | standard deviation: 0.0607938 | 0 1888 7 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:8008 full:0 size:[binsize: 1 max: 1 count: 8008 average:     1 | standard deviation: 0 | 0 8008 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 1 count: 1305 average:     1 | standard deviation: 0 | 0 1305 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 1 count: 1303 average:     1 | standard deviation: 0 | 0 1303 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.0046 | standard deviation: 0.0678323 | 0 1299 6 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:1305 full:0 size:[binsize: 1 max: 2 count: 1305 average: 1.00383 | standard deviation: 0.0619222 | 0 1300 5 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00384 | standard deviation: 0.0619697 | 0 1298 5 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:1303 full:0 size:[binsize: 1 max: 2 count: 1303 average: 1.00307 | standard deviation: 0.0554274 | 0 1299 4 ]
