// Seed: 4105976008
module module_0 (
    input wor id_0,
    input wor id_1,
    output wire id_2
    , id_8,
    output tri1 id_3,
    output tri0 id_4,
    input supply1 id_5,
    input wand id_6
);
  wire id_9;
  assign module_1.id_0 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    input  tri   id_2,
    output logic id_3,
    input  wire  id_4,
    input  wand  id_5,
    output wand  id_6
    , id_13,
    input  wand  id_7,
    input  tri0  id_8,
    input  tri1  id_9,
    input  tri1  id_10,
    input  tri0  id_11
);
  wire id_14;
  always_comb @(*) begin : LABEL_0
    id_3 <= 1'd0;
  end
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_6,
      id_6,
      id_9,
      id_11
  );
endmodule
