{"vcs1":{"timestamp_begin":1679305923.079297740, "rt":0.84, "ut":0.31, "st":0.16}}
{"vcselab":{"timestamp_begin":1679305923.955822577, "rt":0.89, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1679305924.870627954, "rt":0.56, "ut":0.07, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679305922.787467632}
{"VCS_COMP_START_TIME": 1679305922.787467632}
{"VCS_COMP_END_TIME": 1679305926.140398342}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 340528}}
{"stitch_vcselab": {"peak_mem": 239012}}
