{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:23:37 2022 " "Info: Processing started: Wed Oct 19 11:23:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2_2 -c lab2_2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab2_2 -c lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s22_sum.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s22_sum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s22_sum " "Info: Found entity 1: s22_sum" {  } { { "s22_sum.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s22_sum.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v23_sum.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v23_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 v23_sum " "Info: Found entity 1: v23_sum" {  } { { "v23_sum.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v23_sum.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv23_sum.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv23_sum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv23_sum " "Info: Found entity 1: sv23_sum" {  } { { "sv23_sum.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/sv23_sum.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s21_hs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s21_hs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s21_hs " "Info: Found entity 1: s21_hs" {  } { { "s21_hs.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s21_hs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s24_4sum.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s24_4sum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s24_4sum " "Info: Found entity 1: s24_4sum" {  } { { "s24_4sum.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s24_4sum.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v24_sum.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v24_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 v24_sum " "Info: Found entity 1: v24_sum" {  } { { "v24_sum.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v24_sum.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv24_sum.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv24_sum.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv24_sum " "Info: Found entity 1: sv24_sum" {  } { { "sv24_sum.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/sv24_sum.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s25_inc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s25_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s25_inc " "Info: Found entity 1: s25_inc" {  } { { "s25_inc.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s25_inc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v25_inc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v25_inc.v" { { "Info" "ISGN_ENTITY_NAME" "1 v25_inc " "Info: Found entity 1: v25_inc" {  } { { "v25_inc.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v25_inc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv25_inc.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv25_inc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv25_inc " "Info: Found entity 1: sv25_inc" {  } { { "sv25_inc.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/sv25_inc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s26_lsr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s26_lsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s26_lsr " "Info: Found entity 1: s26_lsr" {  } { { "s26_lsr.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s26_lsr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v26_lsr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v26_lsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 v26_lsr " "Info: Found entity 1: v26_lsr" {  } { { "v26_lsr.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v26_lsr.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv26_lsr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv26_lsr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv26_lsr " "Info: Found entity 1: sv26_lsr" {  } { { "sv26_lsr.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/sv26_lsr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s27_4cmp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s27_4cmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s27_4cmp " "Info: Found entity 1: s27_4cmp" {  } { { "s27_4cmp.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s27_4cmp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v27_4cmp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v27_4cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 v27_4cmp " "Info: Found entity 1: v27_4cmp" {  } { { "v27_4cmp.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v27_4cmp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv27_4cmp.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv27_4cmp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv27_4cmp " "Info: Found entity 1: sv27_4cmp" {  } { { "sv27_4cmp.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/sv27_4cmp.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v28_sum.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v28_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 sum " "Info: Found entity 1: sum" {  } { { "v28_sum.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v28_sum.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v28_hs.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v28_hs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hs " "Info: Found entity 1: hs" {  } { { "v28_hs.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v28_hs.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v_29_mul.v " "Warning: Can't analyze file -- file C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v_29_mul.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v29_mul.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v29_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 v29_mul " "Info: Found entity 1: v29_mul" {  } { { "v29_mul.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v29_mul.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s29_mul.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s29_mul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s29_mul " "Info: Found entity 1: s29_mul" {  } { { "s29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/s29_mul.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v210_mul.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v210_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 v210_mul " "Info: Found entity 1: v210_mul" {  } { { "v210_mul.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v210_mul.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vs29_mul.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vs29_mul.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 vs29_mul " "Info: Found entity 1: vs29_mul" {  } { { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "vs29_mul " "Info: Elaborating entity \"vs29_mul\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v29_mul v29_mul:inst " "Info: Elaborating entity \"v29_mul\" for hierarchy \"v29_mul:inst\"" {  } { { "vs29_mul.bdf" "inst" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 232 320 440 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "v29_mul:inst\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"v29_mul:inst\|Mult0\"" {  } { { "v29_mul.v" "Mult0" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v29_mul.v" 5 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "v29_mul:inst\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"v29_mul:inst\|lpm_mult:Mult0\"" {  } { { "v29_mul.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v29_mul.v" 5 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "v29_mul:inst\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"v29_mul:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Info: Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Info: Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Info: Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Info: Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "v29_mul.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v29_mul.v" 5 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ed01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_ed01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ed01 " "Info: Found entity 1: mult_ed01" {  } { { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Warning: Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|le5a\[4\] " "Warning (14320): Synthesized away node \"v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "v29_mul.v" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/v29_mul.v" 5 -1 0 } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 232 320 440 328 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 0}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "44 " "Info: Ignored 44 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "44 " "Info: Ignored 44 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Info: Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Info: Implemented 33 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:23:39 2022 " "Info: Processing ended: Wed Oct 19 11:23:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:23:40 2022 " "Info: Processing started: Wed Oct 19 11:23:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab2_2 EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"lab2_2\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[7\] " "Info: Pin p\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[7] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[6\] " "Info: Pin p\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[6] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[5\] " "Info: Pin p\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[5] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[4\] " "Info: Pin p\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[4] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[3\] " "Info: Pin p\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[3] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[2\] " "Info: Pin p\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[2] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[1\] " "Info: Pin p\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[1] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "p\[0\] " "Info: Pin p\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { p[0] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { p[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Info: Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[0] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 152 320 272 "a\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Info: Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[1] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 152 320 272 "a\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Info: Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[1] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 272 152 320 288 "b\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Info: Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[3] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 152 320 272 "a\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Info: Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { a[2] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 152 320 272 "a\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Info: Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[2] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 272 152 320 288 "b\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Info: Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[3] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 272 152 320 288 "b\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Info: Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { b[0] } } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 272 152 320 288 "b\[3..0\]" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 0}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 38 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 42 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.654 ns pin pin " "Info: Estimated most critical path is pin to pin delay of 17.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns b\[1\] 1 PIN PIN_48 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_48; Fanout = 5; PIN Node = 'b\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 272 152 320 288 "b\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.137 ns) + CELL(0.978 ns) 4.247 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|cs2a\[0\]~COUT 2 COMB LAB_X5_Y4 2 " "Info: 2: + IC(2.137 ns) + CELL(0.978 ns) = 4.247 ns; Loc. = LAB_X5_Y4; Fanout = 2; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|cs2a\[0\]~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.115 ns" { b[1] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0]~COUT } "NODE_NAME" } } { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.062 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|cs2a\[1\] 3 COMB LAB_X5_Y4 5 " "Info: 3: + IC(0.000 ns) + CELL(0.815 ns) = 5.062 ns; Loc. = LAB_X5_Y4; Fanout = 5; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|cs2a\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0]~COUT v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[1] } "NODE_NAME" } } { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.914 ns) 6.643 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|le4a\[2\] 4 COMB LAB_X6_Y4 2 " "Info: 4: + IC(0.667 ns) + CELL(0.914 ns) = 6.643 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|le4a\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[1] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le4a[2] } "NODE_NAME" } } { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 41 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(1.099 ns) 8.686 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~40 5 COMB LAB_X6_Y4 3 " "Info: 5: + IC(0.944 ns) + CELL(1.099 ns) = 8.686 ns; Loc. = LAB_X6_Y4; Fanout = 3; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le4a[2] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 9.920 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~37 6 COMB LAB_X6_Y4 3 " "Info: 6: + IC(0.000 ns) + CELL(1.234 ns) = 9.920 ns; Loc. = LAB_X6_Y4; Fanout = 3; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.012 ns) + CELL(0.747 ns) 12.679 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~50 7 COMB LAB_X2_Y4 2 " "Info: 7: + IC(2.012 ns) + CELL(0.747 ns) = 12.679 ns; Loc. = LAB_X2_Y4; Fanout = 2; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.759 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 12.802 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~48 8 COMB LAB_X2_Y4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 12.802 ns; Loc. = LAB_X2_Y4; Fanout = 1; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 13.617 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~45 9 COMB LAB_X2_Y4 1 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 13.617 ns; Loc. = LAB_X2_Y4; Fanout = 1; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.715 ns) + CELL(2.322 ns) 17.654 ns p\[7\] 10 PIN PIN_16 0 " "Info: 10: + IC(1.715 ns) + CELL(2.322 ns) = 17.654 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'p\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 p[7] } "NODE_NAME" } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.179 ns ( 57.66 % ) " "Info: Total cell delay = 10.179 ns ( 57.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.475 ns ( 42.34 % ) " "Info: Total interconnect delay = 7.475 ns ( 42.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "17.654 ns" { b[1] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0]~COUT v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[1] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le4a[2] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 p[7] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:23:41 2022 " "Info: Processing ended: Wed Oct 19 11:23:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:23:42 2022 " "Info: Processing started: Wed Oct 19 11:23:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:23:42 2022 " "Info: Processing ended: Wed Oct 19 11:23:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 11:23:43 2022 " "Info: Processing started: Wed Oct 19 11:23:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_2 -c lab2_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "b\[0\] p\[7\] 18.675 ns Longest " "Info: Longest tpd from source pin \"b\[0\]\" to destination pin \"p\[7\]\" is 18.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns b\[0\] 1 PIN PIN_78 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_78; Fanout = 1; PIN Node = 'b\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 272 152 320 288 "b\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.630 ns) + CELL(0.914 ns) 4.676 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|cs2a\[0\] 2 COMB LC_X5_Y4_N6 5 " "Info: 2: + IC(2.630 ns) + CELL(0.914 ns) = 4.676 ns; Loc. = LC_X5_Y4_N6; Fanout = 5; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|cs2a\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.544 ns" { b[0] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0] } "NODE_NAME" } } { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 39 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.511 ns) 6.355 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|le3a\[2\] 3 COMB LC_X6_Y4_N0 3 " "Info: 3: + IC(1.168 ns) + CELL(0.511 ns) = 6.355 ns; Loc. = LC_X6_Y4_N0; Fanout = 3; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|le3a\[2\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le3a[2] } "NODE_NAME" } } { "db/mult_ed01.tdf" "" { Text "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/db/mult_ed01.tdf" 40 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.853 ns) + CELL(0.978 ns) 9.186 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~44 4 COMB LC_X6_Y4_N2 2 " "Info: 4: + IC(1.853 ns) + CELL(0.978 ns) = 9.186 ns; Loc. = LC_X6_Y4_N2; Fanout = 2; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.831 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le3a[2] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 9.309 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~42 5 COMB LC_X6_Y4_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 9.309 ns; Loc. = LC_X6_Y4_N3; Fanout = 2; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~44 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 9.570 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~40 6 COMB LC_X6_Y4_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.261 ns) = 9.570 ns; Loc. = LC_X6_Y4_N4; Fanout = 3; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~40'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~42 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 10.545 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~37 7 COMB LC_X6_Y4_N5 3 " "Info: 7: + IC(0.000 ns) + CELL(0.975 ns) = 10.545 ns; Loc. = LC_X6_Y4_N5; Fanout = 3; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_1~37'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.747 ns) 13.199 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~50 8 COMB LC_X2_Y4_N5 2 " "Info: 8: + IC(1.907 ns) + CELL(0.747 ns) = 13.199 ns; Loc. = LC_X2_Y4_N5; Fanout = 2; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~50'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.322 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~48 9 COMB LC_X2_Y4_N6 1 " "Info: 9: + IC(0.000 ns) + CELL(0.123 ns) = 13.322 ns; Loc. = LC_X2_Y4_N6; Fanout = 1; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~48'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.137 ns v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~45 10 COMB LC_X2_Y4_N7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.815 ns) = 14.137 ns; Loc. = LC_X2_Y4_N7; Fanout = 1; COMB Node = 'v29_mul:inst\|lpm_mult:Mult0\|mult_ed01:auto_generated\|op_3~45'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.216 ns) + CELL(2.322 ns) 18.675 ns p\[7\] 11 PIN PIN_16 0 " "Info: 11: + IC(2.216 ns) + CELL(2.322 ns) = 18.675 ns; Loc. = PIN_16; Fanout = 0; PIN Node = 'p\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.538 ns" { v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 p[7] } "NODE_NAME" } } { "vs29_mul.bdf" "" { Schematic "C:/Users/Вячеслав/Desktop/labs5/Проектирование цифровых устройств/lab2/2_2/vs29_mul.bdf" { { 256 440 616 272 "p\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.901 ns ( 47.66 % ) " "Info: Total cell delay = 8.901 ns ( 47.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.774 ns ( 52.34 % ) " "Info: Total interconnect delay = 9.774 ns ( 52.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "18.675 ns" { b[0] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le3a[2] v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~44 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~42 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 p[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "18.675 ns" { b[0] {} b[0]~combout {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|cs2a[0] {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|le3a[2] {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~44 {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~42 {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~40 {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_1~37 {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~50 {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~48 {} v29_mul:inst|lpm_mult:Mult0|mult_ed01:auto_generated|op_3~45 {} p[7] {} } { 0.000ns 0.000ns 2.630ns 1.168ns 1.853ns 0.000ns 0.000ns 0.000ns 1.907ns 0.000ns 0.000ns 2.216ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.978ns 0.123ns 0.261ns 0.975ns 0.747ns 0.123ns 0.815ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 11:23:43 2022 " "Info: Processing ended: Wed Oct 19 11:23:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
