--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/6111_Project.ise
-intstyle ise -v 3 -s 4 -xml lab5 lab5.ncd -o lab5.twr lab5.pcf -ucf
/afs/athena.mit.edu/user/j/a/jains/Documents/6.111/finalProj/6111_Project/src/labkit.ucf

Design file:              lab5.ncd
Physical constraint file: lab5.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -0.329(F)|    0.878(F)|analyzer1_clock_OBUF|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
--------------+------------+------------+--------------------+--------+
              |  Setup to  |  Hold to   |                    | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
--------------+------------+------------+--------------------+--------+
button_down   |    1.952(R)|   -0.515(R)|analyzer4_clock_OBUF|   0.000|
button_enter  |    3.390(R)|   -0.609(R)|analyzer4_clock_OBUF|   0.000|
button_up     |    4.958(R)|   -2.285(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0> |   -0.375(R)|    0.647(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1> |    0.459(R)|   -0.187(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2> |   -1.587(R)|    1.859(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3> |   -1.600(R)|    1.872(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4> |    0.306(R)|   -0.034(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5> |   -0.280(R)|    0.552(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6> |   -0.312(R)|    0.584(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7> |    0.137(R)|    0.135(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8> |   -0.274(R)|    0.546(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9> |    1.496(R)|   -1.224(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>|    0.983(R)|   -0.711(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>|    0.329(R)|   -0.057(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>|    0.238(R)|    0.034(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>|    0.932(R)|   -0.660(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>|    0.757(R)|   -0.485(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>|    2.083(R)|   -1.811(R)|analyzer4_clock_OBUF|   0.000|
flash_sts     |    2.686(R)|   -0.585(R)|analyzer4_clock_OBUF|   0.000|
switch<0>     |    1.462(R)|   -0.093(R)|analyzer4_clock_OBUF|   0.000|
switch<1>     |    1.203(R)|   -0.035(R)|analyzer4_clock_OBUF|   0.000|
switch<2>     |    6.457(R)|   -3.546(R)|analyzer4_clock_OBUF|   0.000|
switch<3>     |    2.402(R)|   -1.259(R)|analyzer4_clock_OBUF|   0.000|
switch<4>     |    5.270(R)|   -1.398(R)|analyzer4_clock_OBUF|   0.000|
switch<5>     |    1.922(R)|   -0.170(R)|analyzer4_clock_OBUF|   0.000|
switch<6>     |    1.862(R)|   -0.122(R)|analyzer4_clock_OBUF|   0.000|
switch<7>     |    1.671(R)|    0.429(R)|analyzer4_clock_OBUF|   0.000|
user1<23>     |    3.505(R)|   -1.691(R)|analyzer4_clock_OBUF|   0.000|
user1<24>     |    2.678(R)|   -2.406(R)|analyzer4_clock_OBUF|   0.000|
user1<25>     |    3.998(R)|   -3.726(R)|analyzer4_clock_OBUF|   0.000|
user1<26>     |    3.857(R)|   -3.585(R)|analyzer4_clock_OBUF|   0.000|
user1<27>     |    1.589(R)|   -1.317(R)|analyzer4_clock_OBUF|   0.000|
user1<28>     |    2.026(R)|   -1.754(R)|analyzer4_clock_OBUF|   0.000|
user1<29>     |    0.924(R)|   -0.652(R)|analyzer4_clock_OBUF|   0.000|
user1<30>     |    1.841(R)|   -1.569(R)|analyzer4_clock_OBUF|   0.000|
user1<31>     |    1.491(R)|   -1.219(R)|analyzer4_clock_OBUF|   0.000|
--------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.225(R)|analyzer1_clock_OBUF|   0.000|
ac97_synch        |   13.504(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   18.771(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   18.630(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   15.646(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   15.343(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|   13.814(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|   13.743(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<12>|   14.067(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<13>|   15.749(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<14>|   13.768(F)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<15>|   13.813(F)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   14.119(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_clock   |   20.348(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<0> |   11.913(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<1> |   11.459(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<2> |   12.839(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<3> |   12.591(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<4> |   13.167(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<5> |   12.197(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<6> |   12.562(R)|analyzer4_clock_OBUF|   0.000|
analyzer3_data<7> |   12.391(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<13>|   15.945(R)|analyzer4_clock_OBUF|   0.000|
analyzer4_data<14>|   13.293(R)|analyzer4_clock_OBUF|   0.000|
audio_reset_b     |   12.686(R)|analyzer4_clock_OBUF|   0.000|
disp_clock        |    9.909(R)|analyzer4_clock_OBUF|   0.000|
flash_address<1>  |   10.781(R)|analyzer4_clock_OBUF|   0.000|
flash_address<2>  |    9.968(R)|analyzer4_clock_OBUF|   0.000|
flash_address<3>  |    9.471(R)|analyzer4_clock_OBUF|   0.000|
flash_address<4>  |    9.465(R)|analyzer4_clock_OBUF|   0.000|
flash_address<5>  |    9.503(R)|analyzer4_clock_OBUF|   0.000|
flash_address<6>  |    9.774(R)|analyzer4_clock_OBUF|   0.000|
flash_address<7>  |    9.505(R)|analyzer4_clock_OBUF|   0.000|
flash_address<8>  |   10.115(R)|analyzer4_clock_OBUF|   0.000|
flash_address<9>  |    9.460(R)|analyzer4_clock_OBUF|   0.000|
flash_address<10> |    9.439(R)|analyzer4_clock_OBUF|   0.000|
flash_address<11> |   10.255(R)|analyzer4_clock_OBUF|   0.000|
flash_address<12> |    9.488(R)|analyzer4_clock_OBUF|   0.000|
flash_address<13> |    9.478(R)|analyzer4_clock_OBUF|   0.000|
flash_address<14> |    9.798(R)|analyzer4_clock_OBUF|   0.000|
flash_address<15> |    9.529(R)|analyzer4_clock_OBUF|   0.000|
flash_address<16> |    9.819(R)|analyzer4_clock_OBUF|   0.000|
flash_address<17> |    9.531(R)|analyzer4_clock_OBUF|   0.000|
flash_address<18> |   10.123(R)|analyzer4_clock_OBUF|   0.000|
flash_address<19> |   10.247(R)|analyzer4_clock_OBUF|   0.000|
flash_address<20> |   10.596(R)|analyzer4_clock_OBUF|   0.000|
flash_address<21> |   10.251(R)|analyzer4_clock_OBUF|   0.000|
flash_address<22> |   10.691(R)|analyzer4_clock_OBUF|   0.000|
flash_address<23> |    9.659(R)|analyzer4_clock_OBUF|   0.000|
flash_ce_b        |   10.937(R)|analyzer4_clock_OBUF|   0.000|
flash_data<0>     |   10.061(R)|analyzer4_clock_OBUF|   0.000|
flash_data<1>     |   10.638(R)|analyzer4_clock_OBUF|   0.000|
flash_data<2>     |   10.964(R)|analyzer4_clock_OBUF|   0.000|
flash_data<3>     |   10.968(R)|analyzer4_clock_OBUF|   0.000|
flash_data<4>     |   10.106(R)|analyzer4_clock_OBUF|   0.000|
flash_data<5>     |   10.033(R)|analyzer4_clock_OBUF|   0.000|
flash_data<6>     |   10.671(R)|analyzer4_clock_OBUF|   0.000|
flash_data<7>     |   10.672(R)|analyzer4_clock_OBUF|   0.000|
flash_data<8>     |   10.009(R)|analyzer4_clock_OBUF|   0.000|
flash_data<9>     |   11.558(R)|analyzer4_clock_OBUF|   0.000|
flash_data<10>    |   10.324(R)|analyzer4_clock_OBUF|   0.000|
flash_data<11>    |   10.330(R)|analyzer4_clock_OBUF|   0.000|
flash_data<12>    |   10.361(R)|analyzer4_clock_OBUF|   0.000|
flash_data<13>    |   11.118(R)|analyzer4_clock_OBUF|   0.000|
flash_data<14>    |   10.809(R)|analyzer4_clock_OBUF|   0.000|
flash_data<15>    |   11.584(R)|analyzer4_clock_OBUF|   0.000|
flash_oe_b        |    8.794(R)|analyzer4_clock_OBUF|   0.000|
flash_reset_b     |    9.290(R)|analyzer4_clock_OBUF|   0.000|
flash_we_b        |    9.525(R)|analyzer4_clock_OBUF|   0.000|
led<6>            |   13.836(R)|analyzer4_clock_OBUF|   0.000|
led<7>            |   10.702(R)|analyzer4_clock_OBUF|   0.000|
user1<22>         |   12.590(R)|analyzer4_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    8.317|         |   10.789|    3.696|
clock_27mhz    |    2.844|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.337|         |         |         |
clock_27mhz    |   14.504|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+------------------+---------+
Source Pad     |Destination Pad   |  Delay  |
---------------+------------------+---------+
ac97_bit_clock |analyzer1_clock   |   17.015|
ac97_sdata_in  |analyzer1_data<2> |   14.662|
clock_27mhz    |analyzer4_clock   |   16.071|
user1<23>      |analyzer4_data<15>|   15.047|
user1<24>      |analyzer4_data<0> |   10.034|
user1<25>      |analyzer4_data<1> |   11.290|
user1<26>      |analyzer4_data<2> |   10.270|
user1<27>      |analyzer4_data<3> |   12.753|
user1<28>      |analyzer4_data<4> |   12.735|
user1<29>      |analyzer4_data<5> |   16.337|
user1<30>      |analyzer4_data<6> |   16.242|
user1<31>      |analyzer4_data<7> |   15.981|
---------------+------------------+---------+


Analysis completed Thu Dec  4 23:37:49 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 362 MB



