<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4312" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4312{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4312{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_4312{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_4312{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.01px;}
#t5_4312{left:359px;bottom:921px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_4312{left:69px;bottom:837px;letter-spacing:-0.13px;}
#t7_4312{left:69px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t8_4312{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_4312{left:69px;bottom:781px;letter-spacing:-0.15px;word-spacing:-0.82px;}
#ta_4312{left:69px;bottom:764px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tb_4312{left:69px;bottom:741px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tc_4312{left:69px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#td_4312{left:69px;bottom:707px;letter-spacing:-0.15px;word-spacing:-0.84px;}
#te_4312{left:69px;bottom:690px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_4312{left:69px;bottom:668px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tg_4312{left:69px;bottom:651px;letter-spacing:-0.18px;word-spacing:-0.95px;}
#th_4312{left:69px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_4312{left:69px;bottom:611px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_4312{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tk_4312{left:69px;bottom:577px;letter-spacing:-0.2px;word-spacing:-0.46px;}
#tl_4312{left:69px;bottom:554px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tm_4312{left:69px;bottom:538px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tn_4312{left:69px;bottom:515px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#to_4312{left:69px;bottom:480px;letter-spacing:-0.13px;}
#tp_4312{left:69px;bottom:457px;letter-spacing:-0.13px;}
#tq_4312{left:90px;bottom:438px;letter-spacing:-0.14px;}
#tr_4312{left:69px;bottom:402px;letter-spacing:-0.12px;}
#ts_4312{left:90px;bottom:383px;letter-spacing:-0.12px;}
#tt_4312{left:69px;bottom:347px;letter-spacing:-0.12px;}
#tu_4312{left:90px;bottom:328px;letter-spacing:-0.12px;}
#tv_4312{left:69px;bottom:292px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tw_4312{left:90px;bottom:273px;letter-spacing:-0.12px;}
#tx_4312{left:69px;bottom:237px;letter-spacing:-0.11px;}
#ty_4312{left:82px;bottom:218px;letter-spacing:-0.11px;}
#tz_4312{left:96px;bottom:200px;letter-spacing:-0.16px;}
#t10_4312{left:110px;bottom:182px;letter-spacing:-0.12px;}
#t11_4312{left:130px;bottom:163px;letter-spacing:-0.13px;}
#t12_4312{left:110px;bottom:145px;letter-spacing:-0.09px;}
#t13_4312{left:86px;bottom:127px;letter-spacing:-0.15px;}
#t14_4312{left:96px;bottom:108px;letter-spacing:-0.11px;}
#t15_4312{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t16_4312{left:78px;bottom:1048px;letter-spacing:-0.12px;}
#t17_4312{left:263px;bottom:1065px;letter-spacing:-0.15px;}
#t18_4312{left:321px;bottom:1065px;letter-spacing:-0.15px;}
#t19_4312{left:321px;bottom:1048px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1a_4312{left:321px;bottom:1031px;letter-spacing:-0.14px;}
#t1b_4312{left:395px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_4312{left:395px;bottom:1048px;letter-spacing:-0.11px;}
#t1d_4312{left:395px;bottom:1031px;letter-spacing:-0.12px;}
#t1e_4312{left:463px;bottom:1065px;letter-spacing:-0.13px;}
#t1f_4312{left:78px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_4312{left:78px;bottom:995px;letter-spacing:-0.15px;}
#t1h_4312{left:263px;bottom:1011px;letter-spacing:-0.19px;}
#t1i_4312{left:321px;bottom:1011px;letter-spacing:-0.17px;}
#t1j_4312{left:395px;bottom:1011px;letter-spacing:-0.11px;}
#t1k_4312{left:463px;bottom:1011px;letter-spacing:-0.11px;}
#t1l_4312{left:463px;bottom:995px;letter-spacing:-0.12px;}
#t1m_4312{left:463px;bottom:978px;letter-spacing:-0.12px;}
#t1n_4312{left:97px;bottom:900px;letter-spacing:-0.13px;}
#t1o_4312{left:216px;bottom:900px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1p_4312{left:391px;bottom:900px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1q_4312{left:560px;bottom:900px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1r_4312{left:685px;bottom:900px;letter-spacing:-0.11px;}
#t1s_4312{left:106px;bottom:875px;letter-spacing:-0.18px;}
#t1t_4312{left:238px;bottom:875px;letter-spacing:-0.19px;}
#t1u_4312{left:413px;bottom:875px;letter-spacing:-0.19px;}
#t1v_4312{left:582px;bottom:875px;letter-spacing:-0.11px;}
#t1w_4312{left:712px;bottom:875px;letter-spacing:-0.13px;word-spacing:0.01px;}

.s1_4312{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4312{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4312{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4312{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4312{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4312{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s7_4312{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_4312{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4312" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4312Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4312" style="-webkit-user-select: none;"><object width="935" height="1210" data="4312/4312.svg" type="image/svg+xml" id="pdf4312" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4312" class="t s1_4312">38-14 </span><span id="t2_4312" class="t s1_4312">Vol. 3D </span>
<span id="t3_4312" class="t s2_4312">INTEL® SGX INSTRUCTION REFERENCES </span>
<span id="t4_4312" class="t s3_4312">ENCLV—Execute an Enclave VMM Function of Specified Leaf Number </span>
<span id="t5_4312" class="t s4_4312">Instruction Operand Encoding </span>
<span id="t6_4312" class="t s5_4312">Description </span>
<span id="t7_4312" class="t s6_4312">The ENCLV instruction invokes the virtualization SGX leaf functions for managing enclaves in a virtualized environ- </span>
<span id="t8_4312" class="t s6_4312">ment. Software specifies the leaf function by setting the appropriate value in the register EAX as input. The regis- </span>
<span id="t9_4312" class="t s6_4312">ters RBX, RCX, and RDX have leaf-specific purpose, and may act as input, as output, or may be unused. In non 64- </span>
<span id="ta_4312" class="t s6_4312">bit mode, the instruction ignores upper 32 bits of the RAX register. </span>
<span id="tb_4312" class="t s6_4312">The ENCLV instruction produces an invalid-opcode exception (#UD) if CR0.PE = 0 or RFLAGS.VM = 1, if it is </span>
<span id="tc_4312" class="t s6_4312">executed in system-management mode (SMM), or not in VMX operation. Additionally, any attempt to execute the </span>
<span id="td_4312" class="t s6_4312">instruction when CPL &gt; 0 results in #UD. The instruction produces a general-protection exception (#GP) if CR0.PG </span>
<span id="te_4312" class="t s6_4312">= 0 or if an attempt is made to invoke an undefined leaf function. </span>
<span id="tf_4312" class="t s6_4312">Software in VMX root mode of operation can enable execution of the ENCLV instruction in VMX non-root mode by </span>
<span id="tg_4312" class="t s6_4312">setting enable ENCLV execution control in the VMCS. If enable ENCLV execution control in the VMCS is clear, execu- </span>
<span id="th_4312" class="t s6_4312">tion of the ENCLV instruction in VMX non-root mode results in #UD. </span>
<span id="ti_4312" class="t s6_4312">When execution of ENCLV instruction in VMX non-root mode is enabled, software in VMX root operation can inter- </span>
<span id="tj_4312" class="t s6_4312">cept the invocation of various ENCLV leaf functions in VMX non-root operation by setting the corresponding bits in </span>
<span id="tk_4312" class="t s6_4312">the ENCLV-exiting bitmap. </span>
<span id="tl_4312" class="t s6_4312">Addresses and operands are 32 bits in 32-bit mode (IA32_EFER.LMA == 0 || CS.L == 0) and are 64 bits in 64-bit </span>
<span id="tm_4312" class="t s6_4312">mode (IA32_EFER.LMA == 1 &amp;&amp; CS.L == 1). CS.D value has no impact on address calculation. </span>
<span id="tn_4312" class="t s6_4312">Segment override prefixes and address-size override prefixes are ignored, as is the REX prefix in 64-bit mode. </span>
<span id="to_4312" class="t s5_4312">Operation </span>
<span id="tp_4312" class="t s7_4312">IF TSX_ACTIVE </span>
<span id="tq_4312" class="t s7_4312">THEN GOTO TSX_ABORT_PROCESSING; FI; </span>
<span id="tr_4312" class="t s7_4312">IF CR0.PE = 0 or RFLAGS.VM = 1 or in SMM or CPUID.SGX_LEAF.0:EAX.OSS = 0 </span>
<span id="ts_4312" class="t s7_4312">THEN #UD; FI; </span>
<span id="tt_4312" class="t s7_4312">IF not in VMX Operation or (IA32_EFER.LMA = 1 and CS.L = 0) </span>
<span id="tu_4312" class="t s7_4312">THEN #UD; FI; </span>
<span id="tv_4312" class="t s7_4312">IF (CPL &gt; 0) </span>
<span id="tw_4312" class="t s7_4312">THEN #UD; FI; </span>
<span id="tx_4312" class="t s7_4312">IF in VMX non-root operation </span>
<span id="ty_4312" class="t s7_4312">IF “enable ENCLV exiting“ VM-execution control is 1 </span>
<span id="tz_4312" class="t s7_4312">THEN </span>
<span id="t10_4312" class="t s7_4312">IF EAX &lt; 63 and ENCLV_exiting_bitmap[EAX] = 1 or EAX&gt; 62 and ENCLV_exiting_bitmap[63] = 1 </span>
<span id="t11_4312" class="t s7_4312">THEN VM exit; </span>
<span id="t12_4312" class="t s7_4312">FI; </span>
<span id="t13_4312" class="t s7_4312">ELSE </span>
<span id="t14_4312" class="t s7_4312">#UD; FI; </span>
<span id="t15_4312" class="t s8_4312">Opcode/ </span>
<span id="t16_4312" class="t s8_4312">Instruction </span>
<span id="t17_4312" class="t s8_4312">Op/En </span><span id="t18_4312" class="t s8_4312">64/32 </span>
<span id="t19_4312" class="t s8_4312">bit Mode </span>
<span id="t1a_4312" class="t s8_4312">Support </span>
<span id="t1b_4312" class="t s8_4312">CPUID </span>
<span id="t1c_4312" class="t s8_4312">Feature </span>
<span id="t1d_4312" class="t s8_4312">Flag </span>
<span id="t1e_4312" class="t s8_4312">Description </span>
<span id="t1f_4312" class="t s7_4312">NP 0F 01 C0 </span>
<span id="t1g_4312" class="t s7_4312">ENCLV </span>
<span id="t1h_4312" class="t s7_4312">ZO </span><span id="t1i_4312" class="t s7_4312">V/V </span><span id="t1j_4312" class="t s7_4312">NA </span><span id="t1k_4312" class="t s7_4312">This instruction is used to execute privileged SGX leaf functions </span>
<span id="t1l_4312" class="t s7_4312">that are reserved for VMM use. They are used for managing the </span>
<span id="t1m_4312" class="t s7_4312">enclaves. </span>
<span id="t1n_4312" class="t s7_4312">Op/En </span><span id="t1o_4312" class="t s7_4312">Operand 1 </span><span id="t1p_4312" class="t s7_4312">Operand 2 </span><span id="t1q_4312" class="t s7_4312">Operand 3 </span><span id="t1r_4312" class="t s7_4312">Implicit Register Operands </span>
<span id="t1s_4312" class="t s7_4312">ZO </span><span id="t1t_4312" class="t s7_4312">NA </span><span id="t1u_4312" class="t s7_4312">NA </span><span id="t1v_4312" class="t s7_4312">NA </span><span id="t1w_4312" class="t s7_4312">See Section 38.3 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
