#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5600ce8df3b0 .scope module, "QC_LDPC_ENCODER_TEST_BENCH" "QC_LDPC_ENCODER_TEST_BENCH" 2 5;
 .timescale -9 -12;
v0x5600ce94b520_0 .net "clear_6bit_counter", 0 0, v0x5600ce900cc0_0;  1 drivers
v0x5600ce94b5e0_0 .net "clear_7bit_counter", 0 0, v0x5600ce903d90_0;  1 drivers
v0x5600ce94b6a0_0 .net "clear_SRAA", 0 0, v0x5600ce903e30_0;  1 drivers
v0x5600ce94b740_0 .var "clk", 0 0;
v0x5600ce94b7e0_0 .net "counter_6bit_out", 5 0, v0x5600ce9490e0_0;  1 drivers
v0x5600ce94b960_0 .net "counter_7bit_out", 6 0, v0x5600ce949730_0;  1 drivers
v0x5600ce94ba00_0 .net "done", 0 0, v0x5600ce929440_0;  1 drivers
v0x5600ce94baa0_0 .var/i "fptr", 31 0;
v0x5600ce94bb60_0 .net "generated_vector", 1407 0, L_0x5600ce94d300;  1 drivers
v0x5600ce94bcb0_0 .net "increment_6bit_counter", 0 0, v0x5600ce929500_0;  1 drivers
v0x5600ce94bd50_0 .var "info_bit", 0 0;
v0x5600ce94bdf0_0 .var "info_vector", 2126 0;
v0x5600ce94beb0_0 .var/i "iterator", 31 0;
v0x5600ce94bf90_0 .net "load_SRAA_reg", 0 0, v0x5600ce9295c0_0;  1 drivers
v0x5600ce94c030_0 .net "load_SRAA_shift_reg", 0 0, v0x5600ce929680_0;  1 drivers
v0x5600ce94c0d0_0 .var/i "scan_file", 31 0;
v0x5600ce94c1b0_0 .var "start", 0 0;
S_0x5600ce8e1c90 .scope module, "DUT_CONTROL_PATH" "QC_LDPC_ENCODER_CONTROL_PATH" 2 19, 3 5 0, S_0x5600ce8df3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clear_7bit_counter";
    .port_info 2 /OUTPUT 1 "clear_6bit_counter";
    .port_info 3 /OUTPUT 1 "increment_6bit_counter";
    .port_info 4 /OUTPUT 1 "load_SRAA_shift_reg";
    .port_info 5 /OUTPUT 1 "load_SRAA_reg";
    .port_info 6 /OUTPUT 1 "clear_SRAA";
    .port_info 7 /INPUT 7 "counter_7bit_out";
    .port_info 8 /INPUT 6 "counter_6bit_out";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "done";
P_0x5600ce850c40 .param/l "S0" 0 3 14, +C4<00000000000000000000000000000000>;
P_0x5600ce850c80 .param/l "S1" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x5600ce850cc0 .param/l "S2" 0 3 14, +C4<00000000000000000000000000000010>;
P_0x5600ce850d00 .param/l "S3" 0 3 14, +C4<00000000000000000000000000000011>;
P_0x5600ce850d40 .param/l "S4" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x5600ce850d80 .param/l "S5" 0 3 14, +C4<00000000000000000000000000000101>;
P_0x5600ce850dc0 .param/l "S6" 0 3 14, +C4<00000000000000000000000000000110>;
v0x5600ce9013b0_0 .var "NS", 2 0;
v0x5600ce901450_0 .var "PS", 2 0;
v0x5600ce900cc0_0 .var "clear_6bit_counter", 0 0;
v0x5600ce903d90_0 .var "clear_7bit_counter", 0 0;
v0x5600ce903e30_0 .var "clear_SRAA", 0 0;
v0x5600ce9036a0_0 .net "clk", 0 0, v0x5600ce94b740_0;  1 drivers
v0x5600ce906080_0 .net "counter_6bit_out", 5 0, v0x5600ce9490e0_0;  alias, 1 drivers
v0x5600ce929360_0 .net "counter_7bit_out", 6 0, v0x5600ce949730_0;  alias, 1 drivers
v0x5600ce929440_0 .var "done", 0 0;
v0x5600ce929500_0 .var "increment_6bit_counter", 0 0;
v0x5600ce9295c0_0 .var "load_SRAA_reg", 0 0;
v0x5600ce929680_0 .var "load_SRAA_shift_reg", 0 0;
v0x5600ce929740_0 .net "start", 0 0, v0x5600ce94c1b0_0;  1 drivers
E_0x5600ce84f610 .event edge, v0x5600ce901450_0, v0x5600ce929740_0, v0x5600ce906080_0, v0x5600ce929360_0;
E_0x5600ce84f770 .event posedge, v0x5600ce9036a0_0;
S_0x5600ce929960 .scope module, "DUT_DATA_PATH" "QC_LDPC_ENCODER_DATA_PATH" 2 18, 4 5 0, S_0x5600ce8df3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear_7bit_counter";
    .port_info 2 /INPUT 1 "clear_6bit_counter";
    .port_info 3 /INPUT 1 "increment_6bit_counter";
    .port_info 4 /INPUT 1 "load_SRAA_shift_reg";
    .port_info 5 /INPUT 1 "load_SRAA_reg";
    .port_info 6 /INPUT 1 "clear_SRAA";
    .port_info 7 /OUTPUT 7 "counter_7bit_out";
    .port_info 8 /OUTPUT 6 "counter_6bit_out";
    .port_info 9 /INPUT 1 "info_bit";
    .port_info 10 /OUTPUT 1408 "generated_vector";
v0x5600ce94aa40_0 .net "SRAA_in", 1407 0, v0x5600ce94a6f0_0;  1 drivers
v0x5600ce94ab00_0 .net "clear_6bit_counter", 0 0, v0x5600ce900cc0_0;  alias, 1 drivers
v0x5600ce94abf0_0 .net "clear_7bit_counter", 0 0, v0x5600ce903d90_0;  alias, 1 drivers
v0x5600ce94ace0_0 .net "clear_SRAA", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce94ad80_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce94ae70_0 .net "counter_6bit_out", 5 0, v0x5600ce9490e0_0;  alias, 1 drivers
v0x5600ce94af10_0 .net "counter_7bit_out", 6 0, v0x5600ce949730_0;  alias, 1 drivers
v0x5600ce94b000_0 .net "generated_vector", 1407 0, L_0x5600ce94d300;  alias, 1 drivers
v0x5600ce94b0e0_0 .net "increment_6bit_counter", 0 0, v0x5600ce929500_0;  alias, 1 drivers
v0x5600ce94b180_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  1 drivers
v0x5600ce94b220_0 .net "load_SRAA_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce94b2c0_0 .net "load_SRAA_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
L_0x5600ce94c250 .part v0x5600ce94a6f0_0, 1320, 88;
L_0x5600ce94c2f0 .part v0x5600ce94a6f0_0, 1232, 88;
L_0x5600ce94c3e0 .part v0x5600ce94a6f0_0, 1144, 88;
L_0x5600ce94c4d0 .part v0x5600ce94a6f0_0, 1056, 88;
L_0x5600ce94c5a0 .part v0x5600ce94a6f0_0, 968, 88;
L_0x5600ce94c690 .part v0x5600ce94a6f0_0, 880, 88;
L_0x5600ce94c7c0 .part v0x5600ce94a6f0_0, 792, 88;
L_0x5600ce94c8b0 .part v0x5600ce94a6f0_0, 704, 88;
L_0x5600ce94c9f0 .part v0x5600ce94a6f0_0, 616, 88;
L_0x5600ce94cae0 .part v0x5600ce94a6f0_0, 528, 88;
L_0x5600ce94cc30 .part v0x5600ce94a6f0_0, 440, 88;
L_0x5600ce94ccd0 .part v0x5600ce94a6f0_0, 352, 88;
L_0x5600ce94ce30 .part v0x5600ce94a6f0_0, 264, 88;
L_0x5600ce94cf20 .part v0x5600ce94a6f0_0, 176, 88;
L_0x5600ce94d090 .part v0x5600ce94a6f0_0, 88, 88;
L_0x5600ce94d180 .part v0x5600ce94a6f0_0, 0, 88;
LS_0x5600ce94d300_0_0 .concat8 [ 88 88 88 88], v0x5600ce92a9c0_0, v0x5600ce92c720_0, v0x5600ce92e6a0_0, v0x5600ce9303c0_0;
LS_0x5600ce94d300_0_4 .concat8 [ 88 88 88 88], v0x5600ce932410_0, v0x5600ce9340c0_0, v0x5600ce935e50_0, v0x5600ce937c50_0;
LS_0x5600ce94d300_0_8 .concat8 [ 88 88 88 88], v0x5600ce939eb0_0, v0x5600ce93bc20_0, v0x5600ce93de30_0, v0x5600ce93fc30_0;
LS_0x5600ce94d300_0_12 .concat8 [ 88 88 88 88], v0x5600ce941a30_0, v0x5600ce943830_0, v0x5600ce945630_0, v0x5600ce947430_0;
L_0x5600ce94d300 .concat8 [ 352 352 352 352], LS_0x5600ce94d300_0_0, LS_0x5600ce94d300_0_4, LS_0x5600ce94d300_0_8, LS_0x5600ce94d300_0_12;
S_0x5600ce929b10 .scope generate, "genblk1[1]" "genblk1[1]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce8efe10 .param/l "p" 0 4 22, +C4<01>;
S_0x5600ce929d50 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce929b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce92ab70_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce92ac80_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92ad40_0 .net "current_gi", 87 0, v0x5600ce92a3b0_0;  1 drivers
v0x5600ce92ade0_0 .net "in", 87 0, L_0x5600ce94d180;  1 drivers
v0x5600ce92aeb0_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce92afa0_0 .var/i "iterator", 31 0;
o0x7ff3f4a7a768 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce92b060_0 .net "load", 0 0, o0x7ff3f4a7a768;  0 drivers
v0x5600ce92b120_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce92b210_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92b2b0_0 .net "out", 87 0, v0x5600ce92a9c0_0;  1 drivers
v0x5600ce92b370_0 .var "reg_in", 87 0;
v0x5600ce92b410_0 .var "temp", 87 0;
E_0x5600ce84f8d0 .event edge, v0x5600ce92a3b0_0, v0x5600ce92aeb0_0, v0x5600ce92a9c0_0, v0x5600ce92b410_0;
S_0x5600ce929fe0 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce929d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce92a190_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92a250_0 .net "in", 87 0, L_0x5600ce94d180;  alias, 1 drivers
v0x5600ce92a310_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92a3b0_0 .var "out", 87 0;
S_0x5600ce92a4d0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce929d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce92a720_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce92a7e0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92a880_0 .net "in", 87 0, v0x5600ce92b370_0;  1 drivers
v0x5600ce92a920_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce92a9c0_0 .var "out", 87 0;
E_0x5600ce872b30 .event posedge, v0x5600ce903e30_0, v0x5600ce9036a0_0;
S_0x5600ce92b5b0 .scope generate, "genblk1[2]" "genblk1[2]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce92b7d0 .param/l "p" 0 4 22, +C4<010>;
S_0x5600ce92b890 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce92b5b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce92c8f0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce92ca40_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92cb00_0 .net "current_gi", 87 0, v0x5600ce92c0b0_0;  1 drivers
v0x5600ce92cbd0_0 .net "in", 87 0, L_0x5600ce94d090;  1 drivers
v0x5600ce92cca0_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce92cd40_0 .var/i "iterator", 31 0;
o0x7ff3f4a7abb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce92cde0_0 .net "load", 0 0, o0x7ff3f4a7abb8;  0 drivers
v0x5600ce92ce80_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce92cfb0_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92d170_0 .net "out", 87 0, v0x5600ce92c720_0;  1 drivers
v0x5600ce92d260_0 .var "reg_in", 87 0;
v0x5600ce92d330_0 .var "temp", 87 0;
E_0x5600ce92bb20 .event edge, v0x5600ce92c0b0_0, v0x5600ce92aeb0_0, v0x5600ce92c720_0, v0x5600ce92d330_0;
S_0x5600ce92bbb0 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce92b890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce92bdb0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92bf00_0 .net "in", 87 0, L_0x5600ce94d090;  alias, 1 drivers
v0x5600ce92bfe0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92c0b0_0 .var "out", 87 0;
S_0x5600ce92c220 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce92b890;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce92c450_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce92c4f0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92c5b0_0 .net "in", 87 0, v0x5600ce92d260_0;  1 drivers
v0x5600ce92c680_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce92c720_0 .var "out", 87 0;
S_0x5600ce92d510 .scope generate, "genblk1[3]" "genblk1[3]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce92ac30 .param/l "p" 0 4 22, +C4<011>;
S_0x5600ce92d760 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce92d510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce92e870_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce92e930_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92e9f0_0 .net "current_gi", 87 0, v0x5600ce92ded0_0;  1 drivers
v0x5600ce92eac0_0 .net "in", 87 0, L_0x5600ce94cf20;  1 drivers
v0x5600ce92eb90_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce92ecd0_0 .var/i "iterator", 31 0;
o0x7ff3f4a7b008 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce92ed70_0 .net "load", 0 0, o0x7ff3f4a7b008;  0 drivers
v0x5600ce92ee30_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce92eed0_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92ef70_0 .net "out", 87 0, v0x5600ce92e6a0_0;  1 drivers
v0x5600ce92f030_0 .var "reg_in", 87 0;
v0x5600ce92f0d0_0 .var "temp", 87 0;
E_0x5600ce92d9a0 .event edge, v0x5600ce92ded0_0, v0x5600ce92aeb0_0, v0x5600ce92e6a0_0, v0x5600ce92f0d0_0;
S_0x5600ce92da30 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce92d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce92dc60_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92dd20_0 .net "in", 87 0, L_0x5600ce94cf20;  alias, 1 drivers
v0x5600ce92de00_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92ded0_0 .var "out", 87 0;
S_0x5600ce92e040 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce92d760;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce92e2c0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce92e360_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92e530_0 .net "in", 87 0, v0x5600ce92f030_0;  1 drivers
v0x5600ce92e600_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce92e6a0_0 .var "out", 87 0;
S_0x5600ce92f2b0 .scope generate, "genblk1[4]" "genblk1[4]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce92f460 .param/l "p" 0 4 22, +C4<0100>;
S_0x5600ce92f540 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce92f2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce930590_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce930760_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce930820_0 .net "current_gi", 87 0, v0x5600ce92fd00_0;  1 drivers
v0x5600ce9308f0_0 .net "in", 87 0, L_0x5600ce94ce30;  1 drivers
v0x5600ce9309c0_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce930ab0_0 .var/i "iterator", 31 0;
o0x7ff3f4a7b458 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce930b50_0 .net "load", 0 0, o0x7ff3f4a7b458;  0 drivers
v0x5600ce930c10_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce930dc0_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce930f70_0 .net "out", 87 0, v0x5600ce9303c0_0;  1 drivers
v0x5600ce931030_0 .var "reg_in", 87 0;
v0x5600ce931100_0 .var "temp", 87 0;
E_0x5600ce92f7d0 .event edge, v0x5600ce92fd00_0, v0x5600ce92aeb0_0, v0x5600ce9303c0_0, v0x5600ce931100_0;
S_0x5600ce92f860 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce92f540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce92fa90_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce92fb50_0 .net "in", 87 0, L_0x5600ce94ce30;  alias, 1 drivers
v0x5600ce92fc30_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce92fd00_0 .var "out", 87 0;
S_0x5600ce92fe70 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce92f540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce9300f0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce930190_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce930250_0 .net "in", 87 0, v0x5600ce931030_0;  1 drivers
v0x5600ce930320_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce9303c0_0 .var "out", 87 0;
S_0x5600ce9312e0 .scope generate, "genblk1[5]" "genblk1[5]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce9314e0 .param/l "p" 0 4 22, +C4<0101>;
S_0x5600ce9315c0 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce9312e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce9325e0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce9326a0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce932760_0 .net "current_gi", 87 0, v0x5600ce931d50_0;  1 drivers
v0x5600ce932830_0 .net "in", 87 0, L_0x5600ce94ccd0;  1 drivers
v0x5600ce932900_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce9329f0_0 .var/i "iterator", 31 0;
o0x7ff3f4a7b8a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce932a90_0 .net "load", 0 0, o0x7ff3f4a7b8a8;  0 drivers
v0x5600ce932b50_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce932bf0_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce932c90_0 .net "out", 87 0, v0x5600ce932410_0;  1 drivers
v0x5600ce932d50_0 .var "reg_in", 87 0;
v0x5600ce932e20_0 .var "temp", 87 0;
E_0x5600ce931850 .event edge, v0x5600ce931d50_0, v0x5600ce92aeb0_0, v0x5600ce932410_0, v0x5600ce932e20_0;
S_0x5600ce9318e0 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce9315c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce931ae0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce931ba0_0 .net "in", 87 0, L_0x5600ce94ccd0;  alias, 1 drivers
v0x5600ce931c80_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce931d50_0 .var "out", 87 0;
S_0x5600ce931ec0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce9315c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce932140_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce9321e0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9322a0_0 .net "in", 87 0, v0x5600ce932d50_0;  1 drivers
v0x5600ce932370_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce932410_0 .var "out", 87 0;
S_0x5600ce933000 .scope generate, "genblk1[6]" "genblk1[6]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce92ec80 .param/l "p" 0 4 22, +C4<0110>;
S_0x5600ce933240 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce933000;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce934290_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce934350_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce934410_0 .net "current_gi", 87 0, v0x5600ce933a00_0;  1 drivers
v0x5600ce9344e0_0 .net "in", 87 0, L_0x5600ce94cc30;  1 drivers
v0x5600ce9345b0_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce9346a0_0 .var/i "iterator", 31 0;
o0x7ff3f4a7bcf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce934740_0 .net "load", 0 0, o0x7ff3f4a7bcf8;  0 drivers
v0x5600ce934800_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce9348a0_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce9349d0_0 .net "out", 87 0, v0x5600ce9340c0_0;  1 drivers
v0x5600ce934a90_0 .var "reg_in", 87 0;
v0x5600ce934b60_0 .var "temp", 87 0;
E_0x5600ce9334d0 .event edge, v0x5600ce933a00_0, v0x5600ce92aeb0_0, v0x5600ce9340c0_0, v0x5600ce934b60_0;
S_0x5600ce933560 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce933240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce933790_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce933850_0 .net "in", 87 0, L_0x5600ce94cc30;  alias, 1 drivers
v0x5600ce933930_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce933a00_0 .var "out", 87 0;
S_0x5600ce933b70 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce933240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce933df0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce933e90_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce933f50_0 .net "in", 87 0, v0x5600ce934a90_0;  1 drivers
v0x5600ce934020_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce9340c0_0 .var "out", 87 0;
S_0x5600ce934d40 .scope generate, "genblk1[7]" "genblk1[7]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce934ef0 .param/l "p" 0 4 22, +C4<0111>;
S_0x5600ce934fd0 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce934d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce936020_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce9360e0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9361a0_0 .net "current_gi", 87 0, v0x5600ce935790_0;  1 drivers
v0x5600ce936270_0 .net "in", 87 0, L_0x5600ce94cae0;  1 drivers
v0x5600ce936340_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce936430_0 .var/i "iterator", 31 0;
o0x7ff3f4a7c148 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce9364d0_0 .net "load", 0 0, o0x7ff3f4a7c148;  0 drivers
v0x5600ce936590_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce936630_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce936760_0 .net "out", 87 0, v0x5600ce935e50_0;  1 drivers
v0x5600ce936820_0 .var "reg_in", 87 0;
v0x5600ce9368f0_0 .var "temp", 87 0;
E_0x5600ce935260 .event edge, v0x5600ce935790_0, v0x5600ce92aeb0_0, v0x5600ce935e50_0, v0x5600ce9368f0_0;
S_0x5600ce9352f0 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce934fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce935520_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9355e0_0 .net "in", 87 0, L_0x5600ce94cae0;  alias, 1 drivers
v0x5600ce9356c0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce935790_0 .var "out", 87 0;
S_0x5600ce935900 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce934fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce935b80_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce935c20_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce935ce0_0 .net "in", 87 0, v0x5600ce936820_0;  1 drivers
v0x5600ce935db0_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce935e50_0 .var "out", 87 0;
S_0x5600ce936ad0 .scope generate, "genblk1[8]" "genblk1[8]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce936c80 .param/l "p" 0 4 22, +C4<01000>;
S_0x5600ce936d60 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce936ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce937e20_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce937ee0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce937fa0_0 .net "current_gi", 87 0, v0x5600ce937590_0;  1 drivers
v0x5600ce938070_0 .net "in", 87 0, L_0x5600ce94c9f0;  1 drivers
v0x5600ce938140_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce938230_0 .var/i "iterator", 31 0;
o0x7ff3f4a7c598 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce9382d0_0 .net "load", 0 0, o0x7ff3f4a7c598;  0 drivers
v0x5600ce938390_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce938640_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce938980_0 .net "out", 87 0, v0x5600ce937c50_0;  1 drivers
v0x5600ce938a40_0 .var "reg_in", 87 0;
v0x5600ce938b10_0 .var "temp", 87 0;
E_0x5600ce936ff0 .event edge, v0x5600ce937590_0, v0x5600ce92aeb0_0, v0x5600ce937c50_0, v0x5600ce938b10_0;
S_0x5600ce937080 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce936d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce937320_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9373e0_0 .net "in", 87 0, L_0x5600ce94c9f0;  alias, 1 drivers
v0x5600ce9374c0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce937590_0 .var "out", 87 0;
S_0x5600ce937700 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce936d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce937980_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce937a20_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce937ae0_0 .net "in", 87 0, v0x5600ce938a40_0;  1 drivers
v0x5600ce937bb0_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce937c50_0 .var "out", 87 0;
S_0x5600ce938cf0 .scope generate, "genblk1[9]" "genblk1[9]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce931490 .param/l "p" 0 4 22, +C4<01001>;
S_0x5600ce938fc0 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce938cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce93a080_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93a140_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93a200_0 .net "current_gi", 87 0, v0x5600ce9397f0_0;  1 drivers
v0x5600ce93a2d0_0 .net "in", 87 0, L_0x5600ce94c8b0;  1 drivers
v0x5600ce93a3a0_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce93a490_0 .var/i "iterator", 31 0;
o0x7ff3f4a7c9e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce93a530_0 .net "load", 0 0, o0x7ff3f4a7c9e8;  0 drivers
v0x5600ce93a5f0_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce93a690_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce93a730_0 .net "out", 87 0, v0x5600ce939eb0_0;  1 drivers
v0x5600ce93a7f0_0 .var "reg_in", 87 0;
v0x5600ce93a8c0_0 .var "temp", 87 0;
E_0x5600ce939250 .event edge, v0x5600ce9397f0_0, v0x5600ce92aeb0_0, v0x5600ce939eb0_0, v0x5600ce93a8c0_0;
S_0x5600ce9392e0 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce938fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce939580_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce939640_0 .net "in", 87 0, L_0x5600ce94c8b0;  alias, 1 drivers
v0x5600ce939720_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce9397f0_0 .var "out", 87 0;
S_0x5600ce939960 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce938fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce939be0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce939c80_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce939d40_0 .net "in", 87 0, v0x5600ce93a7f0_0;  1 drivers
v0x5600ce939e10_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce939eb0_0 .var "out", 87 0;
S_0x5600ce93aaa0 .scope generate, "genblk1[10]" "genblk1[10]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce93ac50 .param/l "p" 0 4 22, +C4<01010>;
S_0x5600ce93ad30 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce93aaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce93bdf0_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93beb0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93bf70_0 .net "current_gi", 87 0, v0x5600ce93b560_0;  1 drivers
v0x5600ce93c040_0 .net "in", 87 0, L_0x5600ce94c7c0;  1 drivers
v0x5600ce93c110_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce93c200_0 .var/i "iterator", 31 0;
o0x7ff3f4a7ce38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce93c2a0_0 .net "load", 0 0, o0x7ff3f4a7ce38;  0 drivers
v0x5600ce93c360_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce93c400_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce93c530_0 .net "out", 87 0, v0x5600ce93bc20_0;  1 drivers
v0x5600ce93c5f0_0 .var "reg_in", 87 0;
v0x5600ce93c6c0_0 .var "temp", 87 0;
E_0x5600ce93afc0 .event edge, v0x5600ce93b560_0, v0x5600ce92aeb0_0, v0x5600ce93bc20_0, v0x5600ce93c6c0_0;
S_0x5600ce93b050 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce93ad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce93b2f0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93b3b0_0 .net "in", 87 0, L_0x5600ce94c7c0;  alias, 1 drivers
v0x5600ce93b490_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce93b560_0 .var "out", 87 0;
S_0x5600ce93b6d0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce93ad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce93b950_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93b9f0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93bab0_0 .net "in", 87 0, v0x5600ce93c5f0_0;  1 drivers
v0x5600ce93bb80_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce93bc20_0 .var "out", 87 0;
S_0x5600ce93c8a0 .scope generate, "genblk1[11]" "genblk1[11]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce93ca50 .param/l "p" 0 4 22, +C4<01011>;
S_0x5600ce93cb30 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce93c8a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce93e000_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93e0c0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93e180_0 .net "current_gi", 87 0, v0x5600ce93d360_0;  1 drivers
v0x5600ce93e250_0 .net "in", 87 0, L_0x5600ce94c690;  1 drivers
v0x5600ce93e320_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce93e410_0 .var/i "iterator", 31 0;
o0x7ff3f4a7d288 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce93e4b0_0 .net "load", 0 0, o0x7ff3f4a7d288;  0 drivers
v0x5600ce93e570_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce93e610_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce93e740_0 .net "out", 87 0, v0x5600ce93de30_0;  1 drivers
v0x5600ce93e800_0 .var "reg_in", 87 0;
v0x5600ce93e8d0_0 .var "temp", 87 0;
E_0x5600ce93cdc0 .event edge, v0x5600ce93d360_0, v0x5600ce92aeb0_0, v0x5600ce93de30_0, v0x5600ce93e8d0_0;
S_0x5600ce93ce50 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce93cb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce93d0f0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93d1b0_0 .net "in", 87 0, L_0x5600ce94c690;  alias, 1 drivers
v0x5600ce93d290_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce93d360_0 .var "out", 87 0;
S_0x5600ce93d4d0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce93cb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce93d750_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93d7f0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93dcc0_0 .net "in", 87 0, v0x5600ce93e800_0;  1 drivers
v0x5600ce93dd90_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce93de30_0 .var "out", 87 0;
S_0x5600ce93eab0 .scope generate, "genblk1[12]" "genblk1[12]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce93ec60 .param/l "p" 0 4 22, +C4<01100>;
S_0x5600ce93ed40 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce93eab0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce93fe00_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93fec0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93ff80_0 .net "current_gi", 87 0, v0x5600ce93f570_0;  1 drivers
v0x5600ce940050_0 .net "in", 87 0, L_0x5600ce94c5a0;  1 drivers
v0x5600ce940120_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce940210_0 .var/i "iterator", 31 0;
o0x7ff3f4a7d6d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce9402b0_0 .net "load", 0 0, o0x7ff3f4a7d6d8;  0 drivers
v0x5600ce940370_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce940410_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce940540_0 .net "out", 87 0, v0x5600ce93fc30_0;  1 drivers
v0x5600ce940600_0 .var "reg_in", 87 0;
v0x5600ce9406d0_0 .var "temp", 87 0;
E_0x5600ce93efd0 .event edge, v0x5600ce93f570_0, v0x5600ce92aeb0_0, v0x5600ce93fc30_0, v0x5600ce9406d0_0;
S_0x5600ce93f060 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce93ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce93f300_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93f3c0_0 .net "in", 87 0, L_0x5600ce94c5a0;  alias, 1 drivers
v0x5600ce93f4a0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce93f570_0 .var "out", 87 0;
S_0x5600ce93f6e0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce93ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce93f960_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce93fa00_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce93fac0_0 .net "in", 87 0, v0x5600ce940600_0;  1 drivers
v0x5600ce93fb90_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce93fc30_0 .var "out", 87 0;
S_0x5600ce9408b0 .scope generate, "genblk1[13]" "genblk1[13]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce940a60 .param/l "p" 0 4 22, +C4<01101>;
S_0x5600ce940b40 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce9408b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce941c00_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce941cc0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce941d80_0 .net "current_gi", 87 0, v0x5600ce941370_0;  1 drivers
v0x5600ce941e50_0 .net "in", 87 0, L_0x5600ce94c4d0;  1 drivers
v0x5600ce941f20_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce942010_0 .var/i "iterator", 31 0;
o0x7ff3f4a7db28 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce9420b0_0 .net "load", 0 0, o0x7ff3f4a7db28;  0 drivers
v0x5600ce942170_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce942210_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce942340_0 .net "out", 87 0, v0x5600ce941a30_0;  1 drivers
v0x5600ce942400_0 .var "reg_in", 87 0;
v0x5600ce9424d0_0 .var "temp", 87 0;
E_0x5600ce940dd0 .event edge, v0x5600ce941370_0, v0x5600ce92aeb0_0, v0x5600ce941a30_0, v0x5600ce9424d0_0;
S_0x5600ce940e60 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce940b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce941100_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9411c0_0 .net "in", 87 0, L_0x5600ce94c4d0;  alias, 1 drivers
v0x5600ce9412a0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce941370_0 .var "out", 87 0;
S_0x5600ce9414e0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce940b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce941760_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce941800_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9418c0_0 .net "in", 87 0, v0x5600ce942400_0;  1 drivers
v0x5600ce941990_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce941a30_0 .var "out", 87 0;
S_0x5600ce9426b0 .scope generate, "genblk1[14]" "genblk1[14]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce942860 .param/l "p" 0 4 22, +C4<01110>;
S_0x5600ce942940 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce9426b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce943a00_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce943ac0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce943b80_0 .net "current_gi", 87 0, v0x5600ce943170_0;  1 drivers
v0x5600ce943c50_0 .net "in", 87 0, L_0x5600ce94c3e0;  1 drivers
v0x5600ce943d20_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce943e10_0 .var/i "iterator", 31 0;
o0x7ff3f4a7df78 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce943eb0_0 .net "load", 0 0, o0x7ff3f4a7df78;  0 drivers
v0x5600ce943f70_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce944010_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce944140_0 .net "out", 87 0, v0x5600ce943830_0;  1 drivers
v0x5600ce944200_0 .var "reg_in", 87 0;
v0x5600ce9442d0_0 .var "temp", 87 0;
E_0x5600ce942bd0 .event edge, v0x5600ce943170_0, v0x5600ce92aeb0_0, v0x5600ce943830_0, v0x5600ce9442d0_0;
S_0x5600ce942c60 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce942940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce942f00_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce942fc0_0 .net "in", 87 0, L_0x5600ce94c3e0;  alias, 1 drivers
v0x5600ce9430a0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce943170_0 .var "out", 87 0;
S_0x5600ce9432e0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce942940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce943560_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce943600_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9436c0_0 .net "in", 87 0, v0x5600ce944200_0;  1 drivers
v0x5600ce943790_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce943830_0 .var "out", 87 0;
S_0x5600ce9444b0 .scope generate, "genblk1[15]" "genblk1[15]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce944660 .param/l "p" 0 4 22, +C4<01111>;
S_0x5600ce944740 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce9444b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce945800_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce9458c0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce945980_0 .net "current_gi", 87 0, v0x5600ce944f70_0;  1 drivers
v0x5600ce945a50_0 .net "in", 87 0, L_0x5600ce94c2f0;  1 drivers
v0x5600ce945b20_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce945c10_0 .var/i "iterator", 31 0;
o0x7ff3f4a7e3c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce945cb0_0 .net "load", 0 0, o0x7ff3f4a7e3c8;  0 drivers
v0x5600ce945d70_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce945e10_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce945f40_0 .net "out", 87 0, v0x5600ce945630_0;  1 drivers
v0x5600ce946000_0 .var "reg_in", 87 0;
v0x5600ce9460d0_0 .var "temp", 87 0;
E_0x5600ce9449d0 .event edge, v0x5600ce944f70_0, v0x5600ce92aeb0_0, v0x5600ce945630_0, v0x5600ce9460d0_0;
S_0x5600ce944a60 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce944740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce944d00_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce944dc0_0 .net "in", 87 0, L_0x5600ce94c2f0;  alias, 1 drivers
v0x5600ce944ea0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce944f70_0 .var "out", 87 0;
S_0x5600ce9450e0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce944740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce945360_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce945400_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9454c0_0 .net "in", 87 0, v0x5600ce946000_0;  1 drivers
v0x5600ce945590_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce945630_0 .var "out", 87 0;
S_0x5600ce9462b0 .scope generate, "genblk1[16]" "genblk1[16]" 4 22, 4 22 0, S_0x5600ce929960;
 .timescale -9 -12;
P_0x5600ce946460 .param/l "p" 0 4 22, +C4<010000>;
S_0x5600ce946540 .scope module, "sraa_instance" "SRAA_88BIT" 4 24, 5 5 0, S_0x5600ce9462b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 88 "in";
    .port_info 5 /OUTPUT 88 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x5600ce947600_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce947ad0_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce947b90_0 .net "current_gi", 87 0, v0x5600ce946d70_0;  1 drivers
v0x5600ce947c60_0 .net "in", 87 0, L_0x5600ce94c250;  1 drivers
v0x5600ce947d30_0 .net "info_bit", 0 0, v0x5600ce94bd50_0;  alias, 1 drivers
v0x5600ce947e20_0 .var/i "iterator", 31 0;
o0x7ff3f4a7e818 .functor BUFZ 1, C4<z>; HiZ drive
v0x5600ce947ec0_0 .net "load", 0 0, o0x7ff3f4a7e818;  0 drivers
v0x5600ce947f80_0 .net "load_reg", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce948430_0 .net "load_shift_reg", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce948970_0 .net "out", 87 0, v0x5600ce947430_0;  1 drivers
v0x5600ce948a30_0 .var "reg_in", 87 0;
v0x5600ce948b00_0 .var "temp", 87 0;
E_0x5600ce9467d0 .event edge, v0x5600ce946d70_0, v0x5600ce92aeb0_0, v0x5600ce947430_0, v0x5600ce948b00_0;
S_0x5600ce946860 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_88BIT" 5 17, 6 5 0, S_0x5600ce946540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 88 "in";
    .port_info 3 /OUTPUT 88 "out";
v0x5600ce946b00_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce946bc0_0 .net "in", 87 0, L_0x5600ce94c250;  alias, 1 drivers
v0x5600ce946ca0_0 .net "load", 0 0, v0x5600ce929680_0;  alias, 1 drivers
v0x5600ce946d70_0 .var "out", 87 0;
S_0x5600ce946ee0 .scope module, "generate_final_output" "SHIFT_REGISTER_88_BIT" 5 18, 7 5 0, S_0x5600ce946540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 88 "in";
    .port_info 4 /OUTPUT 88 "out";
v0x5600ce947160_0 .net "clear", 0 0, v0x5600ce903e30_0;  alias, 1 drivers
v0x5600ce947200_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9472c0_0 .net "in", 87 0, v0x5600ce948a30_0;  1 drivers
v0x5600ce947390_0 .net "load", 0 0, v0x5600ce9295c0_0;  alias, 1 drivers
v0x5600ce947430_0 .var "out", 87 0;
S_0x5600ce948ce0 .scope module, "row_block_indicator" "COUNTER_6BIT" 4 17, 8 5 0, S_0x5600ce929960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "increment";
    .port_info 3 /OUTPUT 6 "count";
v0x5600ce948f50_0 .net "clear", 0 0, v0x5600ce900cc0_0;  alias, 1 drivers
v0x5600ce949040_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce9490e0_0 .var "count", 5 0;
v0x5600ce9491e0_0 .net "increment", 0 0, v0x5600ce929500_0;  alias, 1 drivers
E_0x5600ce887c80 .event posedge, v0x5600ce900cc0_0, v0x5600ce9036a0_0;
S_0x5600ce949300 .scope module, "row_indicator" "COUNTER_7BIT" 4 18, 9 5 0, S_0x5600ce929960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 7 "count";
v0x5600ce9495d0_0 .net "clear", 0 0, v0x5600ce903d90_0;  alias, 1 drivers
v0x5600ce949690_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce949730_0 .var "count", 6 0;
E_0x5600ce949550 .event posedge, v0x5600ce903d90_0, v0x5600ce9036a0_0;
S_0x5600ce949870 .scope module, "select_sraa_input" "G_MATRIX_MEMORY" 4 19, 10 5 0, S_0x5600ce929960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "sel";
    .port_info 2 /OUTPUT 1408 "out";
v0x5600ce949c50 .array "G_MEMORY", 38 0, 1407 0;
v0x5600ce94a350_0 .net "clk", 0 0, v0x5600ce94b740_0;  alias, 1 drivers
v0x5600ce94a410_0 .var "curr_row", 1407 0;
v0x5600ce94a4e0_0 .var/i "fptr", 31 0;
v0x5600ce94a5c0_0 .var/i "i", 31 0;
v0x5600ce94a6f0_0 .var "out", 1407 0;
v0x5600ce94a7d0_0 .var/i "scan_file", 31 0;
v0x5600ce94a8b0_0 .net "sel", 5 0, v0x5600ce9490e0_0;  alias, 1 drivers
v0x5600ce949c50_0 .array/port v0x5600ce949c50, 0;
v0x5600ce949c50_1 .array/port v0x5600ce949c50, 1;
v0x5600ce949c50_2 .array/port v0x5600ce949c50, 2;
E_0x5600ce949aa0/0 .event edge, v0x5600ce906080_0, v0x5600ce949c50_0, v0x5600ce949c50_1, v0x5600ce949c50_2;
v0x5600ce949c50_3 .array/port v0x5600ce949c50, 3;
v0x5600ce949c50_4 .array/port v0x5600ce949c50, 4;
v0x5600ce949c50_5 .array/port v0x5600ce949c50, 5;
v0x5600ce949c50_6 .array/port v0x5600ce949c50, 6;
E_0x5600ce949aa0/1 .event edge, v0x5600ce949c50_3, v0x5600ce949c50_4, v0x5600ce949c50_5, v0x5600ce949c50_6;
v0x5600ce949c50_7 .array/port v0x5600ce949c50, 7;
v0x5600ce949c50_8 .array/port v0x5600ce949c50, 8;
v0x5600ce949c50_9 .array/port v0x5600ce949c50, 9;
v0x5600ce949c50_10 .array/port v0x5600ce949c50, 10;
E_0x5600ce949aa0/2 .event edge, v0x5600ce949c50_7, v0x5600ce949c50_8, v0x5600ce949c50_9, v0x5600ce949c50_10;
v0x5600ce949c50_11 .array/port v0x5600ce949c50, 11;
v0x5600ce949c50_12 .array/port v0x5600ce949c50, 12;
v0x5600ce949c50_13 .array/port v0x5600ce949c50, 13;
v0x5600ce949c50_14 .array/port v0x5600ce949c50, 14;
E_0x5600ce949aa0/3 .event edge, v0x5600ce949c50_11, v0x5600ce949c50_12, v0x5600ce949c50_13, v0x5600ce949c50_14;
v0x5600ce949c50_15 .array/port v0x5600ce949c50, 15;
v0x5600ce949c50_16 .array/port v0x5600ce949c50, 16;
v0x5600ce949c50_17 .array/port v0x5600ce949c50, 17;
v0x5600ce949c50_18 .array/port v0x5600ce949c50, 18;
E_0x5600ce949aa0/4 .event edge, v0x5600ce949c50_15, v0x5600ce949c50_16, v0x5600ce949c50_17, v0x5600ce949c50_18;
v0x5600ce949c50_19 .array/port v0x5600ce949c50, 19;
v0x5600ce949c50_20 .array/port v0x5600ce949c50, 20;
v0x5600ce949c50_21 .array/port v0x5600ce949c50, 21;
v0x5600ce949c50_22 .array/port v0x5600ce949c50, 22;
E_0x5600ce949aa0/5 .event edge, v0x5600ce949c50_19, v0x5600ce949c50_20, v0x5600ce949c50_21, v0x5600ce949c50_22;
v0x5600ce949c50_23 .array/port v0x5600ce949c50, 23;
v0x5600ce949c50_24 .array/port v0x5600ce949c50, 24;
v0x5600ce949c50_25 .array/port v0x5600ce949c50, 25;
v0x5600ce949c50_26 .array/port v0x5600ce949c50, 26;
E_0x5600ce949aa0/6 .event edge, v0x5600ce949c50_23, v0x5600ce949c50_24, v0x5600ce949c50_25, v0x5600ce949c50_26;
v0x5600ce949c50_27 .array/port v0x5600ce949c50, 27;
v0x5600ce949c50_28 .array/port v0x5600ce949c50, 28;
v0x5600ce949c50_29 .array/port v0x5600ce949c50, 29;
v0x5600ce949c50_30 .array/port v0x5600ce949c50, 30;
E_0x5600ce949aa0/7 .event edge, v0x5600ce949c50_27, v0x5600ce949c50_28, v0x5600ce949c50_29, v0x5600ce949c50_30;
v0x5600ce949c50_31 .array/port v0x5600ce949c50, 31;
v0x5600ce949c50_32 .array/port v0x5600ce949c50, 32;
v0x5600ce949c50_33 .array/port v0x5600ce949c50, 33;
v0x5600ce949c50_34 .array/port v0x5600ce949c50, 34;
E_0x5600ce949aa0/8 .event edge, v0x5600ce949c50_31, v0x5600ce949c50_32, v0x5600ce949c50_33, v0x5600ce949c50_34;
v0x5600ce949c50_35 .array/port v0x5600ce949c50, 35;
v0x5600ce949c50_36 .array/port v0x5600ce949c50, 36;
v0x5600ce949c50_37 .array/port v0x5600ce949c50, 37;
v0x5600ce949c50_38 .array/port v0x5600ce949c50, 38;
E_0x5600ce949aa0/9 .event edge, v0x5600ce949c50_35, v0x5600ce949c50_36, v0x5600ce949c50_37, v0x5600ce949c50_38;
E_0x5600ce949aa0 .event/or E_0x5600ce949aa0/0, E_0x5600ce949aa0/1, E_0x5600ce949aa0/2, E_0x5600ce949aa0/3, E_0x5600ce949aa0/4, E_0x5600ce949aa0/5, E_0x5600ce949aa0/6, E_0x5600ce949aa0/7, E_0x5600ce949aa0/8, E_0x5600ce949aa0/9;
    .scope S_0x5600ce946860;
T_0 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce946ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5600ce946bc0_0;
    %assign/vec4 v0x5600ce946d70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5600ce946d70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce946d70_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce946d70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5600ce946ee0;
T_1 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce947160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce947430_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5600ce947390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5600ce9472c0_0;
    %assign/vec4 v0x5600ce947430_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5600ce946540;
T_2 ;
    %wait E_0x5600ce9467d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce947e20_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x5600ce947e20_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x5600ce947b90_0;
    %load/vec4 v0x5600ce947e20_0;
    %part/s 1;
    %load/vec4 v0x5600ce947d30_0;
    %and;
    %ix/getv/s 4, v0x5600ce947e20_0;
    %store/vec4 v0x5600ce948b00_0, 4, 1;
    %load/vec4 v0x5600ce948970_0;
    %load/vec4 v0x5600ce947e20_0;
    %part/s 1;
    %load/vec4 v0x5600ce948b00_0;
    %load/vec4 v0x5600ce947e20_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce947e20_0;
    %store/vec4 v0x5600ce948a30_0, 4, 1;
    %load/vec4 v0x5600ce947e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce947e20_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5600ce944a60;
T_3 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce944ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5600ce944dc0_0;
    %assign/vec4 v0x5600ce944f70_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5600ce944f70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce944f70_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce944f70_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5600ce9450e0;
T_4 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce945360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce945630_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5600ce945590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5600ce9454c0_0;
    %assign/vec4 v0x5600ce945630_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5600ce944740;
T_5 ;
    %wait E_0x5600ce9449d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce945c10_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5600ce945c10_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x5600ce945980_0;
    %load/vec4 v0x5600ce945c10_0;
    %part/s 1;
    %load/vec4 v0x5600ce945b20_0;
    %and;
    %ix/getv/s 4, v0x5600ce945c10_0;
    %store/vec4 v0x5600ce9460d0_0, 4, 1;
    %load/vec4 v0x5600ce945f40_0;
    %load/vec4 v0x5600ce945c10_0;
    %part/s 1;
    %load/vec4 v0x5600ce9460d0_0;
    %load/vec4 v0x5600ce945c10_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce945c10_0;
    %store/vec4 v0x5600ce946000_0, 4, 1;
    %load/vec4 v0x5600ce945c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce945c10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5600ce942c60;
T_6 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce9430a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5600ce942fc0_0;
    %assign/vec4 v0x5600ce943170_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5600ce943170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce943170_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce943170_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5600ce9432e0;
T_7 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce943560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce943830_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5600ce943790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5600ce9436c0_0;
    %assign/vec4 v0x5600ce943830_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5600ce942940;
T_8 ;
    %wait E_0x5600ce942bd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce943e10_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5600ce943e10_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5600ce943b80_0;
    %load/vec4 v0x5600ce943e10_0;
    %part/s 1;
    %load/vec4 v0x5600ce943d20_0;
    %and;
    %ix/getv/s 4, v0x5600ce943e10_0;
    %store/vec4 v0x5600ce9442d0_0, 4, 1;
    %load/vec4 v0x5600ce944140_0;
    %load/vec4 v0x5600ce943e10_0;
    %part/s 1;
    %load/vec4 v0x5600ce9442d0_0;
    %load/vec4 v0x5600ce943e10_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce943e10_0;
    %store/vec4 v0x5600ce944200_0, 4, 1;
    %load/vec4 v0x5600ce943e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce943e10_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5600ce940e60;
T_9 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce9412a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5600ce9411c0_0;
    %assign/vec4 v0x5600ce941370_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5600ce941370_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce941370_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce941370_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5600ce9414e0;
T_10 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce941760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce941a30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5600ce941990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5600ce9418c0_0;
    %assign/vec4 v0x5600ce941a30_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5600ce940b40;
T_11 ;
    %wait E_0x5600ce940dd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce942010_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5600ce942010_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x5600ce941d80_0;
    %load/vec4 v0x5600ce942010_0;
    %part/s 1;
    %load/vec4 v0x5600ce941f20_0;
    %and;
    %ix/getv/s 4, v0x5600ce942010_0;
    %store/vec4 v0x5600ce9424d0_0, 4, 1;
    %load/vec4 v0x5600ce942340_0;
    %load/vec4 v0x5600ce942010_0;
    %part/s 1;
    %load/vec4 v0x5600ce9424d0_0;
    %load/vec4 v0x5600ce942010_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce942010_0;
    %store/vec4 v0x5600ce942400_0, 4, 1;
    %load/vec4 v0x5600ce942010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce942010_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5600ce93f060;
T_12 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce93f4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x5600ce93f3c0_0;
    %assign/vec4 v0x5600ce93f570_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5600ce93f570_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce93f570_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce93f570_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5600ce93f6e0;
T_13 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce93f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce93fc30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5600ce93fb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5600ce93fac0_0;
    %assign/vec4 v0x5600ce93fc30_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5600ce93ed40;
T_14 ;
    %wait E_0x5600ce93efd0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce940210_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x5600ce940210_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_14.1, 5;
    %load/vec4 v0x5600ce93ff80_0;
    %load/vec4 v0x5600ce940210_0;
    %part/s 1;
    %load/vec4 v0x5600ce940120_0;
    %and;
    %ix/getv/s 4, v0x5600ce940210_0;
    %store/vec4 v0x5600ce9406d0_0, 4, 1;
    %load/vec4 v0x5600ce940540_0;
    %load/vec4 v0x5600ce940210_0;
    %part/s 1;
    %load/vec4 v0x5600ce9406d0_0;
    %load/vec4 v0x5600ce940210_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce940210_0;
    %store/vec4 v0x5600ce940600_0, 4, 1;
    %load/vec4 v0x5600ce940210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce940210_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5600ce93ce50;
T_15 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce93d290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x5600ce93d1b0_0;
    %assign/vec4 v0x5600ce93d360_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5600ce93d360_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce93d360_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce93d360_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5600ce93d4d0;
T_16 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce93d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce93de30_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5600ce93dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5600ce93dcc0_0;
    %assign/vec4 v0x5600ce93de30_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5600ce93cb30;
T_17 ;
    %wait E_0x5600ce93cdc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce93e410_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5600ce93e410_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_17.1, 5;
    %load/vec4 v0x5600ce93e180_0;
    %load/vec4 v0x5600ce93e410_0;
    %part/s 1;
    %load/vec4 v0x5600ce93e320_0;
    %and;
    %ix/getv/s 4, v0x5600ce93e410_0;
    %store/vec4 v0x5600ce93e8d0_0, 4, 1;
    %load/vec4 v0x5600ce93e740_0;
    %load/vec4 v0x5600ce93e410_0;
    %part/s 1;
    %load/vec4 v0x5600ce93e8d0_0;
    %load/vec4 v0x5600ce93e410_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce93e410_0;
    %store/vec4 v0x5600ce93e800_0, 4, 1;
    %load/vec4 v0x5600ce93e410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce93e410_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5600ce93b050;
T_18 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce93b490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x5600ce93b3b0_0;
    %assign/vec4 v0x5600ce93b560_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5600ce93b560_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce93b560_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce93b560_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5600ce93b6d0;
T_19 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce93b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce93bc20_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5600ce93bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5600ce93bab0_0;
    %assign/vec4 v0x5600ce93bc20_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5600ce93ad30;
T_20 ;
    %wait E_0x5600ce93afc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce93c200_0, 0, 32;
T_20.0 ;
    %load/vec4 v0x5600ce93c200_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.1, 5;
    %load/vec4 v0x5600ce93bf70_0;
    %load/vec4 v0x5600ce93c200_0;
    %part/s 1;
    %load/vec4 v0x5600ce93c110_0;
    %and;
    %ix/getv/s 4, v0x5600ce93c200_0;
    %store/vec4 v0x5600ce93c6c0_0, 4, 1;
    %load/vec4 v0x5600ce93c530_0;
    %load/vec4 v0x5600ce93c200_0;
    %part/s 1;
    %load/vec4 v0x5600ce93c6c0_0;
    %load/vec4 v0x5600ce93c200_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce93c200_0;
    %store/vec4 v0x5600ce93c5f0_0, 4, 1;
    %load/vec4 v0x5600ce93c200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce93c200_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5600ce9392e0;
T_21 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce939720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x5600ce939640_0;
    %assign/vec4 v0x5600ce9397f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5600ce9397f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce9397f0_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce9397f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5600ce939960;
T_22 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce939be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce939eb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5600ce939e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5600ce939d40_0;
    %assign/vec4 v0x5600ce939eb0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5600ce938fc0;
T_23 ;
    %wait E_0x5600ce939250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce93a490_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5600ce93a490_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x5600ce93a200_0;
    %load/vec4 v0x5600ce93a490_0;
    %part/s 1;
    %load/vec4 v0x5600ce93a3a0_0;
    %and;
    %ix/getv/s 4, v0x5600ce93a490_0;
    %store/vec4 v0x5600ce93a8c0_0, 4, 1;
    %load/vec4 v0x5600ce93a730_0;
    %load/vec4 v0x5600ce93a490_0;
    %part/s 1;
    %load/vec4 v0x5600ce93a8c0_0;
    %load/vec4 v0x5600ce93a490_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce93a490_0;
    %store/vec4 v0x5600ce93a7f0_0, 4, 1;
    %load/vec4 v0x5600ce93a490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce93a490_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5600ce937080;
T_24 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce9374c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x5600ce9373e0_0;
    %assign/vec4 v0x5600ce937590_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5600ce937590_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce937590_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce937590_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5600ce937700;
T_25 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce937980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce937c50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5600ce937bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x5600ce937ae0_0;
    %assign/vec4 v0x5600ce937c50_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5600ce936d60;
T_26 ;
    %wait E_0x5600ce936ff0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce938230_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x5600ce938230_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_26.1, 5;
    %load/vec4 v0x5600ce937fa0_0;
    %load/vec4 v0x5600ce938230_0;
    %part/s 1;
    %load/vec4 v0x5600ce938140_0;
    %and;
    %ix/getv/s 4, v0x5600ce938230_0;
    %store/vec4 v0x5600ce938b10_0, 4, 1;
    %load/vec4 v0x5600ce938980_0;
    %load/vec4 v0x5600ce938230_0;
    %part/s 1;
    %load/vec4 v0x5600ce938b10_0;
    %load/vec4 v0x5600ce938230_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce938230_0;
    %store/vec4 v0x5600ce938a40_0, 4, 1;
    %load/vec4 v0x5600ce938230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce938230_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5600ce9352f0;
T_27 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce9356c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x5600ce9355e0_0;
    %assign/vec4 v0x5600ce935790_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5600ce935790_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce935790_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce935790_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5600ce935900;
T_28 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce935b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce935e50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5600ce935db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x5600ce935ce0_0;
    %assign/vec4 v0x5600ce935e50_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5600ce934fd0;
T_29 ;
    %wait E_0x5600ce935260;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce936430_0, 0, 32;
T_29.0 ;
    %load/vec4 v0x5600ce936430_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_29.1, 5;
    %load/vec4 v0x5600ce9361a0_0;
    %load/vec4 v0x5600ce936430_0;
    %part/s 1;
    %load/vec4 v0x5600ce936340_0;
    %and;
    %ix/getv/s 4, v0x5600ce936430_0;
    %store/vec4 v0x5600ce9368f0_0, 4, 1;
    %load/vec4 v0x5600ce936760_0;
    %load/vec4 v0x5600ce936430_0;
    %part/s 1;
    %load/vec4 v0x5600ce9368f0_0;
    %load/vec4 v0x5600ce936430_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce936430_0;
    %store/vec4 v0x5600ce936820_0, 4, 1;
    %load/vec4 v0x5600ce936430_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce936430_0, 0, 32;
    %jmp T_29.0;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5600ce933560;
T_30 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce933930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x5600ce933850_0;
    %assign/vec4 v0x5600ce933a00_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5600ce933a00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce933a00_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce933a00_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5600ce933b70;
T_31 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce933df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce9340c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5600ce934020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x5600ce933f50_0;
    %assign/vec4 v0x5600ce9340c0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5600ce933240;
T_32 ;
    %wait E_0x5600ce9334d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce9346a0_0, 0, 32;
T_32.0 ;
    %load/vec4 v0x5600ce9346a0_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_32.1, 5;
    %load/vec4 v0x5600ce934410_0;
    %load/vec4 v0x5600ce9346a0_0;
    %part/s 1;
    %load/vec4 v0x5600ce9345b0_0;
    %and;
    %ix/getv/s 4, v0x5600ce9346a0_0;
    %store/vec4 v0x5600ce934b60_0, 4, 1;
    %load/vec4 v0x5600ce9349d0_0;
    %load/vec4 v0x5600ce9346a0_0;
    %part/s 1;
    %load/vec4 v0x5600ce934b60_0;
    %load/vec4 v0x5600ce9346a0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce9346a0_0;
    %store/vec4 v0x5600ce934a90_0, 4, 1;
    %load/vec4 v0x5600ce9346a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce9346a0_0, 0, 32;
    %jmp T_32.0;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x5600ce9318e0;
T_33 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce931c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5600ce931ba0_0;
    %assign/vec4 v0x5600ce931d50_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5600ce931d50_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce931d50_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce931d50_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5600ce931ec0;
T_34 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce932140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce932410_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5600ce932370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x5600ce9322a0_0;
    %assign/vec4 v0x5600ce932410_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5600ce9315c0;
T_35 ;
    %wait E_0x5600ce931850;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce9329f0_0, 0, 32;
T_35.0 ;
    %load/vec4 v0x5600ce9329f0_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_35.1, 5;
    %load/vec4 v0x5600ce932760_0;
    %load/vec4 v0x5600ce9329f0_0;
    %part/s 1;
    %load/vec4 v0x5600ce932900_0;
    %and;
    %ix/getv/s 4, v0x5600ce9329f0_0;
    %store/vec4 v0x5600ce932e20_0, 4, 1;
    %load/vec4 v0x5600ce932c90_0;
    %load/vec4 v0x5600ce9329f0_0;
    %part/s 1;
    %load/vec4 v0x5600ce932e20_0;
    %load/vec4 v0x5600ce9329f0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce9329f0_0;
    %store/vec4 v0x5600ce932d50_0, 4, 1;
    %load/vec4 v0x5600ce9329f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce9329f0_0, 0, 32;
    %jmp T_35.0;
T_35.1 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x5600ce92f860;
T_36 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce92fc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x5600ce92fb50_0;
    %assign/vec4 v0x5600ce92fd00_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5600ce92fd00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce92fd00_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce92fd00_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5600ce92fe70;
T_37 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce9300f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce9303c0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5600ce930320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x5600ce930250_0;
    %assign/vec4 v0x5600ce9303c0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5600ce92f540;
T_38 ;
    %wait E_0x5600ce92f7d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce930ab0_0, 0, 32;
T_38.0 ;
    %load/vec4 v0x5600ce930ab0_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_38.1, 5;
    %load/vec4 v0x5600ce930820_0;
    %load/vec4 v0x5600ce930ab0_0;
    %part/s 1;
    %load/vec4 v0x5600ce9309c0_0;
    %and;
    %ix/getv/s 4, v0x5600ce930ab0_0;
    %store/vec4 v0x5600ce931100_0, 4, 1;
    %load/vec4 v0x5600ce930f70_0;
    %load/vec4 v0x5600ce930ab0_0;
    %part/s 1;
    %load/vec4 v0x5600ce931100_0;
    %load/vec4 v0x5600ce930ab0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce930ab0_0;
    %store/vec4 v0x5600ce931030_0, 4, 1;
    %load/vec4 v0x5600ce930ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce930ab0_0, 0, 32;
    %jmp T_38.0;
T_38.1 ;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x5600ce92da30;
T_39 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce92de00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x5600ce92dd20_0;
    %assign/vec4 v0x5600ce92ded0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5600ce92ded0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce92ded0_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce92ded0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5600ce92e040;
T_40 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce92e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce92e6a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5600ce92e600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x5600ce92e530_0;
    %assign/vec4 v0x5600ce92e6a0_0, 0;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5600ce92d760;
T_41 ;
    %wait E_0x5600ce92d9a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce92ecd0_0, 0, 32;
T_41.0 ;
    %load/vec4 v0x5600ce92ecd0_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_41.1, 5;
    %load/vec4 v0x5600ce92e9f0_0;
    %load/vec4 v0x5600ce92ecd0_0;
    %part/s 1;
    %load/vec4 v0x5600ce92eb90_0;
    %and;
    %ix/getv/s 4, v0x5600ce92ecd0_0;
    %store/vec4 v0x5600ce92f0d0_0, 4, 1;
    %load/vec4 v0x5600ce92ef70_0;
    %load/vec4 v0x5600ce92ecd0_0;
    %part/s 1;
    %load/vec4 v0x5600ce92f0d0_0;
    %load/vec4 v0x5600ce92ecd0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce92ecd0_0;
    %store/vec4 v0x5600ce92f030_0, 4, 1;
    %load/vec4 v0x5600ce92ecd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce92ecd0_0, 0, 32;
    %jmp T_41.0;
T_41.1 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x5600ce92bbb0;
T_42 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce92bfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x5600ce92bf00_0;
    %assign/vec4 v0x5600ce92c0b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5600ce92c0b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce92c0b0_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce92c0b0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5600ce92c220;
T_43 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce92c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce92c720_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5600ce92c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x5600ce92c5b0_0;
    %assign/vec4 v0x5600ce92c720_0, 0;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5600ce92b890;
T_44 ;
    %wait E_0x5600ce92bb20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce92cd40_0, 0, 32;
T_44.0 ;
    %load/vec4 v0x5600ce92cd40_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_44.1, 5;
    %load/vec4 v0x5600ce92cb00_0;
    %load/vec4 v0x5600ce92cd40_0;
    %part/s 1;
    %load/vec4 v0x5600ce92cca0_0;
    %and;
    %ix/getv/s 4, v0x5600ce92cd40_0;
    %store/vec4 v0x5600ce92d330_0, 4, 1;
    %load/vec4 v0x5600ce92d170_0;
    %load/vec4 v0x5600ce92cd40_0;
    %part/s 1;
    %load/vec4 v0x5600ce92d330_0;
    %load/vec4 v0x5600ce92cd40_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce92cd40_0;
    %store/vec4 v0x5600ce92d260_0, 4, 1;
    %load/vec4 v0x5600ce92cd40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce92cd40_0, 0, 32;
    %jmp T_44.0;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x5600ce929fe0;
T_45 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce92a310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x5600ce92a250_0;
    %assign/vec4 v0x5600ce92a3b0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5600ce92a3b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5600ce92a3b0_0;
    %parti/s 87, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600ce92a3b0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5600ce92a4d0;
T_46 ;
    %wait E_0x5600ce872b30;
    %load/vec4 v0x5600ce92a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 88;
    %assign/vec4 v0x5600ce92a9c0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5600ce92a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x5600ce92a880_0;
    %assign/vec4 v0x5600ce92a9c0_0, 0;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5600ce929d50;
T_47 ;
    %wait E_0x5600ce84f8d0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce92afa0_0, 0, 32;
T_47.0 ;
    %load/vec4 v0x5600ce92afa0_0;
    %cmpi/s 87, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_47.1, 5;
    %load/vec4 v0x5600ce92ad40_0;
    %load/vec4 v0x5600ce92afa0_0;
    %part/s 1;
    %load/vec4 v0x5600ce92aeb0_0;
    %and;
    %ix/getv/s 4, v0x5600ce92afa0_0;
    %store/vec4 v0x5600ce92b410_0, 4, 1;
    %load/vec4 v0x5600ce92b2b0_0;
    %load/vec4 v0x5600ce92afa0_0;
    %part/s 1;
    %load/vec4 v0x5600ce92b410_0;
    %load/vec4 v0x5600ce92afa0_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5600ce92afa0_0;
    %store/vec4 v0x5600ce92b370_0, 4, 1;
    %load/vec4 v0x5600ce92afa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600ce92afa0_0, 0, 32;
    %jmp T_47.0;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x5600ce948ce0;
T_48 ;
    %wait E_0x5600ce887c80;
    %load/vec4 v0x5600ce948f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5600ce9490e0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5600ce9491e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5600ce9490e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5600ce9490e0_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5600ce949300;
T_49 ;
    %wait E_0x5600ce949550;
    %load/vec4 v0x5600ce9495d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5600ce949730_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5600ce949730_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5600ce949730_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5600ce949870;
T_50 ;
    %vpi_func 10 17 "$fopen" 32, "G_MATRIX_ROWS.txt", "r" {0 0 0};
    %store/vec4 v0x5600ce94a4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600ce94a5c0_0, 0, 32;
T_50.0 ;
    %load/vec4 v0x5600ce94a5c0_0;
    %cmpi/s 39, 0, 32;
    %jmp/0xz T_50.1, 5;
    %vpi_func 10 19 "$fscanf" 32, v0x5600ce94a4e0_0, "%1408b\012", v0x5600ce94a410_0 {0 0 0};
    %store/vec4 v0x5600ce94a7d0_0, 0, 32;
    %load/vec4 v0x5600ce94a410_0;
    %ix/getv/s 4, v0x5600ce94a5c0_0;
    %store/vec4a v0x5600ce949c50, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5600ce94a5c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5600ce94a5c0_0, 0, 32;
    %jmp T_50.0;
T_50.1 ;
    %vpi_call 10 22 "$fclose", v0x5600ce94a4e0_0 {0 0 0};
    %end;
    .thread T_50;
    .scope S_0x5600ce949870;
T_51 ;
    %wait E_0x5600ce949aa0;
    %load/vec4 v0x5600ce94a8b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5600ce949c50, 4;
    %store/vec4 v0x5600ce94a6f0_0, 0, 1408;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x5600ce8e1c90;
T_52 ;
    %wait E_0x5600ce84f770;
    %load/vec4 v0x5600ce9013b0_0;
    %assign/vec4 v0x5600ce901450_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5600ce8e1c90;
T_53 ;
    %wait E_0x5600ce84f610;
    %load/vec4 v0x5600ce901450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce900cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce9295c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929440_0, 0, 1;
    %jmp T_53.8;
T_53.0 ;
    %delay 2000, 0;
    %load/vec4 v0x5600ce929740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.9, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce900cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce903e30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
T_53.9 ;
    %jmp T_53.8;
T_53.1 ;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce900cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce9295c0_0, 0, 1;
    %jmp T_53.8;
T_53.2 ;
    %delay 2000, 0;
    %load/vec4 v0x5600ce906080_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_53.11, 4;
    %load/vec4 v0x5600ce929360_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_53.13, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929500_0, 0, 1;
T_53.13 ;
    %jmp T_53.12;
T_53.11 ;
    %load/vec4 v0x5600ce929360_0;
    %pad/u 32;
    %cmpi/e 86, 0, 32;
    %jmp/0xz  T_53.15, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929500_0, 0, 1;
T_53.15 ;
T_53.12 ;
    %jmp T_53.8;
T_53.3 ;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %jmp T_53.8;
T_53.4 ;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %jmp T_53.8;
T_53.5 ;
    %delay 2000, 0;
    %load/vec4 v0x5600ce906080_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_53.17, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce900cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %jmp T_53.18;
T_53.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
T_53.18 ;
    %jmp T_53.8;
T_53.6 ;
    %delay 2000, 0;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5600ce9013b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce929440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce900cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce9295c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce903e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce929500_0, 0, 1;
    %jmp T_53.8;
T_53.8 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x5600ce8df3b0;
T_54 ;
    %vpi_func 2 22 "$fopen" 32, "information_vector.txt", "r" {0 0 0};
    %store/vec4 v0x5600ce94baa0_0, 0, 32;
    %vpi_func 2 23 "$fscanf" 32, v0x5600ce94baa0_0, "%2127b", v0x5600ce94bdf0_0 {0 0 0};
    %store/vec4 v0x5600ce94c0d0_0, 0, 32;
    %vpi_call 2 24 "$fclose", v0x5600ce94baa0_0 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x5600ce8df3b0;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce94b740_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x5600ce8df3b0;
T_56 ;
    %delay 5000, 0;
    %load/vec4 v0x5600ce94b740_0;
    %inv;
    %store/vec4 v0x5600ce94b740_0, 0, 1;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5600ce8df3b0;
T_57 ;
    %vpi_call 2 31 "$dumpfile", "QC_LDPC_ENCODER.vcd" {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5600ce8df3b0 {0 0 0};
    %vpi_call 2 33 "$monitor", $time, ": Last 1408 Bits of Code Word = %1408b", v0x5600ce94bb60_0 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600ce94c1b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600ce94c1b0_0, 0, 1;
    %pushi/vec4 2126, 0, 32;
    %store/vec4 v0x5600ce94beb0_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x5600ce94beb0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_57.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x5600ce94bdf0_0;
    %load/vec4 v0x5600ce94beb0_0;
    %part/s 1;
    %store/vec4 v0x5600ce94bd50_0, 0, 1;
    %load/vec4 v0x5600ce94beb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5600ce94beb0_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %delay 100000000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_57;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "QC_LDPC_ENCODER_TEST_BENCH.v";
    "QC_LDPC_CONTROL_PATH.v";
    "QC_LDPC_DATA_PATH.v";
    "SRAA_88BIT.v";
    "CYCLIC_SHIFT_REGISTER_88BIT.v";
    "SHIFT_REGISTER_88BIT.v";
    "COUNTER_6BIT.v";
    "COUNTER_7BIT.v";
    "G_MATRIX_MEMORY.v";
