# Reading pref.tcl
# //  ModelSim SE-64 2020.4 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {run_behav_compile.tcl}
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap work ./work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap usim C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/usim 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap adc_e2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/adc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ddc_e2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/ddc_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap dll_e2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/dll_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_lane C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/hsstlp_lane 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap hsstlp_pll C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/hsstlp_pll 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iolhr_dft C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/iolhr_dft 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e1 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/ipal_e1 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap ipal_e2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/ipal_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap iserdes_e2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/iserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap oserdes_e2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/oserdes_e2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap pciegen2 C:/_Project/Verilog_AXI4/ddr_axi_test/pango_sim_libraries/pciegen2 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:18:31 on Mar 21,2025
# vlog -reportprogress 300 -work work "+incdir+C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/example_design/bench/mem" "+define+IPS_DDR_SPEEDUP_SIM" "+define+RTL_SIM" "+define+den4096Mb" "+define+x16" "+define+sg25E" -sv C:/_Project/Verilog_AXI4/ddr3_read.v C:/_Project/Verilog_AXI4/slave_ddr3.v C:/_Project/Verilog_AXI4/ddr3_write.v C:/_Project/Verilog_AXI4/ddr3_top.v C:/_Project/Verilog_AXI4/slave_axi_async.v C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v C:/_Project/Verilog_AXI4/udp/crc32_d8.v C:/_Project/Verilog_AXI4/udp/udp_rx.v C:/_Project/Verilog_AXI4/udp/udp_tx.v C:/_Project/Verilog_AXI4/udp/rgmii_rx.v C:/_Project/Verilog_AXI4/udp/rgmii_tx.v C:/_Project/Verilog_AXI4/udp/gmii_to_rgmii.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_read/rtl/ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_read/rtl/ipm2l_sdpram_v1_10_fifo_ddr3_read.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_read/rtl/ipm2l_fifo_v1_10_fifo_ddr3_read.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_read/fifo_ddr3_read.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write/rtl/ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write/rtl/ipm2l_sdpram_v1_10_fifo_ddr3_write.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write/rtl/ipm2l_fifo_v1_10_fifo_ddr3_write.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write/fifo_ddr3_write.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write_strb/rtl/ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write_strb/rtl/ipm2l_sdpram_v1_10_fifo_ddr3_write_strb.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write_strb/rtl/ipm2l_fifo_v1_10_fifo_ddr3_write_strb.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/fifo_ddr3_write_strb/fifo_ddr3_write_strb.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ips2l_rst_sync_v1_3.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_wrlvl_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_wrcal_v1_7.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_wdata_path_adj_v1_10.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_upcal_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_training_ctrl_v1_11.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_slice_rddata_align_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_reset_ctrl_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_rdcal_v1_10.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_main_ctrl_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_init_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_info_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_gatecal_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_gate_update_ctrl_v1_11.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_eyecal_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_drift_ctrl_v1_11.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dqsi_rdel_cal_v1_15.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dqs_rddata_align_v1_12.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dqs_gate_coarse_cal_v1_12.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dll_update_ctrl_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_dfi_v1_3.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_gpll_phase_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_wrlvl_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_wrcal_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_v1_15.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_data_slice_dqs_gate_cal_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_cpd_ctrl_v1_3.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_cpd_lock_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_control_path_adj_v1_10.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_calib_top_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_calib_mux_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_rst_debounce_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_rst_clk_phase_adj_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/ddrphy/ips2l_ddrphy_check_ppll_out_sync_point_v1_14.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/pll/ips2l_ddrphy_gpll_v1_3.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/pll/ips2l_ddrphy_ppll_v1_0.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_bresp_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_cmd_align_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_cmd_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_bresp_buf_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_buf_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_channel_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_cmd_arb_v1_5a.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_dec_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_mc_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_rdata_align_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_rdata_arrange_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_axi_wdata_align_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_rddata_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_rdata_align_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_wdata_align_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_wdata_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_ui_axi_v1_5a.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/axi/ips2l_mcdq_reg_fifo2_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/distributed_fifo/ips2l_distributed_fifo_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_ctr_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/distributed_fifo/rtl/ips2l_distributed_fifo_v1_0_distributed_fifo_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/distributed_fifo/rtl/ips2l_distributed_sdpram_v1_0_distributed_fifo_v1_0.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_apb_cross_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_calib_delay_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_cfg_apb_v1_5a.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_bm_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_rowaddr_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_sm_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcd_top_v1_8.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_back_ctrl_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_buf_v1_8b.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_out_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dcp_top_v1_8b.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_dfi_v1_7a.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_lp_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_mac_top_v1_8b.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_mpr_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_mrs_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_prefetch_fifo_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_rdatapath_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_wdatapath_v1_8.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_wdp_align_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/ips2l_mcdq_wdp_dcp_v1_6.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_com_timing_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_timing_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_tfaw_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_act_pass_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_act2wr_pass_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_pre_pass_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_rd_pass_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_ref_pass_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_timing_wr_pass_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/sim_lib/mcdq/mac/syn_mod/ips2l_mcdq_trc_timing_v1_5.vp C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/axi_ddr3.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/axi_ddr3_ddrphy_top.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/mcdq/axi_ddr3_mcdq_wrapper_v1_9.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_addr_fifo/rtl/ipm2l_fifo_ctrl_v1_1_async_addr_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_addr_fifo/rtl/ipm2l_sdpram_v1_10_async_addr_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_addr_fifo/rtl/ipm2l_fifo_v1_10_async_addr_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_addr_fifo/async_addr_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_wr_data_fifo/rtl/ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_wr_data_fifo/rtl/ipm2l_sdpram_v1_10_async_wr_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_wr_data_fifo/rtl/ipm2l_fifo_v1_10_async_wr_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_wr_data_fifo/async_wr_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_rd_data_fifo/rtl/ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_rd_data_fifo/rtl/ipm2l_sdpram_v1_10_async_rd_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_rd_data_fifo/rtl/ipm2l_fifo_v1_10_async_rd_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/async_rd_data_fifo/async_rd_data_fifo.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_wr/rtl/ipm2l_fifo_ctrl_v1_1_udp_fifo_wr.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_wr/rtl/ipm2l_sdpram_v1_10_udp_fifo_wr.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_wr/rtl/ipm2l_fifo_v1_10_udp_fifo_wr.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_wr/udp_fifo_wr.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/clk_phase/clk_phase.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_rd/rtl/ipm2l_fifo_ctrl_v1_1_udp_fifo_rd.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_rd/rtl/ipm2l_sdpram_v1_10_udp_fifo_rd.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_rd/rtl/ipm2l_fifo_v1_10_udp_fifo_rd.v C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_rd/udp_fifo_rd.v C:/_Project/Verilog_AXI4/mem/ddr3.v C:/_Project/Verilog_AXI4/mem/ddr3_parameters.vh C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v C:/_Project/Verilog_AXI4/udp_tb/udp_model.v 
# -- Compiling module ddr3_read
# -- Compiling module slave_ddr3
# -- Compiling module ddr3_write
# -- Compiling module ddr3_top
# -- Compiling module slave_axi_async
# -- Compiling module axi_udp_cmd
# -- Compiling module crc32_d8
# -- Compiling module udp_rx
# -- Compiling module udp_tx
# -- Compiling module rgmii_rx
# -- Compiling module rgmii_tx
# -- Compiling module gmii_to_rgmii
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_read
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_read
# -- Compiling module fifo_ddr3_read
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write
# -- Compiling module fifo_ddr3_write
# -- Compiling module ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb
# -- Compiling module ipm2l_sdpram_v1_10_fifo_ddr3_write_strb
# -- Compiling module ipm2l_fifo_v1_10_fifo_ddr3_write_strb
# -- Compiling module fifo_ddr3_write_strb
# -- Compiling module ips2l_rst_sync_v1_3
# -- Compiling module ips2l_ddrphy_gpll_v1_3
# -- Compiling module ips2l_ddrphy_ppll_v1_0
# -- Compiling module axi_ddr3
# -- Compiling module axi_ddr3_ddrphy_top
# -- Compiling module axi_ddr3_mcdq_wrapper_v1_9
# -- Compiling module axi_ddr3_slice_top_v1_15
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_addr_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_addr_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_addr_fifo
# -- Compiling module async_addr_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_wr_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_wr_data_fifo
# -- Compiling module async_wr_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo
# -- Compiling module ipm2l_sdpram_v1_10_async_rd_data_fifo
# -- Compiling module ipm2l_fifo_v1_10_async_rd_data_fifo
# -- Compiling module async_rd_data_fifo
# -- Compiling module ipm2l_fifo_ctrl_v1_1_udp_fifo_wr
# -- Compiling module ipm2l_sdpram_v1_10_udp_fifo_wr
# -- Compiling module ipm2l_fifo_v1_10_udp_fifo_wr
# -- Compiling module udp_fifo_wr
# -- Compiling module clk_phase
# -- Compiling module ipm2l_fifo_ctrl_v1_1_udp_fifo_rd
# -- Compiling module ipm2l_sdpram_v1_10_udp_fifo_rd
# -- Compiling module ipm2l_fifo_v1_10_udp_fifo_rd
# -- Compiling module udp_fifo_rd
# -- Compiling module ddr3
# -- Compiling package ddr3_parameters_vh_unit
# -- Compiling package udp_axi_ddr_tb_top_v_unit
# -- Compiling module udp_axi_ddr_top
# -- Compiling module udp_model
# 
# Top level modules:
# 	crc32_d8
# 	udp_rx
# 	udp_tx
# 	gmii_to_rgmii
# 	udp_axi_ddr_top
# End time: 12:18:37 on Mar 21,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# do {run_behav_simulate.tcl}
# vsim -voptargs=""+acc"" -L work -L usim -L adc_e2 -L ddc_e2 -L dll_e2 -L hsstlp_lane -L hsstlp_pll -L iolhr_dft -L ipal_e1 -L ipal_e2 -L iserdes_e2 -L oserdes_e2 -L pciegen2 udp_axi_ddr_top usim.GTP_GRS 
# Start time: 12:18:41 on Mar 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_OSERDES_E2.v(692): (vopt-2241) Connection width does not match width of port 'ts_ctrl'. The port definition is at: ./oserdes_e2_source_codes/oserdes_e2_iolhr_ol.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(740): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(739): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(397): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(395): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(394): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v(393): (vopt-2241) Connection width does not match width of port 'ldo_ctrl'. The port definition is at: ./ddc_e2_source_codes/ddc_e2_dly_chain.vp(23).
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca0'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1275): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2685) [TFMPC] - Too few port connections for 'u_tserdes_ca1'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1317): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ck'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1362): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2685) [TFMPC] - Too few port connections for 'u_iodelay_dq'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1421): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_odt'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1458): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_odt'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1482): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_csn'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1518): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_csn'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1542): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_rasn'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1578): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_rasn'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1602): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_casn'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1638): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_casn'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1662): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_wen'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1697): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_wen'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1721): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_cke'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1757): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_cke'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1781): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_addr'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1823): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_addr'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1847): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2685) [TFMPC] - Too few port connections for 'u_oserdes_ba'.  Expected 20, found 18.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TERM_FB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1888): (vopt-2718) [TFMPC] - Missing connection for port 'TFB'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2685) [TFMPC] - Too few port connections for 'u_odelay_ba'.  Expected 5, found 4.
# ** Warning: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/axi_ddr3/rtl/ddrphy/axi_ddr3_slice_top_v1_15.v(1912): (vopt-2718) [TFMPC] - Missing connection for port 'EN_N'.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v(207): (vopt-2685) [TFMPC] - Too few port connections for 'u_sync_fifo_2048x32b_rd'.  Expected 12, found 8.
# ** Warning: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v(207): (vopt-2718) [TFMPC] - Missing connection for port 'rd_water_level'.
# ** Warning: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v(207): (vopt-2718) [TFMPC] - Missing connection for port 'rd_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v(207): (vopt-2718) [TFMPC] - Missing connection for port 'wr_water_level'.
# ** Warning: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v(207): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(172): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write'.  Expected 10, found 9.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(172): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(188): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_write_strb'.  Expected 10, found 6.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'rd_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_write.v(188): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_write(fast)".
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(80): (vopt-2685) [TFMPC] - Too few port connections for 'async_wr_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(80): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(80): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(124): (vopt-2685) [TFMPC] - Too few port connections for 'async_rd_addr_fifo_inst'.  Expected 12, found 10.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(124): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(124): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(167): (vopt-2685) [TFMPC] - Too few port connections for 'async_wr_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(210): (vopt-2685) [TFMPC] - Too few port connections for 'async_rd_data_fifo_inst'.  Expected 12, found 10.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(210): (vopt-2718) [TFMPC] - Missing connection for port 'almost_empty'.
# ** Warning: C:/_Project/Verilog_AXI4/slave_axi_async.v(210): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_read.v(167): (vopt-2685) [TFMPC] - Too few port connections for 'fifo_ddr3_read'.  Expected 10, found 8.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_read.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'almost_full'.
# ** Warning: C:/_Project/Verilog_AXI4/ddr3_read.v(167): (vopt-2718) [TFMPC] - Missing connection for port 'wr_full'.
# ** Note: (vopt-143) Recognized 1 FSM in module "ddr3_read(fast)".
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Warning: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DRM36K_E1.v(746): (vopt-2250) Function "mem_read_a" has no return value assignment.
# ** Note: (vopt-143) Recognized 2 FSMs in module "GTP_DDC_E2(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=183.
# Loading sv_std.std
# Loading work.udp_axi_ddr_tb_top_v_unit(fast)
# Loading work.udp_axi_ddr_top(fast)
# Loading work.udp_model(fast)
# Loading work.axi_udp_cmd(fast)
# Loading work.udp_fifo_wr(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_wr(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_wr(fast)
# Loading usim.GTP_DRM36K_E1(fast)
# Loading usim.GTP_DRM36K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_wr(fast)
# Loading work.udp_fifo_rd(fast)
# Loading work.ipm2l_fifo_v1_10_udp_fifo_rd(fast)
# Loading work.ipm2l_sdpram_v1_10_udp_fifo_rd(fast)
# Loading usim.GTP_DRM36K_E1(fast__2)
# Loading usim.GTP_DRM36K_E1(fast__3)
# Loading work.ipm2l_fifo_ctrl_v1_1_udp_fifo_rd(fast)
# Loading work.slave_ddr3(fast)
# Loading work.slave_axi_async(fast)
# Loading work.async_addr_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_addr_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_addr_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_addr_fifo(fast)
# Loading work.async_wr_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_wr_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_wr_data_fifo(fast)
# Loading usim.GTP_DRM36K_E1(fast__4)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_wr_data_fifo(fast)
# Loading work.async_rd_data_fifo(fast)
# Loading work.ipm2l_fifo_v1_10_async_rd_data_fifo(fast)
# Loading work.ipm2l_sdpram_v1_10_async_rd_data_fifo(fast)
# Loading usim.GTP_DRM18K_E1(fast__1)
# Loading work.ipm2l_fifo_ctrl_v1_1_async_rd_data_fifo(fast)
# Loading work.ddr3_read(fast)
# Loading work.fifo_ddr3_read(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_read(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_read(fast)
# Loading usim.GTP_DRM36K_E1(fast__5)
# Loading usim.GTP_DRM36K_E1(fast__6)
# Loading usim.GTP_DRM36K_E1(fast__7)
# Loading usim.GTP_DRM36K_E1(fast__8)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_read(fast)
# Loading work.ddr3_write(fast)
# Loading work.fifo_ddr3_write(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write(fast)
# Loading usim.GTP_DRM36K_E1(fast__9)
# Loading usim.GTP_DRM36K_E1(fast__10)
# Loading usim.GTP_DRM36K_E1(fast__11)
# Loading usim.GTP_DRM36K_E1(fast__12)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write(fast)
# Loading work.fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_fifo_v1_10_fifo_ddr3_write_strb(fast)
# Loading work.ipm2l_sdpram_v1_10_fifo_ddr3_write_strb(fast)
# Loading usim.GTP_DRM18K_E1(fast__2)
# Loading work.ipm2l_fifo_ctrl_v1_1_fifo_ddr3_write_strb(fast)
# Loading work.ddr3_top(fast)
# Loading work.axi_ddr3(fast)
# Loading work.ips2l_rst_sync_v1_3(fast)
# Loading work.axi_ddr3_mcdq_wrapper_v1_9(fast)
# Loading work.axi_ddr3_ddrphy_top(fast)
# Loading usim.GTP_CLKBUFM(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__1)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast)
# Loading usim.GTP_GPLL(fast)
# Loading usim.GTP_CLKBUFG(fast)
# Loading work.ips2l_ddrphy_gpll_v1_3(fast__1)
# Loading usim.GTP_GPLL(fast__1)
# Loading usim.GTP_CLKPD(fast)
# Loading work.ips2l_rst_sync_v1_3(fast__2)
# Loading work.axi_ddr3_slice_top_v1_15(fast)
# Loading usim.GTP_CLKBUFR(fast)
# Loading work.ips2l_ddrphy_ppll_v1_0(fast)
# Loading usim.GTP_PPLL(fast)
# Loading usim.GTP_IOCLKDIV_E3(fast)
# Loading usim.GTP_DDC_E2(fast)
# Loading usim.GTP_DLL_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast)
# Loading usim.GTP_OSERDES_E2(fast__1)
# Loading usim.GTP_IOBUFCO(fast)
# Loading usim.GTP_IODELAY_E2(fast)
# Loading usim.GTP_ISERDES_E2(fast)
# Loading usim.GTP_GRS(fast__1)
# Loading usim.GTP_IOBUF(fast)
# Loading usim.GTP_OUTBUFT(fast)
# Loading usim.GTP_OUTBUFTCO(fast)
# Loading work.ddr3(fast)
# Loading usim.GTP_GRS(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'wr_water_level'. The port definition is at: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_wr/udp_fifo_wr.v(26).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/axi_udp_cmd_inst/u_sync_fifo_2048x33b_wr File: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'rd_water_level'. The port definition is at: C:/_Project/Verilog_AXI4/ddr_axi_test/ipcore/udp_fifo_wr/udp_fifo_wr.v(34).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/axi_udp_cmd_inst/u_sync_fifo_2048x33b_wr File: C:/_Project/Verilog_AXI4/udp/axi_udp_cmd.v Line: 162
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3]/ddrphy_data_slice/<protected>/<protected>/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[0]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[1]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain0 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 393
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain1 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 394
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain2 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 395
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain3 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 397
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain4 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 739
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'ldo_ctrl'. The port definition is at: nofile(23).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/u_slave_ddr3/ddr3_top_inst/axi_ddr3_inst/u_ddrphy_top/ddrphy_slice_top/i_ca_group/genblk1[2]/u_ddc_ca/dly_chain5 File: C:/pango/PDS_2022.2-SP6.4/arch/vendor/pango/verilog/simulation/GTP_DDC_E2.v Line: 740
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[0]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'rst_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(97).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(98).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ck_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(99).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cke'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(100).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cs_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(101).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'ras_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(102).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'cas_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(103).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'we_n'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(104).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (3) does not match connection size (6) for port 'ba'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(106).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (15) does not match connection size (30) for port 'addr'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(107).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'odt'. The port definition is at: C:/_Project/Verilog_AXI4/mem/ddr3.v(112).
#    Time: 0 fs  Iteration: 0  Instance: /udp_axi_ddr_top/i_mem[1]/mem_core File: C:/_Project/Verilog_AXI4/udp_axi_ddr_tb_top.v Line: 243
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030101 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# IPSpecCheck: 04030130 ipm2l_flex_sdpram parameter setting error !!!: c_WR_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030132 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 36K
# IPSpecCheck: 04030103 ipm2l_flex_sdpram parameter setting error !!!: c_RD_ADDR_WIDTH must between 9-20 when DRM Resource is 18K
# End time: 12:32:02 on Mar 21,2025, Elapsed time: 0:13:21
# Errors: 0, Warnings: 249
