#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 15 02:29:09 2020
# Process ID: 30397
# Current directory: /home/gsaied/Desktop/old_rtl/fire2_3_expand_1
# Command line: vivado -mode tcl -source synth.tcl
# Log file: /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/vivado.log
# Journal file: /home/gsaied/Desktop/old_rtl/fire2_3_expand_1/vivado.jou
#-----------------------------------------------------------
source synth.tcl
# read_verilog -sv [ glob *.sv ] 
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire2_3_expand_1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30406 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1425.730 ; gain = 54.000 ; free physical = 2042 ; free virtual = 5559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_3_expand_1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:10]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 16 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:70]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:221]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:222]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire2_expand1.sv:2]
	Parameter bias_reg_0 bound to: 386 - type: integer 
	Parameter bias_reg_1 bound to: -1 - type: integer 
	Parameter bias_reg_2 bound to: 0 - type: integer 
	Parameter bias_reg_3 bound to: 666 - type: integer 
	Parameter bias_reg_4 bound to: -22 - type: integer 
	Parameter bias_reg_5 bound to: -19 - type: integer 
	Parameter bias_reg_6 bound to: 99 - type: integer 
	Parameter bias_reg_7 bound to: 0 - type: integer 
	Parameter bias_reg_8 bound to: 0 - type: integer 
	Parameter bias_reg_9 bound to: 145 - type: integer 
	Parameter bias_reg_10 bound to: -116 - type: integer 
	Parameter bias_reg_11 bound to: 183 - type: integer 
	Parameter bias_reg_12 bound to: 464 - type: integer 
	Parameter bias_reg_13 bound to: 851 - type: integer 
	Parameter bias_reg_14 bound to: 0 - type: integer 
	Parameter bias_reg_15 bound to: 0 - type: integer 
	Parameter bias_reg_16 bound to: 0 - type: integer 
	Parameter bias_reg_17 bound to: 722 - type: integer 
	Parameter bias_reg_18 bound to: 0 - type: integer 
	Parameter bias_reg_19 bound to: 463 - type: integer 
	Parameter bias_reg_20 bound to: -1 - type: integer 
	Parameter bias_reg_21 bound to: 0 - type: integer 
	Parameter bias_reg_22 bound to: -141 - type: integer 
	Parameter bias_reg_23 bound to: 0 - type: integer 
	Parameter bias_reg_24 bound to: 332 - type: integer 
	Parameter bias_reg_25 bound to: 0 - type: integer 
	Parameter bias_reg_26 bound to: -78 - type: integer 
	Parameter bias_reg_27 bound to: 143 - type: integer 
	Parameter bias_reg_28 bound to: 82 - type: integer 
	Parameter bias_reg_29 bound to: 0 - type: integer 
	Parameter bias_reg_30 bound to: 0 - type: integer 
	Parameter bias_reg_31 bound to: 380 - type: integer 
	Parameter bias_reg_32 bound to: 0 - type: integer 
	Parameter bias_reg_33 bound to: 0 - type: integer 
	Parameter bias_reg_34 bound to: 0 - type: integer 
	Parameter bias_reg_35 bound to: 113 - type: integer 
	Parameter bias_reg_36 bound to: -29 - type: integer 
	Parameter bias_reg_37 bound to: -1 - type: integer 
	Parameter bias_reg_38 bound to: 267 - type: integer 
	Parameter bias_reg_39 bound to: 0 - type: integer 
	Parameter bias_reg_40 bound to: -42 - type: integer 
	Parameter bias_reg_41 bound to: 0 - type: integer 
	Parameter bias_reg_42 bound to: 0 - type: integer 
	Parameter bias_reg_43 bound to: 53 - type: integer 
	Parameter bias_reg_44 bound to: 0 - type: integer 
	Parameter bias_reg_45 bound to: 0 - type: integer 
	Parameter bias_reg_46 bound to: 0 - type: integer 
	Parameter bias_reg_47 bound to: -1 - type: integer 
	Parameter bias_reg_48 bound to: 205 - type: integer 
	Parameter bias_reg_49 bound to: -2 - type: integer 
	Parameter bias_reg_50 bound to: 0 - type: integer 
	Parameter bias_reg_51 bound to: 0 - type: integer 
	Parameter bias_reg_52 bound to: 0 - type: integer 
	Parameter bias_reg_53 bound to: 580 - type: integer 
	Parameter bias_reg_54 bound to: 0 - type: integer 
	Parameter bias_reg_55 bound to: 263 - type: integer 
	Parameter bias_reg_56 bound to: 0 - type: integer 
	Parameter bias_reg_57 bound to: 21 - type: integer 
	Parameter bias_reg_58 bound to: 0 - type: integer 
	Parameter bias_reg_59 bound to: 0 - type: integer 
	Parameter bias_reg_60 bound to: 217 - type: integer 
	Parameter bias_reg_61 bound to: -187 - type: integer 
	Parameter bias_reg_62 bound to: 0 - type: integer 
	Parameter bias_reg_63 bound to: 1114 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire2_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire3_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire3_expand1.sv:2]
	Parameter bias_parameter_0 bound to: -321 - type: integer 
	Parameter bias_parameter_1 bound to: 290 - type: integer 
	Parameter bias_parameter_2 bound to: 714 - type: integer 
	Parameter bias_parameter_3 bound to: 1169 - type: integer 
	Parameter bias_parameter_4 bound to: 154 - type: integer 
	Parameter bias_parameter_5 bound to: -130 - type: integer 
	Parameter bias_parameter_6 bound to: 541 - type: integer 
	Parameter bias_parameter_7 bound to: 296 - type: integer 
	Parameter bias_parameter_8 bound to: 60 - type: integer 
	Parameter bias_parameter_9 bound to: 381 - type: integer 
	Parameter bias_parameter_10 bound to: -642 - type: integer 
	Parameter bias_parameter_11 bound to: 58 - type: integer 
	Parameter bias_parameter_12 bound to: 862 - type: integer 
	Parameter bias_parameter_13 bound to: 430 - type: integer 
	Parameter bias_parameter_14 bound to: 68 - type: integer 
	Parameter bias_parameter_15 bound to: 515 - type: integer 
	Parameter bias_parameter_16 bound to: -14 - type: integer 
	Parameter bias_parameter_17 bound to: 31 - type: integer 
	Parameter bias_parameter_18 bound to: -17 - type: integer 
	Parameter bias_parameter_19 bound to: 8 - type: integer 
	Parameter bias_parameter_20 bound to: 243 - type: integer 
	Parameter bias_parameter_21 bound to: 368 - type: integer 
	Parameter bias_parameter_22 bound to: 130 - type: integer 
	Parameter bias_parameter_23 bound to: 128 - type: integer 
	Parameter bias_parameter_24 bound to: 1080 - type: integer 
	Parameter bias_parameter_25 bound to: 192 - type: integer 
	Parameter bias_parameter_26 bound to: 218 - type: integer 
	Parameter bias_parameter_27 bound to: 156 - type: integer 
	Parameter bias_parameter_28 bound to: 390 - type: integer 
	Parameter bias_parameter_29 bound to: 153 - type: integer 
	Parameter bias_parameter_30 bound to: 646 - type: integer 
	Parameter bias_parameter_31 bound to: 98 - type: integer 
	Parameter bias_parameter_32 bound to: 0 - type: integer 
	Parameter bias_parameter_33 bound to: 224 - type: integer 
	Parameter bias_parameter_34 bound to: -40 - type: integer 
	Parameter bias_parameter_35 bound to: -84 - type: integer 
	Parameter bias_parameter_36 bound to: -84 - type: integer 
	Parameter bias_parameter_37 bound to: 925 - type: integer 
	Parameter bias_parameter_38 bound to: 440 - type: integer 
	Parameter bias_parameter_39 bound to: 205 - type: integer 
	Parameter bias_parameter_40 bound to: 265 - type: integer 
	Parameter bias_parameter_41 bound to: 58 - type: integer 
	Parameter bias_parameter_42 bound to: -117 - type: integer 
	Parameter bias_parameter_43 bound to: -104 - type: integer 
	Parameter bias_parameter_44 bound to: -41 - type: integer 
	Parameter bias_parameter_45 bound to: 196 - type: integer 
	Parameter bias_parameter_46 bound to: -161 - type: integer 
	Parameter bias_parameter_47 bound to: 226 - type: integer 
	Parameter bias_parameter_48 bound to: 306 - type: integer 
	Parameter bias_parameter_49 bound to: 275 - type: integer 
	Parameter bias_parameter_50 bound to: 382 - type: integer 
	Parameter bias_parameter_51 bound to: 133 - type: integer 
	Parameter bias_parameter_52 bound to: -136 - type: integer 
	Parameter bias_parameter_53 bound to: 416 - type: integer 
	Parameter bias_parameter_54 bound to: 448 - type: integer 
	Parameter bias_parameter_55 bound to: -55 - type: integer 
	Parameter bias_parameter_56 bound to: 709 - type: integer 
	Parameter bias_parameter_57 bound to: -132 - type: integer 
	Parameter bias_parameter_58 bound to: -150 - type: integer 
	Parameter bias_parameter_59 bound to: -58 - type: integer 
	Parameter bias_parameter_60 bound to: 608 - type: integer 
	Parameter bias_parameter_61 bound to: 588 - type: integer 
	Parameter bias_parameter_62 bound to: -183 - type: integer 
	Parameter bias_parameter_63 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire3_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire3_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:205]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:112]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:242]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_expand1' (5#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire2_3_expand_1' (6#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1492.480 ; gain = 120.750 ; free physical = 2025 ; free virtual = 5546
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.480 ; gain = 120.750 ; free physical = 2032 ; free virtual = 5553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1492.480 ; gain = 120.750 ; free physical = 2032 ; free virtual = 5553
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx690tffg1157-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2017.730 ; gain = 0.000 ; free physical = 1565 ; free virtual = 5087
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.730 ; gain = 0.000 ; free physical = 1563 ; free virtual = 5084
Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2018.730 ; gain = 1.000 ; free physical = 1563 ; free virtual = 5084
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.730 ; gain = 647.000 ; free physical = 1682 ; free virtual = 5199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.730 ; gain = 647.000 ; free physical = 1682 ; free virtual = 5199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2018.730 ; gain = 647.000 ; free physical = 1680 ; free virtual = 5201
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_37" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_38" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_39" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_40" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_41" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_42" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_43" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_44" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_45" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_46" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_47" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_48" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_49" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_50" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_51" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_52" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_53" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_54" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_55" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_56" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_57" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_58" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_59" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_60" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_61" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_62" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_63" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_64" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2018.730 ; gain = 647.000 ; free physical = 1668 ; free virtual = 5186
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 259   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  17 Input     16 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 65    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_3_expand_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	               16 Bit    Registers := 259   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 65    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom_fire2_expand1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module rom_fire3_expand1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][1]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][3]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][4]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][6]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][9] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][10]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][0]' (FD) to 'biasing_wire_reg[62][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][3]' (FD) to 'biasing_wire_reg[62][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][6]' (FD) to 'biasing_wire_reg[62][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][8]' (FD) to 'biasing_wire_reg[62][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][9]' (FD) to 'biasing_wire_reg[62][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][10]' (FD) to 'biasing_wire_reg[62][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][11]' (FD) to 'biasing_wire_reg[62][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][12]' (FD) to 'biasing_wire_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][13]' (FD) to 'biasing_wire_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][14]' (FD) to 'biasing_wire_reg[62][15]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][15]' (FD) to 'biasing_wire_reg[62][16]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][16]' (FD) to 'biasing_wire_reg[62][17]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][17]' (FD) to 'biasing_wire_reg[62][18]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][18]' (FD) to 'biasing_wire_reg[62][19]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][19]' (FD) to 'biasing_wire_reg[62][20]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][20]' (FD) to 'biasing_wire_reg[62][21]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][21]' (FD) to 'biasing_wire_reg[62][22]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][22]' (FD) to 'biasing_wire_reg[62][23]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][23]' (FD) to 'biasing_wire_reg[62][24]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][24]' (FD) to 'biasing_wire_reg[62][25]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][25]' (FD) to 'biasing_wire_reg[62][26]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][26]' (FD) to 'biasing_wire_reg[62][27]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][27]' (FD) to 'biasing_wire_reg[62][28]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][28]' (FD) to 'biasing_wire_reg[62][29]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][29]' (FD) to 'biasing_wire_reg[62][30]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][30]' (FD) to 'biasing_wire_reg[62][31]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][31]' (FD) to 'biasing_wire_reg[61][3]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][0]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[61][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][3]' (FD) to 'biasing_wire_reg[60][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[61][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][8]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[61][9] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][10]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][11]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][12]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][13]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][14]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][15]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][16]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][17]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][18]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][19]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][20]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][21]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][22]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][23]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][24]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][25]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][26]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][27]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][28]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][29]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][30]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][31]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][0]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[60][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[60][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][3]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][4]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][5]' (FD) to 'biasing_wire_reg[60][9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[60][6] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][7]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[60][8] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][9]' (FD) to 'biasing_wire_reg[59][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][1]' (FD) to 'biasing_wire_reg[59][2]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][2]' (FD) to 'biasing_wire_reg[59][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][6]' (FD) to 'biasing_wire_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][7]' (FD) to 'biasing_wire_reg[59][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][8]' (FD) to 'biasing_wire_reg[59][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][9]' (FD) to 'biasing_wire_reg[59][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][10]' (FD) to 'biasing_wire_reg[59][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][11]' (FD) to 'biasing_wire_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][12]' (FD) to 'biasing_wire_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][13]' (FD) to 'biasing_wire_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][14]' (FD) to 'biasing_wire_reg[59][15]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][15]' (FD) to 'biasing_wire_reg[59][16]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][16]' (FD) to 'biasing_wire_reg[59][17]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][17]' (FD) to 'biasing_wire_reg[59][18]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][18]' (FD) to 'biasing_wire_reg[59][19]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][19]' (FD) to 'biasing_wire_reg[59][20]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][20]' (FD) to 'biasing_wire_reg[59][21]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][21]' (FD) to 'biasing_wire_reg[59][22]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][22]' (FD) to 'biasing_wire_reg[59][23]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][23]' (FD) to 'biasing_wire_reg[59][24]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][24]' (FD) to 'biasing_wire_reg[59][25]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][25]' (FD) to 'biasing_wire_reg[59][26]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][26]' (FD) to 'biasing_wire_reg[59][27]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][27]' (FD) to 'biasing_wire_reg[59][28]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][28]' (FD) to 'biasing_wire_reg[59][29]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][29]' (FD) to 'biasing_wire_reg[59][30]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][30]' (FD) to 'biasing_wire_reg[59][31]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][31]' (FD) to 'biasing_wire_reg[58][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][1]' (FD) to 'biasing_wire_reg[58][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][3]' (FD) to 'biasing_wire_reg[58][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][5]' (FD) to 'biasing_wire_reg[58][6]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][6]' (FD) to 'biasing_wire_reg[58][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][8]' (FD) to 'biasing_wire_reg[58][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][9]' (FD) to 'biasing_wire_reg[58][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][10]' (FD) to 'biasing_wire_reg[58][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][11]' (FD) to 'biasing_wire_reg[58][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][12]' (FD) to 'biasing_wire_reg[58][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[57][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[57][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[57][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[57][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[55][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[55][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[55][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[55][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[50][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[49][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[49][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[49][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[46][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[46][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[44][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[44][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[43][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[43][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[43][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[41][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[41][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[40][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[40][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[39][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[39][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[39][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[38][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[38][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[38][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[38][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[37][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[37][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 2018.730 ; gain = 647.000 ; free physical = 1617 ; free virtual = 5149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:01:02 . Memory (MB): peak = 2018.730 ; gain = 647.000 ; free physical = 1476 ; free virtual = 5008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1445 ; free virtual = 4973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1439 ; free virtual = 4967
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net p_0_in__0[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:16 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4968
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:17 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4968
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   507|
|2     |DSP48E1 |    64|
|3     |LUT1    |   152|
|4     |LUT2    |   894|
|5     |LUT3    |   382|
|6     |LUT4    |    10|
|7     |LUT5    |   893|
|8     |LUT6    |     1|
|9     |FDRE    |  2156|
|10    |FDSE    |     2|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+-------+------+
|      |Instance              |Module |Cells |
+------+----------------------+-------+------+
|1     |top                   |       |  5061|
|2     |  \genblk1[0].mac_i   |mac    |    57|
|3     |  \genblk1[10].mac_i  |mac_0  |    56|
|4     |  \genblk1[11].mac_i  |mac_1  |    31|
|5     |  \genblk1[12].mac_i  |mac_2  |    34|
|6     |  \genblk1[13].mac_i  |mac_3  |    34|
|7     |  \genblk1[14].mac_i  |mac_4  |    26|
|8     |  \genblk1[15].mac_i  |mac_5  |    26|
|9     |  \genblk1[16].mac_i  |mac_6  |    58|
|10    |  \genblk1[17].mac_i  |mac_7  |    33|
|11    |  \genblk1[18].mac_i  |mac_8  |    59|
|12    |  \genblk1[19].mac_i  |mac_9  |    32|
|13    |  \genblk1[1].mac_i   |mac_10 |    56|
|14    |  \genblk1[20].mac_i  |mac_11 |    56|
|15    |  \genblk1[21].mac_i  |mac_12 |    27|
|16    |  \genblk1[22].mac_i  |mac_13 |    56|
|17    |  \genblk1[23].mac_i  |mac_14 |    27|
|18    |  \genblk1[24].mac_i  |mac_15 |    33|
|19    |  \genblk1[25].mac_i  |mac_16 |    24|
|20    |  \genblk1[26].mac_i  |mac_17 |    55|
|21    |  \genblk1[27].mac_i  |mac_18 |    31|
|22    |  \genblk1[28].mac_i  |mac_19 |    31|
|23    |  \genblk1[29].mac_i  |mac_20 |    27|
|24    |  \genblk1[2].mac_i   |mac_21 |    30|
|25    |  \genblk1[30].mac_i  |mac_22 |    29|
|26    |  \genblk1[31].mac_i  |mac_23 |    32|
|27    |  \genblk1[32].mac_i  |mac_24 |     8|
|28    |  \genblk1[33].mac_i  |mac_25 |    25|
|29    |  \genblk1[34].mac_i  |mac_26 |    55|
|30    |  \genblk1[35].mac_i  |mac_27 |    55|
|31    |  \genblk1[36].mac_i  |mac_28 |    57|
|32    |  \genblk1[37].mac_i  |mac_29 |    55|
|33    |  \genblk1[38].mac_i  |mac_30 |    33|
|34    |  \genblk1[39].mac_i  |mac_31 |    28|
|35    |  \genblk1[3].mac_i   |mac_32 |    32|
|36    |  \genblk1[40].mac_i  |mac_33 |    57|
|37    |  \genblk1[41].mac_i  |mac_34 |    27|
|38    |  \genblk1[42].mac_i  |mac_35 |    57|
|39    |  \genblk1[43].mac_i  |mac_36 |    54|
|40    |  \genblk1[44].mac_i  |mac_37 |    57|
|41    |  \genblk1[45].mac_i  |mac_38 |    27|
|42    |  \genblk1[46].mac_i  |mac_39 |    58|
|43    |  \genblk1[47].mac_i  |mac_40 |    56|
|44    |  \genblk1[48].mac_i  |mac_41 |    35|
|45    |  \genblk1[49].mac_i  |mac_42 |    57|
|46    |  \genblk1[4].mac_i   |mac_43 |    53|
|47    |  \genblk1[50].mac_i  |mac_44 |    31|
|48    |  \genblk1[51].mac_i  |mac_45 |    27|
|49    |  \genblk1[52].mac_i  |mac_46 |    55|
|50    |  \genblk1[53].mac_i  |mac_47 |    32|
|51    |  \genblk1[54].mac_i  |mac_48 |    27|
|52    |  \genblk1[55].mac_i  |mac_49 |    54|
|53    |  \genblk1[56].mac_i  |mac_50 |    30|
|54    |  \genblk1[57].mac_i  |mac_51 |    55|
|55    |  \genblk1[58].mac_i  |mac_52 |    57|
|56    |  \genblk1[59].mac_i  |mac_53 |    55|
|57    |  \genblk1[5].mac_i   |mac_54 |    57|
|58    |  \genblk1[60].mac_i  |mac_55 |    34|
|59    |  \genblk1[61].mac_i  |mac_56 |    53|
|60    |  \genblk1[62].mac_i  |mac_57 |    57|
|61    |  \genblk1[63].mac_i  |mac_58 |    46|
|62    |  \genblk1[6].mac_i   |mac_59 |    33|
|63    |  \genblk1[7].mac_i   |mac_60 |    27|
|64    |  \genblk1[8].mac_i   |mac_61 |    28|
|65    |  \genblk1[9].mac_i   |mac_62 |    32|
+------+----------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2083.090 ; gain = 711.359 ; free physical = 1436 ; free virtual = 4968
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 2083.090 ; gain = 185.109 ; free physical = 1501 ; free virtual = 5033
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 2083.098 ; gain = 711.359 ; free physical = 1501 ; free virtual = 5033
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2083.098 ; gain = 0.000 ; free physical = 1424 ; free virtual = 4957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
531 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 2083.098 ; gain = 719.363 ; free physical = 1496 ; free virtual = 5029
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2595.086 ; gain = 511.988 ; free physical = 1014 ; free virtual = 4546
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.648 ; gain = 0.000 ; free physical = 1003 ; free virtual = 4536
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd5080df

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2649.648 ; gain = 0.000 ; free physical = 1003 ; free virtual = 4536
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.648 ; gain = 0.000 ; free physical = 1010 ; free virtual = 4542

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60999568

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2657.648 ; gain = 8.000 ; free physical = 986 ; free virtual = 4520

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 127e15791

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.281 ; gain = 15.633 ; free physical = 982 ; free virtual = 4511

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 127e15791

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.281 ; gain = 15.633 ; free physical = 978 ; free virtual = 4511
Phase 1 Placer Initialization | Checksum: 127e15791

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2665.281 ; gain = 15.633 ; free physical = 978 ; free virtual = 4511

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8ca791df

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2665.281 ; gain = 15.633 ; free physical = 965 ; free virtual = 4499
Phase 2 Global Placement | Checksum: 222bd61b1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2673.285 ; gain = 23.637 ; free physical = 923 ; free virtual = 4452

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 222bd61b1

Time (s): cpu = 00:01:03 ; elapsed = 00:00:34 . Memory (MB): peak = 2673.285 ; gain = 23.637 ; free physical = 919 ; free virtual = 4452

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1313de7e6

Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 2673.285 ; gain = 23.637 ; free physical = 912 ; free virtual = 4445

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: a1a37a84

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2673.285 ; gain = 23.637 ; free physical = 912 ; free virtual = 4444

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: c6722c5c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 2673.285 ; gain = 23.637 ; free physical = 912 ; free virtual = 4444

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: b6769584

Time (s): cpu = 00:01:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2673.285 ; gain = 23.637 ; free physical = 913 ; free virtual = 4446

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ba8f9e3a

Time (s): cpu = 00:01:11 ; elapsed = 00:00:40 . Memory (MB): peak = 2685.391 ; gain = 35.742 ; free physical = 901 ; free virtual = 4430

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1811eb1f3

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2685.391 ; gain = 35.742 ; free physical = 898 ; free virtual = 4430

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: da5f280c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:41 . Memory (MB): peak = 2685.391 ; gain = 35.742 ; free physical = 897 ; free virtual = 4430

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: e41b4e4a

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2685.391 ; gain = 35.742 ; free physical = 898 ; free virtual = 4427
Phase 3 Detail Placement | Checksum: e41b4e4a

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2685.391 ; gain = 35.742 ; free physical = 894 ; free virtual = 4427

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f5273463

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: f5273463

Time (s): cpu = 00:01:20 ; elapsed = 00:00:46 . Memory (MB): peak = 2719.395 ; gain = 69.746 ; free physical = 893 ; free virtual = 4425
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.088. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 13f790b03

Time (s): cpu = 00:06:20 ; elapsed = 00:05:57 . Memory (MB): peak = 2719.395 ; gain = 69.746 ; free physical = 649 ; free virtual = 4350
Phase 4.1 Post Commit Optimization | Checksum: 13f790b03

Time (s): cpu = 00:06:20 ; elapsed = 00:05:57 . Memory (MB): peak = 2719.395 ; gain = 69.746 ; free physical = 645 ; free virtual = 4350
Post Placement Optimization Initialization | Checksum: 1b039a79f
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.088. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 131820679

Time (s): cpu = 00:12:06 ; elapsed = 00:11:51 . Memory (MB): peak = 2741.285 ; gain = 91.637 ; free physical = 659 ; free virtual = 4365

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 131820679

Time (s): cpu = 00:12:06 ; elapsed = 00:11:51 . Memory (MB): peak = 2741.285 ; gain = 91.637 ; free physical = 659 ; free virtual = 4365

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2741.285 ; gain = 0.000 ; free physical = 659 ; free virtual = 4365
Phase 4.4 Final Placement Cleanup | Checksum: 1378db40f

Time (s): cpu = 00:12:06 ; elapsed = 00:11:51 . Memory (MB): peak = 2741.285 ; gain = 91.637 ; free physical = 659 ; free virtual = 4365
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1378db40f

Time (s): cpu = 00:12:06 ; elapsed = 00:11:51 . Memory (MB): peak = 2741.285 ; gain = 91.637 ; free physical = 659 ; free virtual = 4365
Ending Placer Task | Checksum: 10501afa3

Time (s): cpu = 00:12:06 ; elapsed = 00:11:52 . Memory (MB): peak = 2741.285 ; gain = 91.637 ; free physical = 731 ; free virtual = 4436
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:12:10 ; elapsed = 00:11:54 . Memory (MB): peak = 2741.285 ; gain = 146.199 ; free physical = 731 ; free virtual = 4436
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 5f24b4ca ConstDB: 0 ShapeSum: a5dcfad9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire3_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire2_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: f2a90276

Time (s): cpu = 00:02:32 ; elapsed = 00:01:39 . Memory (MB): peak = 3201.438 ; gain = 460.148 ; free physical = 304 ; free virtual = 4003
Post Restoration Checksum: NetGraph: 30fdc3b6 NumContArr: c1ab3ec0 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f2a90276

Time (s): cpu = 00:02:32 ; elapsed = 00:01:39 . Memory (MB): peak = 3201.438 ; gain = 460.148 ; free physical = 300 ; free virtual = 4004

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f2a90276

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3214.184 ; gain = 472.895 ; free physical = 267 ; free virtual = 3970

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f2a90276

Time (s): cpu = 00:02:32 ; elapsed = 00:01:40 . Memory (MB): peak = 3214.184 ; gain = 472.895 ; free physical = 267 ; free virtual = 3970
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13624a23f

Time (s): cpu = 00:02:36 ; elapsed = 00:01:43 . Memory (MB): peak = 3260.762 ; gain = 519.473 ; free physical = 258 ; free virtual = 3962
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.250  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1aeeea361

Time (s): cpu = 00:02:38 ; elapsed = 00:01:43 . Memory (MB): peak = 3260.762 ; gain = 519.473 ; free physical = 249 ; free virtual = 3953

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10417f900

Time (s): cpu = 00:02:47 ; elapsed = 00:01:48 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 238 ; free virtual = 3938

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1dd4d86ce

Time (s): cpu = 00:02:54 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 229 ; free virtual = 3932
Phase 4 Rip-up And Reroute | Checksum: 1dd4d86ce

Time (s): cpu = 00:02:54 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 229 ; free virtual = 3932

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp
Phase 5.1.1 Delay CleanUp | Checksum: 1dd4d86ce

Time (s): cpu = 00:02:54 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 229 ; free virtual = 3933
Phase 5.1 TNS Cleanup | Checksum: 1dd4d86ce

Time (s): cpu = 00:02:54 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 229 ; free virtual = 3933

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dd4d86ce

Time (s): cpu = 00:02:54 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 229 ; free virtual = 3933
Phase 5 Delay and Skew Optimization | Checksum: 1dd4d86ce

Time (s): cpu = 00:02:54 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 229 ; free virtual = 3933

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16e86b54b

Time (s): cpu = 00:02:55 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 228 ; free virtual = 3932
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.127  | TNS=0.000  | WHS=0.105  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16e86b54b

Time (s): cpu = 00:02:55 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 228 ; free virtual = 3932
Phase 6 Post Hold Fix | Checksum: 16e86b54b

Time (s): cpu = 00:02:55 ; elapsed = 00:01:53 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 228 ; free virtual = 3932

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.167058 %
  Global Horizontal Routing Utilization  = 0.20662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 118524679

Time (s): cpu = 00:02:56 ; elapsed = 00:01:54 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 223 ; free virtual = 3927

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 118524679

Time (s): cpu = 00:02:56 ; elapsed = 00:01:54 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 223 ; free virtual = 3927

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e2f5a3ea

Time (s): cpu = 00:02:57 ; elapsed = 00:01:55 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 227 ; free virtual = 3931

Phase 10 Post Router Timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.128  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 2514e9dd2

Time (s): cpu = 00:03:00 ; elapsed = 00:01:56 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 230 ; free virtual = 3935
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:00 ; elapsed = 00:01:56 . Memory (MB): peak = 3275.371 ; gain = 534.082 ; free physical = 543 ; free virtual = 4247

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:05 ; elapsed = 00:02:00 . Memory (MB): peak = 3275.371 ; gain = 534.086 ; free physical = 543 ; free virtual = 4247
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 02:44:54 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 biasing_wire_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ofm_2_reg[17][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.071ns (39.089%)  route 1.669ns (60.911%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2221, unset)         0.508     0.508    clk
    SLICE_X43Y178        FDRE                                         r  biasing_wire_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  biasing_wire_reg[0][31]/Q
                         net (fo=140, routed)         1.070     1.794    genblk1[17].mac_i/biasing_wire_reg[0]__0[1]
    SLICE_X52Y190        LUT2 (Prop_lut2_I1_O)        0.043     1.837 r  genblk1[17].mac_i/ofm_2[17][1]_i_12/O
                         net (fo=1, routed)           0.000     1.837    genblk1[17].mac_i/ofm_2[17][1]_i_12_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.075 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.075    genblk1[17].mac_i/ofm_2_reg[17][1]_i_5_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.125 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.125    genblk1[17].mac_i/ofm_2_reg[17][1]_i_3_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.175 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.175    genblk1[17].mac_i/ofm_2_reg[17][1]_i_2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.225 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.225    genblk1[17].mac_i/ofm_2_reg[17][1]_i_1_n_0
    SLICE_X52Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.275 r  genblk1[17].mac_i/ofm_2_reg[17][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.275    genblk1[17].mac_i/ofm_2_reg[17][5]_i_1_n_0
    SLICE_X52Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.325 r  genblk1[17].mac_i/ofm_2_reg[17][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.325    genblk1[17].mac_i/ofm_2_reg[17][9]_i_1_n_0
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.375 r  genblk1[17].mac_i/ofm_2_reg[17][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.375    genblk1[17].mac_i/ofm_2_reg[17][13]_i_1_n_0
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.529 r  genblk1[17].mac_i/ofm_2_reg[17][15]_i_3/O[3]
                         net (fo=6, routed)           0.184     2.713    p_220_out[15]
    SLICE_X55Y196        LUT3 (Prop_lut3_I1_O)        0.120     2.833 r  ofm_2[17][15]_i_1/O
                         net (fo=16, routed)          0.415     3.248    ofm_2[17][15]_i_1_n_0
    SLICE_X52Y193        FDRE                                         r  ofm_2_reg[17][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2221, unset)         0.483     3.683    clk
    SLICE_X52Y193        FDRE                                         r  ofm_2_reg[17][0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X52Y193        FDRE (Setup_fdre_C_R)       -0.271     3.376    ofm_2_reg[17][0]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  0.128    




report_timing -from rst_gen
WARNING: [Vivado 12-1580] clock, cell, port or pin 'rst_gen' not found.
ERROR: [Vivado 12-4739] report_timing:No valid object(s) found for '-from rst_gen'.
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
report_timing -from [get_pins rst_gen]
WARNING: [Vivado 12-508] No pins matched 'rst_gen'.
ERROR: [Vivado 12-4739] report_timing:No valid object(s) found for '-from [get_pins rst_gen]'.
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
report_timing -from fire2_expand_1_en_reg
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'fire2_expand_1_en_reg' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 02:47:11 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -from fire2_expand_1_en_reg
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.261ns  (required time - arrival time)
  Source:                 fire2_expand_1_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[19].mac_i/mul_out_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.259ns (9.950%)  route 2.344ns (90.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2221, unset)         0.508     0.508    clk
    SLICE_X55Y176        FDRE                                         r  fire2_expand_1_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y176        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  fire2_expand_1_en_reg/Q
                         net (fo=1276, routed)        2.043     2.767    genblk1[19].mac_i/fire2_expand_1_en
    SLICE_X14Y155        LUT5 (Prop_lut5_I0_O)        0.043     2.810 r  genblk1[19].mac_i/mul_out_reg_i_15__2/O
                         net (fo=1, routed)           0.301     3.111    genblk1[19].mac_i/mul_out_reg_i_15__2_n_0
    DSP48_X0Y62          DSP48E1                                      r  genblk1[19].mac_i/mul_out_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2221, unset)         0.483     3.683    genblk1[19].mac_i/clk
    DSP48_X0Y62          DSP48E1                                      r  genblk1[19].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X0Y62          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.275     3.372    genblk1[19].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.372    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  0.261    




report_timing -from fire2_expand_1_end_reg
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'fire2_expand_1_end_reg' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 02:47:23 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -from fire2_expand_1_end_reg
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 fire2_expand_1_end_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            genblk1[21].mac_i/mul_out_reg/RSTP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.223ns  (logic 0.259ns (11.650%)  route 1.964ns (88.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2221, unset)         0.508     0.508    clk
    SLICE_X31Y181        FDRE                                         r  fire2_expand_1_end_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y181        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  fire2_expand_1_end_reg/Q
                         net (fo=6, routed)           0.669     1.393    genblk1[63].mac_i/mul_out_reg_5
    SLICE_X41Y175        LUT3 (Prop_lut3_I0_O)        0.043     1.436 r  genblk1[63].mac_i/mul_out_reg_i_1__62/O
                         net (fo=64, routed)          1.295     2.731    genblk1[21].mac_i/mul_out_reg_0
    DSP48_X4Y76          DSP48E1                                      r  genblk1[21].mac_i/mul_out_reg/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2221, unset)         0.483     3.683    genblk1[21].mac_i/clk
    DSP48_X4Y76          DSP48E1                                      r  genblk1[21].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    DSP48_X4Y76          DSP48E1 (Setup_dsp48e1_CLK_RSTP)
                                                     -0.232     3.415    genblk1[21].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -2.731    
  -------------------------------------------------------------------
                         slack                                  0.684    




report_timing -from fire2_expand_1_end_reg -through rst_gen
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'fire2_expand_1_end_reg' matched to 'cell' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
WARNING: [Vivado 12-1578] cell, port, pin or net 'rst_gen' not found.
ERROR: [Vivado 12-4739] report_timing:No valid object(s) found for '-through rst_gen'.
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
get_nets rst_gen
WARNING: [Vivado 12-507] No nets matched 'rst_gen'.
get_cells 
GND VCC biasing_wire[0][31]_i_1 biasing_wire[0][31]_rep__0_i_1 biasing_wire[0][31]_rep__1_i_1 biasing_wire[0][31]_rep_i_1 biasing_wire_reg[0][31] biasing_wire_reg[0][31]_rep biasing_wire_reg[0][31]_rep__0 biasing_wire_reg[0][31]_rep__1 biasing_wire_reg[0][8] biasing_wire_reg[0][8]_rep biasing_wire_reg[0][8]_rep__0 clr_counter[0]_i_1 clr_counter[1]_i_1 clr_counter[2]_i_1 clr_counter[3]_i_1 clr_counter[4]_i_1 clr_counter[4]_i_2 clr_counter[4]_i_3 clr_counter_reg[0] clr_counter_reg[1] clr_counter_reg[2] clr_counter_reg[3] clr_counter_reg[4] clr_pulse_reg clr_pulse_reg_rep clr_pulse_reg_rep__0 fire2_expand_1_en_reg fire2_expand_1_end_i_1 fire2_expand_1_end_reg fire2_expand_1_sample_reg fire2_expand_1_timer[0]_i_1 fire2_expand_1_timer[0]_i_3 fire2_expand_1_timer_reg[0] fire2_expand_1_timer_reg[0]_i_2 fire2_expand_1_timer_reg[10] fire2_expand_1_timer_reg[11] fire2_expand_1_timer_reg[12] fire2_expand_1_timer_reg[12]_i_1 fire2_expand_1_timer_reg[1] fire2_expand_1_timer_reg[2] fire2_expand_1_timer_reg[3] fire2_expand_1_timer_reg[4] fire2_expand_1_timer_reg[4]_i_1 fire2_expand_1_timer_reg[5] fire2_expand_1_timer_reg[6] fire2_expand_1_timer_reg[7] fire2_expand_1_timer_reg[8] fire2_expand_1_timer_reg[8]_i_1 fire2_expand_1_timer_reg[9] fire3_expand_1_en_reg fire3_expand_1_end_i_1 fire3_expand_1_end_reg fire3_expand_1_timer[0]_i_1 fire3_expand_1_timer[0]_i_3 fire3_expand_1_timer_reg[0] fire3_expand_1_timer_reg[0]_i_2 fire3_expand_1_timer_reg[10] fire3_expand_1_timer_reg[11] fire3_expand_1_timer_reg[12] fire3_expand_1_timer_reg[12]_i_1 fire3_expand_1_timer_reg[1] fire3_expand_1_timer_reg[2] fire3_expand_1_timer_reg[3] fire3_expand_1_timer_reg[4] fire3_expand_1_timer_reg[4]_i_1 fire3_expand_1_timer_reg[5] fire3_expand_1_timer_reg[6] fire3_expand_1_timer_reg[7] fire3_expand_1_timer_reg[8] fire3_expand_1_timer_reg[8]_i_1 fire3_expand_1_timer_reg[9] genblk1[0].mac_i genblk1[10].mac_i genblk1[11].mac_i genblk1[12].mac_i genblk1[13].mac_i genblk1[14].mac_i genblk1[15].mac_i genblk1[16].mac_i genblk1[17].mac_i genblk1[18].mac_i genblk1[19].mac_i genblk1[1].mac_i genblk1[20].mac_i genblk1[21].mac_i genblk1[22].mac_i genblk1[23].mac_i genblk1[24].mac_i genblk1[25].mac_i genblk1[26].mac_i genblk1[27].mac_i genblk1[28].mac_i genblk1[29].mac_i genblk1[2].mac_i genblk1[30].mac_i genblk1[31].mac_i genblk1[32].mac_i genblk1[33].mac_i genblk1[34].mac_i genblk1[35].mac_i genblk1[36].mac_i genblk1[37].mac_i genblk1[38].mac_i genblk1[39].mac_i genblk1[3].mac_i genblk1[40].mac_i genblk1[41].mac_i genblk1[42].mac_i genblk1[43].mac_i genblk1[44].mac_i genblk1[45].mac_i genblk1[46].mac_i genblk1[47].mac_i genblk1[48].mac_i genblk1[49].mac_i genblk1[4].mac_i genblk1[50].mac_i genblk1[51].mac_i genblk1[52].mac_i genblk1[53].mac_i genblk1[54].mac_i genblk1[55].mac_i genblk1[56].mac_i genblk1[57].mac_i genblk1[58].mac_i genblk1[59].mac_i genblk1[5].mac_i genblk1[60].mac_i genblk1[61].mac_i genblk1[62].mac_i genblk1[63].mac_i genblk1[6].mac_i genblk1[7].mac_i genblk1[8].mac_i genblk1[9].mac_i ifm_2_reg[0] ifm_2_reg[10] ifm_2_reg[11] ifm_2_reg[12] ifm_2_reg[13] ifm_2_reg[14] ifm_2_reg[15] ifm_2_reg[1] ifm_2_reg[2] ifm_2_reg[3] ifm_2_reg[4] ifm_2_reg[5] ifm_2_reg[6] ifm_2_reg[7] ifm_2_reg[8] ifm_2_reg[9] ifm_3_reg[0] ifm_3_reg[10] ifm_3_reg[11] ifm_3_reg[12] ifm_3_reg[13] ifm_3_reg[14] ifm_3_reg[15] ifm_3_reg[1] ifm_3_reg[2] ifm_3_reg[3] ifm_3_reg[4] ifm_3_reg[5] ifm_3_reg[6] ifm_3_reg[7] ifm_3_reg[8] ifm_3_reg[9] layer_en_reg_reg ofm_2[0][15]_i_1 ofm_2[0][15]_i_2 ofm_2[10][15]_i_1 ofm_2[10][15]_i_2 ofm_2[11][15]_i_1 ofm_2[11][15]_i_2 ofm_2[12][15]_i_1 ofm_2[12][15]_i_2 ofm_2[13][15]_i_1 ofm_2[13][15]_i_2 ofm_2[14][15]_i_1 ofm_2[14][15]_i_2 ofm_2[15][15]_i_1 ofm_2[15][15]_i_2 ofm_2[17][15]_i_1 ofm_2[17][15]_i_2 ofm_2[19][15]_i_1 ofm_2[19][15]_i_2 ofm_2[1][15]_i_1 ofm_2[1][15]_i_2 ofm_2[20][15]_i_1 ofm_2[20][15]_i_2 ofm_2[21][15]_i_1 ofm_2[21][15]_i_2 ofm_2[22][15]_i_1 ofm_2[22][15]_i_2 ofm_2[24][15]_i_1 ofm_2[24][15]_i_2 ofm_2[25][15]_i_1 ofm_2[25][15]_i_2 ofm_2[26][15]_i_1 ofm_2[26][15]_i_2 ofm_2[27][15]_i_1 ofm_2[27][15]_i_2 ofm_2[28][15]_i_1 ofm_2[28][15]_i_2 ofm_2[29][15]_i_1 ofm_2[29][15]_i_2 ofm_2[2][15]_i_1 ofm_2[2][15]_i_2 ofm_2[30][15]_i_1 ofm_2[30][15]_i_2 ofm_2[31][15]_i_1 ofm_2[31][15]_i_2 ofm_2[33][15]_i_1 ofm_2[33][15]_i_2 ofm_2[35][15]_i_1 ofm_2[35][15]_i_2 ofm_2[36][15]_i_1 ofm_2[36][15]_i_2 ofm_2[37][15]_i_1 ofm_2[37][15]_i_2 ofm_2[38][15]_i_1 ofm_2[38][15]_i_2 ofm_2[39][15]_i_1 ofm_2[39][15]_i_2 ofm_2[3][15]_i_1 ofm_2[3][15]_i_2 ofm_2[40][15]_i_1 ofm_2[40][15]_i_2 ofm_2[41][15]_i_1 ofm_2[41][15]_i_2 ofm_2[43][15]_i_1 ofm_2[43][15]_i_2 ofm_2[45][15]_i_1 ofm_2[45][15]_i_2 ofm_2[47][15]_i_1 ofm_2[47][15]_i_2 ofm_2[48][15]_i_1 ofm_2[48][15]_i_2 ofm_2[49][15]_i_1 ofm_2[49][15]_i_2 ofm_2[4][15]_i_1 ofm_2[4][15]_i_2 ofm_2[50][15]_i_1 ofm_2[50][15]_i_2 ofm_2[51][15]_i_1 ofm_2[51][15]_i_2 ofm_2[53][15]_i_1 ofm_2[53][15]_i_2 ofm_2[54][15]_i_1 ofm_2[54][15]_i_2 ofm_2[55][15]_i_1 ofm_2[55][15]_i_2 ofm_2[56][15]_i_1 ofm_2[56][15]_i_2 ofm_2[57][15]_i_1 ofm_2[57][15]_i_2 ofm_2[5][15]_i_1 ofm_2[5][15]_i_2 ofm_2[60][15]_i_1 ofm_2[60][15]_i_2 ofm_2[61][15]_i_1 ofm_2[61][15]_i_2 ofm_2[63][15]_i_1 ofm_2[63][15]_i_2 ofm_2[6][15]_i_1 ofm_2[6][15]_i_2 ofm_2[7][15]_i_1 ofm_2[7][15]_i_2 ofm_2[8][15]_i_1 ofm_2[8][15]_i_2 ofm_2[9][15]_i_1 ofm_2[9][15]_i_2 ofm_2_reg[0][0] ofm_2_reg[0][10] ofm_2_reg[0][11] ofm_2_reg[0][12] ofm_2_reg[0][13] ofm_2_reg[0][14] ofm_2_reg[0][15] ofm_2_reg[0][1] ofm_2_reg[0][2] ofm_2_reg[0][3] ofm_2_reg[0][4] ofm_2_reg[0][5] ofm_2_reg[0][6] ofm_2_reg[0][7] ofm_2_reg[0][8] ofm_2_reg[0][9] ofm_2_reg[10][0] ofm_2_reg[10][10] ofm_2_reg[10][11] ofm_2_reg[10][12] ofm_2_reg[10][13] ofm_2_reg[10][14] ofm_2_reg[10][15] ofm_2_reg[10][1] ofm_2_reg[10][2] ofm_2_reg[10][3] ofm_2_reg[10][4] ofm_2_reg[10][5] ofm_2_reg[10][6] ofm_2_reg[10][7] ofm_2_reg[10][8] ofm_2_reg[10][9] ofm_2_reg[11][0] ofm_2_reg[11][10] ofm_2_reg[11][11] ofm_2_reg[11][12] ofm_2_reg[11][13] ofm_2_reg[11][14] ofm_2_reg[11][15] ofm_2_reg[11][1] ofm_2_reg[11][2] ofm_2_reg[11][3] ofm_2_reg[11][4] ofm_2_reg[11][5] ofm_2_reg[11][6] ofm_2_reg[11][7] ofm_2_reg[11][8] ofm_2_reg[11][9] ofm_2_reg[12][0] ofm_2_reg[12][10] ofm_2_reg[12][11] ofm_2_reg[12][12] ofm_2_reg[12][13] ofm_2_reg[12][14] ofm_2_reg[12][15] ofm_2_reg[12][1] ofm_2_reg[12][2] ofm_2_reg[12][3] ofm_2_reg[12][4] ofm_2_reg[12][5] ofm_2_reg[12][6] ofm_2_reg[12][7] ofm_2_reg[12][8] ofm_2_reg[12][9] ofm_2_reg[13][0] ofm_2_reg[13][10] ofm_2_reg[13][11] ofm_2_reg[13][12] ofm_2_reg[13][13] ofm_2_reg[13][14] ofm_2_reg[13][15] ofm_2_reg[13][1] ofm_2_reg[13][2] ofm_2_reg[13][3] ofm_2_reg[13][4] ofm_2_reg[13][5] ofm_2_reg[13][6] ofm_2_reg[13][7] ofm_2_reg[13][8] ofm_2_reg[13][9] ofm_2_reg[14][0] ofm_2_reg[14][10] ofm_2_reg[14][11] ofm_2_reg[14][12] ofm_2_reg[14][13] ofm_2_reg[14][14] ofm_2_reg[14][15] ofm_2_reg[14][1] ofm_2_reg[14][2] ofm_2_reg[14][3] ofm_2_reg[14][4] ofm_2_reg[14][5] ofm_2_reg[14][6] ofm_2_reg[14][7] ofm_2_reg[14][8] ofm_2_reg[14][9] ofm_2_reg[15][0] ofm_2_reg[15][10] ofm_2_reg[15][11] ofm_2_reg[15][12] ofm_2_reg[15][13] ofm_2_reg[15][14] ofm_2_reg[15][15] ofm_2_reg[15][1] ofm_2_reg[15][2] ofm_2_reg[15][3] ofm_2_reg[15][4] ofm_2_reg[15][5] ofm_2_reg[15][6] ofm_2_reg[15][7] ofm_2_reg[15][8] ofm_2_reg[15][9] ofm_2_reg[16][0] ofm_2_reg[16][10] ofm_2_reg[16][11] ofm_2_reg[16][12] ofm_2_reg[16][13] ofm_2_reg[16][14] ofm_2_reg[16][15] ofm_2_reg[16][1] ofm_2_reg[16][2] ofm_2_reg[16][3] ofm_2_reg[16][4] ofm_2_reg[16][5] ofm_2_reg[16][6] ofm_2_reg[16][7] ofm_2_reg[16][8] ofm_2_reg[16][9] ofm_2_reg[17][0] ofm_2_reg[17][10] ofm_2_reg[17][11] ofm_2_reg[17][12] ofm_2_reg[17][13] ofm_2_reg[17][14] ofm_2_reg[17][15] ofm_2_reg[17][1] ofm_2_reg[17][2] ofm_2_reg[17][3] ofm_2_reg[17][4] ofm_2_reg[17][5] ofm_2_reg[17][6] ofm_2_reg[17][7] ofm_2_reg[17][8] ofm_2_reg[17][9] ofm_2_reg[18][0] ofm_2_reg[18][10] ofm_2_reg[18][11] ofm_2_reg[18][12] ofm_2_reg[18][13] ofm_2_reg[18][14] ofm_2_reg[18][15] ofm_2_reg[18][1] ofm_2_reg[18][2] ofm_2_reg[18][3] ofm_2_reg[18][4] ofm_2_reg[18][5] ofm_2_reg[18][6] ofm_2_reg[18][7] ofm_2_reg[18][8] ofm_2_reg[18][9] ofm_2_reg[19][0] ofm_2_reg[19][10] ofm_2_reg[19][11] ofm_2_reg[19][12] ofm_2_reg[19][13] ofm_2_reg[19][14] ofm_2_reg[19][15] ofm_2_reg[19][1] ofm_2_reg[19][2] ofm_2_reg[19][3] ofm_2_reg[19][4] ofm_2_reg[19][5] ofm_2_reg[19][6] ofm_2_reg[19][7] ofm_2_reg[19][8] ofm_2_reg[19][9] ofm_2_reg[1][0] ofm_2_reg[1][10] ofm_2_reg[1][11] ofm_2_reg[1][12] ofm_2_reg[1][13] ofm_2_reg[1][14] ofm_2_reg[1][15] ofm_2_reg[1][1] ofm_2_reg[1][2] ofm_2_reg[1][3] ofm_2_reg[1][4] ofm_2_reg[1][5] ofm_2_reg[1][6] ofm_2_reg[1][7] ofm_2_reg[1][8] ofm_2_reg[1][9] ofm_2_reg[20][0] ofm_2_reg[20][10] ofm_2_reg[20][11] ofm_2_reg[20][12] ofm_2_reg[20][13] ofm_2_reg[20][14] ofm_2_reg[20][15] ofm_2_reg[20][1] ofm_2_reg[20][2] ofm_2_reg[20][3] ofm_2_reg[20][4] ofm_2_reg[20][5] ofm_2_reg[20][6] ofm_2_reg[20][7] ofm_2_reg[20][8] ofm_2_reg[20][9] ofm_2_reg[21][0] ofm_2_reg[21][10] ofm_2_reg[21][11] ofm_2_reg[21][12] ofm_2_reg[21][13] ofm_2_reg[21][14] ofm_2_reg[21][15] ofm_2_reg[21][1] ofm_2_reg[21][2] ofm_2_reg[21][3] ofm_2_reg[21][4] ofm_2_reg[21][5] ofm_2_reg[21][6] ofm_2_reg[21][7] ofm_2_reg[21][8] ofm_2_reg[21][9] ofm_2_reg[22][0] ofm_2_reg[22][10] ...
get_pins genblk1[25].mac_i
WARNING: [Vivado 12-508] No pins matched 'genblk1[25].mac_i'.
get_pins genblk1[25].mac_i/*
genblk1[25].mac_i/A[0] genblk1[25].mac_i/A[10] genblk1[25].mac_i/A[11] genblk1[25].mac_i/A[12] genblk1[25].mac_i/A[13] genblk1[25].mac_i/A[14] genblk1[25].mac_i/A[15] genblk1[25].mac_i/A[1] genblk1[25].mac_i/A[2] genblk1[25].mac_i/A[3] genblk1[25].mac_i/A[4] genblk1[25].mac_i/A[5] genblk1[25].mac_i/A[6] genblk1[25].mac_i/A[7] genblk1[25].mac_i/A[8] genblk1[25].mac_i/A[9] genblk1[25].mac_i/D[0] genblk1[25].mac_i/D[10] genblk1[25].mac_i/D[11] genblk1[25].mac_i/D[12] genblk1[25].mac_i/D[13] genblk1[25].mac_i/D[14] genblk1[25].mac_i/D[15] genblk1[25].mac_i/D[1] genblk1[25].mac_i/D[2] genblk1[25].mac_i/D[3] genblk1[25].mac_i/D[4] genblk1[25].mac_i/D[5] genblk1[25].mac_i/D[6] genblk1[25].mac_i/D[7] genblk1[25].mac_i/D[8] genblk1[25].mac_i/D[9] genblk1[25].mac_i/Q[0] genblk1[25].mac_i/biasing_wire_reg[0]__0[0] genblk1[25].mac_i/clk genblk1[25].mac_i/fire2_expand_1_en genblk1[25].mac_i/mul_out_reg_0 genblk1[25].mac_i/mul_out_reg_1 genblk1[25].mac_i/mul_out_reg_2 genblk1[25].mac_i/mul_out_reg_3 genblk1[25].mac_i/mul_out_reg_4 genblk1[25].mac_i/mul_out_reg_5[0] genblk1[25].mac_i/out
report_timing -to genblk1[25].mac_i/out
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'genblk1[25].mac_i/out' matched to 'pin' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -to_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-72] No paths found.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 02:49:20 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -to {genblk1[25].mac_i/out}
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

No timing paths found.


report_timing -from genblk1[25].mac_i/out
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'genblk1[25].mac_i/out' matched to 'pin' objects.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
INFO: [Timing 38-78] ReportTimingParams: -from_pins  -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
INFO: [Timing 38-72] No paths found.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 02:49:48 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -from {genblk1[25].mac_i/out}
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

No timing paths found.


vi temp.xdc 
WARNING: [Common 17-259] Unknown Tcl command 'vi temp.xdc' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
report_timing
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 02:58:21 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 biasing_wire_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            ofm_2_reg[17][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        2.740ns  (logic 1.071ns (39.089%)  route 1.669ns (60.911%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2221, unset)         0.508     0.508    clk
    SLICE_X43Y178        FDRE                                         r  biasing_wire_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y178        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  biasing_wire_reg[0][31]/Q
                         net (fo=140, routed)         1.070     1.794    genblk1[17].mac_i/biasing_wire_reg[0]__0[1]
    SLICE_X52Y190        LUT2 (Prop_lut2_I1_O)        0.043     1.837 r  genblk1[17].mac_i/ofm_2[17][1]_i_12/O
                         net (fo=1, routed)           0.000     1.837    genblk1[17].mac_i/ofm_2[17][1]_i_12_n_0
    SLICE_X52Y190        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.075 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000     2.075    genblk1[17].mac_i/ofm_2_reg[17][1]_i_5_n_0
    SLICE_X52Y191        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.125 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.125    genblk1[17].mac_i/ofm_2_reg[17][1]_i_3_n_0
    SLICE_X52Y192        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.175 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.175    genblk1[17].mac_i/ofm_2_reg[17][1]_i_2_n_0
    SLICE_X52Y193        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.225 r  genblk1[17].mac_i/ofm_2_reg[17][1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.225    genblk1[17].mac_i/ofm_2_reg[17][1]_i_1_n_0
    SLICE_X52Y194        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.275 r  genblk1[17].mac_i/ofm_2_reg[17][5]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.275    genblk1[17].mac_i/ofm_2_reg[17][5]_i_1_n_0
    SLICE_X52Y195        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.325 r  genblk1[17].mac_i/ofm_2_reg[17][9]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.325    genblk1[17].mac_i/ofm_2_reg[17][9]_i_1_n_0
    SLICE_X52Y196        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.375 r  genblk1[17].mac_i/ofm_2_reg[17][13]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.375    genblk1[17].mac_i/ofm_2_reg[17][13]_i_1_n_0
    SLICE_X52Y197        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     2.529 r  genblk1[17].mac_i/ofm_2_reg[17][15]_i_3/O[3]
                         net (fo=6, routed)           0.184     2.713    p_220_out[15]
    SLICE_X55Y196        LUT3 (Prop_lut3_I1_O)        0.120     2.833 r  ofm_2[17][15]_i_1/O
                         net (fo=16, routed)          0.415     3.248    ofm_2[17][15]_i_1_n_0
    SLICE_X52Y193        FDRE                                         r  ofm_2_reg[17][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2221, unset)         0.483     3.683    clk
    SLICE_X52Y193        FDRE                                         r  ofm_2_reg[17][0]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X52Y193        FDRE (Setup_fdre_C_R)       -0.271     3.376    ofm_2_reg[17][0]
  -------------------------------------------------------------------
                         required time                          3.376    
                         arrival time                          -3.248    
  -------------------------------------------------------------------
                         slack                                  0.128    




delete_fileset 
ERROR: [Common 17-163] Missing value for option 'fileset', please type 'delete_fileset -help' for usage info.
delete_fileset constr
source synth.tcl 
# read_verilog -sv [ glob *.sv ] 
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire2_expand1.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/mac.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File '/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire3_expand1.sv' cannot be added to the project because it already exists in the project, skipping this file
# create_fileset -constrset constr
# add_files -fileset constr temp.xdc
# set_param synth.elaboration.rodinMoreOptions "rt::set_parameter var_size_limit 4194304"
# synth_design -top [lindex [find_top] 0] -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Command: synth_design -top fire2_3_expand_1 -part xc7vx690t -flatten_hierarchy rebuilt -directive AreaOptimized_high -constrset constr -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 445 ; free virtual = 4143
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fire2_3_expand_1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:10]
	Parameter WOUT bound to: 64 - type: integer 
	Parameter DSP_NO bound to: 64 - type: integer 
	Parameter W_IN bound to: 64 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter CHIN bound to: 16 - type: integer 
	Parameter KERNEL_DIM bound to: 1 - type: integer 
	Parameter CHOUT bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:70]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/mac.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/mac.sv:1]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:221]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:222]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire2_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire2_expand1.sv:2]
	Parameter bias_reg_0 bound to: 386 - type: integer 
	Parameter bias_reg_1 bound to: -1 - type: integer 
	Parameter bias_reg_2 bound to: 0 - type: integer 
	Parameter bias_reg_3 bound to: 666 - type: integer 
	Parameter bias_reg_4 bound to: -22 - type: integer 
	Parameter bias_reg_5 bound to: -19 - type: integer 
	Parameter bias_reg_6 bound to: 99 - type: integer 
	Parameter bias_reg_7 bound to: 0 - type: integer 
	Parameter bias_reg_8 bound to: 0 - type: integer 
	Parameter bias_reg_9 bound to: 145 - type: integer 
	Parameter bias_reg_10 bound to: -116 - type: integer 
	Parameter bias_reg_11 bound to: 183 - type: integer 
	Parameter bias_reg_12 bound to: 464 - type: integer 
	Parameter bias_reg_13 bound to: 851 - type: integer 
	Parameter bias_reg_14 bound to: 0 - type: integer 
	Parameter bias_reg_15 bound to: 0 - type: integer 
	Parameter bias_reg_16 bound to: 0 - type: integer 
	Parameter bias_reg_17 bound to: 722 - type: integer 
	Parameter bias_reg_18 bound to: 0 - type: integer 
	Parameter bias_reg_19 bound to: 463 - type: integer 
	Parameter bias_reg_20 bound to: -1 - type: integer 
	Parameter bias_reg_21 bound to: 0 - type: integer 
	Parameter bias_reg_22 bound to: -141 - type: integer 
	Parameter bias_reg_23 bound to: 0 - type: integer 
	Parameter bias_reg_24 bound to: 332 - type: integer 
	Parameter bias_reg_25 bound to: 0 - type: integer 
	Parameter bias_reg_26 bound to: -78 - type: integer 
	Parameter bias_reg_27 bound to: 143 - type: integer 
	Parameter bias_reg_28 bound to: 82 - type: integer 
	Parameter bias_reg_29 bound to: 0 - type: integer 
	Parameter bias_reg_30 bound to: 0 - type: integer 
	Parameter bias_reg_31 bound to: 380 - type: integer 
	Parameter bias_reg_32 bound to: 0 - type: integer 
	Parameter bias_reg_33 bound to: 0 - type: integer 
	Parameter bias_reg_34 bound to: 0 - type: integer 
	Parameter bias_reg_35 bound to: 113 - type: integer 
	Parameter bias_reg_36 bound to: -29 - type: integer 
	Parameter bias_reg_37 bound to: -1 - type: integer 
	Parameter bias_reg_38 bound to: 267 - type: integer 
	Parameter bias_reg_39 bound to: 0 - type: integer 
	Parameter bias_reg_40 bound to: -42 - type: integer 
	Parameter bias_reg_41 bound to: 0 - type: integer 
	Parameter bias_reg_42 bound to: 0 - type: integer 
	Parameter bias_reg_43 bound to: 53 - type: integer 
	Parameter bias_reg_44 bound to: 0 - type: integer 
	Parameter bias_reg_45 bound to: 0 - type: integer 
	Parameter bias_reg_46 bound to: 0 - type: integer 
	Parameter bias_reg_47 bound to: -1 - type: integer 
	Parameter bias_reg_48 bound to: 205 - type: integer 
	Parameter bias_reg_49 bound to: -2 - type: integer 
	Parameter bias_reg_50 bound to: 0 - type: integer 
	Parameter bias_reg_51 bound to: 0 - type: integer 
	Parameter bias_reg_52 bound to: 0 - type: integer 
	Parameter bias_reg_53 bound to: 580 - type: integer 
	Parameter bias_reg_54 bound to: 0 - type: integer 
	Parameter bias_reg_55 bound to: 263 - type: integer 
	Parameter bias_reg_56 bound to: 0 - type: integer 
	Parameter bias_reg_57 bound to: 21 - type: integer 
	Parameter bias_reg_58 bound to: 0 - type: integer 
	Parameter bias_reg_59 bound to: 0 - type: integer 
	Parameter bias_reg_60 bound to: 217 - type: integer 
	Parameter bias_reg_61 bound to: -187 - type: integer 
	Parameter bias_reg_62 bound to: 0 - type: integer 
	Parameter bias_reg_63 bound to: 1114 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire2_expand1' (2#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire2_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'biasing_fire3_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire3_expand1.sv:2]
	Parameter bias_parameter_0 bound to: -321 - type: integer 
	Parameter bias_parameter_1 bound to: 290 - type: integer 
	Parameter bias_parameter_2 bound to: 714 - type: integer 
	Parameter bias_parameter_3 bound to: 1169 - type: integer 
	Parameter bias_parameter_4 bound to: 154 - type: integer 
	Parameter bias_parameter_5 bound to: -130 - type: integer 
	Parameter bias_parameter_6 bound to: 541 - type: integer 
	Parameter bias_parameter_7 bound to: 296 - type: integer 
	Parameter bias_parameter_8 bound to: 60 - type: integer 
	Parameter bias_parameter_9 bound to: 381 - type: integer 
	Parameter bias_parameter_10 bound to: -642 - type: integer 
	Parameter bias_parameter_11 bound to: 58 - type: integer 
	Parameter bias_parameter_12 bound to: 862 - type: integer 
	Parameter bias_parameter_13 bound to: 430 - type: integer 
	Parameter bias_parameter_14 bound to: 68 - type: integer 
	Parameter bias_parameter_15 bound to: 515 - type: integer 
	Parameter bias_parameter_16 bound to: -14 - type: integer 
	Parameter bias_parameter_17 bound to: 31 - type: integer 
	Parameter bias_parameter_18 bound to: -17 - type: integer 
	Parameter bias_parameter_19 bound to: 8 - type: integer 
	Parameter bias_parameter_20 bound to: 243 - type: integer 
	Parameter bias_parameter_21 bound to: 368 - type: integer 
	Parameter bias_parameter_22 bound to: 130 - type: integer 
	Parameter bias_parameter_23 bound to: 128 - type: integer 
	Parameter bias_parameter_24 bound to: 1080 - type: integer 
	Parameter bias_parameter_25 bound to: 192 - type: integer 
	Parameter bias_parameter_26 bound to: 218 - type: integer 
	Parameter bias_parameter_27 bound to: 156 - type: integer 
	Parameter bias_parameter_28 bound to: 390 - type: integer 
	Parameter bias_parameter_29 bound to: 153 - type: integer 
	Parameter bias_parameter_30 bound to: 646 - type: integer 
	Parameter bias_parameter_31 bound to: 98 - type: integer 
	Parameter bias_parameter_32 bound to: 0 - type: integer 
	Parameter bias_parameter_33 bound to: 224 - type: integer 
	Parameter bias_parameter_34 bound to: -40 - type: integer 
	Parameter bias_parameter_35 bound to: -84 - type: integer 
	Parameter bias_parameter_36 bound to: -84 - type: integer 
	Parameter bias_parameter_37 bound to: 925 - type: integer 
	Parameter bias_parameter_38 bound to: 440 - type: integer 
	Parameter bias_parameter_39 bound to: 205 - type: integer 
	Parameter bias_parameter_40 bound to: 265 - type: integer 
	Parameter bias_parameter_41 bound to: 58 - type: integer 
	Parameter bias_parameter_42 bound to: -117 - type: integer 
	Parameter bias_parameter_43 bound to: -104 - type: integer 
	Parameter bias_parameter_44 bound to: -41 - type: integer 
	Parameter bias_parameter_45 bound to: 196 - type: integer 
	Parameter bias_parameter_46 bound to: -161 - type: integer 
	Parameter bias_parameter_47 bound to: 226 - type: integer 
	Parameter bias_parameter_48 bound to: 306 - type: integer 
	Parameter bias_parameter_49 bound to: 275 - type: integer 
	Parameter bias_parameter_50 bound to: 382 - type: integer 
	Parameter bias_parameter_51 bound to: 133 - type: integer 
	Parameter bias_parameter_52 bound to: -136 - type: integer 
	Parameter bias_parameter_53 bound to: 416 - type: integer 
	Parameter bias_parameter_54 bound to: 448 - type: integer 
	Parameter bias_parameter_55 bound to: -55 - type: integer 
	Parameter bias_parameter_56 bound to: 709 - type: integer 
	Parameter bias_parameter_57 bound to: -132 - type: integer 
	Parameter bias_parameter_58 bound to: -150 - type: integer 
	Parameter bias_parameter_59 bound to: -58 - type: integer 
	Parameter bias_parameter_60 bound to: 608 - type: integer 
	Parameter bias_parameter_61 bound to: 588 - type: integer 
	Parameter bias_parameter_62 bound to: -183 - type: integer 
	Parameter bias_parameter_63 bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'biasing_fire3_expand1' (3#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/biasing_fire3_expand1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rom_fire2_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:112]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:115]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:118]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:121]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:124]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:127]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:130]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:133]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:136]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:139]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:142]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:145]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:148]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:151]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:154]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:157]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:160]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:163]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:166]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:169]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:172]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:175]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:178]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:181]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:184]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:187]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:190]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:193]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:196]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:199]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:202]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:205]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:242]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_37.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:243]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_38.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:244]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_39.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:245]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_40.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:246]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_41.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:247]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_42.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:248]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_43.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:249]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_44.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:250]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_45.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:251]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_46.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:252]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_47.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:253]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_48.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:254]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_49.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:255]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_50.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:256]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_51.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:257]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_52.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:258]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_53.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:259]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_54.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:260]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_55.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:261]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_56.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:262]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_57.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:263]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_58.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:264]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_59.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:265]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_60.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:266]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_61.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:267]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_62.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:268]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_63.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:269]
INFO: [Synth 8-3876] $readmem data file 'file_fire2_expand1_64.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:270]
INFO: [Synth 8-6155] done synthesizing module 'rom_fire2_expand1' (4#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire2_expand1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'rom_fire3_expand1' [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:3]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter KERNEL bound to: 1 - type: integer 
	Parameter ADDR bound to: 4 - type: integer 
	Parameter NUM bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:16]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:19]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:22]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:25]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:28]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:31]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:34]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:37]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:43]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:49]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:52]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:55]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:58]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:61]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:64]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:67]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:70]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:73]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:76]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:79]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:82]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:85]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:88]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:91]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:94]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:97]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:100]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:103]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:106]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:109]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed}" *) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:112]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_1.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:207]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_2.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:208]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_3.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:209]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_4.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:210]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_5.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:211]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_6.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:212]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_7.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:213]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_8.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:214]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_9.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:215]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_10.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:216]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_11.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:217]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_12.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:218]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_13.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:219]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_14.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:220]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_15.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:221]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_16.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:222]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_17.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:223]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_18.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:224]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_19.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:225]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_20.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:226]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_21.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:227]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_22.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:228]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_23.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:229]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_24.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:230]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_25.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:231]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_26.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:232]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_27.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:233]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_28.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:234]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_29.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:235]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_30.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:236]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_31.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:237]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_32.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:238]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_33.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:239]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_34.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:240]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_35.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:241]
INFO: [Synth 8-3876] $readmem data file 'file_fire3_expand1_36.mem' is read successfully [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:242]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'rom_fire3_expand1' (5#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/rom_fire3_expand1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'fire2_3_expand_1' (6#1) [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/fire2_3_expand1.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 427 ; free virtual = 4130
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 444 ; free virtual = 4147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 444 ; free virtual = 4147
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 381 ; free virtual = 4084
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 380 ; free virtual = 4083
Constraint Validation Runtime : Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 380 ; free virtual = 4083
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 461 ; free virtual = 4160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 460 ; free virtual = 4159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 456 ; free virtual = 4159
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_37" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_38" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_39" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_40" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_41" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_42" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_43" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_44" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_45" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_46" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_47" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_48" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_49" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_50" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_51" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_52" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_53" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_54" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_55" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_56" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_57" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_58" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_59" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_60" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_61" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_62" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_63" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_64" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_15" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_16" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_17" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_18" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_19" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_20" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_21" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_22" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_23" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_24" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_25" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_26" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_27" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_28" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_29" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_30" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_31" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_32" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_33" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_34" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_35" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rom_36" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 456 ; free virtual = 4155
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 128   
	               16 Bit    Registers := 259   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	  17 Input     16 Bit        Muxes := 128   
	   2 Input     16 Bit        Muxes := 65    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fire2_3_expand_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 64    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 64    
	               16 Bit    Registers := 259   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 64    
	   2 Input     16 Bit        Muxes := 65    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rom_fire2_expand1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module rom_fire3_expand1 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     16 Bit        Muxes := 64    
Module mac 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "rom_clr_pulse" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP genblk1[0].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[0] is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: register genblk1[0].mac_i/mul_out_reg is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: operator genblk1[0].mac_i/intermed0 is absorbed into DSP genblk1[0].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[1].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[1] is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: register genblk1[1].mac_i/mul_out_reg is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: operator genblk1[1].mac_i/intermed0 is absorbed into DSP genblk1[1].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[2].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[2] is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: register genblk1[2].mac_i/mul_out_reg is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: operator genblk1[2].mac_i/intermed0 is absorbed into DSP genblk1[2].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[3].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[3] is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: register genblk1[3].mac_i/mul_out_reg is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: operator genblk1[3].mac_i/intermed0 is absorbed into DSP genblk1[3].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[4].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[4] is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: register genblk1[4].mac_i/mul_out_reg is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: operator genblk1[4].mac_i/intermed0 is absorbed into DSP genblk1[4].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[5].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[5] is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: register genblk1[5].mac_i/mul_out_reg is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: operator genblk1[5].mac_i/intermed0 is absorbed into DSP genblk1[5].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[6].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[6] is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: register genblk1[6].mac_i/mul_out_reg is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: operator genblk1[6].mac_i/intermed0 is absorbed into DSP genblk1[6].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[7].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[7] is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: register genblk1[7].mac_i/mul_out_reg is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: operator genblk1[7].mac_i/intermed0 is absorbed into DSP genblk1[7].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[8].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[8] is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: register genblk1[8].mac_i/mul_out_reg is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: operator genblk1[8].mac_i/intermed0 is absorbed into DSP genblk1[8].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[9].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[9] is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: register genblk1[9].mac_i/mul_out_reg is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: operator genblk1[9].mac_i/intermed0 is absorbed into DSP genblk1[9].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[10].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[10] is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: register genblk1[10].mac_i/mul_out_reg is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: operator genblk1[10].mac_i/intermed0 is absorbed into DSP genblk1[10].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[11].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[11] is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: register genblk1[11].mac_i/mul_out_reg is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: operator genblk1[11].mac_i/intermed0 is absorbed into DSP genblk1[11].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[12].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[12] is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: register genblk1[12].mac_i/mul_out_reg is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: operator genblk1[12].mac_i/intermed0 is absorbed into DSP genblk1[12].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[13].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[13] is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: register genblk1[13].mac_i/mul_out_reg is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: operator genblk1[13].mac_i/intermed0 is absorbed into DSP genblk1[13].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[14].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[14] is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: register genblk1[14].mac_i/mul_out_reg is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: operator genblk1[14].mac_i/intermed0 is absorbed into DSP genblk1[14].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[15].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[15] is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: register genblk1[15].mac_i/mul_out_reg is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: operator genblk1[15].mac_i/intermed0 is absorbed into DSP genblk1[15].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[16].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[16] is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: register genblk1[16].mac_i/mul_out_reg is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: operator genblk1[16].mac_i/intermed0 is absorbed into DSP genblk1[16].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[17].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[17] is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: register genblk1[17].mac_i/mul_out_reg is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: operator genblk1[17].mac_i/intermed0 is absorbed into DSP genblk1[17].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[18].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[18] is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: register genblk1[18].mac_i/mul_out_reg is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: operator genblk1[18].mac_i/intermed0 is absorbed into DSP genblk1[18].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[19].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[19] is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: register genblk1[19].mac_i/mul_out_reg is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: operator genblk1[19].mac_i/intermed0 is absorbed into DSP genblk1[19].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[20].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[20] is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: register genblk1[20].mac_i/mul_out_reg is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: operator genblk1[20].mac_i/intermed0 is absorbed into DSP genblk1[20].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[21].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[21] is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: register genblk1[21].mac_i/mul_out_reg is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: operator genblk1[21].mac_i/intermed0 is absorbed into DSP genblk1[21].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[22].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[22] is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: register genblk1[22].mac_i/mul_out_reg is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: operator genblk1[22].mac_i/intermed0 is absorbed into DSP genblk1[22].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[23].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[23] is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: register genblk1[23].mac_i/mul_out_reg is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: operator genblk1[23].mac_i/intermed0 is absorbed into DSP genblk1[23].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[24].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[24] is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: register genblk1[24].mac_i/mul_out_reg is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: operator genblk1[24].mac_i/intermed0 is absorbed into DSP genblk1[24].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[25].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[25] is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: register genblk1[25].mac_i/mul_out_reg is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: operator genblk1[25].mac_i/intermed0 is absorbed into DSP genblk1[25].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[26].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[26] is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: register genblk1[26].mac_i/mul_out_reg is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: operator genblk1[26].mac_i/intermed0 is absorbed into DSP genblk1[26].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[27].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[27] is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: register genblk1[27].mac_i/mul_out_reg is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: operator genblk1[27].mac_i/intermed0 is absorbed into DSP genblk1[27].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[28].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[28] is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: register genblk1[28].mac_i/mul_out_reg is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: operator genblk1[28].mac_i/intermed0 is absorbed into DSP genblk1[28].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[29].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[29] is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: register genblk1[29].mac_i/mul_out_reg is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: operator genblk1[29].mac_i/intermed0 is absorbed into DSP genblk1[29].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[30].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[30] is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: register genblk1[30].mac_i/mul_out_reg is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: operator genblk1[30].mac_i/intermed0 is absorbed into DSP genblk1[30].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[31].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[31] is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: register genblk1[31].mac_i/mul_out_reg is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: operator genblk1[31].mac_i/intermed0 is absorbed into DSP genblk1[31].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[32].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[32] is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: register genblk1[32].mac_i/mul_out_reg is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: operator genblk1[32].mac_i/intermed0 is absorbed into DSP genblk1[32].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[33].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[33] is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: register genblk1[33].mac_i/mul_out_reg is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: operator genblk1[33].mac_i/intermed0 is absorbed into DSP genblk1[33].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[34].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[34] is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: register genblk1[34].mac_i/mul_out_reg is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: operator genblk1[34].mac_i/intermed0 is absorbed into DSP genblk1[34].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[35].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[35] is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: register genblk1[35].mac_i/mul_out_reg is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: operator genblk1[35].mac_i/intermed0 is absorbed into DSP genblk1[35].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[36].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[36] is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: register genblk1[36].mac_i/mul_out_reg is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: operator genblk1[36].mac_i/intermed0 is absorbed into DSP genblk1[36].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[37].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[37] is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: register genblk1[37].mac_i/mul_out_reg is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: operator genblk1[37].mac_i/intermed0 is absorbed into DSP genblk1[37].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[38].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[38] is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: register genblk1[38].mac_i/mul_out_reg is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: operator genblk1[38].mac_i/intermed0 is absorbed into DSP genblk1[38].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[39].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[39] is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: register genblk1[39].mac_i/mul_out_reg is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: operator genblk1[39].mac_i/intermed0 is absorbed into DSP genblk1[39].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[40].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[40] is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: register genblk1[40].mac_i/mul_out_reg is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: operator genblk1[40].mac_i/intermed0 is absorbed into DSP genblk1[40].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[41].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[41] is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: register genblk1[41].mac_i/mul_out_reg is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: operator genblk1[41].mac_i/intermed0 is absorbed into DSP genblk1[41].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[42].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[42] is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: register genblk1[42].mac_i/mul_out_reg is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: operator genblk1[42].mac_i/intermed0 is absorbed into DSP genblk1[42].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[43].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[43] is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: register genblk1[43].mac_i/mul_out_reg is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: operator genblk1[43].mac_i/intermed0 is absorbed into DSP genblk1[43].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[44].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[44] is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: register genblk1[44].mac_i/mul_out_reg is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: operator genblk1[44].mac_i/intermed0 is absorbed into DSP genblk1[44].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[45].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[45] is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: register genblk1[45].mac_i/mul_out_reg is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: operator genblk1[45].mac_i/intermed0 is absorbed into DSP genblk1[45].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[46].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[46] is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: register genblk1[46].mac_i/mul_out_reg is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: operator genblk1[46].mac_i/intermed0 is absorbed into DSP genblk1[46].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[47].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[47] is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: register genblk1[47].mac_i/mul_out_reg is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: operator genblk1[47].mac_i/intermed0 is absorbed into DSP genblk1[47].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[48].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[48] is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: register genblk1[48].mac_i/mul_out_reg is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: operator genblk1[48].mac_i/intermed0 is absorbed into DSP genblk1[48].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[49].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[49] is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: register genblk1[49].mac_i/mul_out_reg is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: operator genblk1[49].mac_i/intermed0 is absorbed into DSP genblk1[49].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[50].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[50] is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: register genblk1[50].mac_i/mul_out_reg is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: operator genblk1[50].mac_i/intermed0 is absorbed into DSP genblk1[50].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[51].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[51] is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: register genblk1[51].mac_i/mul_out_reg is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: operator genblk1[51].mac_i/intermed0 is absorbed into DSP genblk1[51].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[52].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[52] is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: register genblk1[52].mac_i/mul_out_reg is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: operator genblk1[52].mac_i/intermed0 is absorbed into DSP genblk1[52].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[53].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[53] is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: register genblk1[53].mac_i/mul_out_reg is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: operator genblk1[53].mac_i/intermed0 is absorbed into DSP genblk1[53].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[54].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[54] is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: register genblk1[54].mac_i/mul_out_reg is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: operator genblk1[54].mac_i/intermed0 is absorbed into DSP genblk1[54].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[55].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[55] is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: register genblk1[55].mac_i/mul_out_reg is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: operator genblk1[55].mac_i/intermed0 is absorbed into DSP genblk1[55].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[56].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[56] is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: register genblk1[56].mac_i/mul_out_reg is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: operator genblk1[56].mac_i/intermed0 is absorbed into DSP genblk1[56].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[57].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[57] is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: register genblk1[57].mac_i/mul_out_reg is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: operator genblk1[57].mac_i/intermed0 is absorbed into DSP genblk1[57].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[58].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[58] is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: register genblk1[58].mac_i/mul_out_reg is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: operator genblk1[58].mac_i/intermed0 is absorbed into DSP genblk1[58].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[59].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[59] is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: register genblk1[59].mac_i/mul_out_reg is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: operator genblk1[59].mac_i/intermed0 is absorbed into DSP genblk1[59].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[60].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[60] is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: register genblk1[60].mac_i/mul_out_reg is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: operator genblk1[60].mac_i/intermed0 is absorbed into DSP genblk1[60].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[61].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[61] is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: register genblk1[61].mac_i/mul_out_reg is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: operator genblk1[61].mac_i/intermed0 is absorbed into DSP genblk1[61].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[62].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[62] is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: register genblk1[62].mac_i/mul_out_reg is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: operator genblk1[62].mac_i/intermed0 is absorbed into DSP genblk1[62].mac_i/mul_out_reg.
DSP Report: Generating DSP genblk1[63].mac_i/mul_out_reg, operation Mode is: (P+A2*B'')'.
DSP Report: register kernels_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register kernel_regs_reg[63] is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register ifm_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: register genblk1[63].mac_i/mul_out_reg is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
DSP Report: operator genblk1[63].mac_i/intermed0 is absorbed into DSP genblk1[63].mac_i/mul_out_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][1]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][3]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][4]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][6]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[63][9] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[63][10]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][0]' (FD) to 'biasing_wire_reg[62][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][3]' (FD) to 'biasing_wire_reg[62][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][6]' (FD) to 'biasing_wire_reg[62][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[62][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][8]' (FD) to 'biasing_wire_reg[62][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][9]' (FD) to 'biasing_wire_reg[62][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][10]' (FD) to 'biasing_wire_reg[62][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][11]' (FD) to 'biasing_wire_reg[62][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][12]' (FD) to 'biasing_wire_reg[62][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][13]' (FD) to 'biasing_wire_reg[62][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][14]' (FD) to 'biasing_wire_reg[62][15]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][15]' (FD) to 'biasing_wire_reg[62][16]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][16]' (FD) to 'biasing_wire_reg[62][17]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][17]' (FD) to 'biasing_wire_reg[62][18]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][18]' (FD) to 'biasing_wire_reg[62][19]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][19]' (FD) to 'biasing_wire_reg[62][20]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][20]' (FD) to 'biasing_wire_reg[62][21]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][21]' (FD) to 'biasing_wire_reg[62][22]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][22]' (FD) to 'biasing_wire_reg[62][23]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][23]' (FD) to 'biasing_wire_reg[62][24]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][24]' (FD) to 'biasing_wire_reg[62][25]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][25]' (FD) to 'biasing_wire_reg[62][26]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][26]' (FD) to 'biasing_wire_reg[62][27]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][27]' (FD) to 'biasing_wire_reg[62][28]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][28]' (FD) to 'biasing_wire_reg[62][29]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][29]' (FD) to 'biasing_wire_reg[62][30]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][30]' (FD) to 'biasing_wire_reg[62][31]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[62][31]' (FD) to 'biasing_wire_reg[61][3]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][0]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[61][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][3]' (FD) to 'biasing_wire_reg[60][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[61][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[61][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][8]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[61][9] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][10]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][11]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][12]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][13]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][14]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][15]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][16]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][17]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][18]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][19]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][20]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][21]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][22]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][23]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][24]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][25]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][26]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][27]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][28]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][29]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][30]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[61][31]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][0]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[60][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[60][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][3]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][4]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][5]' (FD) to 'biasing_wire_reg[60][9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[60][6] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][7]' (FD) to 'biasing_wire_reg[0][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[60][8] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[60][9]' (FD) to 'biasing_wire_reg[59][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][1]' (FD) to 'biasing_wire_reg[59][2]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][2]' (FD) to 'biasing_wire_reg[59][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[59][5] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][6]' (FD) to 'biasing_wire_reg[59][7]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][7]' (FD) to 'biasing_wire_reg[59][8]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][8]' (FD) to 'biasing_wire_reg[59][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][9]' (FD) to 'biasing_wire_reg[59][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][10]' (FD) to 'biasing_wire_reg[59][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][11]' (FD) to 'biasing_wire_reg[59][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][12]' (FD) to 'biasing_wire_reg[59][13]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][13]' (FD) to 'biasing_wire_reg[59][14]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][14]' (FD) to 'biasing_wire_reg[59][15]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][15]' (FD) to 'biasing_wire_reg[59][16]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][16]' (FD) to 'biasing_wire_reg[59][17]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][17]' (FD) to 'biasing_wire_reg[59][18]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][18]' (FD) to 'biasing_wire_reg[59][19]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][19]' (FD) to 'biasing_wire_reg[59][20]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][20]' (FD) to 'biasing_wire_reg[59][21]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][21]' (FD) to 'biasing_wire_reg[59][22]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][22]' (FD) to 'biasing_wire_reg[59][23]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][23]' (FD) to 'biasing_wire_reg[59][24]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][24]' (FD) to 'biasing_wire_reg[59][25]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][25]' (FD) to 'biasing_wire_reg[59][26]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][26]' (FD) to 'biasing_wire_reg[59][27]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][27]' (FD) to 'biasing_wire_reg[59][28]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][28]' (FD) to 'biasing_wire_reg[59][29]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][29]' (FD) to 'biasing_wire_reg[59][30]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][30]' (FD) to 'biasing_wire_reg[59][31]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[59][31]' (FD) to 'biasing_wire_reg[58][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][0] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][1]' (FD) to 'biasing_wire_reg[58][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][2] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][3]' (FD) to 'biasing_wire_reg[58][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][4] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][5]' (FD) to 'biasing_wire_reg[58][6]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][6]' (FD) to 'biasing_wire_reg[58][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[58][7] )
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][8]' (FD) to 'biasing_wire_reg[58][9]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][9]' (FD) to 'biasing_wire_reg[58][10]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][10]' (FD) to 'biasing_wire_reg[58][11]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][11]' (FD) to 'biasing_wire_reg[58][12]'
INFO: [Synth 8-3886] merging instance 'biasing_wire_reg[58][12]' (FD) to 'biasing_wire_reg[58][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[57][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[57][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[57][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[57][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[56][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[55][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[55][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[55][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[55][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[54][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[53][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[52][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[51][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[50][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[50][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[49][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[49][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[49][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[47][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[46][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[46][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[45][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[44][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[44][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[43][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[43][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[43][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[42][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[41][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[41][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[40][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[40][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[39][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[39][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[39][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[38][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[38][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\biasing_wire_reg[38][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[38][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[37][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\biasing_wire_reg[37][2] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 448 ; free virtual = 4147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|fire2_3_expand_1 | (P+A2*B'')' | 16     | 16     | -      | -      | 32     | 1    | 2    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 396 ; free virtual = 4099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 383 ; free virtual = 4082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 376 ; free virtual = 4074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net p_0_in__0[15] is driving 960 big block pins (URAM, BRAM and DSP loads). Created 96 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   507|
|2     |DSP48E1 |    64|
|3     |LUT1    |   152|
|4     |LUT2    |   894|
|5     |LUT3    |   382|
|6     |LUT4    |    10|
|7     |LUT5    |   893|
|8     |LUT6    |     1|
|9     |FDRE    |  2156|
|10    |FDSE    |     2|
+------+--------+------+

Report Instance Areas: 
+------+----------------------+-------+------+
|      |Instance              |Module |Cells |
+------+----------------------+-------+------+
|1     |top                   |       |  5061|
|2     |  \genblk1[0].mac_i   |mac    |    57|
|3     |  \genblk1[10].mac_i  |mac_0  |    56|
|4     |  \genblk1[11].mac_i  |mac_1  |    31|
|5     |  \genblk1[12].mac_i  |mac_2  |    34|
|6     |  \genblk1[13].mac_i  |mac_3  |    34|
|7     |  \genblk1[14].mac_i  |mac_4  |    26|
|8     |  \genblk1[15].mac_i  |mac_5  |    26|
|9     |  \genblk1[16].mac_i  |mac_6  |    58|
|10    |  \genblk1[17].mac_i  |mac_7  |    33|
|11    |  \genblk1[18].mac_i  |mac_8  |    59|
|12    |  \genblk1[19].mac_i  |mac_9  |    32|
|13    |  \genblk1[1].mac_i   |mac_10 |    56|
|14    |  \genblk1[20].mac_i  |mac_11 |    56|
|15    |  \genblk1[21].mac_i  |mac_12 |    27|
|16    |  \genblk1[22].mac_i  |mac_13 |    56|
|17    |  \genblk1[23].mac_i  |mac_14 |    27|
|18    |  \genblk1[24].mac_i  |mac_15 |    33|
|19    |  \genblk1[25].mac_i  |mac_16 |    24|
|20    |  \genblk1[26].mac_i  |mac_17 |    55|
|21    |  \genblk1[27].mac_i  |mac_18 |    31|
|22    |  \genblk1[28].mac_i  |mac_19 |    31|
|23    |  \genblk1[29].mac_i  |mac_20 |    27|
|24    |  \genblk1[2].mac_i   |mac_21 |    30|
|25    |  \genblk1[30].mac_i  |mac_22 |    29|
|26    |  \genblk1[31].mac_i  |mac_23 |    32|
|27    |  \genblk1[32].mac_i  |mac_24 |     8|
|28    |  \genblk1[33].mac_i  |mac_25 |    25|
|29    |  \genblk1[34].mac_i  |mac_26 |    55|
|30    |  \genblk1[35].mac_i  |mac_27 |    55|
|31    |  \genblk1[36].mac_i  |mac_28 |    57|
|32    |  \genblk1[37].mac_i  |mac_29 |    55|
|33    |  \genblk1[38].mac_i  |mac_30 |    33|
|34    |  \genblk1[39].mac_i  |mac_31 |    28|
|35    |  \genblk1[3].mac_i   |mac_32 |    32|
|36    |  \genblk1[40].mac_i  |mac_33 |    57|
|37    |  \genblk1[41].mac_i  |mac_34 |    27|
|38    |  \genblk1[42].mac_i  |mac_35 |    57|
|39    |  \genblk1[43].mac_i  |mac_36 |    54|
|40    |  \genblk1[44].mac_i  |mac_37 |    57|
|41    |  \genblk1[45].mac_i  |mac_38 |    27|
|42    |  \genblk1[46].mac_i  |mac_39 |    58|
|43    |  \genblk1[47].mac_i  |mac_40 |    56|
|44    |  \genblk1[48].mac_i  |mac_41 |    35|
|45    |  \genblk1[49].mac_i  |mac_42 |    57|
|46    |  \genblk1[4].mac_i   |mac_43 |    53|
|47    |  \genblk1[50].mac_i  |mac_44 |    31|
|48    |  \genblk1[51].mac_i  |mac_45 |    27|
|49    |  \genblk1[52].mac_i  |mac_46 |    55|
|50    |  \genblk1[53].mac_i  |mac_47 |    32|
|51    |  \genblk1[54].mac_i  |mac_48 |    27|
|52    |  \genblk1[55].mac_i  |mac_49 |    54|
|53    |  \genblk1[56].mac_i  |mac_50 |    30|
|54    |  \genblk1[57].mac_i  |mac_51 |    55|
|55    |  \genblk1[58].mac_i  |mac_52 |    57|
|56    |  \genblk1[59].mac_i  |mac_53 |    55|
|57    |  \genblk1[5].mac_i   |mac_54 |    57|
|58    |  \genblk1[60].mac_i  |mac_55 |    34|
|59    |  \genblk1[61].mac_i  |mac_56 |    53|
|60    |  \genblk1[62].mac_i  |mac_57 |    57|
|61    |  \genblk1[63].mac_i  |mac_58 |    46|
|62    |  \genblk1[6].mac_i   |mac_59 |    33|
|63    |  \genblk1[7].mac_i   |mac_60 |    27|
|64    |  \genblk1[8].mac_i   |mac_61 |    28|
|65    |  \genblk1[9].mac_i   |mac_62 |    32|
+------+----------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 375 ; free virtual = 4078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 409 ; free virtual = 4112
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 410 ; free virtual = 4113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
Finished Parsing XDC File [/home/gsaied/Desktop/old_rtl/fire2_3_expand_1/temp.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 361 ; free virtual = 4065
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
530 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 3275.371 ; gain = 0.000 ; free physical = 416 ; free virtual = 4118
# report_utilization -file utiliziation.rpt
# report_utilization -hierarchical -file hierarchical_utilization.rpt
# report_timing -file post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# place_design -no_fanout_opt -directive ExtraTimingOpt
Command: place_design -no_fanout_opt -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 405 ; free virtual = 4108
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dd5080df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 405 ; free virtual = 4108
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 411 ; free virtual = 4114

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60999568

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 392 ; free virtual = 4096

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: bc77f0c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 397 ; free virtual = 4096

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: bc77f0c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 393 ; free virtual = 4096
Phase 1 Placer Initialization | Checksum: bc77f0c1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 393 ; free virtual = 4096

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: bbf0e71d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3283.375 ; gain = 0.000 ; free physical = 381 ; free virtual = 4084
Phase 2 Global Placement | Checksum: 174f168c0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 269 ; free virtual = 4002

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 174f168c0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:40 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 265 ; free virtual = 4002

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18a5e5c6e

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 259 ; free virtual = 3996

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e804e22c

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 282 ; free virtual = 3995

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176e31c22

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 282 ; free virtual = 3995

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d5aafc81

Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 282 ; free virtual = 3995

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1784349eb

Time (s): cpu = 00:01:22 ; elapsed = 00:00:47 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 275 ; free virtual = 3985

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1dcacf641

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 272 ; free virtual = 3985

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1c5b1388d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:47 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 272 ; free virtual = 3985

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 78eb9a09

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 276 ; free virtual = 3985
Phase 3 Detail Placement | Checksum: 78eb9a09

Time (s): cpu = 00:01:27 ; elapsed = 00:00:51 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 271 ; free virtual = 3985

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14763072e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 14763072e

Time (s): cpu = 00:01:32 ; elapsed = 00:00:53 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 264 ; free virtual = 3977
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.581. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b2abfa41

Time (s): cpu = 00:05:31 ; elapsed = 00:04:59 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 271 ; free virtual = 3987
Phase 4.1 Post Commit Optimization | Checksum: 1b2abfa41

Time (s): cpu = 00:05:31 ; elapsed = 00:04:59 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 270 ; free virtual = 3987
Post Placement Optimization Initialization | Checksum: 15650e1b4
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.544. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16ed5b10b

Time (s): cpu = 00:11:08 ; elapsed = 00:10:46 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 568 ; free virtual = 4287

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16ed5b10b

Time (s): cpu = 00:11:08 ; elapsed = 00:10:46 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 567 ; free virtual = 4287

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 567 ; free virtual = 4287
Phase 4.4 Final Placement Cleanup | Checksum: 17c41c8d9

Time (s): cpu = 00:11:08 ; elapsed = 00:10:46 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 567 ; free virtual = 4288
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17c41c8d9

Time (s): cpu = 00:11:08 ; elapsed = 00:10:46 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 567 ; free virtual = 4287
Ending Placer Task | Checksum: 103e42783

Time (s): cpu = 00:11:08 ; elapsed = 00:10:46 . Memory (MB): peak = 3291.379 ; gain = 8.004 ; free physical = 634 ; free virtual = 4354
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:11:12 ; elapsed = 00:10:49 . Memory (MB): peak = 3291.379 ; gain = 16.008 ; free physical = 634 ; free virtual = 4354
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
# puts "Found setup timing violations => running physical optimization"
# report_timing -file slack.rpt
# phys_opt_design -directive AggressiveExplore
# }
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Found setup timing violations => running physical optimization
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 607 ; free virtual = 4327

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.691 | TNS=-1087.640 |
Phase 1 Physical Synthesis Initialization | Checksum: 1826e8b71

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 588 ; free virtual = 4308
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.691 | TNS=-1087.640 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 16 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[31]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep_n_0. Replicated 8 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[8]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__0_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][8]_rep__0_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][8]_rep_n_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__1_n_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[3]_rep__4_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net clr_pulse. Replicated 3 times.
INFO: [Physopt 32-81] Processed net fire2_expand_1_en. Replicated 10 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][5]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][7]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][6]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][4]. Replicated 2 times.
INFO: [Physopt 32-571] Net genblk1[63].mac_i/ifm_2_reg[14][8] was not replicated.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg[0]_rep__4_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 15 nets. Created 74 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 15 nets or cells. Created 74 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.581 | TNS=-297.393 |
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 589 ; free virtual = 4310
Phase 2 Fanout Optimization | Checksum: 18e7dcd6c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:25 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 589 ; free virtual = 4310

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 50 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net ofm_2[25][15]_i_1_n_0.  Re-placed instance ofm_2[25][15]_i_1
INFO: [Physopt 32-663] Processed net ofm_2[25][12].  Re-placed instance ofm_2_reg[25][12]
INFO: [Physopt 32-663] Processed net ofm_2[25][13].  Re-placed instance ofm_2_reg[25][13]
INFO: [Physopt 32-663] Processed net ofm_2[25][14].  Re-placed instance ofm_2_reg[25][14]
INFO: [Physopt 32-663] Processed net ofm_2[25][4].  Re-placed instance ofm_2_reg[25][4]
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_4_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_4
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_5_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_5
INFO: [Physopt 32-663] Processed net ofm_2[25][10].  Re-placed instance ofm_2_reg[25][10]
INFO: [Physopt 32-663] Processed net ofm_2[25][11].  Re-placed instance ofm_2_reg[25][11]
INFO: [Physopt 32-663] Processed net ofm_2[25][9].  Re-placed instance ofm_2_reg[25][9]
INFO: [Physopt 32-662] Processed net ofm_2[25][15].  Did not re-place instance ofm_2_reg[25][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][5].  Did not re-place instance ofm_2_reg[25][5]
INFO: [Physopt 32-662] Processed net ofm_2[25][6].  Did not re-place instance ofm_2_reg[25][6]
INFO: [Physopt 32-662] Processed net ofm_2[25][7].  Did not re-place instance ofm_2_reg[25][7]
INFO: [Physopt 32-662] Processed net ofm_2[25][0].  Did not re-place instance ofm_2_reg[25][0]
INFO: [Physopt 32-662] Processed net ofm_2[25][1].  Did not re-place instance ofm_2_reg[25][1]
INFO: [Physopt 32-662] Processed net ofm_2[25][2].  Did not re-place instance ofm_2_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_2[25][3].  Did not re-place instance ofm_2_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_2[25][8].  Did not re-place instance ofm_2_reg[25][8]
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_1_n_0.  Did not re-place instance ofm_2[28][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_9_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_9
INFO: [Physopt 32-663] Processed net ofm_2[28][4].  Re-placed instance ofm_2_reg[28][4]
INFO: [Physopt 32-663] Processed net ofm_2[28][5].  Re-placed instance ofm_2_reg[28][5]
INFO: [Physopt 32-663] Processed net ofm_2[28][6].  Re-placed instance ofm_2_reg[28][6]
INFO: [Physopt 32-663] Processed net ofm_2[28][7].  Re-placed instance ofm_2_reg[28][7]
INFO: [Physopt 32-663] Processed net ofm_2[28][10].  Re-placed instance ofm_2_reg[28][10]
INFO: [Physopt 32-663] Processed net ofm_2[28][11].  Re-placed instance ofm_2_reg[28][11]
INFO: [Physopt 32-663] Processed net ofm_2[28][8].  Re-placed instance ofm_2_reg[28][8]
INFO: [Physopt 32-663] Processed net ofm_2[28][9].  Re-placed instance ofm_2_reg[28][9]
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_8_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_8
INFO: [Physopt 32-663] Processed net genblk1[46].mac_i/fire2_expand_1_en_reg_0[0].  Re-placed instance genblk1[46].mac_i/ofm_3[46][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_14_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_14
INFO: [Physopt 32-663] Processed net ofm_3[46][13].  Re-placed instance ofm_3_reg[46][13]
INFO: [Physopt 32-662] Processed net ofm_3[46][14].  Did not re-place instance ofm_3_reg[46][14]
INFO: [Physopt 32-662] Processed net ofm_3[46][15].  Did not re-place instance ofm_3_reg[46][15]
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_7_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_7
INFO: [Physopt 32-662] Processed net ofm_2[28][12].  Did not re-place instance ofm_2_reg[28][12]
INFO: [Physopt 32-662] Processed net ofm_2[28][13].  Did not re-place instance ofm_2_reg[28][13]
INFO: [Physopt 32-662] Processed net ofm_2[28][14].  Did not re-place instance ofm_2_reg[28][14]
INFO: [Physopt 32-662] Processed net ofm_2[28][15].  Did not re-place instance ofm_2_reg[28][15]
INFO: [Physopt 32-663] Processed net ofm_2[56][15]_i_1_n_0.  Re-placed instance ofm_2[56][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[56].mac_i/ofm_2[56][1]_i_9_n_0.  Did not re-place instance genblk1[56].mac_i/ofm_2[56][1]_i_9
INFO: [Physopt 32-663] Processed net ofm_2[56][0].  Re-placed instance ofm_2_reg[56][0]
INFO: [Physopt 32-663] Processed net ofm_2[56][14].  Re-placed instance ofm_2_reg[56][14]
INFO: [Physopt 32-663] Processed net ofm_2[56][15].  Re-placed instance ofm_2_reg[56][15]
INFO: [Physopt 32-663] Processed net ofm_2[56][1].  Re-placed instance ofm_2_reg[56][1]
INFO: [Physopt 32-663] Processed net ofm_2[56][8].  Re-placed instance ofm_2_reg[56][8]
INFO: [Physopt 32-663] Processed net ofm_2[56][9].  Re-placed instance ofm_2_reg[56][9]
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_11_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_11
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_17_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_17
INFO: [Physopt 32-661] Optimized 25 nets.  Re-placed 25 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 25 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 25 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.397 | TNS=-288.247 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 587 ; free virtual = 4308
Phase 3 Placement Based Optimization | Checksum: 234c8fb59

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 4308

Phase 4 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 4 MultiInst Placement Optimization | Checksum: 234c8fb59

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 4307

Phase 5 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 4307
Phase 5 Rewire | Checksum: 234c8fb59

Time (s): cpu = 00:01:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 586 ; free virtual = 4307

Phase 6 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-601] Processed net ofm_2[28][15]_i_1_n_0. Net driver ofm_2[28][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net ofm_2[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_2[25][15]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_2[6][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_2[5][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_2[63][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[19][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_2[30][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net ofm_3[15][15]_i_1_n_0. Net driver ofm_3[15][15]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net ofm_3[51][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net ofm_3[39][15]_i_1_n_0. Net driver ofm_3[39][15]_i_1 was replaced.
INFO: [Physopt 32-601] Processed net ofm_2[19][15]_i_1_n_0. Net driver ofm_2[19][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net ofm_2[5][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[46].mac_i/SR[0]. Net driver genblk1[46].mac_i/ofm_2[46][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net ofm_3[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_2[13][15]_i_1_n_0. Net driver ofm_2[13][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net ofm_3[5][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_3[11][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[59].mac_i/fire2_expand_1_en_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_2[11][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[25][15]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_2[31][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[63][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[5][15]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[31][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[46].mac_i/fire2_expand_1_en_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_3[63][15]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[20][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net ofm_2[15][15]_i_2_n_0. Net driver ofm_2[15][15]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net ofm_3[54][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 24 nets. Created 17 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 17 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-258.602 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 585 ; free virtual = 4306
Phase 6 Critical Cell Optimization | Checksum: 256b8b72a

Time (s): cpu = 00:01:37 ; elapsed = 00:00:44 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 585 ; free virtual = 4306

Phase 7 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 47 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/fire2_expand_1_end_reg. Replicated 4 times.
INFO: [Physopt 32-572] Net fire2_expand_1_en_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ifm_2[15]. Replicated 9 times.
INFO: [Physopt 32-81] Processed net ifm_3[15]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[31]_repN_1. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][9]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[8]_repN_4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[31]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][2]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[31]_repN_3. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[63].mac_i/ifm_2_reg[14][13] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[8]_repN_1. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[63].mac_i/ifm_2_reg[14][14] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__0_n_0_repN. Replicated 3 times.
INFO: [Physopt 32-81] Processed net fire2_expand_1_en_repN_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net genblk1[63].mac_i/ifm_2_reg[14][12]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep__1_n_0_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net weight_rom_address_reg__0[2]. Replicated 3 times.
INFO: [Physopt 32-572] Net weight_rom_address_reg[2]_rep__4_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[63].mac_i/ifm_2_reg[14][0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net biasing_wire_reg[0][31]_rep__1_n_0_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[8]_repN_5. Replicated 2 times.
INFO: [Physopt 32-572] Net genblk1[63].mac_i/ifm_2_reg[14][10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net weight_rom_address_reg[2]_rep__2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][31]_rep_n_0_repN_1. Replicated 2 times.
INFO: [Physopt 32-571] Net genblk1[63].mac_i/ifm_2_reg[14][11] was not replicated.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0][8]_rep__0_n_0_repN. Replicated 2 times.
INFO: [Physopt 32-571] Net genblk1[63].mac_i/ifm_2_reg[14][1] was not replicated.
INFO: [Physopt 32-572] Net weight_rom_address_reg[3]_rep__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 18 nets. Created 56 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 56 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.343 | TNS=-260.412 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 585 ; free virtual = 4306
Phase 7 Fanout Optimization | Checksum: 1dc3a851f

Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 585 ; free virtual = 4306

Phase 8 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_1_n_0.  Did not re-place instance ofm_2[28][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_9_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_9
INFO: [Physopt 32-663] Processed net ofm_2[28][0].  Re-placed instance ofm_2_reg[28][0]
INFO: [Physopt 32-663] Processed net ofm_2[28][1].  Re-placed instance ofm_2_reg[28][1]
INFO: [Physopt 32-663] Processed net ofm_2[28][2].  Re-placed instance ofm_2_reg[28][2]
INFO: [Physopt 32-663] Processed net ofm_2[28][3].  Re-placed instance ofm_2_reg[28][3]
INFO: [Physopt 32-663] Processed net ofm_2[28][4].  Re-placed instance ofm_2_reg[28][4]
INFO: [Physopt 32-663] Processed net ofm_2[28][5].  Re-placed instance ofm_2_reg[28][5]
INFO: [Physopt 32-663] Processed net ofm_2[28][6].  Re-placed instance ofm_2_reg[28][6]
INFO: [Physopt 32-663] Processed net ofm_2[28][7].  Re-placed instance ofm_2_reg[28][7]
INFO: [Physopt 32-663] Processed net ofm_2[28][10].  Re-placed instance ofm_2_reg[28][10]
INFO: [Physopt 32-663] Processed net ofm_2[28][11].  Re-placed instance ofm_2_reg[28][11]
INFO: [Physopt 32-663] Processed net ofm_2[28][8].  Re-placed instance ofm_2_reg[28][8]
INFO: [Physopt 32-663] Processed net ofm_2[28][9].  Re-placed instance ofm_2_reg[28][9]
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_1_n_0.  Did not re-place instance ofm_2[25][15]_i_1
INFO: [Physopt 32-663] Processed net ofm_2[25][10].  Re-placed instance ofm_2_reg[25][10]
INFO: [Physopt 32-663] Processed net ofm_2[25][11].  Re-placed instance ofm_2_reg[25][11]
INFO: [Physopt 32-663] Processed net ofm_2[25][4].  Re-placed instance ofm_2_reg[25][4]
INFO: [Physopt 32-663] Processed net ofm_2[25][9].  Re-placed instance ofm_2_reg[25][9]
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_4_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_4
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_8_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_8
INFO: [Physopt 32-663] Processed net ofm_2[28][12].  Re-placed instance ofm_2_reg[28][12]
INFO: [Physopt 32-663] Processed net ofm_2[28][13].  Re-placed instance ofm_2_reg[28][13]
INFO: [Physopt 32-663] Processed net ofm_2[28][14].  Re-placed instance ofm_2_reg[28][14]
INFO: [Physopt 32-663] Processed net ofm_2[28][15].  Re-placed instance ofm_2_reg[28][15]
INFO: [Physopt 32-662] Processed net ofm_2[5][15]_i_1_n_0.  Did not re-place instance ofm_2[5][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_19_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_19
INFO: [Physopt 32-663] Processed net ofm_2[5][6].  Re-placed instance ofm_2_reg[5][6]
INFO: [Physopt 32-663] Processed net ofm_2[5][7].  Re-placed instance ofm_2_reg[5][7]
INFO: [Physopt 32-663] Processed net ofm_2[5][8].  Re-placed instance ofm_2_reg[5][8]
INFO: [Physopt 32-663] Processed net ofm_2[5][9].  Re-placed instance ofm_2_reg[5][9]
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_5_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_5
INFO: [Physopt 32-663] Processed net ofm_2[25][15]_i_2_n_0.  Re-placed instance ofm_2[25][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_2[25][0].  Did not re-place instance ofm_2_reg[25][0]
INFO: [Physopt 32-662] Processed net ofm_2[25][12].  Did not re-place instance ofm_2_reg[25][12]
INFO: [Physopt 32-662] Processed net ofm_2[25][13].  Did not re-place instance ofm_2_reg[25][13]
INFO: [Physopt 32-662] Processed net ofm_2[25][14].  Did not re-place instance ofm_2_reg[25][14]
INFO: [Physopt 32-662] Processed net ofm_2[25][1].  Did not re-place instance ofm_2_reg[25][1]
INFO: [Physopt 32-662] Processed net ofm_2[25][2].  Did not re-place instance ofm_2_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_2[25][3].  Did not re-place instance ofm_2_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_2[25][8].  Did not re-place instance ofm_2_reg[25][8]
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_20_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_20
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_7_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_7
INFO: [Physopt 32-663] Processed net ofm_2[5][2].  Re-placed instance ofm_2_reg[5][2]
INFO: [Physopt 32-663] Processed net ofm_2[5][3].  Re-placed instance ofm_2_reg[5][3]
INFO: [Physopt 32-663] Processed net ofm_2[5][4].  Re-placed instance ofm_2_reg[5][4]
INFO: [Physopt 32-663] Processed net ofm_2[5][5].  Re-placed instance ofm_2_reg[5][5]
INFO: [Physopt 32-663] Processed net ofm_2[5][15]_i_2_n_0.  Re-placed instance ofm_2[5][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_3[25][15]_i_1_n_0.  Did not re-place instance ofm_3[25][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[5][0].  Did not re-place instance ofm_2_reg[5][0]
INFO: [Physopt 32-662] Processed net ofm_2[5][10].  Did not re-place instance ofm_2_reg[5][10]
INFO: [Physopt 32-662] Processed net ofm_2[5][11].  Did not re-place instance ofm_2_reg[5][11]
INFO: [Physopt 32-662] Processed net ofm_2[5][12].  Did not re-place instance ofm_2_reg[5][12]
INFO: [Physopt 32-662] Processed net ofm_2[5][13].  Did not re-place instance ofm_2_reg[5][13]
INFO: [Physopt 32-662] Processed net ofm_2[5][1].  Did not re-place instance ofm_2_reg[5][1]
INFO: [Physopt 32-662] Processed net ofm_3[25][13].  Did not re-place instance ofm_3_reg[25][13]
INFO: [Physopt 32-662] Processed net ofm_3[25][14].  Did not re-place instance ofm_3_reg[25][14]
INFO: [Physopt 32-662] Processed net ofm_3[25][15].  Did not re-place instance ofm_3_reg[25][15]
INFO: [Physopt 32-662] Processed net ofm_3[25][1].  Did not re-place instance ofm_3_reg[25][1]
INFO: [Physopt 32-662] Processed net ofm_3[25][2].  Did not re-place instance ofm_3_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_3[25][3].  Did not re-place instance ofm_3_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_3[25][4].  Did not re-place instance ofm_3_reg[25][4]
INFO: [Physopt 32-662] Processed net ofm_3[25][5].  Did not re-place instance ofm_3_reg[25][5]
INFO: [Physopt 32-663] Processed net ofm_3[19][15]_i_1_n_0.  Re-placed instance ofm_3[19][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[19].mac_i/ofm_2[19][1]_i_11_n_0.  Did not re-place instance genblk1[19].mac_i/ofm_2[19][1]_i_11
INFO: [Physopt 32-663] Processed net ofm_3[19][0].  Re-placed instance ofm_3_reg[19][0]
INFO: [Physopt 32-663] Processed net ofm_3[19][1].  Re-placed instance ofm_3_reg[19][1]
INFO: [Physopt 32-663] Processed net ofm_3[19][2].  Re-placed instance ofm_3_reg[19][2]
INFO: [Physopt 32-663] Processed net ofm_3[19][3].  Re-placed instance ofm_3_reg[19][3]
INFO: [Physopt 32-662] Processed net ofm_3[19][4].  Did not re-place instance ofm_3_reg[19][4]
INFO: [Physopt 32-662] Processed net ofm_3[19][5].  Did not re-place instance ofm_3_reg[19][5]
INFO: [Physopt 32-662] Processed net ofm_3[19][8].  Did not re-place instance ofm_3_reg[19][8]
INFO: [Physopt 32-662] Processed net ofm_3[19][9].  Did not re-place instance ofm_3_reg[19][9]
INFO: [Physopt 32-663] Processed net ofm_2[30][15]_i_1_n_0.  Re-placed instance ofm_2[30][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[30].mac_i/ofm_2[30][2]_i_7_n_0.  Did not re-place instance genblk1[30].mac_i/ofm_2[30][2]_i_7
INFO: [Physopt 32-662] Processed net ofm_2[30][0].  Did not re-place instance ofm_2_reg[30][0]
INFO: [Physopt 32-662] Processed net ofm_2[30][1].  Did not re-place instance ofm_2_reg[30][1]
INFO: [Physopt 32-662] Processed net ofm_2[30][2].  Did not re-place instance ofm_2_reg[30][2]
INFO: [Physopt 32-662] Processed net ofm_2[30][3].  Did not re-place instance ofm_2_reg[30][3]
INFO: [Physopt 32-662] Processed net ofm_2[30][4].  Did not re-place instance ofm_2_reg[30][4]
INFO: [Physopt 32-662] Processed net ofm_2[30][5].  Did not re-place instance ofm_2_reg[30][5]
INFO: [Physopt 32-662] Processed net ofm_2[30][6].  Did not re-place instance ofm_2_reg[30][6]
INFO: [Physopt 32-662] Processed net ofm_2[30][7].  Did not re-place instance ofm_2_reg[30][7]
INFO: [Physopt 32-663] Processed net ofm_3[5][15]_i_1_n_0.  Re-placed instance ofm_3[5][15]_i_1
INFO: [Physopt 32-663] Processed net ofm_3[5][10].  Re-placed instance ofm_3_reg[5][10]
INFO: [Physopt 32-663] Processed net ofm_3[5][11].  Re-placed instance ofm_3_reg[5][11]
INFO: [Physopt 32-663] Processed net ofm_3[5][12].  Re-placed instance ofm_3_reg[5][12]
INFO: [Physopt 32-663] Processed net ofm_3[5][1].  Re-placed instance ofm_3_reg[5][1]
INFO: [Physopt 32-662] Processed net ofm_2[5][14].  Did not re-place instance ofm_2_reg[5][14]
INFO: [Physopt 32-662] Processed net ofm_2[5][15].  Did not re-place instance ofm_2_reg[5][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][15].  Did not re-place instance ofm_2_reg[25][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][5].  Did not re-place instance ofm_2_reg[25][5]
INFO: [Physopt 32-662] Processed net ofm_2[25][6].  Did not re-place instance ofm_2_reg[25][6]
INFO: [Physopt 32-662] Processed net ofm_2[25][7].  Did not re-place instance ofm_2_reg[25][7]
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_16_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_16
INFO: [Physopt 32-663] Processed net ofm_3[51][15]_i_1_n_0_repN.  Re-placed instance ofm_3[51][15]_i_1_replica
INFO: [Physopt 32-663] Processed net genblk1[51].mac_i/ofm_2[51][1]_i_7_n_0.  Re-placed instance genblk1[51].mac_i/ofm_2[51][1]_i_7
INFO: [Physopt 32-662] Processed net ofm_3[51][10].  Did not re-place instance ofm_3_reg[51][10]
INFO: [Physopt 32-662] Processed net ofm_3[51][11].  Did not re-place instance ofm_3_reg[51][11]
INFO: [Physopt 32-662] Processed net ofm_3[51][8].  Did not re-place instance ofm_3_reg[51][8]
INFO: [Physopt 32-662] Processed net ofm_3[51][9].  Did not re-place instance ofm_3_reg[51][9]
INFO: [Physopt 32-662] Processed net ofm_3[5][0].  Did not re-place instance ofm_3_reg[5][0]
INFO: [Physopt 32-662] Processed net ofm_3[5][2].  Did not re-place instance ofm_3_reg[5][2]
INFO: [Physopt 32-662] Processed net ofm_3[5][4].  Did not re-place instance ofm_3_reg[5][4]
INFO: [Physopt 32-662] Processed net ofm_3[5][5].  Did not re-place instance ofm_3_reg[5][5]
INFO: [Physopt 32-662] Processed net ofm_3[5][7].  Did not re-place instance ofm_3_reg[5][7]
INFO: [Physopt 32-662] Processed net ofm_3[5][8].  Did not re-place instance ofm_3_reg[5][8]
INFO: [Physopt 32-662] Processed net ofm_3[5][9].  Did not re-place instance ofm_3_reg[5][9]
INFO: [Physopt 32-663] Processed net ofm_3[51][15]_i_1_n_0.  Re-placed instance ofm_3[51][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[25][12].  Did not re-place instance ofm_3_reg[25][12]
INFO: [Physopt 32-662] Processed net ofm_3[51][5].  Did not re-place instance ofm_3_reg[51][5]
INFO: [Physopt 32-662] Processed net ofm_3[51][6].  Did not re-place instance ofm_3_reg[51][6]
INFO: [Physopt 32-663] Processed net ofm_3[11][15]_i_1_n_0.  Re-placed instance ofm_3[11][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[11].mac_i/ofm_2[11][1]_i_11_n_0.  Did not re-place instance genblk1[11].mac_i/ofm_2[11][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_3[11][2].  Did not re-place instance ofm_3_reg[11][2]
INFO: [Physopt 32-662] Processed net ofm_3[11][3].  Did not re-place instance ofm_3_reg[11][3]
INFO: [Physopt 32-662] Processed net ofm_3[11][4].  Did not re-place instance ofm_3_reg[11][4]
INFO: [Physopt 32-662] Processed net ofm_3[11][5].  Did not re-place instance ofm_3_reg[11][5]
INFO: [Physopt 32-662] Processed net ofm_3[11][6].  Did not re-place instance ofm_3_reg[11][6]
INFO: [Physopt 32-662] Processed net ofm_3[11][7].  Did not re-place instance ofm_3_reg[11][7]
INFO: [Physopt 32-662] Processed net ofm_3[11][8].  Did not re-place instance ofm_3_reg[11][8]
INFO: [Physopt 32-662] Processed net ofm_3[11][9].  Did not re-place instance ofm_3_reg[11][9]
INFO: [Physopt 32-663] Processed net ofm_3[15][15]_i_1_n_0.  Re-placed instance ofm_3[15][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[15].mac_i/ofm_2[15][1]_i_6_n_0.  Did not re-place instance genblk1[15].mac_i/ofm_2[15][1]_i_6
INFO: [Physopt 32-663] Processed net ofm_3[15][11].  Re-placed instance ofm_3_reg[15][11]
INFO: [Physopt 32-663] Processed net ofm_3[15][3].  Re-placed instance ofm_3_reg[15][3]
INFO: [Physopt 32-663] Processed net ofm_3[15][4].  Re-placed instance ofm_3_reg[15][4]
INFO: [Physopt 32-663] Processed net ofm_3[15][5].  Re-placed instance ofm_3_reg[15][5]
INFO: [Physopt 32-663] Processed net ofm_2[63][15]_i_1_n_0.  Re-placed instance ofm_2[63][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/ofm_2[63][2]_i_9_n_0.  Did not re-place instance genblk1[63].mac_i/ofm_2[63][2]_i_9
INFO: [Physopt 32-663] Processed net ofm_2[63][11].  Re-placed instance ofm_2_reg[63][11]
INFO: [Physopt 32-663] Processed net ofm_2[63][12].  Re-placed instance ofm_2_reg[63][12]
INFO: [Physopt 32-663] Processed net ofm_2[63][13].  Re-placed instance ofm_2_reg[63][13]
INFO: [Physopt 32-663] Processed net ofm_2[63][14].  Re-placed instance ofm_2_reg[63][14]
INFO: [Physopt 32-663] Processed net ofm_2[63][15].  Re-placed instance ofm_2_reg[63][15]
INFO: [Physopt 32-663] Processed net ofm_2[63][4].  Re-placed instance ofm_2_reg[63][4]
INFO: [Physopt 32-663] Processed net ofm_2[63][5].  Re-placed instance ofm_2_reg[63][5]
INFO: [Physopt 32-663] Processed net ofm_2[63][6].  Re-placed instance ofm_2_reg[63][6]
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/fire2_expand_1_en_reg[0].  Did not re-place instance genblk1[46].mac_i/ofm_3[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_14_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_14
INFO: [Physopt 32-663] Processed net ofm_3[46][0].  Re-placed instance ofm_3_reg[46][0]
INFO: [Physopt 32-663] Processed net ofm_3[46][10].  Re-placed instance ofm_3_reg[46][10]
INFO: [Physopt 32-663] Processed net ofm_3[46][11].  Re-placed instance ofm_3_reg[46][11]
INFO: [Physopt 32-663] Processed net ofm_3[46][12].  Re-placed instance ofm_3_reg[46][12]
INFO: [Physopt 32-662] Processed net ofm_3[5][13].  Did not re-place instance ofm_3_reg[5][13]
INFO: [Physopt 32-662] Processed net ofm_3[5][14].  Did not re-place instance ofm_3_reg[5][14]
INFO: [Physopt 32-662] Processed net ofm_3[5][15].  Did not re-place instance ofm_3_reg[5][15]
INFO: [Physopt 32-662] Processed net ofm_3[5][3].  Did not re-place instance ofm_3_reg[5][3]
INFO: [Physopt 32-662] Processed net ofm_3[5][6].  Did not re-place instance ofm_3_reg[5][6]
INFO: [Physopt 32-663] Processed net genblk1[59].mac_i/fire2_expand_1_en_reg[0].  Re-placed instance genblk1[59].mac_i/ofm_3[59][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_17_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_17
INFO: [Physopt 32-662] Processed net ofm_3[59][10].  Did not re-place instance ofm_3_reg[59][10]
INFO: [Physopt 32-662] Processed net ofm_3[59][12].  Did not re-place instance ofm_3_reg[59][12]
INFO: [Physopt 32-662] Processed net ofm_3[59][14].  Did not re-place instance ofm_3_reg[59][14]
INFO: [Physopt 32-662] Processed net ofm_3[59][15].  Did not re-place instance ofm_3_reg[59][15]
INFO: [Physopt 32-662] Processed net ofm_3[59][1].  Did not re-place instance ofm_3_reg[59][1]
INFO: [Physopt 32-662] Processed net ofm_3[59][2].  Did not re-place instance ofm_3_reg[59][2]
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/SR[0].  Did not re-place instance genblk1[46].mac_i/ofm_2[46][15]_i_1
INFO: [Physopt 32-663] Processed net ofm_2[46][0].  Re-placed instance ofm_2_reg[46][0]
INFO: [Physopt 32-663] Processed net ofm_2[46][1].  Re-placed instance ofm_2_reg[46][1]
INFO: [Physopt 32-663] Processed net ofm_2[46][2].  Re-placed instance ofm_2_reg[46][2]
INFO: [Physopt 32-663] Processed net ofm_2[46][3].  Re-placed instance ofm_2_reg[46][3]
INFO: [Physopt 32-663] Processed net ofm_2[48][15]_i_1_n_0.  Re-placed instance ofm_2[48][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[48].mac_i/ofm_2[48][1]_i_12_n_0.  Did not re-place instance genblk1[48].mac_i/ofm_2[48][1]_i_12
INFO: [Physopt 32-663] Processed net ofm_2[48][10].  Re-placed instance ofm_2_reg[48][10]
INFO: [Physopt 32-662] Processed net ofm_2[48][11].  Did not re-place instance ofm_2_reg[48][11]
INFO: [Physopt 32-662] Processed net ofm_2[48][12].  Did not re-place instance ofm_2_reg[48][12]
INFO: [Physopt 32-662] Processed net ofm_2[48][13].  Did not re-place instance ofm_2_reg[48][13]
INFO: [Physopt 32-663] Processed net ofm_3[15][12].  Re-placed instance ofm_3_reg[15][12]
INFO: [Physopt 32-663] Processed net ofm_3[15][13].  Re-placed instance ofm_3_reg[15][13]
INFO: [Physopt 32-663] Processed net ofm_3[15][6].  Re-placed instance ofm_3_reg[15][6]
INFO: [Physopt 32-663] Processed net ofm_3[15][7].  Re-placed instance ofm_3_reg[15][7]
INFO: [Physopt 32-663] Processed net ofm_3[63][15]_i_1_n_0.  Re-placed instance ofm_3[63][15]_i_1
INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-662] Processed net genblk1[59].mac_i/ofm_2[59][2]_i_16_n_0.  Did not re-place instance genblk1[59].mac_i/ofm_2[59][2]_i_16
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_2_n_0.  Did not re-place instance ofm_2[28][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[48].mac_i/ofm_2[48][1]_i_13_n_0.  Did not re-place instance genblk1[48].mac_i/ofm_2[48][1]_i_13
INFO: [Physopt 32-662] Processed net genblk1[10].mac_i/ofm_2[10][2]_i_20_n_0.  Did not re-place instance genblk1[10].mac_i/ofm_2[10][2]_i_20
INFO: [Physopt 32-662] Processed net genblk1[6].mac_i/ofm_2[6][2]_i_10_n_0.  Did not re-place instance genblk1[6].mac_i/ofm_2[6][2]_i_10
INFO: [Physopt 32-662] Processed net ofm_2[6][10].  Did not re-place instance ofm_2_reg[6][10]
INFO: [Physopt 32-662] Processed net ofm_2[6][14].  Did not re-place instance ofm_2_reg[6][14]
INFO: [Physopt 32-662] Processed net ofm_2[6][4].  Did not re-place instance ofm_2_reg[6][4]
INFO: [Physopt 32-662] Processed net ofm_2[6][5].  Did not re-place instance ofm_2_reg[6][5]
INFO: [Physopt 32-662] Processed net ofm_2[6][6].  Did not re-place instance ofm_2_reg[6][6]
INFO: [Physopt 32-662] Processed net ofm_2[6][7].  Did not re-place instance ofm_2_reg[6][7]
INFO: [Physopt 32-662] Processed net ofm_2[6][8].  Did not re-place instance ofm_2_reg[6][8]
INFO: [Physopt 32-662] Processed net ofm_2[6][9].  Did not re-place instance ofm_2_reg[6][9]
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/ofm_2[60][1]_i_11_n_0.  Did not re-place instance genblk1[60].mac_i/ofm_2[60][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[60][10].  Did not re-place instance ofm_2_reg[60][10]
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/ofm_2[20][2]_i_19_n_0.  Did not re-place instance genblk1[20].mac_i/ofm_2[20][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[20][11].  Did not re-place instance ofm_3_reg[20][11]
INFO: [Physopt 32-662] Processed net ofm_3[20][12].  Did not re-place instance ofm_3_reg[20][12]
INFO: [Physopt 32-662] Processed net ofm_3[20][13].  Did not re-place instance ofm_3_reg[20][13]
INFO: [Physopt 32-662] Processed net ofm_3[20][14].  Did not re-place instance ofm_3_reg[20][14]
INFO: [Physopt 32-662] Processed net ofm_3[20][15].  Did not re-place instance ofm_3_reg[20][15]
INFO: [Physopt 32-662] Processed net ofm_3[20][4].  Did not re-place instance ofm_3_reg[20][4]
INFO: [Physopt 32-662] Processed net ofm_3[20][5].  Did not re-place instance ofm_3_reg[20][5]
INFO: [Physopt 32-662] Processed net ofm_3[20][6].  Did not re-place instance ofm_3_reg[20][6]
INFO: [Physopt 32-662] Processed net ofm_2[41][3].  Did not re-place instance ofm_2_reg[41][3]
INFO: [Physopt 32-662] Processed net ofm_2[41][4].  Did not re-place instance ofm_2_reg[41][4]
INFO: [Physopt 32-662] Processed net ofm_2[41][5].  Did not re-place instance ofm_2_reg[41][5]
INFO: [Physopt 32-662] Processed net genblk1[15].mac_i/ofm_2[15][1]_i_7_n_0.  Did not re-place instance genblk1[15].mac_i/ofm_2[15][1]_i_7
INFO: [Physopt 32-662] Processed net ofm_3[61][15]_i_1_n_0.  Did not re-place instance ofm_3[61][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[61].mac_i/ofm_2[61][1]_i_16_n_0.  Did not re-place instance genblk1[61].mac_i/ofm_2[61][1]_i_16
INFO: [Physopt 32-662] Processed net genblk1[7].mac_i/ofm_2[7][0]_i_6_n_0.  Did not re-place instance genblk1[7].mac_i/ofm_2[7][0]_i_6
INFO: [Physopt 32-662] Processed net genblk1[62].mac_i/ofm_2[62][1]_i_15_n_0.  Did not re-place instance genblk1[62].mac_i/ofm_2[62][1]_i_15
INFO: [Physopt 32-662] Processed net genblk1[6].mac_i/ofm_2[6][2]_i_11_n_0.  Did not re-place instance genblk1[6].mac_i/ofm_2[6][2]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[7][10].  Did not re-place instance ofm_2_reg[7][10]
INFO: [Physopt 32-661] Optimized 118 nets.  Re-placed 118 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 118 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 118 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-230.733 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 584 ; free virtual = 4305
Phase 8 Placement Based Optimization | Checksum: 28e6e49ac

Time (s): cpu = 00:04:36 ; elapsed = 00:01:59 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 584 ; free virtual = 4305

Phase 9 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-230.568 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 583 ; free virtual = 4305
Phase 9 MultiInst Placement Optimization | Checksum: 2806ad06c

Time (s): cpu = 00:04:38 ; elapsed = 00:02:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 583 ; free virtual = 4305

Phase 10 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 583 ; free virtual = 4305
Phase 10 Rewire | Checksum: 2806ad06c

Time (s): cpu = 00:04:38 ; elapsed = 00:02:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 583 ; free virtual = 4305

Phase 11 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ofm_2[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[28][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_2[5][15]_i_2_n_0. Net driver ofm_2[5][15]_i_2 was replaced.
INFO: [Physopt 32-81] Processed net genblk1[18].mac_i/fire2_expand_1_en_reg[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net genblk1[18].mac_i/SR[0]. Net driver genblk1[18].mac_i/ofm_2[18][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net ofm_3[5][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[5][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[18].mac_i/E[0]. Net driver genblk1[18].mac_i/ofm_2[18][15]_i_2 was replaced.
INFO: [Physopt 32-572] Net ofm_2[28][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[61][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_2[26][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_2[39][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net genblk1[46].mac_i/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_3[8][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[34].mac_i/fire2_expand_1_en_reg[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_2[61][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_2[60][15]_i_2_n_0. Net driver ofm_2[60][15]_i_2 was replaced.
INFO: [Physopt 32-572] Net ofm_2[25][15]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_2[29][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[18].mac_i/fire2_expand_1_en_reg_0[0]. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_2[63][15]_i_1_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_3[3][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_3[9][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-601] Processed net genblk1[16].mac_i/SR[0]. Net driver genblk1[16].mac_i/ofm_2[16][15]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net ofm_3[8][15]_i_2_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_2[11][15]_i_1_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[46].mac_i/E[0]. Net driver genblk1[46].mac_i/ofm_2[46][15]_i_2 was replaced.
INFO: [Physopt 32-232] Optimized 16 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 16 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-210.982 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 580 ; free virtual = 4302
Phase 11 Critical Cell Optimization | Checksum: 21640fc03

Time (s): cpu = 00:04:55 ; elapsed = 00:02:07 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 580 ; free virtual = 4302

Phase 12 Slr Crossing Optimization
Phase 12 Slr Crossing Optimization | Checksum: 21640fc03

Time (s): cpu = 00:04:55 ; elapsed = 00:02:07 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 580 ; free virtual = 4302

Phase 13 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 4 candidate nets for fanout optimization.
INFO: [Physopt 32-601] Processed net biasing_wire_reg[0][31]_rep__1_n_0_repN_5. Net driver biasing_wire_reg[0][31]_rep__1_replica_5 was replaced.
INFO: [Physopt 32-601] Processed net biasing_wire_reg[0]__0[8]_repN_8. Net driver biasing_wire_reg[0][8]_replica_8 was replaced.
INFO: [Physopt 32-81] Processed net biasing_wire_reg[0]__0[31]_repN_3. Replicated 1 times.
INFO: [Physopt 32-572] Net biasing_wire_reg[0]__0[31]_repN_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 3 nets. Created 1 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-210.982 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 580 ; free virtual = 4302
Phase 13 Fanout Optimization | Checksum: 1c33d8a76

Time (s): cpu = 00:04:59 ; elapsed = 00:02:09 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 580 ; free virtual = 4302

Phase 14 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_1_n_0.  Did not re-place instance ofm_2[25][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[25][10].  Did not re-place instance ofm_2_reg[25][10]
INFO: [Physopt 32-662] Processed net ofm_2[25][11].  Did not re-place instance ofm_2_reg[25][11]
INFO: [Physopt 32-662] Processed net ofm_2[25][4].  Did not re-place instance ofm_2_reg[25][4]
INFO: [Physopt 32-662] Processed net ofm_2[25][9].  Did not re-place instance ofm_2_reg[25][9]
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_4_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_4
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_5_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_5
INFO: [Physopt 32-662] Processed net ofm_3[25][15]_i_1_n_0.  Did not re-place instance ofm_3[25][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[25][13].  Did not re-place instance ofm_3_reg[25][13]
INFO: [Physopt 32-662] Processed net ofm_3[25][14].  Did not re-place instance ofm_3_reg[25][14]
INFO: [Physopt 32-662] Processed net ofm_3[25][15].  Did not re-place instance ofm_3_reg[25][15]
INFO: [Physopt 32-662] Processed net ofm_3[25][1].  Did not re-place instance ofm_3_reg[25][1]
INFO: [Physopt 32-662] Processed net ofm_3[25][2].  Did not re-place instance ofm_3_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_3[25][3].  Did not re-place instance ofm_3_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_3[25][4].  Did not re-place instance ofm_3_reg[25][4]
INFO: [Physopt 32-662] Processed net ofm_3[25][5].  Did not re-place instance ofm_3_reg[25][5]
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_1_n_0.  Did not re-place instance ofm_2[28][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[5][15]_i_2_n_0.  Did not re-place instance ofm_2[5][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_9_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_9
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_19_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_19
INFO: [Physopt 32-662] Processed net ofm_2[28][10].  Did not re-place instance ofm_2_reg[28][10]
INFO: [Physopt 32-662] Processed net ofm_2[28][11].  Did not re-place instance ofm_2_reg[28][11]
INFO: [Physopt 32-662] Processed net ofm_2[28][8].  Did not re-place instance ofm_2_reg[28][8]
INFO: [Physopt 32-662] Processed net ofm_2[28][9].  Did not re-place instance ofm_2_reg[28][9]
INFO: [Physopt 32-662] Processed net ofm_2[5][0].  Did not re-place instance ofm_2_reg[5][0]
INFO: [Physopt 32-662] Processed net ofm_2[5][10].  Did not re-place instance ofm_2_reg[5][10]
INFO: [Physopt 32-662] Processed net ofm_2[5][11].  Did not re-place instance ofm_2_reg[5][11]
INFO: [Physopt 32-662] Processed net ofm_2[5][12].  Did not re-place instance ofm_2_reg[5][12]
INFO: [Physopt 32-662] Processed net ofm_2[5][13].  Did not re-place instance ofm_2_reg[5][13]
INFO: [Physopt 32-662] Processed net ofm_2[5][1].  Did not re-place instance ofm_2_reg[5][1]
INFO: [Physopt 32-662] Processed net ofm_2[5][4].  Did not re-place instance ofm_2_reg[5][4]
INFO: [Physopt 32-662] Processed net ofm_2[5][5].  Did not re-place instance ofm_2_reg[5][5]
INFO: [Physopt 32-662] Processed net ofm_2[28][12].  Did not re-place instance ofm_2_reg[28][12]
INFO: [Physopt 32-662] Processed net ofm_2[28][13].  Did not re-place instance ofm_2_reg[28][13]
INFO: [Physopt 32-662] Processed net ofm_2[28][14].  Did not re-place instance ofm_2_reg[28][14]
INFO: [Physopt 32-662] Processed net ofm_2[28][15].  Did not re-place instance ofm_2_reg[28][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][15].  Did not re-place instance ofm_2_reg[25][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][5].  Did not re-place instance ofm_2_reg[25][5]
INFO: [Physopt 32-662] Processed net ofm_2[25][6].  Did not re-place instance ofm_2_reg[25][6]
INFO: [Physopt 32-662] Processed net ofm_2[25][7].  Did not re-place instance ofm_2_reg[25][7]
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_20_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_20
INFO: [Physopt 32-662] Processed net ofm_3[25][12].  Did not re-place instance ofm_3_reg[25][12]
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_8_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_8
INFO: [Physopt 32-662] Processed net ofm_2[28][0].  Did not re-place instance ofm_2_reg[28][0]
INFO: [Physopt 32-662] Processed net ofm_2[28][1].  Did not re-place instance ofm_2_reg[28][1]
INFO: [Physopt 32-662] Processed net ofm_2[28][2].  Did not re-place instance ofm_2_reg[28][2]
INFO: [Physopt 32-662] Processed net ofm_2[28][3].  Did not re-place instance ofm_2_reg[28][3]
INFO: [Physopt 32-662] Processed net ofm_2[28][4].  Did not re-place instance ofm_2_reg[28][4]
INFO: [Physopt 32-662] Processed net ofm_2[28][5].  Did not re-place instance ofm_2_reg[28][5]
INFO: [Physopt 32-662] Processed net ofm_2[28][6].  Did not re-place instance ofm_2_reg[28][6]
INFO: [Physopt 32-662] Processed net ofm_2[28][7].  Did not re-place instance ofm_2_reg[28][7]
INFO: [Physopt 32-662] Processed net ofm_2[25][0].  Did not re-place instance ofm_2_reg[25][0]
INFO: [Physopt 32-662] Processed net ofm_2[25][12].  Did not re-place instance ofm_2_reg[25][12]
INFO: [Physopt 32-662] Processed net ofm_2[25][13].  Did not re-place instance ofm_2_reg[25][13]
INFO: [Physopt 32-662] Processed net ofm_2[25][14].  Did not re-place instance ofm_2_reg[25][14]
INFO: [Physopt 32-662] Processed net ofm_2[25][1].  Did not re-place instance ofm_2_reg[25][1]
INFO: [Physopt 32-662] Processed net ofm_2[25][2].  Did not re-place instance ofm_2_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_2[25][3].  Did not re-place instance ofm_2_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_2[25][8].  Did not re-place instance ofm_2_reg[25][8]
INFO: [Physopt 32-662] Processed net ofm_3[5][15]_i_1_n_0.  Did not re-place instance ofm_3[5][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[5][0].  Did not re-place instance ofm_3_reg[5][0]
INFO: [Physopt 32-662] Processed net ofm_3[5][2].  Did not re-place instance ofm_3_reg[5][2]
INFO: [Physopt 32-662] Processed net ofm_3[5][4].  Did not re-place instance ofm_3_reg[5][4]
INFO: [Physopt 32-662] Processed net ofm_3[5][5].  Did not re-place instance ofm_3_reg[5][5]
INFO: [Physopt 32-662] Processed net ofm_3[5][7].  Did not re-place instance ofm_3_reg[5][7]
INFO: [Physopt 32-662] Processed net ofm_3[5][8].  Did not re-place instance ofm_3_reg[5][8]
INFO: [Physopt 32-662] Processed net ofm_3[5][9].  Did not re-place instance ofm_3_reg[5][9]
INFO: [Physopt 32-662] Processed net ofm_2[5][15]_i_1_n_0.  Did not re-place instance ofm_2[5][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_2_n_0.  Did not re-place instance ofm_2[28][15]_i_2
INFO: [Physopt 32-662] Processed net ofm_3[61][15]_i_1_n_0.  Did not re-place instance ofm_3[61][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[61].mac_i/ofm_2[61][1]_i_16_n_0.  Did not re-place instance genblk1[61].mac_i/ofm_2[61][1]_i_16
INFO: [Physopt 32-662] Processed net ofm_3[5][13].  Did not re-place instance ofm_3_reg[5][13]
INFO: [Physopt 32-662] Processed net ofm_3[5][14].  Did not re-place instance ofm_3_reg[5][14]
INFO: [Physopt 32-662] Processed net ofm_3[5][15].  Did not re-place instance ofm_3_reg[5][15]
INFO: [Physopt 32-662] Processed net ofm_3[5][3].  Did not re-place instance ofm_3_reg[5][3]
INFO: [Physopt 32-662] Processed net ofm_3[5][6].  Did not re-place instance ofm_3_reg[5][6]
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/SR[0].  Did not re-place instance genblk1[46].mac_i/ofm_2[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_7_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_7
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_14_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_14
INFO: [Physopt 32-662] Processed net ofm_2[31][0].  Did not re-place instance ofm_2_reg[31][0]
INFO: [Physopt 32-662] Processed net ofm_2[31][15].  Did not re-place instance ofm_2_reg[31][15]
INFO: [Physopt 32-662] Processed net ofm_2[31][1].  Did not re-place instance ofm_2_reg[31][1]
INFO: [Physopt 32-662] Processed net ofm_2[31][2].  Did not re-place instance ofm_2_reg[31][2]
INFO: [Physopt 32-662] Processed net ofm_2[31][7].  Did not re-place instance ofm_2_reg[31][7]
INFO: [Physopt 32-662] Processed net ofm_2[31][8].  Did not re-place instance ofm_2_reg[31][8]
INFO: [Physopt 32-662] Processed net ofm_2[61][15]_i_1_n_0.  Did not re-place instance ofm_2[61][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[5][14].  Did not re-place instance ofm_2_reg[5][14]
INFO: [Physopt 32-662] Processed net ofm_2[5][15].  Did not re-place instance ofm_2_reg[5][15]
INFO: [Physopt 32-662] Processed net ofm_2[5][2].  Did not re-place instance ofm_2_reg[5][2]
INFO: [Physopt 32-662] Processed net ofm_2[5][3].  Did not re-place instance ofm_2_reg[5][3]
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_2_n_0_repN.  Did not re-place instance ofm_2[25][15]_i_2_replica
INFO: [Physopt 32-662] Processed net ofm_3[5][10].  Did not re-place instance ofm_3_reg[5][10]
INFO: [Physopt 32-662] Processed net ofm_3[5][11].  Did not re-place instance ofm_3_reg[5][11]
INFO: [Physopt 32-662] Processed net ofm_3[5][12].  Did not re-place instance ofm_3_reg[5][12]
INFO: [Physopt 32-662] Processed net ofm_3[5][1].  Did not re-place instance ofm_3_reg[5][1]
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_16_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_16
INFO: [Physopt 32-662] Processed net ofm_2[5][6].  Did not re-place instance ofm_2_reg[5][6]
INFO: [Physopt 32-662] Processed net ofm_2[5][7].  Did not re-place instance ofm_2_reg[5][7]
INFO: [Physopt 32-662] Processed net ofm_2[5][8].  Did not re-place instance ofm_2_reg[5][8]
INFO: [Physopt 32-662] Processed net ofm_2[5][9].  Did not re-place instance ofm_2_reg[5][9]
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/SR[0].  Did not re-place instance genblk1[18].mac_i/ofm_2[18][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/ofm_2[18][1]_i_19_n_0.  Did not re-place instance genblk1[18].mac_i/ofm_2[18][1]_i_19
INFO: [Physopt 32-662] Processed net genblk1[26].mac_i/ofm_2[26][3]_i_19_n_0.  Did not re-place instance genblk1[26].mac_i/ofm_2[26][3]_i_19
INFO: [Physopt 32-662] Processed net ofm_2[26][10].  Did not re-place instance ofm_2_reg[26][10]
INFO: [Physopt 32-662] Processed net ofm_2[26][11].  Did not re-place instance ofm_2_reg[26][11]
INFO: [Physopt 32-662] Processed net ofm_2[26][4].  Did not re-place instance ofm_2_reg[26][4]
INFO: [Physopt 32-662] Processed net ofm_2[26][5].  Did not re-place instance ofm_2_reg[26][5]
INFO: [Physopt 32-662] Processed net ofm_2[26][6].  Did not re-place instance ofm_2_reg[26][6]
INFO: [Physopt 32-662] Processed net ofm_2[26][7].  Did not re-place instance ofm_2_reg[26][7]
INFO: [Physopt 32-662] Processed net ofm_2[26][8].  Did not re-place instance ofm_2_reg[26][8]
INFO: [Physopt 32-662] Processed net ofm_2[26][9].  Did not re-place instance ofm_2_reg[26][9]
INFO: [Physopt 32-662] Processed net ofm_3[25][0].  Did not re-place instance ofm_3_reg[25][0]
INFO: [Physopt 32-662] Processed net ofm_3[25][10].  Did not re-place instance ofm_3_reg[25][10]
INFO: [Physopt 32-662] Processed net ofm_3[25][11].  Did not re-place instance ofm_3_reg[25][11]
INFO: [Physopt 32-662] Processed net ofm_3[25][6].  Did not re-place instance ofm_3_reg[25][6]
INFO: [Physopt 32-662] Processed net ofm_3[25][7].  Did not re-place instance ofm_3_reg[25][7]
INFO: [Physopt 32-662] Processed net ofm_3[25][8].  Did not re-place instance ofm_3_reg[25][8]
INFO: [Physopt 32-662] Processed net ofm_3[25][9].  Did not re-place instance ofm_3_reg[25][9]
INFO: [Physopt 32-662] Processed net ofm_2[46][10].  Did not re-place instance ofm_2_reg[46][10]
INFO: [Physopt 32-662] Processed net ofm_2[46][11].  Did not re-place instance ofm_2_reg[46][11]
INFO: [Physopt 32-662] Processed net ofm_2[46][12].  Did not re-place instance ofm_2_reg[46][12]
INFO: [Physopt 32-662] Processed net ofm_2[46][14].  Did not re-place instance ofm_2_reg[46][14]
INFO: [Physopt 32-662] Processed net ofm_2[46][15].  Did not re-place instance ofm_2_reg[46][15]
INFO: [Physopt 32-662] Processed net ofm_2[46][6].  Did not re-place instance ofm_2_reg[46][6]
INFO: [Physopt 32-662] Processed net ofm_2[46][7].  Did not re-place instance ofm_2_reg[46][7]
INFO: [Physopt 32-662] Processed net ofm_2[46][8].  Did not re-place instance ofm_2_reg[46][8]
INFO: [Physopt 32-662] Processed net ofm_2[63][15]_i_1_n_0_repN.  Did not re-place instance ofm_2[63][15]_i_1_replica
INFO: [Physopt 32-662] Processed net genblk1[63].mac_i/ofm_2[63][2]_i_9_n_0.  Did not re-place instance genblk1[63].mac_i/ofm_2[63][2]_i_9
INFO: [Physopt 32-662] Processed net genblk1[8].mac_i/ofm_2[8][3]_i_7_n_0.  Did not re-place instance genblk1[8].mac_i/ofm_2[8][3]_i_7
INFO: [Physopt 32-662] Processed net ofm_2[11][15]_i_1_n_0_repN.  Did not re-place instance ofm_2[11][15]_i_1_replica
INFO: [Physopt 32-662] Processed net genblk1[11].mac_i/ofm_2[11][1]_i_11_n_0.  Did not re-place instance genblk1[11].mac_i/ofm_2[11][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[11][15].  Did not re-place instance ofm_2_reg[11][15]
INFO: [Physopt 32-662] Processed net ofm_2[11][1].  Did not re-place instance ofm_2_reg[11][1]
INFO: [Physopt 32-662] Processed net genblk1[8].mac_i/ofm_2[8][3]_i_8_n_0.  Did not re-place instance genblk1[8].mac_i/ofm_2[8][3]_i_8
INFO: [Physopt 32-662] Processed net genblk1[19].mac_i/ofm_2[19][1]_i_11_n_0.  Did not re-place instance genblk1[19].mac_i/ofm_2[19][1]_i_11
INFO: [Physopt 32-662] Processed net genblk1[3].mac_i/ofm_2[3][1]_i_11_n_0.  Did not re-place instance genblk1[3].mac_i/ofm_2[3][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_3[28][15]_i_1_n_0.  Did not re-place instance ofm_3[28][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[2].mac_i/ofm_2[2][2]_i_9_n_0.  Did not re-place instance genblk1[2].mac_i/ofm_2[2][2]_i_9
INFO: [Physopt 32-662] Processed net genblk1[9].mac_i/ofm_2[9][2]_i_11_n_0.  Did not re-place instance genblk1[9].mac_i/ofm_2[9][2]_i_11
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/fire2_expand_1_en_reg[0].  Did not re-place instance genblk1[46].mac_i/ofm_3[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[9].mac_i/ofm_2[9][2]_i_10_n_0.  Did not re-place instance genblk1[9].mac_i/ofm_2[9][2]_i_10
INFO: [Physopt 32-662] Processed net ofm_2[19][15]_i_1_n_0.  Did not re-place instance ofm_2[19][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[50].mac_i/ofm_2[50][2]_i_10_n_0.  Did not re-place instance genblk1[50].mac_i/ofm_2[50][2]_i_10
INFO: [Physopt 32-662] Processed net genblk1[57].mac_i/ofm_2[57][1]_i_18_n_0.  Did not re-place instance genblk1[57].mac_i/ofm_2[57][1]_i_18
INFO: [Physopt 32-662] Processed net ofm_2[11][10].  Did not re-place instance ofm_2_reg[11][10]
INFO: [Physopt 32-662] Processed net ofm_2[11][12].  Did not re-place instance ofm_2_reg[11][12]
INFO: [Physopt 32-662] Processed net ofm_2[11][13].  Did not re-place instance ofm_2_reg[11][13]
INFO: [Physopt 32-662] Processed net ofm_3[46][11].  Did not re-place instance ofm_3_reg[46][11]
INFO: [Physopt 32-662] Processed net ofm_3[46][12].  Did not re-place instance ofm_3_reg[46][12]
INFO: [Physopt 32-662] Processed net ofm_3[46][14].  Did not re-place instance ofm_3_reg[46][14]
INFO: [Physopt 32-662] Processed net ofm_3[46][15].  Did not re-place instance ofm_3_reg[46][15]
INFO: [Physopt 32-662] Processed net ofm_3[50][10].  Did not re-place instance ofm_3_reg[50][10]
INFO: [Physopt 32-662] Processed net ofm_3[50][15].  Did not re-place instance ofm_3_reg[50][15]
INFO: [Physopt 32-662] Processed net ofm_3[50][4].  Did not re-place instance ofm_3_reg[50][4]
INFO: [Physopt 32-662] Processed net ofm_3[50][5].  Did not re-place instance ofm_3_reg[50][5]
INFO: [Physopt 32-662] Processed net ofm_3[50][6].  Did not re-place instance ofm_3_reg[50][6]
INFO: [Physopt 32-662] Processed net ofm_3[50][7].  Did not re-place instance ofm_3_reg[50][7]
INFO: [Physopt 32-662] Processed net ofm_3[50][8].  Did not re-place instance ofm_3_reg[50][8]
INFO: [Physopt 32-662] Processed net ofm_3[50][9].  Did not re-place instance ofm_3_reg[50][9]
INFO: [Physopt 32-662] Processed net genblk1[13].mac_i/ofm_2[13][1]_i_14_n_0.  Did not re-place instance genblk1[13].mac_i/ofm_2[13][1]_i_14
INFO: [Physopt 32-661] Optimized 90 nets.  Re-placed 90 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 90 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 90 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-190.307 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 575 ; free virtual = 4298
Phase 14 Placement Based Optimization | Checksum: 14b6fb089

Time (s): cpu = 00:07:01 ; elapsed = 00:02:59 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 575 ; free virtual = 4298

Phase 15 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_2_n_0_repN.  Did not re-place instance ofm_2[25][15]_i_2_replica/O
INFO: [Physopt 32-662] Processed net ofm_3[25][15]_i_2_n_0.  Did not re-place instance ofm_3[25][15]_i_2/O
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 576 ; free virtual = 4294
Phase 15 MultiInst Placement Optimization | Checksum: e23d857b

Time (s): cpu = 00:07:40 ; elapsed = 00:03:14 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 573 ; free virtual = 4295

Phase 16 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 573 ; free virtual = 4295
Phase 16 Rewire | Checksum: e23d857b

Time (s): cpu = 00:07:40 ; elapsed = 00:03:15 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 573 ; free virtual = 4295

Phase 17 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net ofm_2[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[5][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[5][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[5][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[46].mac_i/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[25][15]_i_2_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net ofm_2[17][15]_i_1_n_0. Net driver ofm_2[17][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net genblk1[46].mac_i/fire2_expand_1_en_reg[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[5][15]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_2[20][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[59].mac_i/SR[0]. Net driver genblk1[59].mac_i/ofm_2[59][15]_i_1 was replaced.
INFO: [Physopt 32-572] Net ofm_2[61][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[6][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net genblk1[42].mac_i/fire2_expand_1_en_reg[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[62].mac_i/SR[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ofm_2[53][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-81] Processed net genblk1[34].mac_i/SR[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net ofm_3[39][15]_i_2_n_0. Net driver ofm_3[39][15]_i_2 was replaced.
INFO: [Physopt 32-572] Net ofm_3[7][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net genblk1[18].mac_i/SR[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ofm_3[25][15]_i_2_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[58].mac_i/fire2_expand_1_en_reg_0[0]. Net driver genblk1[58].mac_i/ofm_3[58][15]_i_2 was replaced.
INFO: [Physopt 32-572] Net ofm_2[60][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ofm_3[30][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-572] Net ofm_3[35][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net genblk1[52].mac_i/SR[0]. Net driver genblk1[52].mac_i/ofm_2[52][15]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net ofm_2[8][15]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-232] Optimized 11 nets. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-174.537 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 572 ; free virtual = 4295
Phase 17 Critical Cell Optimization | Checksum: 171208aff

Time (s): cpu = 00:07:59 ; elapsed = 00:03:23 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 572 ; free virtual = 4295

Phase 18 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 59 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell genblk1[50].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[10].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[50].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[28].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[20].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[16].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[40].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[15].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[56].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[8].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[37].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[22].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[1].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[45].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[58].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[58].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[4].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[51].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[13].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[40].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[16].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[42].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[32].mac_i/mul_out_reg. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[2].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[23].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[0].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[45].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[55].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[15].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[51].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[56].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[41].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[20].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[14].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[46].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[54].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[5].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[31].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[33].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[36].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[2].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[29].mac_i/mul_out_reg. 13 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[37].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[34].mac_i/mul_out_reg. 12 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[27].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[60].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[61].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-666] Processed cell genblk1[13].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[21].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[23].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[0].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[10].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[30].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[8].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[60].mac_i/mul_out_reg. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell genblk1[54].mac_i/mul_out_reg. 14 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[44].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-665] Processed cell genblk1[31].mac_i/mul_out_reg. 15 registers were pushed out.
INFO: [Physopt 32-666] Processed cell genblk1[4].mac_i/mul_out_reg. No change.
INFO: [Physopt 32-775] End 1 Pass. Optimized 30 nets or cells. Created 403 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-191.415 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4287
Phase 18 DSP Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4287

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4287

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4287

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4286

Phase 22 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 DSP Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4286

Phase 23 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 BRAM Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 561 ; free virtual = 4286

Phase 24 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 24 URAM Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 561 ; free virtual = 4286

Phase 25 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 25 Shift Register Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:05 ; elapsed = 00:06:47 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 561 ; free virtual = 4286

Phase 26 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 12 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 32 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 32 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-186.887 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 561 ; free virtual = 4287
Phase 26 Critical Pin Optimization | Checksum: 1541b026b

Time (s): cpu = 00:16:06 ; elapsed = 00:06:48 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 561 ; free virtual = 4287

Phase 27 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net fire2_expand_1_en. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 2 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 2 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-186.887 |
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4287
Phase 27 Very High Fanout Optimization | Checksum: 1d0f28b0a

Time (s): cpu = 00:16:09 ; elapsed = 00:06:49 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 562 ; free virtual = 4287

Phase 28 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_1_n_0.  Did not re-place instance ofm_2[25][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[25][10].  Did not re-place instance ofm_2_reg[25][10]
INFO: [Physopt 32-662] Processed net ofm_2[25][11].  Did not re-place instance ofm_2_reg[25][11]
INFO: [Physopt 32-662] Processed net ofm_2[25][4].  Did not re-place instance ofm_2_reg[25][4]
INFO: [Physopt 32-662] Processed net ofm_2[25][9].  Did not re-place instance ofm_2_reg[25][9]
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_4_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_4
INFO: [Physopt 32-662] Processed net genblk1[25].mac_i/ofm_2[25][3]_i_5_n_0.  Did not re-place instance genblk1[25].mac_i/ofm_2[25][3]_i_5
INFO: [Physopt 32-662] Processed net ofm_3[25][15]_i_1_n_0.  Did not re-place instance ofm_3[25][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[25][2].  Did not re-place instance ofm_3_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_3[25][3].  Did not re-place instance ofm_3_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_3[25][4].  Did not re-place instance ofm_3_reg[25][4]
INFO: [Physopt 32-662] Processed net ofm_3[25][5].  Did not re-place instance ofm_3_reg[25][5]
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_1_n_0.  Did not re-place instance ofm_2[28][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_9_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_9
INFO: [Physopt 32-662] Processed net ofm_2[28][10].  Did not re-place instance ofm_2_reg[28][10]
INFO: [Physopt 32-662] Processed net ofm_2[28][11].  Did not re-place instance ofm_2_reg[28][11]
INFO: [Physopt 32-662] Processed net ofm_2[28][8].  Did not re-place instance ofm_2_reg[28][8]
INFO: [Physopt 32-662] Processed net ofm_2[28][9].  Did not re-place instance ofm_2_reg[28][9]
INFO: [Physopt 32-662] Processed net ofm_2[28][12].  Did not re-place instance ofm_2_reg[28][12]
INFO: [Physopt 32-662] Processed net ofm_2[28][13].  Did not re-place instance ofm_2_reg[28][13]
INFO: [Physopt 32-662] Processed net ofm_2[28][14].  Did not re-place instance ofm_2_reg[28][14]
INFO: [Physopt 32-662] Processed net ofm_2[28][15].  Did not re-place instance ofm_2_reg[28][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][15].  Did not re-place instance ofm_2_reg[25][15]
INFO: [Physopt 32-662] Processed net ofm_2[25][5].  Did not re-place instance ofm_2_reg[25][5]
INFO: [Physopt 32-662] Processed net ofm_2[25][6].  Did not re-place instance ofm_2_reg[25][6]
INFO: [Physopt 32-662] Processed net ofm_2[25][7].  Did not re-place instance ofm_2_reg[25][7]
INFO: [Physopt 32-662] Processed net ofm_3[25][12].  Did not re-place instance ofm_3_reg[25][12]
INFO: [Physopt 32-662] Processed net ofm_2[28][0].  Did not re-place instance ofm_2_reg[28][0]
INFO: [Physopt 32-662] Processed net ofm_2[28][1].  Did not re-place instance ofm_2_reg[28][1]
INFO: [Physopt 32-662] Processed net ofm_2[28][2].  Did not re-place instance ofm_2_reg[28][2]
INFO: [Physopt 32-662] Processed net ofm_2[28][3].  Did not re-place instance ofm_2_reg[28][3]
INFO: [Physopt 32-662] Processed net ofm_2[28][4].  Did not re-place instance ofm_2_reg[28][4]
INFO: [Physopt 32-662] Processed net ofm_2[28][5].  Did not re-place instance ofm_2_reg[28][5]
INFO: [Physopt 32-662] Processed net ofm_2[28][6].  Did not re-place instance ofm_2_reg[28][6]
INFO: [Physopt 32-662] Processed net ofm_2[28][7].  Did not re-place instance ofm_2_reg[28][7]
INFO: [Physopt 32-662] Processed net ofm_2[25][0].  Did not re-place instance ofm_2_reg[25][0]
INFO: [Physopt 32-662] Processed net ofm_2[25][12].  Did not re-place instance ofm_2_reg[25][12]
INFO: [Physopt 32-662] Processed net ofm_2[25][13].  Did not re-place instance ofm_2_reg[25][13]
INFO: [Physopt 32-662] Processed net ofm_2[25][14].  Did not re-place instance ofm_2_reg[25][14]
INFO: [Physopt 32-662] Processed net ofm_2[25][1].  Did not re-place instance ofm_2_reg[25][1]
INFO: [Physopt 32-662] Processed net ofm_2[25][2].  Did not re-place instance ofm_2_reg[25][2]
INFO: [Physopt 32-662] Processed net ofm_2[25][3].  Did not re-place instance ofm_2_reg[25][3]
INFO: [Physopt 32-662] Processed net ofm_2[25][8].  Did not re-place instance ofm_2_reg[25][8]
INFO: [Physopt 32-662] Processed net ofm_2[28][15]_i_2_n_0.  Did not re-place instance ofm_2[28][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[28].mac_i/ofm_2[28][3]_i_7_n_0.  Did not re-place instance genblk1[28].mac_i/ofm_2[28][3]_i_7
INFO: [Physopt 32-662] Processed net ofm_3[25][0].  Did not re-place instance ofm_3_reg[25][0]
INFO: [Physopt 32-662] Processed net ofm_3[25][10].  Did not re-place instance ofm_3_reg[25][10]
INFO: [Physopt 32-662] Processed net ofm_3[25][11].  Did not re-place instance ofm_3_reg[25][11]
INFO: [Physopt 32-662] Processed net ofm_3[25][6].  Did not re-place instance ofm_3_reg[25][6]
INFO: [Physopt 32-662] Processed net ofm_3[25][7].  Did not re-place instance ofm_3_reg[25][7]
INFO: [Physopt 32-662] Processed net ofm_3[25][8].  Did not re-place instance ofm_3_reg[25][8]
INFO: [Physopt 32-662] Processed net ofm_3[25][9].  Did not re-place instance ofm_3_reg[25][9]
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/SR[0].  Did not re-place instance genblk1[46].mac_i/ofm_2[46][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/ofm_2[46][1]_i_14_n_0.  Did not re-place instance genblk1[46].mac_i/ofm_2[46][1]_i_14
INFO: [Physopt 32-662] Processed net ofm_2[46][15].  Did not re-place instance ofm_2_reg[46][15]
INFO: [Physopt 32-662] Processed net ofm_2[46][6].  Did not re-place instance ofm_2_reg[46][6]
INFO: [Physopt 32-662] Processed net ofm_2[46][7].  Did not re-place instance ofm_2_reg[46][7]
INFO: [Physopt 32-662] Processed net ofm_2[46][8].  Did not re-place instance ofm_2_reg[46][8]
INFO: [Physopt 32-662] Processed net ofm_3[51][15]_i_1_n_0_repN.  Did not re-place instance ofm_3[51][15]_i_1_replica
INFO: [Physopt 32-662] Processed net genblk1[51].mac_i/ofm_2[51][1]_i_7_n_0.  Did not re-place instance genblk1[51].mac_i/ofm_2[51][1]_i_7
INFO: [Physopt 32-662] Processed net genblk1[33].mac_i/ofm_2[33][2]_i_6_n_0.  Did not re-place instance genblk1[33].mac_i/ofm_2[33][2]_i_6
INFO: [Physopt 32-662] Processed net ofm_2[33][10].  Did not re-place instance ofm_2_reg[33][10]
INFO: [Physopt 32-662] Processed net ofm_2[33][15].  Did not re-place instance ofm_2_reg[33][15]
INFO: [Physopt 32-662] Processed net ofm_2[33][4].  Did not re-place instance ofm_2_reg[33][4]
INFO: [Physopt 32-662] Processed net ofm_2[33][5].  Did not re-place instance ofm_2_reg[33][5]
INFO: [Physopt 32-662] Processed net ofm_2[33][6].  Did not re-place instance ofm_2_reg[33][6]
INFO: [Physopt 32-662] Processed net ofm_2[33][7].  Did not re-place instance ofm_2_reg[33][7]
INFO: [Physopt 32-662] Processed net ofm_2[33][8].  Did not re-place instance ofm_2_reg[33][8]
INFO: [Physopt 32-662] Processed net ofm_2[33][9].  Did not re-place instance ofm_2_reg[33][9]
INFO: [Physopt 32-662] Processed net ofm_2[11][15]_i_1_n_0_repN.  Did not re-place instance ofm_2[11][15]_i_1_replica
INFO: [Physopt 32-662] Processed net genblk1[11].mac_i/ofm_2[11][1]_i_11_n_0.  Did not re-place instance genblk1[11].mac_i/ofm_2[11][1]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[11][15].  Did not re-place instance ofm_2_reg[11][15]
INFO: [Physopt 32-662] Processed net ofm_2[11][1].  Did not re-place instance ofm_2_reg[11][1]
INFO: [Physopt 32-662] Processed net ofm_2[31][15]_i_1_n_0.  Did not re-place instance ofm_2[31][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[31].mac_i/ofm_2[31][2]_i_11_n_0.  Did not re-place instance genblk1[31].mac_i/ofm_2[31][2]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[31][0].  Did not re-place instance ofm_2_reg[31][0]
INFO: [Physopt 32-662] Processed net ofm_2[31][15].  Did not re-place instance ofm_2_reg[31][15]
INFO: [Physopt 32-662] Processed net ofm_2[31][1].  Did not re-place instance ofm_2_reg[31][1]
INFO: [Physopt 32-662] Processed net ofm_2[31][2].  Did not re-place instance ofm_2_reg[31][2]
INFO: [Physopt 32-662] Processed net ofm_2[31][7].  Did not re-place instance ofm_2_reg[31][7]
INFO: [Physopt 32-662] Processed net ofm_2[31][8].  Did not re-place instance ofm_2_reg[31][8]
INFO: [Physopt 32-662] Processed net genblk1[8].mac_i/ofm_2[8][3]_i_7_n_0.  Did not re-place instance genblk1[8].mac_i/ofm_2[8][3]_i_7
INFO: [Physopt 32-662] Processed net genblk1[46].mac_i/fire2_expand_1_en_reg[0].  Did not re-place instance genblk1[46].mac_i/ofm_3[46][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[11][10].  Did not re-place instance ofm_2_reg[11][10]
INFO: [Physopt 32-662] Processed net ofm_2[11][12].  Did not re-place instance ofm_2_reg[11][12]
INFO: [Physopt 32-662] Processed net ofm_2[11][13].  Did not re-place instance ofm_2_reg[11][13]
INFO: [Physopt 32-662] Processed net ofm_3[46][11].  Did not re-place instance ofm_3_reg[46][11]
INFO: [Physopt 32-662] Processed net ofm_3[46][12].  Did not re-place instance ofm_3_reg[46][12]
INFO: [Physopt 32-662] Processed net ofm_3[46][14].  Did not re-place instance ofm_3_reg[46][14]
INFO: [Physopt 32-662] Processed net ofm_3[46][15].  Did not re-place instance ofm_3_reg[46][15]
INFO: [Physopt 32-662] Processed net genblk1[34].mac_i/ofm_2[34][0]_i_10_n_0.  Did not re-place instance genblk1[34].mac_i/ofm_2[34][0]_i_10
INFO: [Physopt 32-662] Processed net ofm_3[34][13].  Did not re-place instance ofm_3_reg[34][13]
INFO: [Physopt 32-662] Processed net ofm_3[34][14].  Did not re-place instance ofm_3_reg[34][14]
INFO: [Physopt 32-662] Processed net ofm_3[34][5].  Did not re-place instance ofm_3_reg[34][5]
INFO: [Physopt 32-662] Processed net ofm_3[34][6].  Did not re-place instance ofm_3_reg[34][6]
INFO: [Physopt 32-662] Processed net ofm_3[34][7].  Did not re-place instance ofm_3_reg[34][7]
INFO: [Physopt 32-662] Processed net ofm_3[34][8].  Did not re-place instance ofm_3_reg[34][8]
INFO: [Physopt 32-662] Processed net ofm_3[34][9].  Did not re-place instance ofm_3_reg[34][9]
INFO: [Physopt 32-662] Processed net ofm_2[20][15]_i_1_n_0.  Did not re-place instance ofm_2[20][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[20].mac_i/ofm_2[20][2]_i_19_n_0.  Did not re-place instance genblk1[20].mac_i/ofm_2[20][2]_i_19
INFO: [Physopt 32-662] Processed net ofm_2[61][15]_i_1_n_0.  Did not re-place instance ofm_2[61][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[5][15]_i_1_n_0.  Did not re-place instance ofm_3[5][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[6][15]_i_1_n_0.  Did not re-place instance ofm_3[6][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[5].mac_i/ofm_2[5][1]_i_16_n_0.  Did not re-place instance genblk1[5].mac_i/ofm_2[5][1]_i_16
INFO: [Physopt 32-662] Processed net genblk1[61].mac_i/ofm_2[61][1]_i_16_n_0.  Did not re-place instance genblk1[61].mac_i/ofm_2[61][1]_i_16
INFO: [Physopt 32-662] Processed net genblk1[6].mac_i/ofm_2[6][2]_i_10_n_0.  Did not re-place instance genblk1[6].mac_i/ofm_2[6][2]_i_10
INFO: [Physopt 32-662] Processed net ofm_3[5][0].  Did not re-place instance ofm_3_reg[5][0]
INFO: [Physopt 32-662] Processed net ofm_3[5][2].  Did not re-place instance ofm_3_reg[5][2]
INFO: [Physopt 32-662] Processed net ofm_3[5][4].  Did not re-place instance ofm_3_reg[5][4]
INFO: [Physopt 32-662] Processed net ofm_3[5][5].  Did not re-place instance ofm_3_reg[5][5]
INFO: [Physopt 32-662] Processed net ofm_3[5][7].  Did not re-place instance ofm_3_reg[5][7]
INFO: [Physopt 32-662] Processed net ofm_3[5][8].  Did not re-place instance ofm_3_reg[5][8]
INFO: [Physopt 32-662] Processed net ofm_3[5][9].  Did not re-place instance ofm_3_reg[5][9]
INFO: [Physopt 32-662] Processed net ofm_2[5][15]_i_1_n_0.  Did not re-place instance ofm_2[5][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_2[5][0].  Did not re-place instance ofm_2_reg[5][0]
INFO: [Physopt 32-662] Processed net ofm_2[5][10].  Did not re-place instance ofm_2_reg[5][10]
INFO: [Physopt 32-662] Processed net ofm_2[5][11].  Did not re-place instance ofm_2_reg[5][11]
INFO: [Physopt 32-662] Processed net ofm_2[5][12].  Did not re-place instance ofm_2_reg[5][12]
INFO: [Physopt 32-662] Processed net ofm_2[5][13].  Did not re-place instance ofm_2_reg[5][13]
INFO: [Physopt 32-662] Processed net ofm_2[5][1].  Did not re-place instance ofm_2_reg[5][1]
INFO: [Physopt 32-662] Processed net ofm_2[5][4].  Did not re-place instance ofm_2_reg[5][4]
INFO: [Physopt 32-662] Processed net ofm_2[5][5].  Did not re-place instance ofm_2_reg[5][5]
INFO: [Physopt 32-662] Processed net genblk1[8].mac_i/ofm_2[8][3]_i_8_n_0.  Did not re-place instance genblk1[8].mac_i/ofm_2[8][3]_i_8
INFO: [Physopt 32-662] Processed net ofm_3[7][15]_i_1_n_0.  Did not re-place instance ofm_3[7][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[7].mac_i/ofm_2[7][0]_i_6_n_0.  Did not re-place instance genblk1[7].mac_i/ofm_2[7][0]_i_6
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/SR[0].  Did not re-place instance genblk1[18].mac_i/ofm_2[18][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[25][15]_i_2_n_0_repN.  Did not re-place instance ofm_3[25][15]_i_2_replica
INFO: [Physopt 32-662] Processed net genblk1[18].mac_i/ofm_2[18][1]_i_19_n_0.  Did not re-place instance genblk1[18].mac_i/ofm_2[18][1]_i_19
INFO: [Physopt 32-662] Processed net ofm_2[60][15]_i_1_n_0.  Did not re-place instance ofm_2[60][15]_i_1
INFO: [Physopt 32-662] Processed net genblk1[29].mac_i/ofm_2[29][1]_i_8_n_0.  Did not re-place instance genblk1[29].mac_i/ofm_2[29][1]_i_8
INFO: [Physopt 32-662] Processed net genblk1[60].mac_i/ofm_2[60][1]_i_11_n_0.  Did not re-place instance genblk1[60].mac_i/ofm_2[60][1]_i_11
INFO: [Physopt 32-662] Processed net genblk1[6].mac_i/ofm_2[6][2]_i_11_n_0.  Did not re-place instance genblk1[6].mac_i/ofm_2[6][2]_i_11
INFO: [Physopt 32-662] Processed net ofm_2[29][0].  Did not re-place instance ofm_2_reg[29][0]
INFO: [Physopt 32-662] Processed net ofm_2[29][14].  Did not re-place instance ofm_2_reg[29][14]
INFO: [Physopt 32-662] Processed net ofm_2[29][15].  Did not re-place instance ofm_2_reg[29][15]
INFO: [Physopt 32-662] Processed net ofm_2[29][1].  Did not re-place instance ofm_2_reg[29][1]
INFO: [Physopt 32-662] Processed net ofm_2[29][6].  Did not re-place instance ofm_2_reg[29][6]
INFO: [Physopt 32-662] Processed net ofm_2[29][7].  Did not re-place instance ofm_2_reg[29][7]
INFO: [Physopt 32-662] Processed net ofm_2[29][8].  Did not re-place instance ofm_2_reg[29][8]
INFO: [Physopt 32-662] Processed net ofm_2[29][9].  Did not re-place instance ofm_2_reg[29][9]
INFO: [Physopt 32-662] Processed net ofm_2[31][10].  Did not re-place instance ofm_2_reg[31][10]
INFO: [Physopt 32-662] Processed net ofm_2[31][11].  Did not re-place instance ofm_2_reg[31][11]
INFO: [Physopt 32-662] Processed net ofm_2[31][12].  Did not re-place instance ofm_2_reg[31][12]
INFO: [Physopt 32-662] Processed net ofm_2[31][3].  Did not re-place instance ofm_2_reg[31][3]
INFO: [Physopt 32-662] Processed net ofm_2[31][4].  Did not re-place instance ofm_2_reg[31][4]
INFO: [Physopt 32-662] Processed net ofm_2[31][5].  Did not re-place instance ofm_2_reg[31][5]
INFO: [Physopt 32-662] Processed net ofm_2[31][6].  Did not re-place instance ofm_2_reg[31][6]
INFO: [Physopt 32-662] Processed net ofm_2[31][9].  Did not re-place instance ofm_2_reg[31][9]
INFO: [Physopt 32-662] Processed net ofm_3[46][0].  Did not re-place instance ofm_3_reg[46][0]
INFO: [Physopt 32-662] Processed net ofm_3[46][10].  Did not re-place instance ofm_3_reg[46][10]
INFO: [Physopt 32-662] Processed net ofm_3[46][1].  Did not re-place instance ofm_3_reg[46][1]
INFO: [Physopt 32-662] Processed net ofm_3[46][6].  Did not re-place instance ofm_3_reg[46][6]
INFO: [Physopt 32-662] Processed net genblk1[35].mac_i/ofm_2[35][1]_i_19_n_0.  Did not re-place instance genblk1[35].mac_i/ofm_2[35][1]_i_19
INFO: [Physopt 32-662] Processed net ofm_3[35][2].  Did not re-place instance ofm_3_reg[35][2]
INFO: [Physopt 32-662] Processed net ofm_3[35][3].  Did not re-place instance ofm_3_reg[35][3]
INFO: [Physopt 32-662] Processed net ofm_3[35][4].  Did not re-place instance ofm_3_reg[35][4]
INFO: [Physopt 32-662] Processed net ofm_3[35][5].  Did not re-place instance ofm_3_reg[35][5]
INFO: [Physopt 32-662] Processed net ofm_3[46][13].  Did not re-place instance ofm_3_reg[46][13]
INFO: [Physopt 32-662] Processed net ofm_3[46][2].  Did not re-place instance ofm_3_reg[46][2]
INFO: [Physopt 32-662] Processed net ofm_3[46][3].  Did not re-place instance ofm_3_reg[46][3]
INFO: [Physopt 32-662] Processed net ofm_3[46][4].  Did not re-place instance ofm_3_reg[46][4]
INFO: [Physopt 32-662] Processed net ofm_3[46][5].  Did not re-place instance ofm_3_reg[46][5]
INFO: [Physopt 32-662] Processed net ofm_3[46][7].  Did not re-place instance ofm_3_reg[46][7]
INFO: [Physopt 32-662] Processed net ofm_3[46][8].  Did not re-place instance ofm_3_reg[46][8]
INFO: [Physopt 32-662] Processed net ofm_3[46][9].  Did not re-place instance ofm_3_reg[46][9]
INFO: [Physopt 32-662] Processed net ofm_2[60][12].  Did not re-place instance ofm_2_reg[60][12]
INFO: [Physopt 32-662] Processed net ofm_2[60][13].  Did not re-place instance ofm_2_reg[60][13]
INFO: [Physopt 32-662] Processed net ofm_3[61][15]_i_1_n_0.  Did not re-place instance ofm_3[61][15]_i_1
INFO: [Physopt 32-662] Processed net ofm_3[5][13].  Did not re-place instance ofm_3_reg[5][13]
INFO: [Physopt 32-662] Processed net ofm_3[5][14].  Did not re-place instance ofm_3_reg[5][14]
INFO: [Physopt 32-662] Processed net ofm_3[5][15].  Did not re-place instance ofm_3_reg[5][15]
INFO: [Physopt 32-662] Processed net ofm_3[5][3].  Did not re-place instance ofm_3_reg[5][3]
INFO: [Physopt 32-662] Processed net ofm_3[5][6].  Did not re-place instance ofm_3_reg[5][6]
INFO: [Physopt 32-662] Processed net ofm_2[60][15]_i_2_n_0.  Did not re-place instance ofm_2[60][15]_i_2
INFO: [Physopt 32-662] Processed net genblk1[13].mac_i/ofm_2[13][1]_i_10_n_0.  Did not re-place instance genblk1[13].mac_i/ofm_2[13][1]_i_10
INFO: [Physopt 32-661] Optimized 75 nets.  Re-placed 75 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 75 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 75 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-176.356 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 557 ; free virtual = 4283
Phase 28 Placement Based Optimization | Checksum: 1c03c923e

Time (s): cpu = 00:18:14 ; elapsed = 00:07:40 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 557 ; free virtual = 4282

Phase 29 MultiInst Placement Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net ofm_3[25][15]_i_2_n_0.  Did not re-place instance ofm_3[25][15]_i_2/O
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_2_n_0_repN.  Did not re-place instance ofm_2[25][15]_i_2_replica/O
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-175.474 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 559 ; free virtual = 4285
Phase 29 MultiInst Placement Optimization | Checksum: 1ab79e1b7

Time (s): cpu = 00:18:52 ; elapsed = 00:07:56 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 559 ; free virtual = 4285

Phase 30 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-175.474 |
INFO: [Physopt 32-662] Processed net ofm_2[25][10].  Did not re-place instance ofm_2_reg[25][10]
INFO: [Physopt 32-702] Processed net ofm_2[25][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net ofm_2[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_1_n_0.  Did not re-place instance ofm_2[25][15]_i_1
INFO: [Physopt 32-572] Net ofm_2[25][15]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net ofm_2[25][15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/ofm_2_reg[25][14]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/ofm_2_reg[25][11]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/ofm_2_reg[25][7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/ofm_2_reg[25][3]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/ofm_2_reg[25][3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/ofm_2_reg[25][3]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/mul_out_reg_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ofm_2[25][10].  Did not re-place instance ofm_2_reg[25][10]
INFO: [Physopt 32-702] Processed net ofm_2[25][10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net ofm_2[25][15]_i_1_n_0.  Did not re-place instance ofm_2[25][15]_i_1
INFO: [Physopt 32-702] Processed net ofm_2[25][15]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/D[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net genblk1[25].mac_i/mul_out_reg_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.311 | TNS=-175.474 |
Phase 30 Critical Path Optimization | Checksum: fcd80b54

Time (s): cpu = 00:19:05 ; elapsed = 00:08:02 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 559 ; free virtual = 4284

Phase 31 BRAM Enable Optimization
Phase 31 BRAM Enable Optimization | Checksum: fcd80b54

Time (s): cpu = 00:19:05 ; elapsed = 00:08:02 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 559 ; free virtual = 4285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 559 ; free virtual = 4285
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.311 | TNS=-175.474 | WHS=0.000 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization          |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                |          0.110  |        788.437  |          131  |              0  |                    36  |           1  |           3  |  00:00:44  |
|  Placement Based       |          0.216  |         70.031  |            0  |              0  |                   308  |           0  |           4  |  00:02:43  |
|  MultiInst Placement   |          0.000  |          1.047  |            0  |              0  |                     2  |           0  |           4  |  00:00:33  |
|  Rewire                |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
|  Critical Cell         |          0.054  |         65.001  |           33  |              0  |                    51  |           0  |           3  |  00:00:24  |
|  Slr Crossing          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register          |          0.000  |        -33.754  |          403  |              0  |                    30  |           0  |           2  |  00:03:24  |
|  BRAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin          |          0.000  |          4.528  |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout      |          0.000  |          0.000  |            2  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  BRAM Enable           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path         |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:06  |
|  Total                 |          0.380  |        895.289  |          569  |              0  |                   432  |           1  |          30  |  00:07:56  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 558 ; free virtual = 4284
Ending Physical Synthesis Task | Checksum: 1314cf6e9

Time (s): cpu = 00:19:06 ; elapsed = 00:08:02 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 558 ; free virtual = 4285
INFO: [Common 17-83] Releasing license: Implementation
912 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:19:06 ; elapsed = 00:08:02 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 588 ; free virtual = 4314
# route_design -directive NoTimingRelaxation -tns_cleanup
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 46279bb2 ConstDB: 0 ShapeSum: cf69ae33 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire2_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire3_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 1067ead7f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:37 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 234 ; free virtual = 3961
Post Restoration Checksum: NetGraph: 521d0dbd NumContArr: b4619fc2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1067ead7f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:37 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 235 ; free virtual = 3962

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1067ead7f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:37 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 201 ; free virtual = 3928

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1067ead7f

Time (s): cpu = 00:02:32 ; elapsed = 00:01:37 . Memory (MB): peak = 3291.379 ; gain = 0.000 ; free physical = 201 ; free virtual = 3928
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a2bbc787

Time (s): cpu = 00:02:36 ; elapsed = 00:01:40 . Memory (MB): peak = 3325.953 ; gain = 34.574 ; free physical = 198 ; free virtual = 3925
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.219 | TNS=-30.354| WHS=0.086  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1ced6620f

Time (s): cpu = 00:02:38 ; elapsed = 00:01:41 . Memory (MB): peak = 3325.953 ; gain = 34.574 ; free physical = 189 ; free virtual = 3916

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1bd88d81f

Time (s): cpu = 00:02:46 ; elapsed = 00:01:45 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 179 ; free virtual = 3902

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 457
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.213 | TNS=-69.099| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: b80d2987

Time (s): cpu = 00:02:55 ; elapsed = 00:01:51 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 169 ; free virtual = 3896

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-64.071| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 11dde43d1

Time (s): cpu = 00:02:57 ; elapsed = 00:01:53 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 168 ; free virtual = 3895

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-63.190| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1ba27177b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:54 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 168 ; free virtual = 3895
Phase 4 Rip-up And Reroute | Checksum: 1ba27177b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:54 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 168 ; free virtual = 3895

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 1ba27177b

Time (s): cpu = 00:02:58 ; elapsed = 00:01:54 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 168 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-63.190| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 208c8bdcb

Time (s): cpu = 00:02:59 ; elapsed = 00:01:54 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 168 ; free virtual = 3895
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-61.307| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 12b5f29a3

Time (s): cpu = 00:03:00 ; elapsed = 00:01:55 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 161 ; free virtual = 3888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-60.684| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.4 Update Timing
Phase 5.1.1.4 Update Timing | Checksum: 1d193dcca

Time (s): cpu = 00:03:01 ; elapsed = 00:01:56 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 161 ; free virtual = 3888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-60.684| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.5 Update Timing
Phase 5.1.1.5 Update Timing | Checksum: 1e51adecc

Time (s): cpu = 00:03:01 ; elapsed = 00:01:56 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 161 ; free virtual = 3888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-60.684| WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 18443fa08

Time (s): cpu = 00:03:01 ; elapsed = 00:01:56 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 161 ; free virtual = 3888
Phase 5.1 TNS Cleanup | Checksum: 18443fa08

Time (s): cpu = 00:03:01 ; elapsed = 00:01:57 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 160 ; free virtual = 3888

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18443fa08

Time (s): cpu = 00:03:02 ; elapsed = 00:01:57 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 160 ; free virtual = 3888
Phase 5 Delay and Skew Optimization | Checksum: 18443fa08

Time (s): cpu = 00:03:02 ; elapsed = 00:01:57 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 160 ; free virtual = 3888

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19b789e7d

Time (s): cpu = 00:03:02 ; elapsed = 00:01:57 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 159 ; free virtual = 3887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-60.684| WHS=0.119  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19b789e7d

Time (s): cpu = 00:03:02 ; elapsed = 00:01:57 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 159 ; free virtual = 3887
Phase 6 Post Hold Fix | Checksum: 19b789e7d

Time (s): cpu = 00:03:02 ; elapsed = 00:01:57 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 159 ; free virtual = 3887

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 18867220d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:58 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 160 ; free virtual = 3888
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-60.684| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 18867220d

Time (s): cpu = 00:03:04 ; elapsed = 00:01:58 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 160 ; free virtual = 3888

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.16371 %
  Global Horizontal Routing Utilization  = 0.177159 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 18867220d

Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 155 ; free virtual = 3884

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 18867220d

Time (s): cpu = 00:03:05 ; elapsed = 00:01:58 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 155 ; free virtual = 3883

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 194c2d702

Time (s): cpu = 00:03:06 ; elapsed = 00:01:59 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 156 ; free virtual = 3883

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3340.562 ; gain = 0.000 ; free physical = 216 ; free virtual = 3944
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.188. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 120e472d4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 3340.562 ; gain = 0.000 ; free physical = 247 ; free virtual = 3975
Phase 11 Incr Placement Change | Checksum: 194c2d702

Time (s): cpu = 00:04:01 ; elapsed = 00:02:55 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 247 ; free virtual = 3975

Phase 12 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ram_feedback_2" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_2". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ram_feedback_3" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ram_feedback_3". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire2_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire2_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "fire3_expand_1_en_i" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "fire3_expand_1_en_i". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_2_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_2_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ifm_3_i[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ifm_3_i[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 12 Build RT Design | Checksum: 189f759dc

Time (s): cpu = 00:04:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 248 ; free virtual = 3972
Post Restoration Checksum: NetGraph: 1478150a NumContArr: e23c21b6 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: f6b436c0

Time (s): cpu = 00:04:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 214 ; free virtual = 3943

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: f6b436c0

Time (s): cpu = 00:04:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 181 ; free virtual = 3910

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: e335de72

Time (s): cpu = 00:04:32 ; elapsed = 00:03:26 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 181 ; free virtual = 3910
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 158f45232

Time (s): cpu = 00:04:37 ; elapsed = 00:03:30 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 184 ; free virtual = 3908
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.191 | TNS=-46.447| WHS=0.086  | THS=0.000  |

Phase 13 Router Initialization | Checksum: e783cadf

Time (s): cpu = 00:04:38 ; elapsed = 00:03:30 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 172 ; free virtual = 3900

Phase 14 Initial Routing
Phase 14 Initial Routing | Checksum: f865c6fe

Time (s): cpu = 00:04:44 ; elapsed = 00:03:34 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 185 ; free virtual = 3888

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-48.647| WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: 14f8f9ea6

Time (s): cpu = 00:04:49 ; elapsed = 00:03:37 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 141 ; free virtual = 3886

Phase 15.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-48.435| WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1e9d89f0d

Time (s): cpu = 00:04:50 ; elapsed = 00:03:39 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 144 ; free virtual = 3888
Phase 15 Rip-up And Reroute | Checksum: 1e9d89f0d

Time (s): cpu = 00:04:50 ; elapsed = 00:03:39 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 144 ; free virtual = 3888

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 1e9d89f0d

Time (s): cpu = 00:04:50 ; elapsed = 00:03:39 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-48.435| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 165d0c6d9

Time (s): cpu = 00:04:51 ; elapsed = 00:03:39 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-47.704| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 14d82329d

Time (s): cpu = 00:04:51 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-47.704| WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: 14649e539

Time (s): cpu = 00:04:51 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3888
Phase 16.1 TNS Cleanup | Checksum: 14649e539

Time (s): cpu = 00:04:52 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3888

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: 14649e539

Time (s): cpu = 00:04:52 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3888
Phase 16 Delay and Skew Optimization | Checksum: 14649e539

Time (s): cpu = 00:04:52 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3888

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 15f26152e

Time (s): cpu = 00:04:52 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-47.704| WHS=0.119  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 15f26152e

Time (s): cpu = 00:04:52 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 141 ; free virtual = 3887
Phase 17 Post Hold Fix | Checksum: 15f26152e

Time (s): cpu = 00:04:52 ; elapsed = 00:03:40 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 1b3ddec75

Time (s): cpu = 00:04:54 ; elapsed = 00:03:41 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-47.704| WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 1b3ddec75

Time (s): cpu = 00:04:54 ; elapsed = 00:03:41 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 142 ; free virtual = 3887

Phase 19 Reset Design
INFO: [Route 35-307] 7327 nets already restored were skipped.
Post Restoration Checksum: NetGraph: 45c6148e NumContArr: b1426f63 Constraints: 0 Timing: 9dba5311
Phase 19 Reset Design | Checksum: 194c2d702

Time (s): cpu = 00:04:56 ; elapsed = 00:03:42 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 183 ; free virtual = 3908

Phase 20 Post Router Timing
INFO: [Route 35-62] Timer settings changed to match sign-off timing analysis. Setup and Hold analysis on slow, fast Corners with nearest common node skew is enabled.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.188 | TNS=-59.135| WHS=0.120  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 20 Post Router Timing | Checksum: 170ae9802

Time (s): cpu = 00:04:59 ; elapsed = 00:03:44 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 176 ; free virtual = 3910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:00 ; elapsed = 00:03:44 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 434 ; free virtual = 4167

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 75 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:04 ; elapsed = 00:03:47 . Memory (MB): peak = 3340.562 ; gain = 49.184 ; free physical = 435 ; free virtual = 4168
# report_timing
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Mar 15 03:23:05 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing
| Design       : fire2_3_expand_1
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.188ns  (required time - arrival time)
  Source:                 genblk1[25].mac_i/mul_out_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ofm_2_reg[25][10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk rise@2.500ns - clk rise@0.000ns)
  Data Path Delay:        2.356ns  (logic 1.141ns (48.422%)  route 1.215ns (51.578%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 2.983 - 2.500 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2723, unset)         0.508     0.508    genblk1[25].mac_i/clk
    DSP48_X3Y66          DSP48E1                                      r  genblk1[25].mac_i/mul_out_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y66          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.324     0.832 r  genblk1[25].mac_i/mul_out_reg/P[7]
                         net (fo=2, routed)           0.691     1.523    genblk1[25].mac_i/mul_out_reg_n_98
    SLICE_X51Y166        LUT2 (Prop_lut2_I0_O)        0.043     1.566 r  genblk1[25].mac_i/ofm_2[25][3]_i_4/O
                         net (fo=1, routed)           0.000     1.566    genblk1[25].mac_i/ofm_2[25][3]_i_4_n_0
    SLICE_X51Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.823 r  genblk1[25].mac_i/ofm_2_reg[25][3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.823    genblk1[25].mac_i/ofm_2_reg[25][3]_i_3_n_0
    SLICE_X51Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.872 r  genblk1[25].mac_i/ofm_2_reg[25][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.872    genblk1[25].mac_i/ofm_2_reg[25][3]_i_2_n_0
    SLICE_X51Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.921 r  genblk1[25].mac_i/ofm_2_reg[25][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.921    genblk1[25].mac_i/ofm_2_reg[25][3]_i_1_n_0
    SLICE_X51Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.970 r  genblk1[25].mac_i/ofm_2_reg[25][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.970    genblk1[25].mac_i/ofm_2_reg[25][7]_i_1_n_0
    SLICE_X51Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.019 r  genblk1[25].mac_i/ofm_2_reg[25][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.019    genblk1[25].mac_i/ofm_2_reg[25][11]_i_1_n_0
    SLICE_X51Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.068 r  genblk1[25].mac_i/ofm_2_reg[25][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.068    genblk1[25].mac_i/ofm_2_reg[25][14]_i_1_n_0
    SLICE_X51Y172        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     2.221 r  genblk1[25].mac_i/ofm_2_reg[25][15]_i_3/O[1]
                         net (fo=8, routed)           0.250     2.471    p_204_out[15]
    SLICE_X50Y171        LUT3 (Prop_lut3_I1_O)        0.119     2.590 r  ofm_2[25][15]_i_1/O
                         net (fo=16, routed)          0.274     2.864    ofm_2[25][15]_i_1_n_0
    SLICE_X50Y173        FDRE                                         r  ofm_2_reg[25][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=2723, unset)         0.483     2.983    clk
    SLICE_X50Y173        FDRE                                         r  ofm_2_reg[25][10]/C
                         clock pessimism              0.000     2.983    
                         clock uncertainty           -0.035     2.947    
    SLICE_X50Y173        FDRE (Setup_fdre_C_R)       -0.271     2.676    ofm_2_reg[25][10]
  -------------------------------------------------------------------
                         required time                          2.676    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                 -0.188    




exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 15 03:24:23 2020...
