{
  "processor": "NEC uPD7725",
  "manufacturer": "NEC",
  "year": 1985,
  "schema_version": "1.0",
  "source": "uPD7725 datasheet, NEC 1985",
  "instruction_count": 42,
  "instructions": [
    {"mnemonic": "MAC", "opcode": "0x00", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "Multiply-accumulate: ACC += A * B (single-cycle hardware MAC)"},
    {"mnemonic": "MUL", "opcode": "0x01", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "Multiply: P = A * B (16x16, single-cycle)"},
    {"mnemonic": "MACS", "opcode": "0x02", "bytes": 3, "cycles": 1, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "MAC with saturation arithmetic"},
    {"mnemonic": "ADD", "opcode": "0x10", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,Z,S", "notes": "Add registers"},
    {"mnemonic": "ADDS", "opcode": "0x11", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OV,Z,S", "notes": "Add short immediate"},
    {"mnemonic": "SUB", "opcode": "0x12", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,Z,S", "notes": "Subtract"},
    {"mnemonic": "AND", "opcode": "0x13", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "Z,S", "notes": "Logical AND"},
    {"mnemonic": "OR", "opcode": "0x14", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "Z,S", "notes": "Logical OR"},
    {"mnemonic": "XOR", "opcode": "0x15", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "Z,S", "notes": "Logical XOR"},
    {"mnemonic": "SHL", "opcode": "0x16", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Shift left by immediate"},
    {"mnemonic": "SHR", "opcode": "0x17", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Shift right by immediate"},
    {"mnemonic": "ASR", "opcode": "0x18", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Arithmetic shift right"},
    {"mnemonic": "NEG", "opcode": "0x19", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z", "notes": "Negate"},
    {"mnemonic": "ABS", "opcode": "0x1A", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Absolute value"},
    {"mnemonic": "CMP", "opcode": "0x1B", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OV,Z,S", "notes": "Compare"},
    {"mnemonic": "CLR", "opcode": "0x1C", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "Z", "notes": "Clear register"},
    {"mnemonic": "INC", "opcode": "0x1D", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z", "notes": "Increment register"},
    {"mnemonic": "DEC", "opcode": "0x1E", "bytes": 3, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "OV,Z", "notes": "Decrement register"},
    {"mnemonic": "MOV", "opcode": "0x20", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Move between registers"},
    {"mnemonic": "LDI", "opcode": "0x21", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Load immediate to register"},
    {"mnemonic": "LDIL", "opcode": "0x22", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,immediate16", "flags_affected": "none", "notes": "Load long immediate (16-bit)"},
    {"mnemonic": "LDR", "opcode": "0x30", "bytes": 3, "cycles": 3, "category": "memory", "addressing_mode": "register,data_RAM", "flags_affected": "none", "notes": "Load from data RAM"},
    {"mnemonic": "STR", "opcode": "0x31", "bytes": 3, "cycles": 3, "category": "memory", "addressing_mode": "data_RAM,register", "flags_affected": "none", "notes": "Store to data RAM"},
    {"mnemonic": "LDP", "opcode": "0x32", "bytes": 3, "cycles": 3, "category": "memory", "addressing_mode": "register,data_ROM", "flags_affected": "none", "notes": "Load from data ROM (coefficient table)"},
    {"mnemonic": "LDA", "opcode": "0x33", "bytes": 3, "cycles": 3, "category": "memory", "addressing_mode": "register,indirect", "flags_affected": "none", "notes": "Load indirect"},
    {"mnemonic": "STA", "opcode": "0x34", "bytes": 3, "cycles": 3, "category": "memory", "addressing_mode": "indirect,register", "flags_affected": "none", "notes": "Store indirect"},
    {"mnemonic": "JMP", "opcode": "0x40", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "JZ", "opcode": "0x41", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if zero"},
    {"mnemonic": "JNZ", "opcode": "0x42", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if not zero"},
    {"mnemonic": "JOV", "opcode": "0x43", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if overflow"},
    {"mnemonic": "JS", "opcode": "0x44", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump if sign (negative)"},
    {"mnemonic": "CALL", "opcode": "0x45", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "RET", "opcode": "0x46", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RETI", "opcode": "0x47", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from interrupt"},
    {"mnemonic": "LOOP", "opcode": "0x48", "bytes": 3, "cycles": 2, "category": "control", "addressing_mode": "register,absolute", "flags_affected": "none", "notes": "Decrement and loop if not zero"},
    {"mnemonic": "NOP", "opcode": "0xFF", "bytes": 3, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "SIN", "opcode": "0x50", "bytes": 3, "cycles": 2, "category": "io", "addressing_mode": "register,serial", "flags_affected": "none", "notes": "Serial data input"},
    {"mnemonic": "SOUT", "opcode": "0x51", "bytes": 3, "cycles": 2, "category": "io", "addressing_mode": "serial,register", "flags_affected": "none", "notes": "Serial data output"},
    {"mnemonic": "PIN", "opcode": "0x52", "bytes": 3, "cycles": 2, "category": "io", "addressing_mode": "register,parallel", "flags_affected": "none", "notes": "Parallel input"},
    {"mnemonic": "POUT", "opcode": "0x53", "bytes": 3, "cycles": 2, "category": "io", "addressing_mode": "parallel,register", "flags_affected": "none", "notes": "Parallel output"},
    {"mnemonic": "EI", "opcode": "0x60", "bytes": 3, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0x61", "bytes": 3, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"}
  ]
}
