// Verilog module auto-generated for AGC module A19 by dumbVerilog.py

module A19 ( 
  rst, BLKUPL_, BMGXM, BMGXP, BMGYM, BMGYP, BMGZM, BMGZP, BR1, BR1_, C45R,
  CA2_, CA4_, CA5_, CA6_, CCH11, CCH13, CCH14, CCHG_, CGA19, CHWL01_, CHWL02_,
  CHWL03_, CHWL04_, CHWL05_, CHWL06_, CHWL07_, CHWL08_, CHWL09_, CHWL10_,
  CHWL11_, CHWL12_, CNTRSB_, CSG, CXB0_, CXB7_, F04A, F05A_, F05B_, F06B,
  F07B, F07C_, F07D_, F09B, F10A, F10B, F7CSB1_, FS10, GATEX_, GATEY_, GATEZ_,
  GOJAM, GTONE, GTSET, GTSET_, MOUT_, OVF_, POUT_, RCH11_, RCH13_, RCH14_,
  RCH33_, SB0_, SB1_, SB2_, SHINC_, SIGNX, SIGNY, SIGNZ, T06_, T6ON_, UPL0,
  UPL1, WCH11_, WCH13_, WCH14_, WOVR_, XB3_, XB5_, XB6_, XB7_, XLNK0, XLNK1,
  XT3_, ZOUT_, BLKUPL, C45R_, F5ASB0_, F5ASB2, F5ASB2_, UPL0_, UPL1_, XLNK0_,
  XLNK1_, ALRT0, ALRT1, ALT0, ALT1, ALTM, ALTSNC, BMAGXM, BMAGXP, BMAGYM,
  BMAGYP, BMAGZM, BMAGZP, CCH33, CH1109, CH1110, CH1111, CH1112, CH1305,
  CH1306, CH1308, CH1309, CH1401, CH1402, CH1403, CH1404, CH1405, CH1406,
  CH1407, CH1408, CH1409, CH1410, CH3310, CH3311, EMSD, EMSm, EMSp, F06B_,
  F09B_, F10A_, F10B_, F5ASB0, F5BSB2, F5BSB2_, FF1109, FF1109_, FF1110,
  FF1110_, FF1111, FF1111_, FF1112, FF1112_, GYENAB, GYROD, GYRRST, GYRSET,
  GYXM, GYXP, GYYM, GYYP, GYZM, GYZP, INLNKM, INLNKP, OTLNK0, OTLNK1, OTLNKM,
  RHCGO, SH3MS_, T1P, T2P, T3P, T4P, T5P, T6P, THRSTD, THRSTm, THRSTp, UPRUPT,
  W1110
);

input wire rst, BLKUPL_, BMGXM, BMGXP, BMGYM, BMGYP, BMGZM, BMGZP, BR1, BR1_,
  C45R, CA2_, CA4_, CA5_, CA6_, CCH11, CCH13, CCH14, CCHG_, CGA19, CHWL01_,
  CHWL02_, CHWL03_, CHWL04_, CHWL05_, CHWL06_, CHWL07_, CHWL08_, CHWL09_,
  CHWL10_, CHWL11_, CHWL12_, CNTRSB_, CSG, CXB0_, CXB7_, F04A, F05A_, F05B_,
  F06B, F07B, F07C_, F07D_, F09B, F10A, F10B, F7CSB1_, FS10, GATEX_, GATEY_,
  GATEZ_, GOJAM, GTONE, GTSET, GTSET_, MOUT_, OVF_, POUT_, RCH11_, RCH13_,
  RCH14_, RCH33_, SB0_, SB1_, SB2_, SHINC_, SIGNX, SIGNY, SIGNZ, T06_, T6ON_,
  UPL0, UPL1, WCH11_, WCH13_, WCH14_, WOVR_, XB3_, XB5_, XB6_, XB7_, XLNK0,
  XLNK1, XT3_, ZOUT_;

inout wire BLKUPL, C45R_, F5ASB0_, F5ASB2, F5ASB2_, UPL0_, UPL1_, XLNK0_,
  XLNK1_;

output wire ALRT0, ALRT1, ALT0, ALT1, ALTM, ALTSNC, BMAGXM, BMAGXP, BMAGYM,
  BMAGYP, BMAGZM, BMAGZP, CCH33, CH1109, CH1110, CH1111, CH1112, CH1305,
  CH1306, CH1308, CH1309, CH1401, CH1402, CH1403, CH1404, CH1405, CH1406,
  CH1407, CH1408, CH1409, CH1410, CH3310, CH3311, EMSD, EMSm, EMSp, F06B_,
  F09B_, F10A_, F10B_, F5ASB0, F5BSB2, F5BSB2_, FF1109, FF1109_, FF1110,
  FF1110_, FF1111, FF1111_, FF1112, FF1112_, GYENAB, GYROD, GYRRST, GYRSET,
  GYXM, GYXP, GYYM, GYYP, GYZM, GYZP, INLNKM, INLNKP, OTLNK0, OTLNK1, OTLNKM,
  RHCGO, SH3MS_, T1P, T2P, T3P, T4P, T5P, T6P, THRSTD, THRSTm, THRSTp, UPRUPT,
  W1110;

parameter GATE_DELAY = 20; // This default may be overridden at compile time.
initial $display("Gate delay (A19) will be %f ns.", GATE_DELAY);

// Gate A19-U147A
pullup(g46256);
assign #GATE_DELAY g46256 = rst ? 1'bz : ((0|g46257|g46255) ? 1'b0 : 1'bz);
// Gate A19-U147B
pullup(g46257);
assign #GATE_DELAY g46257 = rst ? 0 : ((0|g46256|g46236) ? 1'b0 : 1'bz);
// Gate A19-U129A
pullup(g46158);
assign #GATE_DELAY g46158 = rst ? 0 : ((0|XB5_|CA5_) ? 1'b0 : 1'bz);
// Gate A19-U129B
pullup(g46159);
assign #GATE_DELAY g46159 = rst ? 1'bz : ((0|g46158) ? 1'b0 : 1'bz);
// Gate A19-U128A A19-U252B
pullup(F5ASB2);
assign #GATE_DELAY F5ASB2 = rst ? 0 : ((0|SB2_|F05A_) ? 1'b0 : 1'bz);
// Gate A19-U128B
pullup(F5ASB2_);
assign #GATE_DELAY F5ASB2_ = rst ? 1'bz : ((0|F5ASB2) ? 1'b0 : 1'bz);
// Gate A19-U123A
pullup(g46138);
assign #GATE_DELAY g46138 = rst ? 1'bz : ((0|g46137|g46139) ? 1'b0 : 1'bz);
// Gate A19-U123B
pullup(g46139);
assign #GATE_DELAY g46139 = rst ? 0 : ((0|GOJAM|GTONE|g46138) ? 1'b0 : 1'bz);
// Gate A19-U122A
pullup(g46137);
assign #GATE_DELAY g46137 = rst ? 0 : ((0|GTSET_|g46135) ? 1'b0 : 1'bz);
// Gate A19-U122B
pullup(CH1401);
assign #GATE_DELAY CH1401 = rst ? 0 : ((0|g46144|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U121A
pullup(g46135);
assign #GATE_DELAY g46135 = rst ? 1'bz : ((0|g46136|g46134) ? 1'b0 : 1'bz);
// Gate A19-U121B
pullup(g46144);
assign #GATE_DELAY g46144 = rst ? 1'bz : ((0|g46142|g46136) ? 1'b0 : 1'bz);
// Gate A19-U120A
pullup(ALTSNC);
assign #GATE_DELAY ALTSNC = rst ? 1'bz : ((0|g46133) ? 1'b0 : 1'bz);
// Gate A19-U120B
pullup(g46136);
assign #GATE_DELAY g46136 = rst ? 0 : ((0|CCH14|g46142|g46135) ? 1'b0 : 1'bz);
// Gate A19-U127A
pullup(F5ASB0);
assign #GATE_DELAY F5ASB0 = rst ? 0 : ((0|SB0_|F05A_) ? 1'b0 : 1'bz);
// Gate A19-U127B
pullup(F5ASB0_);
assign #GATE_DELAY F5ASB0_ = rst ? 1'bz : ((0|F5ASB0) ? 1'b0 : 1'bz);
// Gate A19-U126A
pullup(OTLNK1);
assign #GATE_DELAY OTLNK1 = rst ? 0 : ((0|g46148) ? 1'b0 : 1'bz);
// Gate A19-U126B
pullup(g46148);
assign #GATE_DELAY g46148 = rst ? 1'bz : ((0|g46146|g46140) ? 1'b0 : 1'bz);
// Gate A19-U125A
pullup(g46141);
assign #GATE_DELAY g46141 = rst ? 1'bz : ((0|g46140|g46142) ? 1'b0 : 1'bz);
// Gate A19-U125B
pullup(g46142);
assign #GATE_DELAY g46142 = rst ? 0 : ((0|g46141|GOJAM|GTSET) ? 1'b0 : 1'bz);
// Gate A19-U124A
pullup(OTLNKM);
assign #GATE_DELAY OTLNKM = rst ? 0 : ((0|F5ASB0_|g46141) ? 1'b0 : 1'bz);
// Gate A19-U124B
pullup(g46140);
assign #GATE_DELAY g46140 = rst ? 0 : ((0|g46138|F5ASB2_) ? 1'b0 : 1'bz);
// Gate A19-U138A A19-U137A
pullup(g46210);
assign #GATE_DELAY g46210 = rst ? 1'bz : ((0|g46204|g46201|g46208|g46207) ? 1'b0 : 1'bz);
// Gate A19-U138B A19-U117B
pullup(T2P);
assign #GATE_DELAY T2P = rst ? 0 : ((0|OVF_|WOVR_|XB5_|CA2_) ? 1'b0 : 1'bz);
// Gate A19-U139A
pullup(g46202);
assign #GATE_DELAY g46202 = rst ? 1'bz : ((0|g46207|g46201) ? 1'b0 : 1'bz);
// Gate A19-U139B
pullup(g46205);
assign #GATE_DELAY g46205 = rst ? 1'bz : ((0|g46204|g46208) ? 1'b0 : 1'bz);
// Gate A19-U130A
pullup(F5BSB2);
assign #GATE_DELAY F5BSB2 = rst ? 0 : ((0|SB2_|F05B_) ? 1'b0 : 1'bz);
// Gate A19-U130B
pullup(F5BSB2_);
assign #GATE_DELAY F5BSB2_ = rst ? 1'bz : ((0|F5BSB2) ? 1'b0 : 1'bz);
// Gate A19-U131A
pullup(g46219);
assign #GATE_DELAY g46219 = rst ? 0 : ((0|g46218|C45R_) ? 1'b0 : 1'bz);
// Gate A19-U131B
pullup(C45R_);
assign #GATE_DELAY C45R_ = rst ? 1'bz : ((0|C45R) ? 1'b0 : 1'bz);
// Gate A19-U132A
pullup(g46218);
assign #GATE_DELAY g46218 = rst ? 1'bz : ((0|g46219|g46217) ? 1'b0 : 1'bz);
// Gate A19-U132B
pullup(g46217);
assign #GATE_DELAY g46217 = rst ? 0 : ((0|g46219|g46216) ? 1'b0 : 1'bz);
// Gate A19-U133A
pullup(CH3310);
assign #GATE_DELAY CH3310 = rst ? 0 : ((0|BLKUPL|RCH33_) ? 1'b0 : 1'bz);
// Gate A19-U133B
pullup(g46216);
assign #GATE_DELAY g46216 = rst ? 1'bz : ((0|g46217|F04A) ? 1'b0 : 1'bz);
// Gate A19-U134A
pullup(CCH33);
assign #GATE_DELAY CCH33 = rst ? 0 : ((0|CCHG_|XB3_|XT3_) ? 1'b0 : 1'bz);
// Gate A19-U134B
pullup(CH3311);
assign #GATE_DELAY CH3311 = rst ? 0 : ((0|RCH33_|g46214) ? 1'b0 : 1'bz);
// Gate A19-U135A
pullup(g46213);
assign #GATE_DELAY g46213 = rst ? 1'bz : ((0|g46211|g46214) ? 1'b0 : 1'bz);
// Gate A19-U135B
pullup(g46214);
assign #GATE_DELAY g46214 = rst ? 0 : ((0|CCH33|g46213|GOJAM) ? 1'b0 : 1'bz);
// Gate A19-U136A
pullup(g46211);
assign #GATE_DELAY g46211 = rst ? 0 : ((0|g46217|g46210) ? 1'b0 : 1'bz);
// Gate A19-U136B
pullup(INLNKP);
assign #GATE_DELAY INLNKP = rst ? 0 : ((0|g46216|g46227|g46205) ? 1'b0 : 1'bz);
// Gate A19-U137B
pullup(INLNKM);
assign #GATE_DELAY INLNKM = rst ? 0 : ((0|g46227|g46216|g46202) ? 1'b0 : 1'bz);
// Gate A19-U146A
pullup(EMSm);
assign #GATE_DELAY EMSm = rst ? 0 : ((0|F5ASB0_|g46256) ? 1'b0 : 1'bz);
// Gate A19-U146B
pullup(EMSp);
assign #GATE_DELAY EMSp = rst ? 0 : ((0|F5ASB0_|g46252) ? 1'b0 : 1'bz);
// Gate A19-U109A
pullup(g46118);
assign #GATE_DELAY g46118 = rst ? 1'bz : ((0|g46117|g46119) ? 1'b0 : 1'bz);
// Gate A19-U109B
pullup(g46119);
assign #GATE_DELAY g46119 = rst ? 0 : ((0|g46128|g46118|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U108A
pullup(g46114);
assign #GATE_DELAY g46114 = rst ? 1'bz : ((0|g46113|g46115) ? 1'b0 : 1'bz);
// Gate A19-U108B
pullup(g46115);
assign #GATE_DELAY g46115 = rst ? 0 : ((0|g46114|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U105A
pullup(g46146);
assign #GATE_DELAY g46146 = rst ? 0 : ((0|BR1_|g46151|SH3MS_) ? 1'b0 : 1'bz);
// Gate A19-U105B
pullup(g46150);
assign #GATE_DELAY g46150 = rst ? 0 : ((0|CA5_|CXB7_) ? 1'b0 : 1'bz);
// Gate A19-U104A
pullup(g46108);
assign #GATE_DELAY g46108 = rst ? 1'bz : ((0|g46106) ? 1'b0 : 1'bz);
// Gate A19-U104B
pullup(g46104);
assign #GATE_DELAY g46104 = rst ? 0 : ((0|CA6_|CXB0_) ? 1'b0 : 1'bz);
// Gate A19-U107A
pullup(g46117);
assign #GATE_DELAY g46117 = rst ? 0 : ((0|CHWL03_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U107B
pullup(g46113);
assign #GATE_DELAY g46113 = rst ? 0 : ((0|CHWL02_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U106A
pullup(OTLNK0);
assign #GATE_DELAY OTLNK0 = rst ? 0 : ((0|SH3MS_|BR1|g46151) ? 1'b0 : 1'bz);
// Gate A19-U106B
pullup(g46151);
assign #GATE_DELAY g46151 = rst ? 1'bz : ((0|g46150) ? 1'b0 : 1'bz);
// Gate A19-U101A
pullup(g46101);
assign #GATE_DELAY g46101 = rst ? 0 : ((0|SHINC_|T06_) ? 1'b0 : 1'bz);
// Gate A19-U101B
pullup(g46105);
assign #GATE_DELAY g46105 = rst ? 1'bz : ((0|g46104) ? 1'b0 : 1'bz);
// Gate A19-U103A
pullup(g46106);
assign #GATE_DELAY g46106 = rst ? 0 : ((0|g46105|SH3MS_|BR1) ? 1'b0 : 1'bz);
// Gate A19-U103B
pullup(g46107);
assign #GATE_DELAY g46107 = rst ? 0 : ((0|BR1_|g46105|SH3MS_) ? 1'b0 : 1'bz);
// Gate A19-U102A
pullup(SH3MS_);
assign #GATE_DELAY SH3MS_ = rst ? 1'bz : ((0|g46101|g46103) ? 1'b0 : 1'bz);
// Gate A19-U102B
pullup(g46103);
assign #GATE_DELAY g46103 = rst ? 0 : ((0|SH3MS_|CSG) ? 1'b0 : 1'bz);
// Gate A19-U112A
pullup(ALT0);
assign #GATE_DELAY ALT0 = rst ? 0 : ((0|g46115|g46108) ? 1'b0 : 1'bz);
// Gate A19-U112B
pullup(ALT1);
assign #GATE_DELAY ALT1 = rst ? 0 : ((0|g46122|g46115) ? 1'b0 : 1'bz);
// Gate A19-U113A
pullup(ALRT0);
assign #GATE_DELAY ALRT0 = rst ? 0 : ((0|g46114|g46108) ? 1'b0 : 1'bz);
// Gate A19-U113B
pullup(ALRT1);
assign #GATE_DELAY ALRT1 = rst ? 0 : ((0|g46122|g46114) ? 1'b0 : 1'bz);
// Gate A19-U110A
pullup(CH1403);
assign #GATE_DELAY CH1403 = rst ? 0 : ((0|g46121|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U110B
pullup(g46121);
assign #GATE_DELAY g46121 = rst ? 1'bz : ((0|g46119|g46128) ? 1'b0 : 1'bz);
// Gate A19-U111A
pullup(CH1402);
assign #GATE_DELAY CH1402 = rst ? 0 : ((0|RCH14_|g46114) ? 1'b0 : 1'bz);
// Gate A19-U111B
pullup(g46122);
assign #GATE_DELAY g46122 = rst ? 1'bz : ((0|g46107|g46126) ? 1'b0 : 1'bz);
// Gate A19-U117A
pullup(ALTM);
assign #GATE_DELAY ALTM = rst ? 0 : ((0|g46127|F5ASB0_) ? 1'b0 : 1'bz);
// Gate A19-U114A
pullup(g46123);
assign #GATE_DELAY g46123 = rst ? 0 : ((0|g46118|GTSET_) ? 1'b0 : 1'bz);
// Gate A19-U114B
pullup(g46126);
assign #GATE_DELAY g46126 = rst ? 0 : ((0|g46124|F5ASB2_) ? 1'b0 : 1'bz);
// Gate A19-U115A
pullup(g46124);
assign #GATE_DELAY g46124 = rst ? 1'bz : ((0|g46123|g46125) ? 1'b0 : 1'bz);
// Gate A19-U115B
pullup(g46125);
assign #GATE_DELAY g46125 = rst ? 0 : ((0|GTONE|GOJAM|g46124) ? 1'b0 : 1'bz);
// Gate A19-U118A
pullup(g46130);
assign #GATE_DELAY g46130 = rst ? 0 : ((0|g46128|g46131) ? 1'b0 : 1'bz);
// Gate A19-U118B
pullup(g46131);
assign #GATE_DELAY g46131 = rst ? 1'bz : ((0|GTONE|g46130) ? 1'b0 : 1'bz);
// Gate A19-U119A
pullup(g46133);
assign #GATE_DELAY g46133 = rst ? 0 : ((0|g46131|g46128|g46125) ? 1'b0 : 1'bz);
// Gate A19-U119B
pullup(g46134);
assign #GATE_DELAY g46134 = rst ? 0 : ((0|WCH14_|CHWL01_) ? 1'b0 : 1'bz);
// Gate A19-U160A
pullup(g46241);
assign #GATE_DELAY g46241 = rst ? 0 : ((0|g46159|MOUT_) ? 1'b0 : 1'bz);
// Gate A19-U160B
pullup(g46240);
assign #GATE_DELAY g46240 = rst ? 0 : ((0|g46159|POUT_) ? 1'b0 : 1'bz);
// Gate A19-U159A
pullup(g46242);
assign #GATE_DELAY g46242 = rst ? 0 : ((0|ZOUT_|g46159) ? 1'b0 : 1'bz);
// Gate A19-U159B
pullup(g46243);
assign #GATE_DELAY g46243 = rst ? 1'bz : ((0|g46244|g46240) ? 1'b0 : 1'bz);
// Gate A19-U155A
pullup(g46232);
assign #GATE_DELAY g46232 = rst ? 0 : ((0|CCH14|g46231|g46242) ? 1'b0 : 1'bz);
// Gate A19-U155B
pullup(g46231);
assign #GATE_DELAY g46231 = rst ? 1'bz : ((0|g46232|g46230) ? 1'b0 : 1'bz);
// Gate A19-U153A
pullup(g46237);
assign #GATE_DELAY g46237 = rst ? 0 : ((0|g46259|g46236|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U153B
pullup(g46236);
assign #GATE_DELAY g46236 = rst ? 1'bz : ((0|g46235|g46237) ? 1'b0 : 1'bz);
// Gate A19-U141A
pullup(g46201);
assign #GATE_DELAY g46201 = rst ? 0 : ((0|g46225|BLKUPL|UPL0_) ? 1'b0 : 1'bz);
// Gate A19-U141B
pullup(g46204);
assign #GATE_DELAY g46204 = rst ? 0 : ((0|UPL1_|g46225|BLKUPL) ? 1'b0 : 1'bz);
// Gate A19-U140A
pullup(g46207);
assign #GATE_DELAY g46207 = rst ? 0 : ((0|g46224|XLNK0_) ? 1'b0 : 1'bz);
// Gate A19-U140B
pullup(g46208);
assign #GATE_DELAY g46208 = rst ? 0 : ((0|XLNK1_|g46224) ? 1'b0 : 1'bz);
// Gate A19-U143A
pullup(g46226);
assign #GATE_DELAY g46226 = rst ? 1'bz : ((0|g46227|g46223) ? 1'b0 : 1'bz);
// Gate A19-U143B
pullup(g46227);
assign #GATE_DELAY g46227 = rst ? 0 : ((0|g46226|CCH13) ? 1'b0 : 1'bz);
// Gate A19-U142A
pullup(CH1306);
assign #GATE_DELAY CH1306 = rst ? 0 : ((0|RCH13_|g46226) ? 1'b0 : 1'bz);
// Gate A19-U142B
pullup(CH1305);
assign #GATE_DELAY CH1305 = rst ? 0 : ((0|g46224|RCH13_) ? 1'b0 : 1'bz);
// Gate A19-U145A
pullup(g46223);
assign #GATE_DELAY g46223 = rst ? 0 : ((0|CHWL06_|WCH13_) ? 1'b0 : 1'bz);
// Gate A19-U145B
pullup(g46222);
assign #GATE_DELAY g46222 = rst ? 0 : ((0|WCH13_|CHWL05_) ? 1'b0 : 1'bz);
// Gate A19-U144A
pullup(g46225);
assign #GATE_DELAY g46225 = rst ? 0 : ((0|g46224|CCH13) ? 1'b0 : 1'bz);
// Gate A19-U144B
pullup(g46224);
assign #GATE_DELAY g46224 = rst ? 1'bz : ((0|g46222|g46225) ? 1'b0 : 1'bz);
// Gate A19-U149A
pullup(g46255);
assign #GATE_DELAY g46255 = rst ? 0 : ((0|g46250|MOUT_) ? 1'b0 : 1'bz);
// Gate A19-U149B
pullup(g46251);
assign #GATE_DELAY g46251 = rst ? 0 : ((0|g46250|POUT_) ? 1'b0 : 1'bz);
// Gate A19-U148A
pullup(g46252);
assign #GATE_DELAY g46252 = rst ? 1'bz : ((0|g46253|g46251) ? 1'b0 : 1'bz);
// Gate A19-U148B
pullup(g46253);
assign #GATE_DELAY g46253 = rst ? 0 : ((0|g46252|g46236) ? 1'b0 : 1'bz);
// Gate A19-U158A
pullup(g46245);
assign #GATE_DELAY g46245 = rst ? 1'bz : ((0|g46246|g46241) ? 1'b0 : 1'bz);
// Gate A19-U158B
pullup(g46244);
assign #GATE_DELAY g46244 = rst ? 0 : ((0|g46231|g46243) ? 1'b0 : 1'bz);
// Gate A19-U156A
pullup(g46230);
assign #GATE_DELAY g46230 = rst ? 0 : ((0|WCH14_|CHWL04_) ? 1'b0 : 1'bz);
// Gate A19-U156B
pullup(THRSTp);
assign #GATE_DELAY THRSTp = rst ? 0 : ((0|g46243|F5ASB0_) ? 1'b0 : 1'bz);
// Gate A19-U157A
pullup(g46246);
assign #GATE_DELAY g46246 = rst ? 0 : ((0|g46231|g46245) ? 1'b0 : 1'bz);
// Gate A19-U157B
pullup(THRSTm);
assign #GATE_DELAY THRSTm = rst ? 0 : ((0|g46245|F5ASB0_) ? 1'b0 : 1'bz);
// Gate A19-U154A
pullup(CH1404);
assign #GATE_DELAY CH1404 = rst ? 0 : ((0|RCH14_|g46231) ? 1'b0 : 1'bz);
// Gate A19-U154B
pullup(THRSTD);
assign #GATE_DELAY THRSTD = rst ? 0 : ((0|F5ASB2_|g46231) ? 1'b0 : 1'bz);
// Gate A19-U152A
pullup(g46235);
assign #GATE_DELAY g46235 = rst ? 0 : ((0|CHWL05_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U152B
pullup(CH1405);
assign #GATE_DELAY CH1405 = rst ? 0 : ((0|g46236|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U150A
pullup(g46250);
assign #GATE_DELAY g46250 = rst ? 1'bz : ((0|g46249) ? 1'b0 : 1'bz);
// Gate A19-U150B
pullup(g46249);
assign #GATE_DELAY g46249 = rst ? 0 : ((0|CA5_|XB6_) ? 1'b0 : 1'bz);
// Gate A19-U151A
pullup(g46259);
assign #GATE_DELAY g46259 = rst ? 0 : ((0|g46250|ZOUT_) ? 1'b0 : 1'bz);
// Gate A19-U151B
pullup(EMSD);
assign #GATE_DELAY EMSD = rst ? 0 : ((0|g46236|F5ASB2_) ? 1'b0 : 1'bz);
// Gate A19-U116A
pullup(g46127);
assign #GATE_DELAY g46127 = rst ? 1'bz : ((0|g46126|g46128) ? 1'b0 : 1'bz);
// Gate A19-U116B
pullup(g46128);
assign #GATE_DELAY g46128 = rst ? 0 : ((0|GOJAM|GTSET|g46127) ? 1'b0 : 1'bz);
// Gate A19-U229A
pullup(g46456);
assign #GATE_DELAY g46456 = rst ? 0 : ((0|CHWL12_|WCH11_) ? 1'b0 : 1'bz);
// Gate A19-U229B
pullup(FF1112_);
assign #GATE_DELAY FF1112_ = rst ? 1'bz : ((0|g46456|FF1112) ? 1'b0 : 1'bz);
// Gate A19-U228A
pullup(CH1111);
assign #GATE_DELAY CH1111 = rst ? 0 : ((0|FF1111_|RCH11_) ? 1'b0 : 1'bz);
// Gate A19-U228B
pullup(FF1111);
assign #GATE_DELAY FF1111 = rst ? 0 : ((0|CCH11|FF1111_) ? 1'b0 : 1'bz);
// Gate A19-U223A
pullup(GYENAB);
assign #GATE_DELAY GYENAB = rst ? 0 : ((0|SB1_|g46419) ? 1'b0 : 1'bz);
// Gate A19-U223B
pullup(FF1109);
assign #GATE_DELAY FF1109 = rst ? 0 : ((0|CCH11|FF1109_) ? 1'b0 : 1'bz);
// Gate A19-U222A
pullup(g46444);
assign #GATE_DELAY g46444 = rst ? 0 : ((0|WCH11_|CHWL09_) ? 1'b0 : 1'bz);
// Gate A19-U222B
pullup(XLNK0_);
assign #GATE_DELAY XLNK0_ = rst ? 1'bz : ((0|XLNK0) ? 1'b0 : 1'bz);
// Gate A19-U221A
pullup(g46419);
assign #GATE_DELAY g46419 = rst ? 1'bz : ((0|g46418|g46420) ? 1'b0 : 1'bz);
// Gate A19-U221B
pullup(g46420);
assign #GATE_DELAY g46420 = rst ? 0 : ((0|g46419|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U220A
pullup(CH1406);
assign #GATE_DELAY CH1406 = rst ? 0 : ((0|g46419|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U220B
pullup(g46418);
assign #GATE_DELAY g46418 = rst ? 0 : ((0|CHWL06_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U227A
pullup(g46452);
assign #GATE_DELAY g46452 = rst ? 0 : ((0|CHWL11_|WCH11_) ? 1'b0 : 1'bz);
// Gate A19-U227B
pullup(FF1111_);
assign #GATE_DELAY FF1111_ = rst ? 1'bz : ((0|g46452|FF1111) ? 1'b0 : 1'bz);
// Gate A19-U226A
pullup(W1110);
assign #GATE_DELAY W1110 = rst ? 0 : ((0|CHWL10_|WCH11_) ? 1'b0 : 1'bz);
// Gate A19-U226B
pullup(FF1110_);
assign #GATE_DELAY FF1110_ = rst ? 1'bz : ((0|W1110|FF1110) ? 1'b0 : 1'bz);
// Gate A19-U225A
pullup(CH1110);
assign #GATE_DELAY CH1110 = rst ? 0 : ((0|FF1110_|RCH11_) ? 1'b0 : 1'bz);
// Gate A19-U225B
pullup(FF1110);
assign #GATE_DELAY FF1110 = rst ? 0 : ((0|CCH11|FF1110_) ? 1'b0 : 1'bz);
// Gate A19-U224A
pullup(CH1109);
assign #GATE_DELAY CH1109 = rst ? 0 : ((0|FF1109_|RCH11_) ? 1'b0 : 1'bz);
// Gate A19-U224B
pullup(FF1109_);
assign #GATE_DELAY FF1109_ = rst ? 1'bz : ((0|g46444|FF1109) ? 1'b0 : 1'bz);
// Gate A19-U238A
pullup(T3P);
assign #GATE_DELAY T3P = rst ? 0 : ((0|CNTRSB_|F10B_) ? 1'b0 : 1'bz);
// Gate A19-U238B
pullup(T4P);
assign #GATE_DELAY T4P = rst ? 0 : ((0|CNTRSB_|FS10|F09B_) ? 1'b0 : 1'bz);
// Gate A19-U239A
pullup(T1P);
assign #GATE_DELAY T1P = rst ? 0 : ((0|F10B_|CNTRSB_) ? 1'b0 : 1'bz);
// Gate A19-U239B
pullup(F10B_);
assign #GATE_DELAY F10B_ = rst ? 1'bz : ((0|F10B) ? 1'b0 : 1'bz);
// Gate A19-U230A
pullup(CH1112);
assign #GATE_DELAY CH1112 = rst ? 0 : ((0|FF1112_|RCH11_) ? 1'b0 : 1'bz);
// Gate A19-U230B
pullup(FF1112);
assign #GATE_DELAY FF1112 = rst ? 0 : ((0|CCH11|FF1112_) ? 1'b0 : 1'bz);
// Gate A19-U231A
pullup(BMAGXP);
assign #GATE_DELAY BMAGXP = rst ? 0 : ((0|g46322|g46337) ? 1'b0 : 1'bz);
// Gate A19-U231B
pullup(BMAGXM);
assign #GATE_DELAY BMAGXM = rst ? 0 : ((0|g46338|g46322) ? 1'b0 : 1'bz);
// Gate A19-U232A
pullup(g46335);
assign #GATE_DELAY g46335 = rst ? 0 : ((0|F5ASB2_|GATEX_|g46333) ? 1'b0 : 1'bz);
// Gate A19-U232B
pullup(g46336);
assign #GATE_DELAY g46336 = rst ? 0 : ((0|F5ASB2_|GATEX_|g46334) ? 1'b0 : 1'bz);
// Gate A19-U233A
pullup(g46337);
assign #GATE_DELAY g46337 = rst ? 1'bz : ((0|g46335|BMGXP) ? 1'b0 : 1'bz);
// Gate A19-U233B
pullup(g46338);
assign #GATE_DELAY g46338 = rst ? 1'bz : ((0|g46336|BMGXM) ? 1'b0 : 1'bz);
// Gate A19-U234A
pullup(T6P);
assign #GATE_DELAY T6P = rst ? 0 : ((0|CNTRSB_|T6ON_|F06B_) ? 1'b0 : 1'bz);
// Gate A19-U234B
pullup(F06B_);
assign #GATE_DELAY F06B_ = rst ? 1'bz : ((0|F06B) ? 1'b0 : 1'bz);
// Gate A19-U235A
pullup(g46333);
assign #GATE_DELAY g46333 = rst ? 0 : ((0|g46332|g46334) ? 1'b0 : 1'bz);
// Gate A19-U235B
pullup(g46334);
assign #GATE_DELAY g46334 = rst ? 1'bz : ((0|g46333|g46351) ? 1'b0 : 1'bz);
// Gate A19-U236A
pullup(g46332);
assign #GATE_DELAY g46332 = rst ? 0 : ((0|g46331|F7CSB1_|SIGNX) ? 1'b0 : 1'bz);
// Gate A19-U236B
pullup(F10A_);
assign #GATE_DELAY F10A_ = rst ? 1'bz : ((0|F10A) ? 1'b0 : 1'bz);
// Gate A19-U237A
pullup(T5P);
assign #GATE_DELAY T5P = rst ? 0 : ((0|F10A_|CNTRSB_) ? 1'b0 : 1'bz);
// Gate A19-U209A
pullup(g46407);
assign #GATE_DELAY g46407 = rst ? 1'bz : ((0|g46406|g46408) ? 1'b0 : 1'bz);
// Gate A19-U209B
pullup(g46408);
assign #GATE_DELAY g46408 = rst ? 0 : ((0|g46407|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U208A
pullup(CH1409);
assign #GATE_DELAY CH1409 = rst ? 0 : ((0|RCH14_|g46407) ? 1'b0 : 1'bz);
// Gate A19-U208B
pullup(g46406);
assign #GATE_DELAY g46406 = rst ? 0 : ((0|CHWL09_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U205A
pullup(GYRRST);
assign #GATE_DELAY GYRRST = rst ? 0 : ((0|g46441|F5ASB2_) ? 1'b0 : 1'bz);
// Gate A19-U205B
pullup(g46401);
assign #GATE_DELAY g46401 = rst ? 0 : ((0|WCH14_|CHWL10_) ? 1'b0 : 1'bz);
// Gate A19-U204A
pullup(GYRSET);
assign #GATE_DELAY GYRSET = rst ? 0 : ((0|g46440|F5ASB2_) ? 1'b0 : 1'bz);
// Gate A19-U204B
pullup(g46439);
assign #GATE_DELAY g46439 = rst ? 0 : ((0|g46436|ZOUT_) ? 1'b0 : 1'bz);
// Gate A19-U207A
pullup(GYROD);
assign #GATE_DELAY GYROD = rst ? 0 : ((0|F5ASB2_|g46402) ? 1'b0 : 1'bz);
// Gate A19-U207B
pullup(CH1410);
assign #GATE_DELAY CH1410 = rst ? 0 : ((0|g46402|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U206A
pullup(g46402);
assign #GATE_DELAY g46402 = rst ? 1'bz : ((0|g46401|g46403) ? 1'b0 : 1'bz);
// Gate A19-U206B
pullup(g46403);
assign #GATE_DELAY g46403 = rst ? 0 : ((0|g46439|g46402|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U201A
pullup(g46436);
assign #GATE_DELAY g46436 = rst ? 1'bz : ((0|g46435) ? 1'b0 : 1'bz);
// Gate A19-U201B
pullup(g46435);
assign #GATE_DELAY g46435 = rst ? 0 : ((0|XB7_|CA4_) ? 1'b0 : 1'bz);
// Gate A19-U203A
pullup(g46441);
assign #GATE_DELAY g46441 = rst ? 0 : ((0|g46402|g46440) ? 1'b0 : 1'bz);
// Gate A19-U203B
pullup(g46440);
assign #GATE_DELAY g46440 = rst ? 1'bz : ((0|g46437|g46438|g46441) ? 1'b0 : 1'bz);
// Gate A19-U202A
pullup(g46438);
assign #GATE_DELAY g46438 = rst ? 0 : ((0|g46436|MOUT_) ? 1'b0 : 1'bz);
// Gate A19-U202B
pullup(g46437);
assign #GATE_DELAY g46437 = rst ? 0 : ((0|POUT_|g46436) ? 1'b0 : 1'bz);
// Gate A19-U212A
pullup(g46430);
assign #GATE_DELAY g46430 = rst ? 0 : ((0|g46411|SB1_|g46415) ? 1'b0 : 1'bz);
// Gate A19-U212B
pullup(g46428);
assign #GATE_DELAY g46428 = rst ? 0 : ((0|g46411|g46416|SB1_) ? 1'b0 : 1'bz);
// Gate A19-U213A
pullup(g46431);
assign #GATE_DELAY g46431 = rst ? 1'bz : ((0|g46430) ? 1'b0 : 1'bz);
// Gate A19-U213B
pullup(g46429);
assign #GATE_DELAY g46429 = rst ? 1'bz : ((0|g46428) ? 1'b0 : 1'bz);
// Gate A19-U210A
pullup(CH1408);
assign #GATE_DELAY CH1408 = rst ? 0 : ((0|g46411|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U210B
pullup(g46410);
assign #GATE_DELAY g46410 = rst ? 0 : ((0|CHWL08_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U211A
pullup(g46411);
assign #GATE_DELAY g46411 = rst ? 1'bz : ((0|g46410|g46412) ? 1'b0 : 1'bz);
// Gate A19-U211B
pullup(g46412);
assign #GATE_DELAY g46412 = rst ? 0 : ((0|g46411|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U216A
pullup(g46422);
assign #GATE_DELAY g46422 = rst ? 0 : ((0|g46412|SB1_|g46415) ? 1'b0 : 1'bz);
// Gate A19-U216B
pullup(g46423);
assign #GATE_DELAY g46423 = rst ? 1'bz : ((0|g46422) ? 1'b0 : 1'bz);
// Gate A19-U217A
pullup(GYXM);
assign #GATE_DELAY GYXM = rst ? 0 : ((0|g46423|g46407) ? 1'b0 : 1'bz);
// Gate A19-U217B
pullup(GYXP);
assign #GATE_DELAY GYXP = rst ? 0 : ((0|g46423|g46408) ? 1'b0 : 1'bz);
// Gate A19-U214A
pullup(GYYP);
assign #GATE_DELAY GYYP = rst ? 0 : ((0|g46429|g46408) ? 1'b0 : 1'bz);
// Gate A19-U214B
pullup(GYZP);
assign #GATE_DELAY GYZP = rst ? 0 : ((0|g46431|g46408) ? 1'b0 : 1'bz);
// Gate A19-U215A
pullup(GYYM);
assign #GATE_DELAY GYYM = rst ? 0 : ((0|g46407|g46429) ? 1'b0 : 1'bz);
// Gate A19-U215B
pullup(GYZM);
assign #GATE_DELAY GYZM = rst ? 0 : ((0|g46431|g46407) ? 1'b0 : 1'bz);
// Gate A19-U218A
pullup(CH1407);
assign #GATE_DELAY CH1407 = rst ? 0 : ((0|g46415|RCH14_) ? 1'b0 : 1'bz);
// Gate A19-U218B
pullup(g46414);
assign #GATE_DELAY g46414 = rst ? 0 : ((0|CHWL07_|WCH14_) ? 1'b0 : 1'bz);
// Gate A19-U219A
pullup(g46415);
assign #GATE_DELAY g46415 = rst ? 1'bz : ((0|g46414|g46416) ? 1'b0 : 1'bz);
// Gate A19-U219B
pullup(g46416);
assign #GATE_DELAY g46416 = rst ? 0 : ((0|g46415|CCH14) ? 1'b0 : 1'bz);
// Gate A19-U260A
pullup(g46318);
assign #GATE_DELAY g46318 = rst ? 0 : ((0|CHWL08_|WCH13_) ? 1'b0 : 1'bz);
// Gate A19-U260B
pullup(g46323);
assign #GATE_DELAY g46323 = rst ? 0 : ((0|WCH13_|CHWL09_) ? 1'b0 : 1'bz);
// Gate A19-U249A
pullup(XLNK1_);
assign #GATE_DELAY XLNK1_ = rst ? 1'bz : ((0|XLNK1) ? 1'b0 : 1'bz);
// Gate A19-U249B
pullup(BLKUPL);
assign #GATE_DELAY BLKUPL = rst ? 0 : ((0|BLKUPL_) ? 1'b0 : 1'bz);
// Gate A19-U248A
pullup(g46354);
assign #GATE_DELAY g46354 = rst ? 0 : ((0|GATEZ_|g46352|F5ASB2_) ? 1'b0 : 1'bz);
// Gate A19-U248B
pullup(g46355);
assign #GATE_DELAY g46355 = rst ? 0 : ((0|GATEZ_|F5ASB2_|g46353) ? 1'b0 : 1'bz);
// Gate A19-U241A
pullup(BMAGYP);
assign #GATE_DELAY BMAGYP = rst ? 0 : ((0|g46322|g46346) ? 1'b0 : 1'bz);
// Gate A19-U241B
pullup(BMAGYM);
assign #GATE_DELAY BMAGYM = rst ? 0 : ((0|g46347|g46322) ? 1'b0 : 1'bz);
// Gate A19-U243A
pullup(g46344);
assign #GATE_DELAY g46344 = rst ? 0 : ((0|F5ASB2_|GATEY_|g46342) ? 1'b0 : 1'bz);
// Gate A19-U243B
pullup(g46345);
assign #GATE_DELAY g46345 = rst ? 0 : ((0|F5ASB2_|GATEY_|g46343) ? 1'b0 : 1'bz);
// Gate A19-U242A
pullup(g46346);
assign #GATE_DELAY g46346 = rst ? 1'bz : ((0|g46344|BMGYP) ? 1'b0 : 1'bz);
// Gate A19-U242B
pullup(g46347);
assign #GATE_DELAY g46347 = rst ? 1'bz : ((0|g46345|BMGYM) ? 1'b0 : 1'bz);
// Gate A19-U245A
pullup(g46341);
assign #GATE_DELAY g46341 = rst ? 0 : ((0|F7CSB1_|g46331|SIGNY) ? 1'b0 : 1'bz);
// Gate A19-U245B
pullup(F09B_);
assign #GATE_DELAY F09B_ = rst ? 1'bz : ((0|F09B) ? 1'b0 : 1'bz);
// Gate A19-U244A
pullup(g46342);
assign #GATE_DELAY g46342 = rst ? 1'bz : ((0|g46343|g46341) ? 1'b0 : 1'bz);
// Gate A19-U244B
pullup(g46343);
assign #GATE_DELAY g46343 = rst ? 0 : ((0|g46342|g46351) ? 1'b0 : 1'bz);
// Gate A19-U247A
pullup(g46356);
assign #GATE_DELAY g46356 = rst ? 1'bz : ((0|BMGZP|g46354) ? 1'b0 : 1'bz);
// Gate A19-U247B
pullup(g46357);
assign #GATE_DELAY g46357 = rst ? 1'bz : ((0|BMGZM|g46355) ? 1'b0 : 1'bz);
// Gate A19-U246A
pullup(BMAGZP);
assign #GATE_DELAY BMAGZP = rst ? 0 : ((0|g46322|g46356) ? 1'b0 : 1'bz);
// Gate A19-U246B
pullup(BMAGZM);
assign #GATE_DELAY BMAGZM = rst ? 0 : ((0|g46357|g46322) ? 1'b0 : 1'bz);
// Gate A19-U258A
pullup(g46320);
assign #GATE_DELAY g46320 = rst ? 0 : ((0|g46319|CCH13) ? 1'b0 : 1'bz);
// Gate A19-U258B
pullup(g46325);
assign #GATE_DELAY g46325 = rst ? 0 : ((0|RHCGO|g46324|CCH13) ? 1'b0 : 1'bz);
// Gate A19-U259A
pullup(g46319);
assign #GATE_DELAY g46319 = rst ? 1'bz : ((0|g46320|g46318) ? 1'b0 : 1'bz);
// Gate A19-U259B
pullup(g46324);
assign #GATE_DELAY g46324 = rst ? 1'bz : ((0|g46325|g46323) ? 1'b0 : 1'bz);
// Gate A19-U256A
pullup(g46322);
assign #GATE_DELAY g46322 = rst ? 1'bz : ((0|g46320) ? 1'b0 : 1'bz);
// Gate A19-U256B
pullup(g46327);
assign #GATE_DELAY g46327 = rst ? 0 : ((0|F07D_|g46324) ? 1'b0 : 1'bz);
// Gate A19-U257A
pullup(CH1308);
assign #GATE_DELAY CH1308 = rst ? 0 : ((0|RCH13_|g46319) ? 1'b0 : 1'bz);
// Gate A19-U257B
pullup(CH1309);
assign #GATE_DELAY CH1309 = rst ? 0 : ((0|RCH13_|g46324) ? 1'b0 : 1'bz);
// Gate A19-U254A
pullup(g46329);
assign #GATE_DELAY g46329 = rst ? 1'bz : ((0|F07B|g46328) ? 1'b0 : 1'bz);
// Gate A19-U254B
pullup(g46328);
assign #GATE_DELAY g46328 = rst ? 0 : ((0|g46329|g46327) ? 1'b0 : 1'bz);
// Gate A19-U255A
pullup(UPRUPT);
assign #GATE_DELAY UPRUPT = rst ? 0 : ((0|BR1_|C45R_) ? 1'b0 : 1'bz);
// Gate A19-U255B
pullup(UPL0_);
assign #GATE_DELAY UPL0_ = rst ? 1'bz : ((0|UPL0) ? 1'b0 : 1'bz);
// Gate A19-U252A
pullup(UPL1_);
assign #GATE_DELAY UPL1_ = rst ? 1'bz : ((0|UPL1) ? 1'b0 : 1'bz);
// Gate A19-U253A
pullup(g46331);
assign #GATE_DELAY g46331 = rst ? 0 : ((0|g46329) ? 1'b0 : 1'bz);
// Gate A19-U253B
pullup(RHCGO);
assign #GATE_DELAY RHCGO = rst ? 0 : ((0|F07C_|g46328|SB2_) ? 1'b0 : 1'bz);
// Gate A19-U250A
pullup(g46352);
assign #GATE_DELAY g46352 = rst ? 0 : ((0|g46350|g46353) ? 1'b0 : 1'bz);
// Gate A19-U250B
pullup(g46353);
assign #GATE_DELAY g46353 = rst ? 1'bz : ((0|g46351|g46352) ? 1'b0 : 1'bz);
// Gate A19-U251A
pullup(g46350);
assign #GATE_DELAY g46350 = rst ? 0 : ((0|F7CSB1_|g46331|SIGNZ) ? 1'b0 : 1'bz);
// Gate A19-U251B
pullup(g46351);
assign #GATE_DELAY g46351 = rst ? 0 : ((0|SB0_|g46331|F07C_) ? 1'b0 : 1'bz);
// End of NOR gates


endmodule
