

================================================================
== Vivado HLS Report for 'zeropad2d_cl_array_array_ap_fixed_32u_config23_s'
================================================================
* Date:           Tue Oct 26 13:12:57 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      144|      144| 1.440 us | 1.440 us |  144|  144|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTopWidth      |       11|       11|         1|          -|          -|    11|    no    |
        |- PadMain          |      104|      104|        13|          -|          -|     8|    no    |
        | + CopyMain        |        8|        8|         1|          -|          -|     8|    no    |
        | + PadRight        |        2|        2|         1|          -|          -|     2|    no    |
        |- PadBottom        |       26|       26|        13|          -|          -|     2|    no    |
        | + PadBottomWidth  |       11|       11|         1|          -|          -|    11|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 6 
4 --> 4 5 
5 --> 5 3 
6 --> 7 
7 --> 7 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1683, i32 0, i32 0, [1 x i8]* @p_str1684, [1 x i8]* @p_str1685, [1 x i8]* @p_str1686, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1687, [1 x i8]* @p_str1688)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1676, i32 0, i32 0, [1 x i8]* @p_str1677, [1 x i8]* @p_str1678, [1 x i8]* @p_str1679, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1680, [1 x i8]* @p_str1681)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1669, i32 0, i32 0, [1 x i8]* @p_str1670, [1 x i8]* @p_str1671, [1 x i8]* @p_str1672, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1673, [1 x i8]* @p_str1674)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1662, i32 0, i32 0, [1 x i8]* @p_str1663, [1 x i8]* @p_str1664, [1 x i8]* @p_str1665, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1666, [1 x i8]* @p_str1667)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1655, i32 0, i32 0, [1 x i8]* @p_str1656, [1 x i8]* @p_str1657, [1 x i8]* @p_str1658, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1659, [1 x i8]* @p_str1660)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1648, i32 0, i32 0, [1 x i8]* @p_str1649, [1 x i8]* @p_str1650, [1 x i8]* @p_str1651, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1652, [1 x i8]* @p_str1653)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1641, i32 0, i32 0, [1 x i8]* @p_str1642, [1 x i8]* @p_str1643, [1 x i8]* @p_str1644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1645, [1 x i8]* @p_str1646)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1634, i32 0, i32 0, [1 x i8]* @p_str1635, [1 x i8]* @p_str1636, [1 x i8]* @p_str1637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1627, i32 0, i32 0, [1 x i8]* @p_str1628, [1 x i8]* @p_str1629, [1 x i8]* @p_str1630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1631, [1 x i8]* @p_str1632)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1620, i32 0, i32 0, [1 x i8]* @p_str1621, [1 x i8]* @p_str1622, [1 x i8]* @p_str1623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1624, [1 x i8]* @p_str1625)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1613, i32 0, i32 0, [1 x i8]* @p_str1614, [1 x i8]* @p_str1615, [1 x i8]* @p_str1616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1617, [1 x i8]* @p_str1618)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1606, i32 0, i32 0, [1 x i8]* @p_str1607, [1 x i8]* @p_str1608, [1 x i8]* @p_str1609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1610, [1 x i8]* @p_str1611)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1599, i32 0, i32 0, [1 x i8]* @p_str1600, [1 x i8]* @p_str1601, [1 x i8]* @p_str1602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1603, [1 x i8]* @p_str1604)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1592, i32 0, i32 0, [1 x i8]* @p_str1593, [1 x i8]* @p_str1594, [1 x i8]* @p_str1595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1596, [1 x i8]* @p_str1597)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1585, i32 0, i32 0, [1 x i8]* @p_str1586, [1 x i8]* @p_str1587, [1 x i8]* @p_str1588, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1589, [1 x i8]* @p_str1590)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1578, i32 0, i32 0, [1 x i8]* @p_str1579, [1 x i8]* @p_str1580, [1 x i8]* @p_str1581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1582, [1 x i8]* @p_str1583)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1571, i32 0, i32 0, [1 x i8]* @p_str1572, [1 x i8]* @p_str1573, [1 x i8]* @p_str1574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1575, [1 x i8]* @p_str1576)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1564, i32 0, i32 0, [1 x i8]* @p_str1565, [1 x i8]* @p_str1566, [1 x i8]* @p_str1567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1568, [1 x i8]* @p_str1569)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1557, i32 0, i32 0, [1 x i8]* @p_str1558, [1 x i8]* @p_str1559, [1 x i8]* @p_str1560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1561, [1 x i8]* @p_str1562)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1550, i32 0, i32 0, [1 x i8]* @p_str1551, [1 x i8]* @p_str1552, [1 x i8]* @p_str1553, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1554, [1 x i8]* @p_str1555)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1543, i32 0, i32 0, [1 x i8]* @p_str1544, [1 x i8]* @p_str1545, [1 x i8]* @p_str1546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1536, i32 0, i32 0, [1 x i8]* @p_str1537, [1 x i8]* @p_str1538, [1 x i8]* @p_str1539, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1540, [1 x i8]* @p_str1541)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1529, i32 0, i32 0, [1 x i8]* @p_str1530, [1 x i8]* @p_str1531, [1 x i8]* @p_str1532, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1533, [1 x i8]* @p_str1534)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1522, i32 0, i32 0, [1 x i8]* @p_str1523, [1 x i8]* @p_str1524, [1 x i8]* @p_str1525, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1526, [1 x i8]* @p_str1527)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1515, i32 0, i32 0, [1 x i8]* @p_str1516, [1 x i8]* @p_str1517, [1 x i8]* @p_str1518, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1519, [1 x i8]* @p_str1520)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1508, i32 0, i32 0, [1 x i8]* @p_str1509, [1 x i8]* @p_str1510, [1 x i8]* @p_str1511, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1512, [1 x i8]* @p_str1513)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1501, i32 0, i32 0, [1 x i8]* @p_str1502, [1 x i8]* @p_str1503, [1 x i8]* @p_str1504, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1505, [1 x i8]* @p_str1506)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1494, i32 0, i32 0, [1 x i8]* @p_str1495, [1 x i8]* @p_str1496, [1 x i8]* @p_str1497, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1498, [1 x i8]* @p_str1499)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1487, i32 0, i32 0, [1 x i8]* @p_str1488, [1 x i8]* @p_str1489, [1 x i8]* @p_str1490, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1491, [1 x i8]* @p_str1492)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1480, i32 0, i32 0, [1 x i8]* @p_str1481, [1 x i8]* @p_str1482, [1 x i8]* @p_str1483, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1484, [1 x i8]* @p_str1485)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1473, i32 0, i32 0, [1 x i8]* @p_str1474, [1 x i8]* @p_str1475, [1 x i8]* @p_str1476, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1477, [1 x i8]* @p_str1478)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1466, i32 0, i32 0, [1 x i8]* @p_str1467, [1 x i8]* @p_str1468, [1 x i8]* @p_str1469, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1470, [1 x i8]* @p_str1471)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1459, i32 0, i32 0, [1 x i8]* @p_str1460, [1 x i8]* @p_str1461, [1 x i8]* @p_str1462, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1463, [1 x i8]* @p_str1464)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1452, i32 0, i32 0, [1 x i8]* @p_str1453, [1 x i8]* @p_str1454, [1 x i8]* @p_str1455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457)"   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1445, i32 0, i32 0, [1 x i8]* @p_str1446, [1 x i8]* @p_str1447, [1 x i8]* @p_str1448, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1449, [1 x i8]* @p_str1450)"   --->   Operation 42 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1438, i32 0, i32 0, [1 x i8]* @p_str1439, [1 x i8]* @p_str1440, [1 x i8]* @p_str1441, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1442, [1 x i8]* @p_str1443)"   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1431, i32 0, i32 0, [1 x i8]* @p_str1432, [1 x i8]* @p_str1433, [1 x i8]* @p_str1434, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1435, [1 x i8]* @p_str1436)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1424, i32 0, i32 0, [1 x i8]* @p_str1425, [1 x i8]* @p_str1426, [1 x i8]* @p_str1427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1428, [1 x i8]* @p_str1429)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1417, i32 0, i32 0, [1 x i8]* @p_str1418, [1 x i8]* @p_str1419, [1 x i8]* @p_str1420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1421, [1 x i8]* @p_str1422)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1410, i32 0, i32 0, [1 x i8]* @p_str1411, [1 x i8]* @p_str1412, [1 x i8]* @p_str1413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1414, [1 x i8]* @p_str1415)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1403, i32 0, i32 0, [1 x i8]* @p_str1404, [1 x i8]* @p_str1405, [1 x i8]* @p_str1406, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1407, [1 x i8]* @p_str1408)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1396, i32 0, i32 0, [1 x i8]* @p_str1397, [1 x i8]* @p_str1398, [1 x i8]* @p_str1399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1400, [1 x i8]* @p_str1401)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1389, i32 0, i32 0, [1 x i8]* @p_str1390, [1 x i8]* @p_str1391, [1 x i8]* @p_str1392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1382, i32 0, i32 0, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1375, i32 0, i32 0, [1 x i8]* @p_str1376, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1368, i32 0, i32 0, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370, [1 x i8]* @p_str1371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1361, i32 0, i32 0, [1 x i8]* @p_str1362, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1354, i32 0, i32 0, [1 x i8]* @p_str1355, [1 x i8]* @p_str1356, [1 x i8]* @p_str1357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1347, i32 0, i32 0, [1 x i8]* @p_str1348, [1 x i8]* @p_str1349, [1 x i8]* @p_str1350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1340, i32 0, i32 0, [1 x i8]* @p_str1341, [1 x i8]* @p_str1342, [1 x i8]* @p_str1343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345)"   --->   Operation 57 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1333, i32 0, i32 0, [1 x i8]* @p_str1334, [1 x i8]* @p_str1335, [1 x i8]* @p_str1336, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1337, [1 x i8]* @p_str1338)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1326, i32 0, i32 0, [1 x i8]* @p_str1327, [1 x i8]* @p_str1328, [1 x i8]* @p_str1329, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1330, [1 x i8]* @p_str1331)"   --->   Operation 59 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1319, i32 0, i32 0, [1 x i8]* @p_str1320, [1 x i8]* @p_str1321, [1 x i8]* @p_str1322, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1323, [1 x i8]* @p_str1324)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1312, i32 0, i32 0, [1 x i8]* @p_str1313, [1 x i8]* @p_str1314, [1 x i8]* @p_str1315, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1316, [1 x i8]* @p_str1317)"   --->   Operation 61 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1305, i32 0, i32 0, [1 x i8]* @p_str1306, [1 x i8]* @p_str1307, [1 x i8]* @p_str1308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1309, [1 x i8]* @p_str1310)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1298, i32 0, i32 0, [1 x i8]* @p_str1299, [1 x i8]* @p_str1300, [1 x i8]* @p_str1301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1302, [1 x i8]* @p_str1303)"   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1291, i32 0, i32 0, [1 x i8]* @p_str1292, [1 x i8]* @p_str1293, [1 x i8]* @p_str1294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1295, [1 x i8]* @p_str1296)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1284, i32 0, i32 0, [1 x i8]* @p_str1285, [1 x i8]* @p_str1286, [1 x i8]* @p_str1287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1288, [1 x i8]* @p_str1289)"   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1277, i32 0, i32 0, [1 x i8]* @p_str1278, [1 x i8]* @p_str1279, [1 x i8]* @p_str1280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1270, i32 0, i32 0, [1 x i8]* @p_str1271, [1 x i8]* @p_str1272, [1 x i8]* @p_str1273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275)"   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1263, i32 0, i32 0, [1 x i8]* @p_str1264, [1 x i8]* @p_str1265, [1 x i8]* @p_str1266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1256, i32 0, i32 0, [1 x i8]* @p_str1257, [1 x i8]* @p_str1258, [1 x i8]* @p_str1259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1249, i32 0, i32 0, [1 x i8]* @p_str1250, [1 x i8]* @p_str1251, [1 x i8]* @p_str1252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1242, i32 0, i32 0, [1 x i8]* @p_str1243, [1 x i8]* @p_str1244, [1 x i8]* @p_str1245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1246, [1 x i8]* @p_str1247)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str53) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:55]   --->   Operation 72 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str53)" [firmware/nnet_utils/nnet_padding_stream.h:55]   --->   Operation 73 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 74 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %PadTop_begin ], [ %j, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i47.0 ]"   --->   Operation 75 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln56 = icmp eq i4 %j_0, -5" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 76 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 77 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 78 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %PadTop_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i47.0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str54) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 80 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8* %res_V_data_16_V, i8* %res_V_data_17_V, i8* %res_V_data_18_V, i8* %res_V_data_19_V, i8* %res_V_data_20_V, i8* %res_V_data_21_V, i8* %res_V_data_22_V, i8* %res_V_data_23_V, i8* %res_V_data_24_V, i8* %res_V_data_25_V, i8* %res_V_data_26_V, i8* %res_V_data_27_V, i8* %res_V_data_28_V, i8* %res_V_data_29_V, i8* %res_V_data_30_V, i8* %res_V_data_31_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:57]   --->   Operation 81 'write' <Predicate = (!icmp_ln56)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_padding_stream.h:56]   --->   Operation 82 'br' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str53, i32 %tmp)" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 83 'specregionend' 'empty_25' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.76ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 84 'br' <Predicate = (icmp_ln56)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%i1_0 = phi i4 [ %i_2, %PadMain_end ], [ 0, %PadTop_end ]"   --->   Operation 85 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.30ns)   --->   "%icmp_ln61 = icmp eq i4 %i1_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 86 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 87 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.73ns)   --->   "%i_2 = add i4 %i1_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 88 'add' 'i_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln61, label %.preheader.preheader, label %PadMain_begin" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str55) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str55)" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 91 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str56) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:62]   --->   Operation 92 'specloopname' <Predicate = (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8* %res_V_data_16_V, i8* %res_V_data_17_V, i8* %res_V_data_18_V, i8* %res_V_data_19_V, i8* %res_V_data_20_V, i8* %res_V_data_21_V, i8* %res_V_data_22_V, i8* %res_V_data_23_V, i8* %res_V_data_24_V, i8* %res_V_data_25_V, i8* %res_V_data_26_V, i8* %res_V_data_27_V, i8* %res_V_data_28_V, i8* %res_V_data_29_V, i8* %res_V_data_30_V, i8* %res_V_data_31_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:63]   --->   Operation 93 'write' <Predicate = (!icmp_ln61)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 94 [1/1] (1.76ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 94 'br' <Predicate = (!icmp_ln61)> <Delay = 1.76>
ST_3 : Operation 95 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 95 'br' <Predicate = (icmp_ln61)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ %j_4, %"fill_data<array<ap_fixed<8, 3, 0, 0, 0>, 32u>, array<ap_fixed<8, 3, 0, 0, 0>, 32u>, config23>.exit" ], [ 0, %PadMain_begin ]"   --->   Operation 96 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (1.30ns)   --->   "%icmp_ln65 = icmp eq i4 %j3_0, -8" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 97 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 98 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.73ns)   --->   "%j_4 = add i4 %j3_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 99 'add' 'j_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %.preheader1.preheader, label %"fill_data<array<ap_fixed<8, 3, 0, 0, 0>, 32u>, array<ap_fixed<8, 3, 0, 0, 0>, 32u>, config23>.exit"" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str57) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 101 'specloopname' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (3.63ns)   --->   "%empty_28 = call { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V, i8* %data_V_data_8_V, i8* %data_V_data_9_V, i8* %data_V_data_10_V, i8* %data_V_data_11_V, i8* %data_V_data_12_V, i8* %data_V_data_13_V, i8* %data_V_data_14_V, i8* %data_V_data_15_V, i8* %data_V_data_16_V, i8* %data_V_data_17_V, i8* %data_V_data_18_V, i8* %data_V_data_19_V, i8* %data_V_data_20_V, i8* %data_V_data_21_V, i8* %data_V_data_22_V, i8* %data_V_data_23_V, i8* %data_V_data_24_V, i8* %data_V_data_25_V, i8* %data_V_data_26_V, i8* %data_V_data_27_V, i8* %data_V_data_28_V, i8* %data_V_data_29_V, i8* %data_V_data_30_V, i8* %data_V_data_31_V)" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 102 'read' 'empty_28' <Predicate = (!icmp_ln65)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 0" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 103 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 1" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 104 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 2" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 105 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 3" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 106 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 4" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 107 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 5" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 108 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_6_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 6" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 109 'extractvalue' 'tmp_data_6_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_data_7_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 7" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 110 'extractvalue' 'tmp_data_7_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_data_8_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 8" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 111 'extractvalue' 'tmp_data_8_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_data_9_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 9" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 112 'extractvalue' 'tmp_data_9_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_data_10_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 10" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 113 'extractvalue' 'tmp_data_10_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_data_11_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 11" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 114 'extractvalue' 'tmp_data_11_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_data_12_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 12" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 115 'extractvalue' 'tmp_data_12_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_data_13_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 13" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 116 'extractvalue' 'tmp_data_13_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_data_14_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 14" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 117 'extractvalue' 'tmp_data_14_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_data_15_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 15" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 118 'extractvalue' 'tmp_data_15_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_data_16_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 16" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 119 'extractvalue' 'tmp_data_16_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_data_17_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 17" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 120 'extractvalue' 'tmp_data_17_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_data_18_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 18" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 121 'extractvalue' 'tmp_data_18_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_data_19_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 19" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 122 'extractvalue' 'tmp_data_19_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_data_20_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 20" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 123 'extractvalue' 'tmp_data_20_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_data_21_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 21" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 124 'extractvalue' 'tmp_data_21_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_data_22_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 22" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 125 'extractvalue' 'tmp_data_22_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_data_23_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 23" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 126 'extractvalue' 'tmp_data_23_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_data_24_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 24" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 127 'extractvalue' 'tmp_data_24_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_data_25_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 25" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 128 'extractvalue' 'tmp_data_25_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_data_26_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 26" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 129 'extractvalue' 'tmp_data_26_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_data_27_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 27" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 130 'extractvalue' 'tmp_data_27_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_data_28_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 28" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 131 'extractvalue' 'tmp_data_28_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_data_29_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 29" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 132 'extractvalue' 'tmp_data_29_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_30_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 30" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 133 'extractvalue' 'tmp_data_30_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_31_V = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %empty_28, 31" [firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 134 'extractvalue' 'tmp_data_31_V' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8* %res_V_data_16_V, i8* %res_V_data_17_V, i8* %res_V_data_18_V, i8* %res_V_data_19_V, i8* %res_V_data_20_V, i8* %res_V_data_21_V, i8* %res_V_data_22_V, i8* %res_V_data_23_V, i8* %res_V_data_24_V, i8* %res_V_data_25_V, i8* %res_V_data_26_V, i8* %res_V_data_27_V, i8* %res_V_data_28_V, i8* %res_V_data_29_V, i8* %res_V_data_30_V, i8* %res_V_data_31_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V, i8 %tmp_data_8_V, i8 %tmp_data_9_V, i8 %tmp_data_10_V, i8 %tmp_data_11_V, i8 %tmp_data_12_V, i8 %tmp_data_13_V, i8 %tmp_data_14_V, i8 %tmp_data_15_V, i8 %tmp_data_16_V, i8 %tmp_data_17_V, i8 %tmp_data_18_V, i8 %tmp_data_19_V, i8 %tmp_data_20_V, i8 %tmp_data_21_V, i8 %tmp_data_22_V, i8 %tmp_data_23_V, i8 %tmp_data_24_V, i8 %tmp_data_25_V, i8 %tmp_data_26_V, i8 %tmp_data_27_V, i8 %tmp_data_28_V, i8 %tmp_data_29_V, i8 %tmp_data_30_V, i8 %tmp_data_31_V)" [firmware/nnet_utils/nnet_padding_stream.h:28->firmware/nnet_utils/nnet_padding_stream.h:66]   --->   Operation 135 'write' <Predicate = (!icmp_ln65)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_padding_stream.h:65]   --->   Operation 136 'br' <Predicate = (!icmp_ln65)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (1.76ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 137 'br' <Predicate = (icmp_ln65)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%j4_0 = phi i2 [ %j_6, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i27.0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 138 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (0.95ns)   --->   "%icmp_ln68 = icmp eq i2 %j4_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 139 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 140 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.56ns)   --->   "%j_6 = add i2 %j4_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 141 'add' 'j_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %PadMain_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i27.0" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str58) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 143 'specloopname' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8* %res_V_data_16_V, i8* %res_V_data_17_V, i8* %res_V_data_18_V, i8* %res_V_data_19_V, i8* %res_V_data_20_V, i8* %res_V_data_21_V, i8* %res_V_data_22_V, i8* %res_V_data_23_V, i8* %res_V_data_24_V, i8* %res_V_data_25_V, i8* %res_V_data_26_V, i8* %res_V_data_27_V, i8* %res_V_data_28_V, i8* %res_V_data_29_V, i8* %res_V_data_30_V, i8* %res_V_data_31_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:69]   --->   Operation 144 'write' <Predicate = (!icmp_ln68)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_padding_stream.h:68]   --->   Operation 145 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str55, i32 %tmp_3)" [firmware/nnet_utils/nnet_padding_stream.h:71]   --->   Operation 146 'specregionend' 'empty_30' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_padding_stream.h:61]   --->   Operation 147 'br' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%i5_0 = phi i2 [ %i, %PadBottom_end ], [ 0, %.preheader.preheader ]"   --->   Operation 148 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.95ns)   --->   "%icmp_ln73 = icmp eq i2 %i5_0, -2" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 149 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 150 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (1.56ns)   --->   "%i = add i2 %i5_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 151 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln73, label %2, label %PadBottom_begin" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str59) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 153 'specloopname' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str59)" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 154 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (1.76ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 155 'br' <Predicate = (!icmp_ln73)> <Delay = 1.76>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_padding_stream.h:78]   --->   Operation 156 'ret' <Predicate = (icmp_ln73)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 3.63>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%j6_0 = phi i4 [ 0, %PadBottom_begin ], [ %j_5, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.0 ]"   --->   Operation 157 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (1.30ns)   --->   "%icmp_ln74 = icmp eq i4 %j6_0, -5" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 158 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 159 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (1.73ns)   --->   "%j_5 = add i4 %j6_0, 1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 160 'add' 'j_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %PadBottom_end, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i.i.0" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str60) nounwind" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 162 'specloopname' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8* %res_V_data_8_V, i8* %res_V_data_9_V, i8* %res_V_data_10_V, i8* %res_V_data_11_V, i8* %res_V_data_12_V, i8* %res_V_data_13_V, i8* %res_V_data_14_V, i8* %res_V_data_15_V, i8* %res_V_data_16_V, i8* %res_V_data_17_V, i8* %res_V_data_18_V, i8* %res_V_data_19_V, i8* %res_V_data_20_V, i8* %res_V_data_21_V, i8* %res_V_data_22_V, i8* %res_V_data_23_V, i8* %res_V_data_24_V, i8* %res_V_data_25_V, i8* %res_V_data_26_V, i8* %res_V_data_27_V, i8* %res_V_data_28_V, i8* %res_V_data_29_V, i8* %res_V_data_30_V, i8* %res_V_data_31_V, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0, i8 0)" [firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:75]   --->   Operation 163 'write' <Predicate = (!icmp_ln74)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_padding_stream.h:74]   --->   Operation 164 'br' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str59, i32 %tmp_4)" [firmware/nnet_utils/nnet_padding_stream.h:77]   --->   Operation 165 'specregionend' 'empty_33' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_padding_stream.h:73]   --->   Operation 166 'br' <Predicate = (icmp_ln74)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', firmware/nnet_utils/nnet_padding_stream.h:56) [133]  (1.77 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:57) [140]  (3.63 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:63) [155]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_padding_stream.h:22->firmware/nnet_utils/nnet_padding_stream.h:66) [165]  (3.63 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_padding_stream.h:28->firmware/nnet_utils/nnet_padding_stream.h:66) [198]  (3.63 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:69) [210]  (3.63 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', firmware/nnet_utils/nnet_padding_stream.h:74) [228]  (1.77 ns)

 <State 7>: 3.63ns
The critical path consists of the following:
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_padding_stream.h:16->firmware/nnet_utils/nnet_padding_stream.h:75) [235]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
