git clone --depth 1 --no-tags https://github.com/CraigBurden/tinytapeout-4bit_pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554209940
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Demux-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554365381
git clone --depth 1 --no-tags https://github.com/patel-soham/FPGA-distance-measurment-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555628682
git clone --depth 1 --no-tags https://github.com/Ravi-Prakash99/8-Bit-Counter-Ramp-Type-ADC-using-eSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547391429
git clone --depth 1 --no-tags https://github.com/Gianeh/Verilog_Simple_Components.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547869983
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Image-Display-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549635023
git clone --depth 1 --no-tags https://github.com/316415/MCUtoFPGA_TimerButton_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547796222
git clone --depth 1 --no-tags https://github.com/YCCDSZXH/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547773213
git clone --depth 1 --no-tags https://github.com/gednyengs/xgcd_stub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546342443
git clone --depth 1 --no-tags https://github.com/Cizzorz3/Full_Adder_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549979712
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Local-Binary-Patterns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549639061
git clone --depth 1 --no-tags https://github.com/honghyeonjun/Bcd-to-FND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453431
git clone --depth 1 --no-tags https://github.com/LeeDongYeolSTUDY/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453504
git clone --depth 1 --no-tags https://github.com/nishantwill/Evaluate_Expressions-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546515141
git clone --depth 1 --no-tags https://github.com/mahesh437/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547497776
git clone --depth 1 --no-tags https://github.com/ting9266/PipedLined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547347381
git clone --depth 1 --no-tags https://github.com/arthurafm/circuitos_digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547535220
git clone --depth 1 --no-tags https://github.com/Infermeno/control.v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547596788
git clone --depth 1 --no-tags https://github.com/das-shounak96/Mix_signal_clock_Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547699369
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/mixed_soc_marathon_esim_snk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547868370
git clone --depth 1 --no-tags https://github.com/amisha004/Synchronous_Frequency_divider_with_Ring_Oscillator_as_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547362315
git clone --depth 1 --no-tags https://github.com/Suriya-01/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547366047
git clone --depth 1 --no-tags https://github.com/Chigook/FPGA_Gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545922131
git clone --depth 1 --no-tags https://github.com/nemo2255/Low-power-configurable-multi-clock-digital-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547435016
git clone --depth 1 --no-tags https://github.com/Shubhang1234/MixedSIgnal_Hackathon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547861677
git clone --depth 1 --no-tags https://github.com/avishekchoudhary/C2C_DAC_eSim_skywater130PDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547966142
git clone --depth 1 --no-tags https://github.com/Totashri-Sajjanar/Design-and-analysis-of-First-order-Sigma-Delta-A-to-D-Converter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547985403
git clone --depth 1 --no-tags https://github.com/RadhaKulkarni26/4-bit-Johnson-Counter-with-Ring-Oscillator-using-SKY130nm-PDK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547824009
git clone --depth 1 --no-tags https://github.com/Dexray200/MIPS_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549137927
git clone --depth 1 --no-tags https://github.com/KanishR1/Generic-Parameterized-Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548990159
git clone --depth 1 --no-tags https://github.com/rkram132/project_577B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554626538
git clone --depth 1 --no-tags https://github.com/sleepwind99/logical_circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554631378
git clone --depth 1 --no-tags https://github.com/naveen473/BLOWFISH_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554622013
git clone --depth 1 --no-tags https://github.com/SanderAZ/ECEM216A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554418623
git clone --depth 1 --no-tags https://github.com/zhuchi76/Digital_system_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552687552
git clone --depth 1 --no-tags https://github.com/Harutopia/SHT20_DS1340Z_driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552738657
git clone --depth 1 --no-tags https://github.com/zhangchengkai/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555384768
git clone --depth 1 --no-tags https://github.com/ninja3011/100DaysOfRTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555531400
git clone --depth 1 --no-tags https://github.com/a-int/fpga_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555460658
git clone --depth 1 --no-tags https://github.com/Delta158/virtual_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/556011672
git clone --depth 1 --no-tags https://github.com/gabydelaf/RISC_V_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552102053
git clone --depth 1 --no-tags https://github.com/LapinMan/RISC_V_Single_Cycle_Tarea.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552118486
git clone --depth 1 --no-tags https://github.com/ShashiniUpekha/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552290410
git clone --depth 1 --no-tags https://github.com/amarkant23394/GET_TO_GO_PROGRAMS_PROJECTS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553900887
git clone --depth 1 --no-tags https://github.com/GaoqiangIrvine/user_dv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553511599
git clone --depth 1 --no-tags https://github.com/lizejia2361/lizejia.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553637400
git clone --depth 1 --no-tags https://github.com/horseface1110/digital-system-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553488426
git clone --depth 1 --no-tags https://github.com/z-taylcr7/CxkPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553552545
git clone --depth 1 --no-tags https://github.com/ksramalakshmi/Johnson_Ring_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554179445
git clone --depth 1 --no-tags https://github.com/0xLucca/ArqComputadoras-TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552099372
git clone --depth 1 --no-tags https://github.com/shogo1017/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552237902
git clone --depth 1 --no-tags https://github.com/Ryo-Kishida/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552239093
git clone --depth 1 --no-tags https://github.com/Dimi-T/Maze-Solver-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553008977
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549632722
git clone --depth 1 --no-tags https://github.com/Naderatef10/Multi-Clock-Digital-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549651551
git clone --depth 1 --no-tags https://github.com/HirushaUthsara/8-bit-single-cycle-processor-with-memory-hierarchy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550735423
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_LightStand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550756213
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550182371
git clone --depth 1 --no-tags https://github.com/PopovArtS/Check_connector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546796383
git clone --depth 1 --no-tags https://github.com/scarh201/Memory-Sequence-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546822100
git clone --depth 1 --no-tags https://github.com/akashkadambi/Lift-Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550014391
git clone --depth 1 --no-tags https://github.com/RaigZ/Verilog-EC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549686033
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/timer_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550120804
git clone --depth 1 --no-tags https://github.com/learn-cocotb/interfaces-jahagirdar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549382240
git clone --depth 1 --no-tags https://github.com/ChiRuiChen/face_hls_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549410258
git clone --depth 1 --no-tags https://github.com/Nofal475/RV32i_multi-cycle_unpipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550878655
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_FSM_LIGHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550619856
git clone --depth 1 --no-tags https://github.com/yeodowon/FSM_LIGHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550628601
git clone --depth 1 --no-tags https://github.com/Perinze/traffic-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551786534
git clone --depth 1 --no-tags https://github.com/bhubhu7/TestIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545855326
git clone --depth 1 --no-tags https://github.com/MostafaKhalilll/ClkDivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546177618
git clone --depth 1 --no-tags https://github.com/parnianf/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546066994
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/FPGA_UP_COUNTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549503484
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Serial-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549626071
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM_FanControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551317925
git clone --depth 1 --no-tags https://github.com/Swagatika-Meher/3-bit-CMOS-based-TIQ-comparator-Flash-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547688822
git clone --depth 1 --no-tags https://github.com/VijaybhushanKoram/REGISTER-VERILOG-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546751210
git clone --depth 1 --no-tags https://github.com/JialiangTang/UCAS-DigitalCircuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550124309
git clone --depth 1 --no-tags https://github.com/Samyuktha2805/Lift_control_system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550049010
git clone --depth 1 --no-tags https://github.com/teomerino1/ArqComp-TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549106789
git clone --depth 1 --no-tags https://github.com/Chigook/FSM_Light.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550660044
git clone --depth 1 --no-tags https://github.com/whoni159789/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550582726
git clone --depth 1 --no-tags https://github.com/leb1973/FSM_LightStand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551171157
git clone --depth 1 --no-tags https://github.com/KoushikAS/Project-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546909358
git clone --depth 1 --no-tags https://github.com/Da-lang1/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453292
git clone --depth 1 --no-tags https://github.com/Code-Jiugae/bcdtofnd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546454066
git clone --depth 1 --no-tags https://github.com/leb1973/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546466173
git clone --depth 1 --no-tags https://github.com/bruhe002/mip_alu_project0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548035443
git clone --depth 1 --no-tags https://github.com/Chigook/IP_FNDController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554141618
git clone --depth 1 --no-tags https://github.com/Boulder1999/Lab01-Hamming-Code-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554324510
git clone --depth 1 --no-tags https://github.com/SlithyMatt/mister-vera-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553961166
git clone --depth 1 --no-tags https://github.com/316415/FSM_Motor_PWM_control_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552351923
git clone --depth 1 --no-tags https://github.com/llorenzana/EC311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552402563
git clone --depth 1 --no-tags https://github.com/Davidiluz-IL/3X3-Matrix-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554960605
git clone --depth 1 --no-tags https://github.com/JimHui0/Timing_Circuit_hw01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555324713
git clone --depth 1 --no-tags https://github.com/usmank11/Verilog-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555127005
git clone --depth 1 --no-tags https://github.com/zl-guo/ASIC_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554837795
git clone --depth 1 --no-tags https://github.com/rchithra123/efab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554890429
