# RISC-V
Project as part of the class HW-1, 7th semester, in ECE Aristotle University of Thessaloniki.
Code in Verliog.
Design of a simple RISC-V processor.
![image](https://github.com/tsarnadelis/RISC-V/assets/81568914/2d0456f5-dec1-4ec2-bb97-fa3e619b626c)
