Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  9 20:57:58 2020
| Host         : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command      : report_methodology -file my_DSP_Hardware_wrapper_methodology_drc_routed.rpt -pb my_DSP_Hardware_wrapper_methodology_drc_routed.pb -rpx my_DSP_Hardware_wrapper_methodology_drc_routed.rpx
| Design       : my_DSP_Hardware_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-15 | Warning  | Large hold violation on inter-clock path | 13         |
| TIMING-16 | Warning  | Large setup violation                    | 2          |
| TIMING-18 | Warning  | Missing input or output delay            | 16         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-15#1 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.924 ns between adc_dat_a_i[13] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.230 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#2 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.924 ns between adc_dat_a_i[5] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.237 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#3 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.928 ns between adc_dat_a_i[14] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.275 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#4 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.931 ns between adc_dat_a_i[6] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.224 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#5 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.931 ns between adc_dat_a_i[7] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.221 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#6 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.932 ns between adc_dat_a_i[2] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.247 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#7 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.932 ns between adc_dat_a_i[3] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.330 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#8 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.932 ns between adc_dat_a_i[4] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.240 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#9 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.935 ns between adc_dat_a_i[11] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.301 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#10 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.935 ns between adc_dat_a_i[12] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.298 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#11 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.936 ns between adc_dat_a_i[10] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.292 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#12 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.936 ns between adc_dat_a_i[8] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[8]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.272 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-15#13 Warning
Large hold violation on inter-clock path  
There is a large inter-clock skew of 3.936 ns between adc_dat_a_i[9] (clocked by adc_clk) and my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[9]/D (clocked by adc_clk) that results in large hold timing violation(s) of -3.278 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.581 ns between my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C (clocked by dac_clk_out) and my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R (clocked by dac_2ph_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -2.070 ns between my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C (clocked by dac_clk_out) and my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R (clocked by dac_2clk_out). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[0] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[10] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[11] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[12] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[13] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[1] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[2] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[3] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[4] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[5] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[6] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[7] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[8] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on dac_dat_o[9] relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on dac_rst_o relative to clock(s) adc_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on dac_sel_o relative to clock(s) adc_clk
Related violations: <none>


