// Seed: 1662415853
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input supply1 id_3,
    input wire id_4,
    output wor id_5,
    input wor id_6,
    output supply0 id_7,
    output tri1 id_8,
    output supply0 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wire id_13,
    input wire id_14,
    input tri0 id_15,
    output wor id_16,
    output tri0 id_17,
    input supply0 id_18,
    output supply1 id_19,
    output supply1 id_20,
    input wire id_21,
    input uwire id_22,
    input uwire id_23
);
  tri id_25 = 1;
  assign id_2 = id_11;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output tri0 id_4,
    output logic id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    input wand id_10,
    output supply0 id_11,
    output tri0 id_12,
    output tri id_13,
    input tri1 id_14,
    input tri1 id_15,
    input tri1 id_16,
    input wire id_17,
    input wire id_18,
    output wand id_19
);
  always @(id_9 or negedge id_17) begin
    id_5 <= 1;
  end
  module_0(
      id_2,
      id_1,
      id_11,
      id_0,
      id_6,
      id_19,
      id_6,
      id_11,
      id_11,
      id_12,
      id_12,
      id_0,
      id_10,
      id_18,
      id_16,
      id_0,
      id_13,
      id_12,
      id_10,
      id_11,
      id_13,
      id_10,
      id_6,
      id_2
  );
endmodule
