#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002727a70 .scope module, "testBench" "testBench" 2 125;
 .timescale 0 0;
v0000000002787200_0 .net "CS", 0 0, v0000000002726450_0;  1 drivers
v0000000002787660_0 .net "MemAddress1", 10 0, v0000000002725730_0;  1 drivers
v0000000002787700_0 .net "MemAddress2", 10 0, v00000000027264f0_0;  1 drivers
RS_000000000272ea48 .resolv tri, L_00000000027870c0, L_0000000002787840;
v0000000002787de0_0 .net8 "MemData1", 15 0, RS_000000000272ea48;  2 drivers
RS_000000000272ea78 .resolv tri, L_00000000027872a0, L_0000000002786620;
v0000000002786da0_0 .net8 "MemData2", 15 0, RS_000000000272ea78;  2 drivers
v0000000002787a20_0 .net "OE", 0 0, v00000000027259b0_0;  1 drivers
v0000000002786580_0 .net "RW", 0 0, v0000000002725eb0_0;  1 drivers
v0000000002786800_0 .net "clk", 0 0, v0000000002725f50_0;  1 drivers
S_000000000270ab40 .scope module, "aTester" "Tester" 2 136, 2 145 0, S_0000000002727a70;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "MemData1"
    .port_info 1 /INOUT 16 "MemData2"
    .port_info 2 /OUTPUT 1 "clk"
    .port_info 3 /OUTPUT 11 "MemAddress1"
    .port_info 4 /OUTPUT 11 "MemAddress2"
    .port_info 5 /OUTPUT 1 "CS"
    .port_info 6 /OUTPUT 1 "OE"
    .port_info 7 /OUTPUT 1 "RW"
P_0000000002729930 .param/l "stimDelay" 0 2 157, +C4<00000000000000000000000000000001>;
v0000000002726450_0 .var "CS", 0 0;
v0000000002725730_0 .var "MemAddress1", 10 0;
v00000000027264f0_0 .var "MemAddress2", 10 0;
v0000000002725910_0 .net8 "MemData1", 15 0, RS_000000000272ea48;  alias, 2 drivers
v0000000002726310_0 .net8 "MemData2", 15 0, RS_000000000272ea78;  alias, 2 drivers
v00000000027259b0_0 .var "OE", 0 0;
v0000000002725eb0_0 .var "RW", 0 0;
o000000000272eb08 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000002725a50_0 name=_s0
o000000000272eb38 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000002725cd0_0 name=_s4
v0000000002725f50_0 .var "clk", 0 0;
v0000000002726590_0 .var "data12", 15 0;
v0000000002725e10_0 .var "data22", 15 0;
v0000000002725ff0_0 .var/i "i", 31 0;
L_0000000002787840 .functor MUXZ 16, o000000000272eb08, v0000000002725e10_0, v00000000027259b0_0, C4<>;
L_0000000002786620 .functor MUXZ 16, o000000000272eb38, v0000000002726590_0, v00000000027259b0_0, C4<>;
S_000000000270acc0 .scope module, "my_SRAM" "SRAMmemory" 2 134, 2 1 0, S_0000000002727a70;
 .timescale 0 0;
    .port_info 0 /INOUT 16 "MemData1"
    .port_info 1 /INOUT 16 "MemData2"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 11 "MemAddress1"
    .port_info 4 /INPUT 11 "MemAddress2"
    .port_info 5 /INPUT 1 "CS"
    .port_info 6 /INPUT 1 "OE"
    .port_info 7 /INPUT 1 "RW"
L_000000000270ff70 .functor BUFZ 16, RS_000000000272ea48, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000000002727bf0 .functor BUFZ 16, RS_000000000272ea78, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000002726270_0 .net "CS", 0 0, v0000000002726450_0;  alias, 1 drivers
v0000000002725d70_0 .net "MemAddress1", 10 0, v0000000002725730_0;  alias, 1 drivers
v0000000002725690_0 .net "MemAddress2", 10 0, v00000000027264f0_0;  alias, 1 drivers
v0000000002725af0_0 .net8 "MemData1", 15 0, RS_000000000272ea48;  alias, 2 drivers
v0000000002726090_0 .net8 "MemData2", 15 0, RS_000000000272ea78;  alias, 2 drivers
v00000000027257d0_0 .net "OE", 0 0, v00000000027259b0_0;  alias, 1 drivers
v0000000002726130_0 .net "RW", 0 0, v0000000002725eb0_0;  alias, 1 drivers
L_00000000027c0088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002725870_0 .net *"_s11", 1 0, L_00000000027c0088;  1 drivers
o000000000272edd8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000027261d0_0 name=_s12
v0000000002725b90_0 .net *"_s17", 0 0, L_0000000002787e80;  1 drivers
v0000000002725c30_0 .net *"_s18", 15 0, L_0000000002787520;  1 drivers
v0000000002788100_0 .net *"_s20", 12 0, L_00000000027877a0;  1 drivers
L_00000000027c00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002786f80_0 .net *"_s23", 1 0, L_00000000027c00d0;  1 drivers
o000000000272eec8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000002786940_0 name=_s24
v00000000027869e0_0 .net *"_s5", 0 0, L_0000000002787480;  1 drivers
v0000000002787020_0 .net *"_s6", 15 0, L_0000000002786e40;  1 drivers
v0000000002787d40_0 .net *"_s8", 12 0, L_00000000027881a0;  1 drivers
v0000000002788060_0 .net "clk", 0 0, v0000000002725f50_0;  alias, 1 drivers
v00000000027875c0_0 .var "counter", 1 0;
v0000000002786440_0 .net "data_in", 15 0, L_000000000270ff70;  1 drivers
v0000000002787340_0 .net "data_in2", 15 0, L_0000000002727bf0;  1 drivers
v0000000002786760 .array "internal", 2047 0, 15 0;
v00000000027878e0_0 .var/i "j", 31 0;
v00000000027873e0_0 .var "outData", 15 0;
v0000000002786d00_0 .var "outData2", 15 0;
E_000000000272a070 .event posedge, v0000000002725f50_0;
E_0000000002729bb0/0 .event negedge, v00000000027259b0_0;
E_0000000002729bb0/1 .event posedge, v00000000027259b0_0;
E_0000000002729bb0 .event/or E_0000000002729bb0/0, E_0000000002729bb0/1;
L_0000000002787480 .reduce/nor v00000000027259b0_0;
L_0000000002786e40 .array/port v0000000002786760, L_00000000027881a0;
L_00000000027881a0 .concat [ 11 2 0 0], v0000000002725730_0, L_00000000027c0088;
L_00000000027870c0 .functor MUXZ 16, o000000000272edd8, L_0000000002786e40, L_0000000002787480, C4<>;
L_0000000002787e80 .reduce/nor v00000000027259b0_0;
L_0000000002787520 .array/port v0000000002786760, L_00000000027877a0;
L_00000000027877a0 .concat [ 11 2 0 0], v00000000027264f0_0, L_00000000027c00d0;
L_00000000027872a0 .functor MUXZ 16, o000000000272eec8, L_0000000002787520, L_0000000002787e80, C4<>;
    .scope S_000000000270acc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000027878e0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000027878e0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000000027878e0_0;
    %store/vec4a v0000000002786760, 4, 0;
    %load/vec4 v00000000027878e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000027878e0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000027873e0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002786d00_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_000000000270acc0;
T_1 ;
    %wait E_0000000002729bb0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000270acc0;
T_2 ;
    %wait E_000000000272a070;
    %load/vec4 v0000000002726270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000027257d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000027875c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.9;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %load/vec4 v0000000002725d70_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000000002786760, 4;
    %assign/vec4 v00000000027873e0_0, 0;
    %jmp T_2.9;
T_2.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %load/vec4 v0000000002725690_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000000002786760, 4;
    %assign/vec4 v0000000002786d00_0, 0;
    %jmp T_2.9;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.9;
T_2.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
T_2.2 ;
    %load/vec4 v00000000027257d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v00000000027875c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.17;
T_2.12 ;
    %load/vec4 v0000000002726130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
T_2.19 ;
    %jmp T_2.17;
T_2.13 ;
    %load/vec4 v0000000002726130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %load/vec4 v0000000002786440_0;
    %load/vec4 v0000000002725d70_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002786760, 0, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.21;
T_2.20 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
T_2.21 ;
    %jmp T_2.17;
T_2.14 ;
    %load/vec4 v0000000002786440_0;
    %load/vec4 v0000000002725690_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002786760, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.17;
T_2.15 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027875c0_0, 0;
    %jmp T_2.17;
T_2.17 ;
    %pop/vec4 1;
T_2.10 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000270ab40;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002725e10_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_000000000270ab40;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002726590_0, 0, 16;
    %end;
    .thread T_4;
    .scope S_000000000270ab40;
T_5 ;
    %vpi_call 2 164 "$monitor", "\011 clk:%b \011 address:%d \011\011 data:%d \011 RW:%b \011 OE:%b", v0000000002725f50_0, v0000000002725730_0, v0000000002725910_0, v0000000002725eb0_0, v00000000027259b0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000000000270ab40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002726450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002725ff0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %load/vec4 v0000000002725ff0_0;
    %pad/s 11;
    %store/vec4 v0000000002725730_0, 0, 11;
    %load/vec4 v0000000002725730_0;
    %inv;
    %store/vec4 v00000000027264f0_0, 0, 11;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0000000002725ff0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v0000000002725e10_0, 0, 16;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0000000002725ff0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v0000000002726590_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027259b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002725ff0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000000002725ff0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %load/vec4 v0000000002725ff0_0;
    %pad/s 11;
    %store/vec4 v0000000002725730_0, 0, 11;
    %load/vec4 v0000000002725730_0;
    %inv;
    %store/vec4 v00000000027264f0_0, 0, 11;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0000000002725ff0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v0000000002725e10_0, 0, 16;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0000000002725ff0_0;
    %sub;
    %pad/s 16;
    %store/vec4 v0000000002726590_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027259b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %load/vec4 v0000000002725ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002725ff0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002726450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002725ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002725ff0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0000000002725ff0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %load/vec4 v0000000002725ff0_0;
    %pad/s 11;
    %store/vec4 v0000000002725730_0, 0, 11;
    %load/vec4 v0000000002725730_0;
    %inv;
    %store/vec4 v00000000027264f0_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027259b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002725f50_0, 0, 1;
    %load/vec4 v0000000002725ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002725ff0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .thread T_6;
    .scope S_0000000002727a70;
T_7 ;
    %vpi_call 2 140 "$dumpfile", "SRAMmemory.vcd" {0 0 0};
    %vpi_call 2 141 "$dumpvars", 32'sb00000000000000000000000000000001, S_000000000270acc0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "SRAMmemory.v";
