

================================================================
== Vitis HLS Report for 'conv5_Pipeline_F1_1'
================================================================
* Date:           Sat Jan 25 18:17:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Conv5 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1731|     1731|  17.310 us|  17.310 us|  1729|  1729|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F1_1    |     1729|     1729|         3|          1|          1|  1728|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem179 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul177 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 8 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln79_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln79"   --->   Operation 9 'read' 'sext_ln79_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln79_cast = sext i62 %sext_ln79_read"   --->   Operation 10 'sext' 'sext_ln79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_16, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 0, i11 %h" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 12 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i23 0, i23 %phi_mul177"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem179"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phi_urem179_load = load i11 %phi_urem179" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 16 'load' 'phi_urem179_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h_2 = load i11 %h" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 17 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i11 %h_2, i11 1728" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 19 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.79ns)   --->   "%add_ln79 = add i11 %h_2, i11 1" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 20 'add' 'add_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc17.split, void %for.inc26.preheader.exitStub" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 21 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i11 %phi_urem179_load" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 22 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%switch_ln81 = switch i4 %trunc_ln79, void %arrayidx16.case.8, i4 0, void %arrayidx16.case.0, i4 1, void %arrayidx16.case.1, i4 2, void %arrayidx16.case.2, i4 3, void %arrayidx16.case.3, i4 4, void %arrayidx16.case.4, i4 5, void %arrayidx16.case.5, i4 6, void %arrayidx16.case.6, i4 7, void %arrayidx16.case.7" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 23 'switch' 'switch_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.79>
ST_1 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln79_2 = add i11 %phi_urem179_load, i11 1" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 24 'add' 'add_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln79_1 = icmp_eq  i11 %phi_urem179_load, i11 8" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 25 'icmp' 'icmp_ln79_1' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%select_ln79 = select i1 %icmp_ln79_1, i11 0, i11 %add_ln79_2" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 26 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %add_ln79, i11 %h" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 27 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %select_ln79, i11 %phi_urem179" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 28 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln79_cast" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 29 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem1_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 30 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul177_load = load i23 %phi_mul177" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 31 'load' 'phi_mul177_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:80]   --->   Operation 32 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1728, i64 1728, i64 1728" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 34 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.92ns)   --->   "%add_ln79_1 = add i23 %phi_mul177_load, i23 3641" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 35 'add' 'add_ln79_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i23.i32.i32, i23 %phi_mul177_load, i32 15, i32 22" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %tmp" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 37 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %gmem1_addr_read" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 38 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 39 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 40 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 41 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 42 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 43 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 44 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 45 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 46 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln79" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 47 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_7_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 48 'store' 'store_ln81' <Predicate = (trunc_ln79 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 49 'br' 'br_ln81' <Predicate = (trunc_ln79 == 7)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_6_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 50 'store' 'store_ln81' <Predicate = (trunc_ln79 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 51 'br' 'br_ln81' <Predicate = (trunc_ln79 == 6)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_5_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 52 'store' 'store_ln81' <Predicate = (trunc_ln79 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 53 'br' 'br_ln81' <Predicate = (trunc_ln79 == 5)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_4_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 54 'store' 'store_ln81' <Predicate = (trunc_ln79 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 55 'br' 'br_ln81' <Predicate = (trunc_ln79 == 4)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_3_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 56 'store' 'store_ln81' <Predicate = (trunc_ln79 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 57 'br' 'br_ln81' <Predicate = (trunc_ln79 == 3)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_2_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 58 'store' 'store_ln81' <Predicate = (trunc_ln79 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 59 'br' 'br_ln81' <Predicate = (trunc_ln79 == 2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_1_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 60 'store' 'store_ln81' <Predicate = (trunc_ln79 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 61 'br' 'br_ln81' <Predicate = (trunc_ln79 == 1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 62 'store' 'store_ln81' <Predicate = (trunc_ln79 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 63 'br' 'br_ln81' <Predicate = (trunc_ln79 == 0)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i8 %filter_local_8_addr" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 64 'store' 'store_ln81' <Predicate = (trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 192> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:81]   --->   Operation 65 'br' 'br_ln81' <Predicate = (trunc_ln79 != 0 & trunc_ln79 != 1 & trunc_ln79 != 2 & trunc_ln79 != 3 & trunc_ln79 != 4 & trunc_ln79 != 5 & trunc_ln79 != 6 & trunc_ln79 != 7)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln79 = store i23 %add_ln79_1, i23 %phi_mul177" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 66 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc17" [AlexNet-FPGA-implementation/Conv5/src/conv5.cpp:79]   --->   Operation 67 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln79]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_local_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ filter_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem179            (alloca           ) [ 0100]
phi_mul177             (alloca           ) [ 0111]
h                      (alloca           ) [ 0100]
sext_ln79_read         (read             ) [ 0000]
sext_ln79_cast         (sext             ) [ 0110]
specinterface_ln0      (specinterface    ) [ 0000]
store_ln79             (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
store_ln0              (store            ) [ 0000]
br_ln0                 (br               ) [ 0000]
phi_urem179_load       (load             ) [ 0000]
h_2                    (load             ) [ 0000]
specbitsmap_ln0        (specbitsmap      ) [ 0000]
icmp_ln79              (icmp             ) [ 0110]
add_ln79               (add              ) [ 0000]
br_ln79                (br               ) [ 0000]
trunc_ln79             (trunc            ) [ 0111]
switch_ln81            (switch           ) [ 0000]
add_ln79_2             (add              ) [ 0000]
icmp_ln79_1            (icmp             ) [ 0000]
select_ln79            (select           ) [ 0000]
store_ln79             (store            ) [ 0000]
store_ln79             (store            ) [ 0000]
gmem1_addr             (getelementptr    ) [ 0000]
gmem1_addr_read        (read             ) [ 0101]
phi_mul177_load        (load             ) [ 0000]
specpipeline_ln80      (specpipeline     ) [ 0000]
speclooptripcount_ln79 (speclooptripcount) [ 0000]
specloopname_ln79      (specloopname     ) [ 0000]
add_ln79_1             (add              ) [ 0000]
tmp                    (partselect       ) [ 0000]
zext_ln79              (zext             ) [ 0000]
bitcast_ln81           (bitcast          ) [ 0000]
filter_local_addr      (getelementptr    ) [ 0000]
filter_local_1_addr    (getelementptr    ) [ 0000]
filter_local_2_addr    (getelementptr    ) [ 0000]
filter_local_3_addr    (getelementptr    ) [ 0000]
filter_local_4_addr    (getelementptr    ) [ 0000]
filter_local_5_addr    (getelementptr    ) [ 0000]
filter_local_6_addr    (getelementptr    ) [ 0000]
filter_local_7_addr    (getelementptr    ) [ 0000]
filter_local_8_addr    (getelementptr    ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln81             (store            ) [ 0000]
br_ln81                (br               ) [ 0000]
store_ln79             (store            ) [ 0000]
br_ln79                (br               ) [ 0000]
ret_ln0                (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln79">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter_local_8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_local_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_local_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_local_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filter_local_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_local_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_local_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filter_local_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="filter_local">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_local"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="phi_urem179_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem179/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="phi_mul177_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul177/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="h_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln79_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="62" slack="0"/>
<pin id="106" dir="0" index="1" bw="62" slack="0"/>
<pin id="107" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln79_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="gmem1_addr_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="filter_local_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="8" slack="0"/>
<pin id="119" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="filter_local_1_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_1_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="filter_local_2_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_2_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="filter_local_3_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_3_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="filter_local_4_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_4_addr/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="filter_local_5_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_5_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="filter_local_6_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_6_addr/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="filter_local_7_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_7_addr/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="filter_local_8_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="8" slack="0"/>
<pin id="175" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_local_8_addr/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln81_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln81_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln81_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln81_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln81_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln81_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln81_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln81_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln81_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="sext_ln79_cast_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="62" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_cast/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln79_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="11" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln0_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="23" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln0_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="phi_urem179_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem179_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="h_2_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln79_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="10" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln79_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln79_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln79_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="11" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln79_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln79_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="11" slack="0"/>
<pin id="289" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln79/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln79_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="11" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln79_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="11" slack="0"/>
<pin id="300" dir="0" index="1" bw="11" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="gmem1_addr_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="62" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="phi_mul177_load_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="23" slack="2"/>
<pin id="311" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul177_load/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln79_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="23" slack="0"/>
<pin id="314" dir="0" index="1" bw="13" slack="0"/>
<pin id="315" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_1/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="23" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln79_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="bitcast_ln81_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln81/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln79_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="23" slack="0"/>
<pin id="355" dir="0" index="1" bw="23" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="phi_urem179_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem179 "/>
</bind>
</comp>

<comp id="365" class="1005" name="phi_mul177_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="23" slack="0"/>
<pin id="367" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul177 "/>
</bind>
</comp>

<comp id="372" class="1005" name="h_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="11" slack="0"/>
<pin id="374" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="379" class="1005" name="sext_ln79_cast_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="1"/>
<pin id="381" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln79_cast "/>
</bind>
</comp>

<comp id="384" class="1005" name="icmp_ln79_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln79 "/>
</bind>
</comp>

<comp id="388" class="1005" name="trunc_ln79_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="2"/>
<pin id="390" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln79 "/>
</bind>
</comp>

<comp id="392" class="1005" name="gmem1_addr_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="22" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="22" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="90" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="90" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="90" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="90" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="90" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="6" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="90" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="4" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="90" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="164" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="157" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="150" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="143" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="136" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="129" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="122" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="115" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="171" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="104" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="42" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="44" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="48" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="254" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="251" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="251" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="68" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="273" pin="2"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="263" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="302"><net_src comp="285" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="303" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="82" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="84" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="309" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="86" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="331"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="335"><net_src comp="328" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="337"><net_src comp="328" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="339"><net_src comp="328" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="340"><net_src comp="328" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="344"><net_src comp="341" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="352"><net_src comp="341" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="357"><net_src comp="312" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="92" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="364"><net_src comp="358" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="368"><net_src comp="96" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="371"><net_src comp="365" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="375"><net_src comp="100" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="378"><net_src comp="372" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="382"><net_src comp="232" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="387"><net_src comp="257" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="269" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="110" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="341" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: filter_local_8 | {3 }
	Port: filter_local_7 | {3 }
	Port: filter_local_6 | {3 }
	Port: filter_local_5 | {3 }
	Port: filter_local_4 | {3 }
	Port: filter_local_3 | {3 }
	Port: filter_local_2 | {3 }
	Port: filter_local_1 | {3 }
	Port: filter_local | {3 }
 - Input state : 
	Port: conv5_Pipeline_F1_1 : gmem1 | {2 }
	Port: conv5_Pipeline_F1_1 : sext_ln79 | {1 }
  - Chain level:
	State 1
		store_ln79 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem179_load : 1
		h_2 : 1
		icmp_ln79 : 2
		add_ln79 : 2
		br_ln79 : 3
		trunc_ln79 : 2
		switch_ln81 : 3
		add_ln79_2 : 2
		icmp_ln79_1 : 2
		select_ln79 : 3
		store_ln79 : 3
		store_ln79 : 4
	State 2
		gmem1_addr_read : 1
	State 3
		add_ln79_1 : 1
		tmp : 1
		zext_ln79 : 2
		filter_local_addr : 3
		filter_local_1_addr : 3
		filter_local_2_addr : 3
		filter_local_3_addr : 3
		filter_local_4_addr : 3
		filter_local_5_addr : 3
		filter_local_6_addr : 3
		filter_local_7_addr : 3
		filter_local_8_addr : 3
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln81 : 4
		store_ln79 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln79_fu_263       |    0    |    18   |
|    add   |      add_ln79_2_fu_273      |    0    |    18   |
|          |      add_ln79_1_fu_312      |    0    |    30   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln79_fu_257      |    0    |    18   |
|          |      icmp_ln79_1_fu_279     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|  select  |      select_ln79_fu_285     |    0    |    10   |
|----------|-----------------------------|---------|---------|
|   read   |  sext_ln79_read_read_fu_104 |    0    |    0    |
|          | gmem1_addr_read_read_fu_110 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln79_cast_fu_232    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln79_fu_269      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|          tmp_fu_318         |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln79_fu_328      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   112   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|gmem1_addr_read_reg_392|   32   |
|       h_reg_372       |   11   |
|   icmp_ln79_reg_384   |    1   |
|   phi_mul177_reg_365  |   23   |
|  phi_urem179_reg_358  |   11   |
| sext_ln79_cast_reg_379|   64   |
|   trunc_ln79_reg_388  |    4   |
+-----------------------+--------+
|         Total         |   146  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   112  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   146  |    -   |
+-----------+--------+--------+
|   Total   |   146  |   112  |
+-----------+--------+--------+
