$date
	Thu Jul 13 11:53:29 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! Y $end
$var reg 2 " I [1:0] $end
$var reg 1 # S $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$scope module M1 $end
$var wire 2 & I [1:0] $end
$var wire 1 # S $end
$var wire 1 ! Y $end
$upscope $end
$scope task delay $end
$upscope $end
$scope task initialize $end
$upscope $end
$scope task stimulus $end
$var reg 2 ' a [1:0] $end
$var reg 1 ( select $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
bx '
b0 &
bx %
bx $
0#
b0 "
0!
$end
#10000
0(
b0 '
b0 %
b0 $
#20000
1#
1(
b1 %
#30000
1!
0#
b1 "
b1 &
0(
b1 '
b1 $
b0 %
#40000
0!
1#
1(
b1 %
#50000
0#
b10 "
b10 &
0(
b10 '
b10 $
b0 %
#60000
1!
1#
1(
b1 %
#70000
0#
b11 "
b11 &
0(
b11 '
b11 $
b0 %
#80000
1#
1(
b1 %
#90000
b100 $
b10 %
