<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › sirf-dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sirf-dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * DMA controller driver for CSR SiRFprimaII</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/of_irq.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/sirfsoc_dma.h&gt;</span>

<span class="cp">#include &quot;dmaengine.h&quot;</span>

<span class="cp">#define SIRFSOC_DMA_DESCRIPTORS                 16</span>
<span class="cp">#define SIRFSOC_DMA_CHANNELS                    16</span>

<span class="cp">#define SIRFSOC_DMA_CH_ADDR                     0x00</span>
<span class="cp">#define SIRFSOC_DMA_CH_XLEN                     0x04</span>
<span class="cp">#define SIRFSOC_DMA_CH_YLEN                     0x08</span>
<span class="cp">#define SIRFSOC_DMA_CH_CTRL                     0x0C</span>

<span class="cp">#define SIRFSOC_DMA_WIDTH_0                     0x100</span>
<span class="cp">#define SIRFSOC_DMA_CH_VALID                    0x140</span>
<span class="cp">#define SIRFSOC_DMA_CH_INT                      0x144</span>
<span class="cp">#define SIRFSOC_DMA_INT_EN                      0x148</span>
<span class="cp">#define SIRFSOC_DMA_CH_LOOP_CTRL                0x150</span>

<span class="cp">#define SIRFSOC_DMA_MODE_CTRL_BIT               4</span>
<span class="cp">#define SIRFSOC_DMA_DIR_CTRL_BIT                5</span>

<span class="cm">/* xlen and dma_width register is in 4 bytes boundary */</span>
<span class="cp">#define SIRFSOC_DMA_WORD_LEN			4</span>

<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span>	<span class="n">desc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">node</span><span class="p">;</span>

	<span class="cm">/* SiRFprimaII 2D-DMA parameters */</span>

	<span class="kt">int</span>             <span class="n">xlen</span><span class="p">;</span>           <span class="cm">/* DMA xlen */</span>
	<span class="kt">int</span>             <span class="n">ylen</span><span class="p">;</span>           <span class="cm">/* DMA ylen */</span>
	<span class="kt">int</span>             <span class="n">width</span><span class="p">;</span>          <span class="cm">/* DMA width */</span>
	<span class="kt">int</span>             <span class="n">dir</span><span class="p">;</span>
	<span class="n">bool</span>            <span class="n">cyclic</span><span class="p">;</span>         <span class="cm">/* is loop DMA? */</span>
	<span class="n">u32</span>             <span class="n">addr</span><span class="p">;</span>		<span class="cm">/* DMA buffer address */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_chan</span>			<span class="n">chan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">free</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">prepared</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">queued</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">active</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>		<span class="n">completed</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">happened_cyclic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>			<span class="n">completed_cyclic</span><span class="p">;</span>

	<span class="cm">/* Lock for this structure */</span>
	<span class="n">spinlock_t</span>			<span class="n">lock</span><span class="p">;</span>

	<span class="kt">int</span>				<span class="n">mode</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_device</span>		<span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span>		<span class="n">tasklet</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span>		<span class="n">channels</span><span class="p">[</span><span class="n">SIRFSOC_DMA_CHANNELS</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">int</span>				<span class="n">irq</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define DRV_NAME	&quot;sirfsoc_dma&quot;</span>

<span class="cm">/* Convert struct dma_chan to struct sirfsoc_dma_chan */</span>
<span class="k">static</span> <span class="kr">inline</span>
<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="nf">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">c</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Convert struct dma_chan to struct sirfsoc_dma */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="nf">dma_chan_to_sirfsoc_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">schan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma</span><span class="p">,</span> <span class="n">channels</span><span class="p">[</span><span class="n">c</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">]);</span>
<span class="p">}</span>

<span class="cm">/* Execute all queued DMA descriptors */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_dma_execute</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">cid</span> <span class="o">=</span> <span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * lock has been held by functions calling this, so we don&#39;t hold</span>
<span class="cm">	 * lock again</span>
<span class="cm">	 */</span>

	<span class="n">sdesc</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span><span class="p">,</span>
		<span class="n">node</span><span class="p">);</span>
	<span class="cm">/* Move the first queued descriptor to active list */</span>
	<span class="n">list_move_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">);</span>

	<span class="cm">/* Start the DMA transfer */</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_WIDTH_0</span> <span class="o">+</span>
		<span class="n">cid</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">cid</span> <span class="o">|</span> <span class="p">(</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&lt;&lt;</span> <span class="n">SIRFSOC_DMA_MODE_CTRL_BIT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">&lt;&lt;</span> <span class="n">SIRFSOC_DMA_DIR_CTRL_BIT</span><span class="p">),</span>
		<span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">cid</span> <span class="o">*</span> <span class="mh">0x10</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_CTRL</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">xlen</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">cid</span> <span class="o">*</span> <span class="mh">0x10</span> <span class="o">+</span>
		<span class="n">SIRFSOC_DMA_CH_XLEN</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">ylen</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">cid</span> <span class="o">*</span> <span class="mh">0x10</span> <span class="o">+</span>
		<span class="n">SIRFSOC_DMA_CH_YLEN</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_INT_EN</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cid</span><span class="p">),</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_INT_EN</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * writel has an implict memory write barrier to make sure data is</span>
<span class="cm">	 * flushed into memory before starting DMA</span>
<span class="cm">	 */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">cid</span> <span class="o">*</span> <span class="mh">0x10</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_ADDR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">cyclic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cid</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cid</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_LOOP_CTRL</span><span class="p">),</span>
			<span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_LOOP_CTRL</span><span class="p">);</span>
		<span class="n">schan</span><span class="o">-&gt;</span><span class="n">happened_cyclic</span> <span class="o">=</span> <span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed_cyclic</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Interrupt handler */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">sirfsoc_dma_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">is</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ch</span><span class="p">;</span>

	<span class="n">is</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_INT</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">ch</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="n">is</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">is</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="p">);</span>
		<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_INT</span><span class="p">);</span>
		<span class="n">schan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">ch</span><span class="p">];</span>

		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">sdesc</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span><span class="p">,</span>
			<span class="n">node</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">cyclic</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Execute queued descriptors */</span>
			<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">))</span>
				<span class="n">sirfsoc_dma_execute</span><span class="p">(</span><span class="n">schan</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">schan</span><span class="o">-&gt;</span><span class="n">happened_cyclic</span><span class="o">++</span><span class="p">;</span>

		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Schedule tasklet */</span>
	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* process completed descriptors */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_dma_process_completed</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_cookie_t</span> <span class="n">last_cookie</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">happened_cyclic</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">chancnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">schan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="cm">/* Get all completed descriptors */</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">);</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

			<span class="cm">/* Execute callbacks and run dependencies */</span>
			<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">sdesc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>

				<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">)</span>
					<span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback_param</span><span class="p">);</span>

				<span class="n">last_cookie</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">;</span>
				<span class="n">dma_run_dependencies</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="cm">/* Free descriptors */</span>
			<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">);</span>
			<span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">completed_cookie</span> <span class="o">=</span> <span class="n">last_cookie</span><span class="p">;</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* for cyclic channel, desc is always in active list */</span>
			<span class="n">sdesc</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span><span class="p">,</span>
				<span class="n">node</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdesc</span> <span class="o">||</span> <span class="p">(</span><span class="n">sdesc</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">cyclic</span><span class="p">))</span> <span class="p">{</span>
				<span class="cm">/* without active cyclic DMA */</span>
				<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="cm">/* cyclic DMA */</span>
			<span class="n">happened_cyclic</span> <span class="o">=</span> <span class="n">schan</span><span class="o">-&gt;</span><span class="n">happened_cyclic</span><span class="p">;</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

			<span class="n">desc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">happened_cyclic</span> <span class="o">!=</span> <span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed_cyclic</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">)</span>
					<span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">callback_param</span><span class="p">);</span>
				<span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed_cyclic</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* DMA Tasklet */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_dma_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">data</span><span class="p">;</span>

	<span class="n">sirfsoc_dma_process_completed</span><span class="p">(</span><span class="n">sdma</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Submit descriptor to hardware */</span>
<span class="k">static</span> <span class="n">dma_cookie_t</span> <span class="nf">sirfsoc_dma_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">txd</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">;</span>

	<span class="n">sdesc</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Move descriptor to queue */</span>
	<span class="n">list_move_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">);</span>

	<span class="n">cookie</span> <span class="o">=</span> <span class="n">dma_cookie_assign</span><span class="p">(</span><span class="n">txd</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cookie</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirfsoc_dma_slave_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="n">config</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">src_addr_width</span> <span class="o">!=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">)</span> <span class="o">||</span>
		<span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">dst_addr_width</span> <span class="o">!=</span> <span class="n">DMA_SLAVE_BUSWIDTH_4_BYTES</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">schan</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">=</span> <span class="p">(</span><span class="n">config</span><span class="o">-&gt;</span><span class="n">src_maxburst</span> <span class="o">==</span> <span class="mi">4</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirfsoc_dma_terminate_all</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">cid</span> <span class="o">=</span> <span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_INT_EN</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cid</span><span class="p">),</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_INT_EN</span><span class="p">);</span>
	<span class="n">writel_relaxed</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cid</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_VALID</span><span class="p">);</span>

	<span class="n">writel_relaxed</span><span class="p">(</span><span class="n">readl_relaxed</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_LOOP_CTRL</span><span class="p">)</span>
		<span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">cid</span><span class="p">)</span> <span class="o">|</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">cid</span> <span class="o">+</span> <span class="mi">16</span><span class="p">)),</span>
			<span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_DMA_CH_LOOP_CTRL</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">);</span>
	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirfsoc_dma_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="n">config</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_TERMINATE_ALL</span>:
		<span class="k">return</span> <span class="n">sirfsoc_dma_terminate_all</span><span class="p">(</span><span class="n">schan</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">DMA_SLAVE_CONFIG</span>:
		<span class="n">config</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">dma_slave_config</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">sirfsoc_dma_slave_config</span><span class="p">(</span><span class="n">schan</span><span class="p">,</span> <span class="n">config</span><span class="p">);</span>

	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Alloc channel resources */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">sirfsoc_dma_alloc_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">descs</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Alloc descriptors for this channel */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">SIRFSOC_DMA_DESCRIPTORS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sdesc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">sdesc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdesc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_notice</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Memory allocation error. &quot;</span>
				<span class="s">&quot;Allocated only %u descriptors</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">dma_async_tx_descriptor_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>
		<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_CTRL_ACK</span><span class="p">;</span>
		<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">.</span><span class="n">tx_submit</span> <span class="o">=</span> <span class="n">sirfsoc_dma_tx_submit</span><span class="p">;</span>

		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">descs</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Return error only if no descriptors were allocated */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">descs</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Free channel resources */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_dma_free_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span><span class="p">,</span> <span class="o">*</span><span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">LIST_HEAD</span><span class="p">(</span><span class="n">descs</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Channel must be idle */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">prepared</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">));</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed</span><span class="p">));</span>

	<span class="cm">/* Move data */</span>
	<span class="n">list_splice_tail_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">descs</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Free descriptors */</span>
	<span class="n">list_for_each_entry_safe</span><span class="p">(</span><span class="n">sdesc</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">descs</span><span class="p">,</span> <span class="n">node</span><span class="p">)</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">sdesc</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Send pending descriptor to hardware */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">sirfsoc_dma_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">))</span>
		<span class="n">sirfsoc_dma_execute</span><span class="p">(</span><span class="n">schan</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Check request completion status */</span>
<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span>
<span class="nf">sirfsoc_dma_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">txstate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_status</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_cookie_status</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cookie</span><span class="p">,</span> <span class="n">txstate</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="nf">sirfsoc_dma_prep_interleaved</span><span class="p">(</span>
	<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_interleaved_template</span> <span class="o">*</span><span class="n">xt</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">xt</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">!=</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">xt</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">!=</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_dir</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get free descriptor */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sdesc</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span><span class="p">,</span>
			<span class="n">node</span><span class="p">);</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdesc</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* try to free completed descriptors */</span>
		<span class="n">sirfsoc_dma_process_completed</span><span class="p">(</span><span class="n">sdma</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">no_desc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Place descriptor in prepared list */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Number of chunks in a frame can only be 1 for prima2</span>
<span class="cm">	 * and ylen (number of frame - 1) must be at least 0</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">xt</span><span class="o">-&gt;</span><span class="n">frame_size</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">xt</span><span class="o">-&gt;</span><span class="n">numf</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">cyclic</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">xlen</span> <span class="o">=</span> <span class="n">xt</span><span class="o">-&gt;</span><span class="n">sgl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">/</span> <span class="n">SIRFSOC_DMA_WORD_LEN</span><span class="p">;</span>
		<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="p">(</span><span class="n">xt</span><span class="o">-&gt;</span><span class="n">sgl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">size</span> <span class="o">+</span> <span class="n">xt</span><span class="o">-&gt;</span><span class="n">sgl</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">icg</span><span class="p">)</span> <span class="o">/</span>
				<span class="n">SIRFSOC_DMA_WORD_LEN</span><span class="p">;</span>
		<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">ylen</span> <span class="o">=</span> <span class="n">xt</span><span class="o">-&gt;</span><span class="n">numf</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xt</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">==</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">xt</span><span class="o">-&gt;</span><span class="n">src_start</span><span class="p">;</span>
			<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">xt</span><span class="o">-&gt;</span><span class="n">dst_start</span><span class="p">;</span>
			<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">dir</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">prepared</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;sirfsoc DMA Invalid xfer</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_xfer</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>
<span class="nl">err_xfer:</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
<span class="nl">no_desc:</span>
<span class="nl">err_dir:</span>
	<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="n">ret</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span>
<span class="nf">sirfsoc_dma_prep_cyclic</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">addr</span><span class="p">,</span>
	<span class="kt">size_t</span> <span class="n">buf_len</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">period_len</span><span class="p">,</span>
	<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">context</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span> <span class="o">=</span> <span class="n">dma_chan_to_sirfsoc_dma_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span> <span class="o">*</span><span class="n">sdesc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">iflags</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * we only support cycle transfer with 2 period</span>
<span class="cm">	 * If the X-length is set to 0, it would be the loop mode.</span>
<span class="cm">	 * The DMA address keeps increasing until reaching the end of a loop</span>
<span class="cm">	 * area whose size is defined by (DMA_WIDTH x (Y_LENGTH + 1)). Then</span>
<span class="cm">	 * the DMA address goes back to the beginning of this area.</span>
<span class="cm">	 * In loop mode, the DMA data region is divided into two parts, BUFA</span>
<span class="cm">	 * and BUFB. DMA controller generates interrupts twice in each loop:</span>
<span class="cm">	 * when the DMA address reaches the end of BUFA or the end of the</span>
<span class="cm">	 * BUFB</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">buf_len</span> <span class="o">!=</span>  <span class="mi">2</span> <span class="o">*</span> <span class="n">period_len</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ERR_PTR</span><span class="p">(</span><span class="o">-</span><span class="n">EINVAL</span><span class="p">);</span>

	<span class="cm">/* Get free descriptor */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sdesc</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sirfsoc_dma_desc</span><span class="p">,</span>
			<span class="n">node</span><span class="p">);</span>
		<span class="n">list_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdesc</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Place descriptor in prepared list */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>
	<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">addr</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">cyclic</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">xlen</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">ylen</span> <span class="o">=</span> <span class="n">buf_len</span> <span class="o">/</span> <span class="n">SIRFSOC_DMA_WORD_LEN</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">width</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">prepared</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">iflags</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">&amp;</span><span class="n">sdesc</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The DMA controller consists of 16 independent DMA channels.</span>
<span class="cm"> * Each channel is allocated to a different function</span>
<span class="cm"> */</span>
<span class="n">bool</span> <span class="nf">sirfsoc_dma_filter_id</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">chan_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ch_nr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">chan_id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ch_nr</span> <span class="o">==</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">+</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev_id</span> <span class="o">*</span> <span class="n">SIRFSOC_DMA_CHANNELS</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">sirfsoc_dma_filter_id</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">sirfsoc_dma_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span> <span class="o">=</span> <span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma_chan</span> <span class="o">*</span><span class="n">schan</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="n">res</span><span class="p">;</span>
	<span class="n">ulong</span> <span class="n">regs_start</span><span class="p">,</span> <span class="n">regs_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">sdma</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">sdma</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdma</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Memory exhausted!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;cell-index&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Fail to get DMAC index</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_mem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error mapping IRQ!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_mem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_address_to_resource</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error parsing memory region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">free_mem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs_start</span> <span class="o">=</span> <span class="n">res</span><span class="p">.</span><span class="n">start</span><span class="p">;</span>
	<span class="n">regs_size</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">res</span><span class="p">);</span>

	<span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">regs_start</span><span class="p">,</span> <span class="n">regs_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error mapping memory region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">irq_dispose</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">devm_request_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sirfsoc_dma_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="n">sdma</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error requesting IRQ!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">unmap_mem</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">chancnt</span> <span class="o">=</span> <span class="n">SIRFSOC_DMA_CHANNELS</span><span class="p">;</span>

	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_alloc_chan_resources</span> <span class="o">=</span> <span class="n">sirfsoc_dma_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_free_chan_resources</span> <span class="o">=</span> <span class="n">sirfsoc_dma_free_chan_resources</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span> <span class="o">=</span> <span class="n">sirfsoc_dma_issue_pending</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_control</span> <span class="o">=</span> <span class="n">sirfsoc_dma_control</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span> <span class="o">=</span> <span class="n">sirfsoc_dma_tx_status</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_interleaved_dma</span> <span class="o">=</span> <span class="n">sirfsoc_dma_prep_interleaved</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_dma_cyclic</span> <span class="o">=</span> <span class="n">sirfsoc_dma_prep_cyclic</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_CYCLIC</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_INTERLEAVE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PRIVATE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">chancnt</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">schan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device</span> <span class="o">=</span> <span class="n">dma</span><span class="p">;</span>
		<span class="n">dma_cookie_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>

		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">free</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">prepared</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">queued</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">active</span><span class="p">);</span>
		<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">completed</span><span class="p">);</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">schan</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">.</span><span class="n">device_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">,</span> <span class="n">sirfsoc_dma_tasklet</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sdma</span><span class="p">);</span>

	<span class="cm">/* Register DMA engine */</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sdma</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">dma_async_device_register</span><span class="p">(</span><span class="n">dma</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free_irq</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;initialized SIRFSOC DMAC driver</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">free_irq:</span>
	<span class="n">devm_free_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">sdma</span><span class="p">);</span>
<span class="nl">irq_dispose:</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="nl">unmap_mem:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="nl">free_mem:</span>
	<span class="n">devm_kfree</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sdma</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">sirfsoc_dma_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">op</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">op</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_dma</span> <span class="o">*</span><span class="n">sdma</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">dma_async_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>
	<span class="n">devm_free_irq</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">sdma</span><span class="p">);</span>
	<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">sdma</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">devm_kfree</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">sdma</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">sirfsoc_dma_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;sirf,prima2-dmac&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">sirfsoc_dma_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">sirfsoc_dma_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">sirfsoc_dma_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span>	<span class="o">=</span> <span class="n">sirfsoc_dma_match</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">sirfsoc_dma_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Rongjun Ying &lt;rongjun.ying@csr.com&gt;, &quot;</span>
	<span class="s">&quot;Barry Song &lt;baohua.song@csr.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SIRFSOC DMA control driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
