Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Nov  7 19:10:34 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 mic_1/total_bits_seen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Destination:            mic_1/build_up_audio_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.173ns  (clk_out_audio_clk_wiz rise@10.173ns - clk_out_audio_clk_wiz rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 0.915ns (23.013%)  route 3.061ns (76.987%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.574ns = ( 8.599 - 10.173 ) 
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_audio_clk_wiz rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  macw/clkout1_buf/O
                         net (fo=291, estimated)      1.619    -0.971    mic_1/clk_out
    SLICE_X2Y63          FDRE                                         r  mic_1/total_bits_seen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  mic_1/total_bits_seen_reg[0]/Q
                         net (fo=8, estimated)        0.801     0.348    mic_1/total_bits_seen[0]
    SLICE_X3Y63          LUT4 (Prop_lut4_I2_O)        0.124     0.472 r  mic_1/total_bits_seen[6]_i_6/O
                         net (fo=1, estimated)        0.501     0.973    mic_1/total_bits_seen[6]_i_6_n_0
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.124     1.097 f  mic_1/total_bits_seen[6]_i_4/O
                         net (fo=8, estimated)        0.606     1.703    mic_1/total_bits_seen[6]_i_4_n_0
    SLICE_X1Y63          LUT4 (Prop_lut4_I1_O)        0.149     1.852 r  mic_1/build_up_audio[63]_i_1/O
                         net (fo=64, estimated)       1.153     3.005    mic_1/build_up_audio[63]_i_1_n_0
    SLICE_X6Y72          FDRE                                         r  mic_1/build_up_audio_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                     10.173    10.173 r  
    N15                                               0.000    10.173 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.173    macw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.543 r  macw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    12.715    macw/clk_in_audio_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     5.436 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583     7.019    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.110 r  macw/clkout1_buf/O
                         net (fo=291, estimated)      1.489     8.599    mic_1/clk_out
    SLICE_X6Y72          FDRE                                         r  mic_1/build_up_audio_reg[34]/C
                         clock pessimism              0.554     9.152    
                         clock uncertainty           -0.107     9.045    
    SLICE_X6Y72          FDRE (Setup_fdre_C_R)       -0.732     8.313    mic_1/build_up_audio_reg[34]
  -------------------------------------------------------------------
                         required time                          8.313    
                         arrival time                          -3.005    
  -------------------------------------------------------------------
                         slack                                  5.308    




