# ğŸ“Œ Verilog Verification Automation Tool

![GitHub repo size](https://img.shields.io/github/repo-size/goeun-oh/Verilog-verification-automation-tool)
![GitHub last commit](https://img.shields.io/github/last-commit/goeun-oh/Verilog-verification-automation-tool)
![GitHub contributors](https://img.shields.io/github/contributors/goeun-oh/Verilog-verification-automation-tool)

## ğŸ“– ì†Œê°œ
Verilog ê¸°ë°˜ì˜ n-bit Full Adder ëª¨ë“ˆê³¼ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ìë™ìœ¼ë¡œ ìƒì„±í•˜ê³  ê²€ì¦í•˜ëŠ” Python ê¸°ë°˜ì˜ ìë™í™” ë„êµ¬ì…ë‹ˆë‹¤.  
Pythonì—ì„œ ìˆ˜í–‰í•œ Full Adder ì—°ì‚° ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ê²€ì¦í•˜ëŠ” ìë™í™”ëœ ê²€ì¦ ì‹œìŠ¤í…œì„ ì œê³µí•©ë‹ˆë‹¤.  
ë³¸ í”„ë¡œì íŠ¸ëŠ” ì„¤ê³„ìê°€ ë³´ë‹¤ íš¨ìœ¨ì ìœ¼ë¡œ Verilog í•˜ë“œì›¨ì–´ ëª¨ë“ˆì„ ê°œë°œí•˜ê³  ê²€ì¦í•  ìˆ˜ ìˆë„ë¡ ì§€ì›í•˜ëŠ” ê²ƒì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.
<br>

## ğŸ¯ ëª©ì 
ë””ì§€í„¸ íšŒë¡œ ì„¤ê³„ì—ì„œ ë†’ì€ ë¹„íŠ¸ìˆ˜(n-bit) ì—°ì‚°ì„ í¬í•¨í•˜ëŠ” ëª¨ë“ˆì˜ ê²€ì¦ ê³¼ì •ì€ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ë¥¼ ìˆ˜ë™ìœ¼ë¡œ ì‘ì„±í•´ì•¼ í•˜ëŠ” ë²ˆê±°ë¡œì›€ì´ ì¡´ì¬í•©ë‹ˆë‹¤.  
íŠ¹íˆ n-bit ì—°ì‚°ì˜ ê²½ìš° ê°€ëŠ¥í•œ ì…ë ¥ ì¡°í•©ì´ ê¸°í•˜ê¸‰ìˆ˜ì ìœ¼ë¡œ ì¦ê°€í•˜ì—¬, ì™„ì „í•œ ê²€ì¦ì„ ìœ„í•´ì„œëŠ” ë°©ëŒ€í•œ ì–‘ì˜ í…ŒìŠ¤íŠ¸ ì¼€ì´ìŠ¤ê°€ í•„ìš”í•©ë‹ˆë‹¤.  
ë³¸ í”„ë¡œì íŠ¸ëŠ” Verilog ëª¨ë“ˆ ê²€ì¦ì„ ìë™í™”í•˜ì—¬ ì´ëŸ¬í•œ ë¬¸ì œë¥¼ í•´ê²°í•˜ë©°, ì„¤ê³„ìì˜ ìˆ˜ì‘ì—…ì„ ìµœì†Œí™”í•˜ë©´ì„œë„ ì‹ ë¢°ë„ ë†’ì€ ê²€ì¦ì„ ìˆ˜í–‰í•  ìˆ˜ ìˆë„ë¡ ì§€ì›í•©ë‹ˆë‹¤.
<br>

## ğŸ”§ ì£¼ìš” ê¸°ëŠ¥
### âœ… **n-bit Full Adder ì„¤ê³„ ìë™í™”**
Pythonì„ ì´ìš©í•˜ì—¬ Verilog ê¸°ë°˜ì˜ n-bit Full Adder ëª¨ë“ˆ ë° í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ìë™ìœ¼ë¡œ ìƒì„±  
- **[1-bit Adder](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/adder.md)**
- **[n-bit Adder](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/adder_nbit.md)**
- **[testbench](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/adder_tb.md)**
- **[ëª¨ë“ˆ/í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ì„¤ê³„ ìë™í™”](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/Automating_n-bit_Full_Adder_Design.md)**
<br>

### âœ… **Verilog ì‹œë®¬ë ˆì´ì…˜ ìë™í™”**
Linux í™˜ê²½ ë° GitHub Actionsë¥¼ í™œìš©í•œ Verilog ëª¨ë“ˆ ìë™ ê²€ì¦<br>
<br>

### âœ… **ëœë¤ ë° ì—£ì§€ ì¼€ì´ìŠ¤ ì…ë ¥ ìë™ ìƒì„±**
n-bit ì—°ì‚°ì—ì„œ ë°œìƒí•  ìˆ˜ ìˆëŠ” ë‹¤ì–‘í•œ ì…ë ¥ ì¡°í•©(ëœë¤ ê°’, ì—£ì§€ ì¼€ì´ìŠ¤)ì„ ìë™ìœ¼ë¡œ ìƒì„±í•˜ì—¬ í…ŒìŠ¤íŠ¸ ì»¤ë²„ë¦¬ì§€ í–¥ìƒ  
- **[Random Testcase ìƒì„±](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/gen_testcase.md)**
- **[Edge case ê³ ë ¤ ê³„ê¸°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/edge_testing.md)**
- **[Edge Testcase ìƒì„±](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/edge_case.md)**
<br>

### âœ… **ëª¨ë“ˆ êµì°¨ ê²€ì¦**
Pythonì—ì„œ ì—°ì‚°í•œ ê²°ê³¼ì™€ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ë¥¼ ë¹„êµí•˜ì—¬ ì •í™•ì„±ì„ ê²€ì¦<br>
- **[êµì°¨ ê²€ì¦](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/comparison.md)**
<br>

### âœ… **CI/CD ê¸°ë°˜ ì§€ì†ì  ê²€ì¦ ì§€ì›**
GitHub Actionsë¥¼ í™œìš©í•œ ìë™ ê²€ì¦ íŒŒì´í”„ë¼ì¸ êµ¬ì¶•<br>
- **[GitHub Actions](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/yml.md)**
<br>

## ğŸš€ ì°¨ë³„ì 
âœ” **ì™„ì „ ìë™í™”ëœ ê²€ì¦ í”„ë¡œì„¸ìŠ¤**<br>
í…ŒìŠ¤íŠ¸ ì…ë ¥ ìƒì„±ë¶€í„° ì‹œë®¬ë ˆì´ì…˜, ê²°ê³¼ ê²€ì¦ê¹Œì§€ ëª¨ë“  ê³¼ì •ì„ ìë™í™”í•˜ì—¬ ì„¤ê³„ìì˜ ê²€ì¦ ë¶€ë‹´ì„ ìµœì†Œí™”<br>

âœ” **Pythonê³¼ Verilogì˜ êµì°¨ ê²€ì¦ ì‹œìŠ¤í…œ**<br>
Pythonì—ì„œ ì§ì ‘ Full Adder ì—°ì‚°ì„ ìˆ˜í–‰í•˜ê³ , ì´ë¥¼ Verilog ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ì™€ ë¹„êµí•˜ì—¬ ì„¤ê³„ ì˜¤ë¥˜ë¥¼ ì‹ ì†í•˜ê²Œ íƒì§€<br>

âœ” **CI/CD ì ìš©ìœ¼ë¡œ ì§€ì†ì  ê²€ì¦ ê°€ëŠ¥**<br>
GitHub Actionsë¥¼ í™œìš©í•œ ìë™í™”ëœ ê²€ì¦ í™˜ê²½ì„ ì œê³µí•˜ì—¬ ì½”ë“œ ë³€ê²½ ì‹œ ì¦‰ê°ì ì¸ í…ŒìŠ¤íŠ¸ ë° ê²€ì¦ ìˆ˜í–‰<br>

âœ” **í™•ì¥ì„± ë†’ì€ êµ¬ì¡°**<br>
n-bit Full Adderë¿ë§Œ ì•„ë‹ˆë¼, í–¥í›„ ë‹¤ì–‘í•œ ë””ì§€í„¸ íšŒë¡œ ëª¨ë“ˆ ê²€ì¦ìœ¼ë¡œ í™•ì¥ ê°€ëŠ¥<br>
<br>
<br>
## ğŸ“‚ íŒŒì¼ êµ¬ì¡° ë° ì‹¤í–‰íë¦„
- **[íŒŒì¼ êµ¬ì¡°](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/file_structure.md)**
- **[ì‹¤í–‰ íë¦„](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/flow.md)**
<br>
  
## ğŸš€ íŠ¸ëŸ¬ë¸”ìŠˆíŒ…
**[1ï¸âƒ£ n-bit ê°€ì‚°ê¸° ëª¨ë“ˆ ìë™ ìƒì„±](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/trouble_shooting/Nbit_Adder_Debugging.md)** <br>
**[2ï¸âƒ£ verilog ì»´íŒŒì¼ ë¬¸ì œ](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/trouble_shooting/pyverilog_limitation.md)**  
**[3ï¸âƒ£ ê²€ì¦ ì‹ ë¢°ë„ ë¬¸ì œ](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/trouble_shooting/RandomTesting_limitation.md)** <br>
<br>

## ğŸ—ï¸ íŒ€ì› ì†Œê°œ ë° ì—­í• 
**[íŒ€ì› ì†Œê°œ](https://github.com/goeun-oh/Verilog-verification-automation-tool/blob/main/explain/division_role.md)**


<br>



