// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "fft_stage_126.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic fft_stage_126::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic fft_stage_126::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> fft_stage_126::ap_ST_fsm_state1 = "1";
const sc_lv<3> fft_stage_126::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> fft_stage_126::ap_ST_fsm_state4 = "100";
const sc_lv<32> fft_stage_126::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool fft_stage_126::ap_const_boolean_1 = true;
const sc_lv<32> fft_stage_126::ap_const_lv32_1 = "1";
const bool fft_stage_126::ap_const_boolean_0 = false;
const sc_lv<1> fft_stage_126::ap_const_lv1_0 = "0";
const sc_lv<1> fft_stage_126::ap_const_lv1_1 = "1";
const sc_lv<10> fft_stage_126::ap_const_lv10_0 = "0000000000";
const sc_lv<10> fft_stage_126::ap_const_lv10_200 = "1000000000";
const sc_lv<10> fft_stage_126::ap_const_lv10_1 = "1";
const sc_lv<32> fft_stage_126::ap_const_lv32_2 = "10";

fft_stage_126::fft_stage_126(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_Out_I_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln58_reg_226 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_I_1_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln60_reg_242 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_I_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_I_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_I_1_V_d0);
    sensitive << ( X_I_0_V_q0 );
    sensitive << ( X_I_0_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_I_1_V_d1);
    sensitive << ( X_I_0_V_q0 );
    sensitive << ( X_I_0_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_I_1_V_we0);
    sensitive << ( icmp_ln50_reg_217 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_I_1_V_we1);
    sensitive << ( icmp_ln50_reg_217 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_R_1_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln58_reg_226 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_R_1_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln60_reg_242 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_R_1_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_R_1_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_R_1_V_d0);
    sensitive << ( X_R_0_V_q0 );
    sensitive << ( X_R_0_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_R_1_V_d1);
    sensitive << ( X_R_0_V_q0 );
    sensitive << ( X_R_0_V_q1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_Out_R_1_V_we0);
    sensitive << ( icmp_ln50_reg_217 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_Out_R_1_V_we1);
    sensitive << ( icmp_ln50_reg_217 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_X_I_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln58_fu_177_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_I_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_183_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_I_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_X_I_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_X_R_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln58_fu_177_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_R_0_V_address1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln60_fu_183_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_X_R_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_X_R_0_V_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln50_fu_153_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_i_fu_165_p2);
    sensitive << ( t_0_reg_142 );

    SC_METHOD(thread_i_lower_fu_171_p2);
    sensitive << ( i_fu_165_p2 );

    SC_METHOD(thread_icmp_ln50_fu_153_p2);
    sensitive << ( t_0_reg_142 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_t_fu_159_p2);
    sensitive << ( t_0_reg_142 );

    SC_METHOD(thread_zext_ln58_fu_177_p1);
    sensitive << ( i_lower_fu_171_p2 );

    SC_METHOD(thread_zext_ln60_fu_183_p1);
    sensitive << ( i_fu_165_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln50_fu_153_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );

    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "fft_stage_126_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, X_R_0_V_address0, "(port)X_R_0_V_address0");
    sc_trace(mVcdFile, X_R_0_V_ce0, "(port)X_R_0_V_ce0");
    sc_trace(mVcdFile, X_R_0_V_q0, "(port)X_R_0_V_q0");
    sc_trace(mVcdFile, X_R_0_V_address1, "(port)X_R_0_V_address1");
    sc_trace(mVcdFile, X_R_0_V_ce1, "(port)X_R_0_V_ce1");
    sc_trace(mVcdFile, X_R_0_V_q1, "(port)X_R_0_V_q1");
    sc_trace(mVcdFile, X_I_0_V_address0, "(port)X_I_0_V_address0");
    sc_trace(mVcdFile, X_I_0_V_ce0, "(port)X_I_0_V_ce0");
    sc_trace(mVcdFile, X_I_0_V_q0, "(port)X_I_0_V_q0");
    sc_trace(mVcdFile, X_I_0_V_address1, "(port)X_I_0_V_address1");
    sc_trace(mVcdFile, X_I_0_V_ce1, "(port)X_I_0_V_ce1");
    sc_trace(mVcdFile, X_I_0_V_q1, "(port)X_I_0_V_q1");
    sc_trace(mVcdFile, Out_R_1_V_address0, "(port)Out_R_1_V_address0");
    sc_trace(mVcdFile, Out_R_1_V_ce0, "(port)Out_R_1_V_ce0");
    sc_trace(mVcdFile, Out_R_1_V_we0, "(port)Out_R_1_V_we0");
    sc_trace(mVcdFile, Out_R_1_V_d0, "(port)Out_R_1_V_d0");
    sc_trace(mVcdFile, Out_R_1_V_address1, "(port)Out_R_1_V_address1");
    sc_trace(mVcdFile, Out_R_1_V_ce1, "(port)Out_R_1_V_ce1");
    sc_trace(mVcdFile, Out_R_1_V_we1, "(port)Out_R_1_V_we1");
    sc_trace(mVcdFile, Out_R_1_V_d1, "(port)Out_R_1_V_d1");
    sc_trace(mVcdFile, Out_I_1_V_address0, "(port)Out_I_1_V_address0");
    sc_trace(mVcdFile, Out_I_1_V_ce0, "(port)Out_I_1_V_ce0");
    sc_trace(mVcdFile, Out_I_1_V_we0, "(port)Out_I_1_V_we0");
    sc_trace(mVcdFile, Out_I_1_V_d0, "(port)Out_I_1_V_d0");
    sc_trace(mVcdFile, Out_I_1_V_address1, "(port)Out_I_1_V_address1");
    sc_trace(mVcdFile, Out_I_1_V_ce1, "(port)Out_I_1_V_ce1");
    sc_trace(mVcdFile, Out_I_1_V_we1, "(port)Out_I_1_V_we1");
    sc_trace(mVcdFile, Out_I_1_V_d1, "(port)Out_I_1_V_d1");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, t_0_reg_142, "t_0_reg_142");
    sc_trace(mVcdFile, icmp_ln50_fu_153_p2, "icmp_ln50_fu_153_p2");
    sc_trace(mVcdFile, icmp_ln50_reg_217, "icmp_ln50_reg_217");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, t_fu_159_p2, "t_fu_159_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, zext_ln58_fu_177_p1, "zext_ln58_fu_177_p1");
    sc_trace(mVcdFile, zext_ln58_reg_226, "zext_ln58_reg_226");
    sc_trace(mVcdFile, zext_ln60_fu_183_p1, "zext_ln60_fu_183_p1");
    sc_trace(mVcdFile, zext_ln60_reg_242, "zext_ln60_reg_242");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, i_fu_165_p2, "i_fu_165_p2");
    sc_trace(mVcdFile, i_lower_fu_171_p2, "i_lower_fu_171_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

fft_stage_126::~fft_stage_126() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void fft_stage_126::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
        } else if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter1 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln50_fu_153_p2.read(), ap_const_lv1_0))) {
        t_0_reg_142 = t_fu_159_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        t_0_reg_142 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln50_reg_217 = icmp_ln50_fu_153_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln50_fu_153_p2.read(), ap_const_lv1_0))) {
        zext_ln58_reg_226 = zext_ln58_fu_177_p1.read();
        zext_ln60_reg_242 = zext_ln60_fu_183_p1.read();
    }
}

void fft_stage_126::thread_Out_I_1_V_address0() {
    Out_I_1_V_address0 =  (sc_lv<10>) (zext_ln58_reg_226.read());
}

void fft_stage_126::thread_Out_I_1_V_address1() {
    Out_I_1_V_address1 =  (sc_lv<10>) (zext_ln60_reg_242.read());
}

void fft_stage_126::thread_Out_I_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        Out_I_1_V_ce0 = ap_const_logic_1;
    } else {
        Out_I_1_V_ce0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_I_1_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        Out_I_1_V_ce1 = ap_const_logic_1;
    } else {
        Out_I_1_V_ce1 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_I_1_V_d0() {
    Out_I_1_V_d0 = (!X_I_0_V_q1.read().is_01() || !X_I_0_V_q0.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_I_0_V_q1.read()) - sc_biguint<22>(X_I_0_V_q0.read()));
}

void fft_stage_126::thread_Out_I_1_V_d1() {
    Out_I_1_V_d1 = (!X_I_0_V_q1.read().is_01() || !X_I_0_V_q0.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_I_0_V_q1.read()) + sc_biguint<22>(X_I_0_V_q0.read()));
}

void fft_stage_126::thread_Out_I_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln50_reg_217.read(), ap_const_lv1_0))) {
        Out_I_1_V_we0 = ap_const_logic_1;
    } else {
        Out_I_1_V_we0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_I_1_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln50_reg_217.read(), ap_const_lv1_0))) {
        Out_I_1_V_we1 = ap_const_logic_1;
    } else {
        Out_I_1_V_we1 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_R_1_V_address0() {
    Out_R_1_V_address0 =  (sc_lv<10>) (zext_ln58_reg_226.read());
}

void fft_stage_126::thread_Out_R_1_V_address1() {
    Out_R_1_V_address1 =  (sc_lv<10>) (zext_ln60_reg_242.read());
}

void fft_stage_126::thread_Out_R_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        Out_R_1_V_ce0 = ap_const_logic_1;
    } else {
        Out_R_1_V_ce0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_R_1_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        Out_R_1_V_ce1 = ap_const_logic_1;
    } else {
        Out_R_1_V_ce1 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_R_1_V_d0() {
    Out_R_1_V_d0 = (!X_R_0_V_q1.read().is_01() || !X_R_0_V_q0.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_R_0_V_q1.read()) - sc_biguint<22>(X_R_0_V_q0.read()));
}

void fft_stage_126::thread_Out_R_1_V_d1() {
    Out_R_1_V_d1 = (!X_R_0_V_q1.read().is_01() || !X_R_0_V_q0.read().is_01())? sc_lv<22>(): (sc_biguint<22>(X_R_0_V_q1.read()) + sc_biguint<22>(X_R_0_V_q0.read()));
}

void fft_stage_126::thread_Out_R_1_V_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln50_reg_217.read(), ap_const_lv1_0))) {
        Out_R_1_V_we0 = ap_const_logic_1;
    } else {
        Out_R_1_V_we0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_Out_R_1_V_we1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln50_reg_217.read(), ap_const_lv1_0))) {
        Out_R_1_V_we1 = ap_const_logic_1;
    } else {
        Out_R_1_V_we1 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_X_I_0_V_address0() {
    X_I_0_V_address0 =  (sc_lv<10>) (zext_ln58_fu_177_p1.read());
}

void fft_stage_126::thread_X_I_0_V_address1() {
    X_I_0_V_address1 =  (sc_lv<10>) (zext_ln60_fu_183_p1.read());
}

void fft_stage_126::thread_X_I_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        X_I_0_V_ce0 = ap_const_logic_1;
    } else {
        X_I_0_V_ce0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_X_I_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        X_I_0_V_ce1 = ap_const_logic_1;
    } else {
        X_I_0_V_ce1 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_X_R_0_V_address0() {
    X_R_0_V_address0 =  (sc_lv<10>) (zext_ln58_fu_177_p1.read());
}

void fft_stage_126::thread_X_R_0_V_address1() {
    X_R_0_V_address1 =  (sc_lv<10>) (zext_ln60_fu_183_p1.read());
}

void fft_stage_126::thread_X_R_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        X_R_0_V_ce0 = ap_const_logic_1;
    } else {
        X_R_0_V_ce0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_X_R_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        X_R_0_V_ce1 = ap_const_logic_1;
    } else {
        X_R_0_V_ce1 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void fft_stage_126::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void fft_stage_126::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[2];
}

void fft_stage_126::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage_126::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage_126::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage_126::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void fft_stage_126::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage_126::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void fft_stage_126::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln50_fu_153_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void fft_stage_126::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void fft_stage_126::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void fft_stage_126::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void fft_stage_126::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void fft_stage_126::thread_i_fu_165_p2() {
    i_fu_165_p2 = (!ap_const_lv10_1.is_01())? sc_lv<10>(): t_0_reg_142.read() << (unsigned short)ap_const_lv10_1.to_uint();
}

void fft_stage_126::thread_i_lower_fu_171_p2() {
    i_lower_fu_171_p2 = (i_fu_165_p2.read() | ap_const_lv10_1);
}

void fft_stage_126::thread_icmp_ln50_fu_153_p2() {
    icmp_ln50_fu_153_p2 = (!t_0_reg_142.read().is_01() || !ap_const_lv10_200.is_01())? sc_lv<1>(): sc_lv<1>(t_0_reg_142.read() == ap_const_lv10_200);
}

void fft_stage_126::thread_t_fu_159_p2() {
    t_fu_159_p2 = (!t_0_reg_142.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(t_0_reg_142.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void fft_stage_126::thread_zext_ln58_fu_177_p1() {
    zext_ln58_fu_177_p1 = esl_zext<64,10>(i_lower_fu_171_p2.read());
}

void fft_stage_126::thread_zext_ln60_fu_183_p1() {
    zext_ln60_fu_183_p1 = esl_zext<64,10>(i_fu_165_p2.read());
}

void fft_stage_126::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln50_fu_153_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln50_fu_153_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state4;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

