# Project directories
VSRCDIR := ./vsrc
CSRCDIR := ./csrc
CSRC := $(wildcard ./csrc/*.cpp)
VSRC := $(wildcard ./vsrc/*.v)

all:
	@echo "Write this Makefile by your self."

sim:
	$(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
	bear -- verilator --cc --exe --build --trace -j 0 -Wall $(VSRC)/top.v $(CSRC)/main.v

include ../Makefile
