<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/MCTargetDesc/RISCVBaseInfo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;17.0.0rc</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li><li class="navelem"><a class="el" href="dir_72076151150f9c89e8fe93bb4df5dbe1.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">RISCVBaseInfo.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCVMCTargetDesc_8h_source.html">MCTargetDesc/RISCVMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APFloat_8h_source.html">llvm/ADT/APFloat.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="APInt_8h_source.html">llvm/ADT/APInt.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="StringSwitch_8h_source.html">llvm/ADT/StringSwitch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCInstrDesc_8h_source.html">llvm/MC/MCInstrDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVISAInfo_8h_source.html">llvm/Support/RISCVISAInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SubtargetFeature_8h_source.html">llvm/TargetParser/SubtargetFeature.h</a>&quot;</code><br />
<code>#include &quot;RISCVGenSearchableTables.inc&quot;</code><br />
</div>
<p><a href="RISCVBaseInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVSysReg_1_1SysReg.html">llvm::RISCVSysReg::SysReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVSysReg_1_1SiFiveReg.html">llvm::RISCVSysReg::SiFiveReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1RISCVInsnOpcode_1_1RISCVOpcode.html">llvm::RISCVInsnOpcode::RISCVOpcode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVII" id="r_namespacellvm_1_1RISCVII"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html">llvm::RISCVII</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVOp" id="r_namespacellvm_1_1RISCVOp"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVOp.html">llvm::RISCVOp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVFenceField" id="r_namespacellvm_1_1RISCVFenceField"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFenceField.html">llvm::RISCVFenceField</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVFPRndMode" id="r_namespacellvm_1_1RISCVFPRndMode"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFPRndMode.html">llvm::RISCVFPRndMode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVLoadFPImm" id="r_namespacellvm_1_1RISCVLoadFPImm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVLoadFPImm.html">llvm::RISCVLoadFPImm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVSysReg" id="r_namespacellvm_1_1RISCVSysReg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVSysReg.html">llvm::RISCVSysReg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVInsnOpcode" id="r_namespacellvm_1_1RISCVInsnOpcode"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVInsnOpcode.html">llvm::RISCVInsnOpcode</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVABI" id="r_namespacellvm_1_1RISCVABI"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVABI.html">llvm::RISCVABI</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVFeatures" id="r_namespacellvm_1_1RISCVFeatures"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFeatures.html">llvm::RISCVFeatures</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVVType" id="r_namespacellvm_1_1RISCVVType"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html">llvm::RISCVVType</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVRVC" id="r_namespacellvm_1_1RISCVRVC"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVRVC.html">llvm::RISCVRVC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1RISCVZC" id="r_namespacellvm_1_1RISCVZC"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html">llvm::RISCVZC</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4f2b458ce41b8ae38887b93c76a26856" id="r_a4f2b458ce41b8ae38887b93c76a26856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4f2b458ce41b8ae38887b93c76a26856">GET_SysRegsList_DECL</a></td></tr>
<tr class="separator:a4f2b458ce41b8ae38887b93c76a26856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ba85ee45ce5ae2dae32513de261c2c" id="r_a92ba85ee45ce5ae2dae32513de261c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a92ba85ee45ce5ae2dae32513de261c2c">GET_SiFiveRegsList_DECL</a></td></tr>
<tr class="separator:a92ba85ee45ce5ae2dae32513de261c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc32589da0b5588811f8701abfd8b065" id="r_adc32589da0b5588811f8701abfd8b065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adc32589da0b5588811f8701abfd8b065">GET_RISCVOpcodesList_DECL</a></td></tr>
<tr class="separator:adc32589da0b5588811f8701abfd8b065"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a9773946e3c7f55a1aba9c6f92205b3af" id="r_a9773946e3c7f55a1aba9c6f92205b3af"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa5afcab7a968a0c20c0039b3a82fffef3">llvm::RISCVII::InstFormatPseudo</a> = 0
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afae6709c2fc01e2fc680da6695e68d2d3f">llvm::RISCVII::InstFormatR</a> = 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa5c53509a4232ac9341a7f35b497b9dcf">llvm::RISCVII::InstFormatR4</a> = 2
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa46b70cca748a3756c44a134ee2ecf207">llvm::RISCVII::InstFormatI</a> = 3
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa2be0b30da2b9552e5e242d04c89d54e3">llvm::RISCVII::InstFormatS</a> = 4
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afab75729e10c92b52d7b02f3bc3f0a0dc0">llvm::RISCVII::InstFormatB</a> = 5
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afaa56a1539133b8a965c5a08a6704b1c88">llvm::RISCVII::InstFormatU</a> = 6
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa362305b12b71a0801a40ff9a48435e78">llvm::RISCVII::InstFormatJ</a> = 7
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afac91ebabacdf99fbcf24ca5fecf0507cf">llvm::RISCVII::InstFormatCR</a> = 8
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afaf776d81a29849c33c580a415420b6962">llvm::RISCVII::InstFormatCI</a> = 9
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afad95578673cdb93c6e9cd7943007686e3">llvm::RISCVII::InstFormatCSS</a> = 10
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afaac9e08ef1d4f84e045d4d3ded96b41c0">llvm::RISCVII::InstFormatCIW</a> = 11
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa49a67b8703293d296568b8c715b794ff">llvm::RISCVII::InstFormatCL</a> = 12
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa0066c1720d10b1c43577981fc773b236">llvm::RISCVII::InstFormatCS</a> = 13
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afabb676e4b7e8d3bf3ee2093ba15be5839">llvm::RISCVII::InstFormatCA</a> = 14
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa1fa709b805667423a5c0967763263bb6">llvm::RISCVII::InstFormatCB</a> = 15
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa7e4cb41f015ce8adf3d41f682c3960dc">llvm::RISCVII::InstFormatCJ</a> = 16
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa377634dd2f17266340df8b3180425d75">llvm::RISCVII::InstFormatCU</a> = 17
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa283cb67031b8d8b592132758ed36ddf2">llvm::RISCVII::InstFormatCLB</a> = 18
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa991de6fac9758a6b9cae6c4b38645944">llvm::RISCVII::InstFormatCLH</a> = 19
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa797ee9838d18ab264c3a9b9170c32887">llvm::RISCVII::InstFormatCSB</a> = 20
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afaf3726025f3f1195553bd5a50617dca45">llvm::RISCVII::InstFormatCSH</a> = 21
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afac86f2ca28b3a5a8a1f77d8a57a279cc5">llvm::RISCVII::InstFormatOther</a> = 22
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afae721e7be38fa7ab2706d73f957a3e65f">llvm::RISCVII::InstFormatMask</a> = 31
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa388654b5f290338bf397032b42af0e45">llvm::RISCVII::InstFormatShift</a> = 0
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa4d653c48136a110a575d9e60d5f266dc">llvm::RISCVII::ConstraintShift</a> = InstFormatShift + 5
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afad9ce60541e26facd75b00db30ded86bf">llvm::RISCVII::VS2Constraint</a> = 0b001 &lt;&lt; ConstraintShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa3ebc8995713b9458efbd36af1304ac33">llvm::RISCVII::VS1Constraint</a> = 0b010 &lt;&lt; ConstraintShift
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa0f734b25622d6804be639b9c2ef89269">llvm::RISCVII::VMConstraint</a> = 0b100 &lt;&lt; ConstraintShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa95c50b06d70f9b3d8854209b20c38a8b">llvm::RISCVII::ConstraintMask</a> = 0b111 &lt;&lt; ConstraintShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa62f5f1dd6e622c3ae7848f1e1dba1f4f">llvm::RISCVII::VLMulShift</a> = ConstraintShift + 3
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa0645325d828ec8e58e2ee11962f141db">llvm::RISCVII::VLMulMask</a> = 0b111 &lt;&lt; VLMulShift
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afade57ae4e99cf62f5db805eb59e79eed3">llvm::RISCVII::ForceTailAgnosticShift</a> = VLMulShift + 3
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afaf62056a9fc93e34ef3f6653c4c04d7b6">llvm::RISCVII::ForceTailAgnosticMask</a> = 1 &lt;&lt; ForceTailAgnosticShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa0e8f42a1221586f4170c0c7a84021dc5">llvm::RISCVII::IsTiedPseudoShift</a> = ForceTailAgnosticShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afacf9f4ba11a5068c662f9ad51e3145c94">llvm::RISCVII::IsTiedPseudoMask</a> = 1 &lt;&lt; IsTiedPseudoShift
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa14415fd365a302d4de280e3095bbfaaa">llvm::RISCVII::HasSEWOpShift</a> = IsTiedPseudoShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa75524ac72c0e20b09420e317d8b3026a">llvm::RISCVII::HasSEWOpMask</a> = 1 &lt;&lt; HasSEWOpShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa602b8acd872cfd2121f1b453646824c3">llvm::RISCVII::HasVLOpShift</a> = HasSEWOpShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa6b9cdaa1da0a14ea4b918e7fafeb34f7">llvm::RISCVII::HasVLOpMask</a> = 1 &lt;&lt; HasVLOpShift
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa3843140611a2b0171ddd653f820d3c57">llvm::RISCVII::HasVecPolicyOpShift</a> = HasVLOpShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afac37d63db8bf172f3bb2c529041f6c404">llvm::RISCVII::HasVecPolicyOpMask</a> = 1 &lt;&lt; HasVecPolicyOpShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa3872b6c2c8f1dee96f4ff0783fb6b36d">llvm::RISCVII::IsRVVWideningReductionShift</a> = HasVecPolicyOpShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa6cc1a8b7c44c8f452bcd08009f9c364e">llvm::RISCVII::IsRVVWideningReductionMask</a> = 1 &lt;&lt; IsRVVWideningReductionShift
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afadcccb683e2004f2fe96ff534ef572759">llvm::RISCVII::UsesMaskPolicyShift</a> = IsRVVWideningReductionShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa2b2b3b66ca924d4ece92e6f541ada773">llvm::RISCVII::UsesMaskPolicyMask</a> = 1 &lt;&lt; UsesMaskPolicyShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afae1c0dd39dfcecfebf4e994c2c90081d4">llvm::RISCVII::IsSignExtendingOpWShift</a> = UsesMaskPolicyShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa5370d91f40b7074423579512f7f14af5">llvm::RISCVII::IsSignExtendingOpWMask</a> = 1ULL &lt;&lt; IsSignExtendingOpWShift
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa93cb541a278d3e71c11e0255064afd35">llvm::RISCVII::HasRoundModeOpShift</a> = IsSignExtendingOpWShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afac473d7821faf07eb28793c09799e4354">llvm::RISCVII::HasRoundModeOpMask</a> = 1 &lt;&lt; HasRoundModeOpShift
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afaaf13f4b68d07d4c69bf03996a5143d42">llvm::RISCVII::UsesVXRMShift</a> = HasRoundModeOpShift + 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a9773946e3c7f55a1aba9c6f92205b3afa2e387e4e3721f27150b8babf6f9d8df5">llvm::RISCVII::UsesVXRMMask</a> = 1 &lt;&lt; UsesVXRMShift
<br />
 }</td></tr>
<tr class="separator:a9773946e3c7f55a1aba9c6f92205b3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab335a6694bd42d4d2f807ec281af1e1c" id="r_ab335a6694bd42d4d2f807ec281af1e1c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">llvm::RISCVII::VLMUL</a> : uint8_t { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca1fc4732c22ad534f1cec77512aa4c451">llvm::RISCVII::LMUL_1</a> = 0
, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1cafc3cf026a9a458e993d77f9d723cffe7">llvm::RISCVII::LMUL_2</a>
, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca81b84a0b11f1c29695dbf7765f8ceaa7">llvm::RISCVII::LMUL_4</a>
, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1cae7fe853f54d8e8aaf63568ed61da11e0">llvm::RISCVII::LMUL_8</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca2d6714f02f06560c3f5671e12e90d0bb">llvm::RISCVII::LMUL_RESERVED</a>
, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1ca61d90764106d2ac6346f4bc1ae1bd3fd">llvm::RISCVII::LMUL_F8</a>
, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1caea5ed9248acd465f986c64e15db529e5">llvm::RISCVII::LMUL_F4</a>
, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1caf5395daef0a34ae8d78919a587eee448">llvm::RISCVII::LMUL_F2</a>
<br />
 }</td></tr>
<tr class="separator:ab335a6694bd42d4d2f807ec281af1e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2293eccdf608e085fb8ac28db7b23900" id="r_a2293eccdf608e085fb8ac28db7b23900"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a5a0c4ebefcded6cec1dc493b5fcaf91c">llvm::RISCVII::TAIL_UNDISTURBED_MASK_UNDISTURBED</a> = 0
, <a class="el" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900abdc0a80d5e4b58676f861ffaa296bd1b">llvm::RISCVII::TAIL_AGNOSTIC</a> = 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a2293eccdf608e085fb8ac28db7b23900a1d96428e9ed63333f145e92079ab267d">llvm::RISCVII::MASK_AGNOSTIC</a> = 2
 }</td></tr>
<tr class="separator:a2293eccdf608e085fb8ac28db7b23900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0434dec5262f139465dac29cfff65c48" id="r_a0434dec5262f139465dac29cfff65c48"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a46cb12a82b20834632896cf7d39a74ee">llvm::RISCVII::MO_None</a> = 0
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a5c3971e24b86ff0172b94caf1cdae609">llvm::RISCVII::MO_CALL</a> = 1
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a6b64eac05d3bc3529543766a56d4b9a4">llvm::RISCVII::MO_PLT</a> = 2
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48af86137b2ce51cd877b329efd691375e4">llvm::RISCVII::MO_LO</a> = 3
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48ae4723860788b05182a95427d44b40beb">llvm::RISCVII::MO_HI</a> = 4
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a4df61c725b8277557e89407b7276197f">llvm::RISCVII::MO_PCREL_LO</a> = 5
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a48e6dd53f1fe18894e54b247172b1080">llvm::RISCVII::MO_PCREL_HI</a> = 6
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48aa2a1abfb3c0e021a6bb289ab34cda0eb">llvm::RISCVII::MO_GOT_HI</a> = 7
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48ada8456db599116079f21a0c7cd4803a3">llvm::RISCVII::MO_TPREL_LO</a> = 8
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a578b9893069058852e212bc06bdbb6f0">llvm::RISCVII::MO_TPREL_HI</a> = 9
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48afe1523507536407f4e68e020cb1a8a4e">llvm::RISCVII::MO_TPREL_ADD</a> = 10
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48aa252bd6ac43fc20cf53c51d0c5930713">llvm::RISCVII::MO_TLS_GOT_HI</a> = 11
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48ae945f0e9c4a00103c349b8b98740ce6b">llvm::RISCVII::MO_TLS_GD_HI</a> = 12
, <a class="el" href="namespacellvm_1_1RISCVII.html#a0434dec5262f139465dac29cfff65c48a97638f8693536305ff16c14276cc13df">llvm::RISCVII::MO_DIRECT_FLAG_MASK</a> = 15
<br />
 }</td></tr>
<tr class="separator:a0434dec5262f139465dac29cfff65c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197c4d1114fb917fac0dc1744172f9ce" id="r_a197c4d1114fb917fac0dc1744172f9ce"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ce">llvm::RISCVOp::OperandType</a> : unsigned { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea3ff6efde85807af813317be766ea9551">llvm::RISCVOp::OPERAND_FIRST_RISCV_IMM</a> = MCOI::OPERAND_FIRST_TARGET
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea1562292e5add692ff0829e678f739865">llvm::RISCVOp::OPERAND_UIMM1</a> = OPERAND_FIRST_RISCV_IMM
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceafd4cee3ab8669d61fc71d6a60a1680b3">llvm::RISCVOp::OPERAND_UIMM2</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea66542584f2145c86bf80a0887c5cdd63">llvm::RISCVOp::OPERAND_UIMM2_LSB0</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea11e90dac384d2eb23da2b939adf366c5">llvm::RISCVOp::OPERAND_UIMM3</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea186948149907e484e864ef25dc283fac">llvm::RISCVOp::OPERAND_UIMM4</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceaec2550ca566a41a44997005f7bf156cf">llvm::RISCVOp::OPERAND_UIMM5</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea47314ce23772996818e93ebceb19f7df">llvm::RISCVOp::OPERAND_UIMM6</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceafa9486c71079df186dc8826092a1361d">llvm::RISCVOp::OPERAND_UIMM7</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea7d72d631d00b79d9466807ace7eee72c">llvm::RISCVOp::OPERAND_UIMM7_LSB00</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cead65a6374741b77c79ae7e8c2ea2652bb">llvm::RISCVOp::OPERAND_UIMM8_LSB00</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea345b6ba3a765c7d9737263c349d5ab46">llvm::RISCVOp::OPERAND_UIMM8</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea14956341af1f1d58c7b32adb2b600f6e">llvm::RISCVOp::OPERAND_UIMM8_LSB000</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea8500b92a361637d8a0455f28733e7b9d">llvm::RISCVOp::OPERAND_UIMM8_GE32</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea8268729e5603e7325c18871475c9b90f">llvm::RISCVOp::OPERAND_UIMM9_LSB000</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceaa624cbaacf34f8da09c2a497c23feb02">llvm::RISCVOp::OPERAND_UIMM10_LSB00_NONZERO</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceab84a7ee66834e108f7aff7ed264a3653">llvm::RISCVOp::OPERAND_UIMM12</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea4d00abd02a7dc4f859c36e6614bd8814">llvm::RISCVOp::OPERAND_ZERO</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea235e6241367a2c7a2538a36337b33092">llvm::RISCVOp::OPERAND_SIMM5</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea0d6b5afa2f1bf4f31f350625d3e06a7c">llvm::RISCVOp::OPERAND_SIMM5_PLUS1</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea8afda83225269c68cc8d7c3bb17ff111">llvm::RISCVOp::OPERAND_SIMM6</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea584709273720399fb300bf3db40d586d">llvm::RISCVOp::OPERAND_SIMM6_NONZERO</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cead2f4fdc4a016edf2e5703c5e4c57c689">llvm::RISCVOp::OPERAND_SIMM10_LSB0000_NONZERO</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cead70e59382ef7ae79d423e0754aa32eae">llvm::RISCVOp::OPERAND_SIMM12</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea107c7db3a243b5d8cc1a31f45b5cd411">llvm::RISCVOp::OPERAND_SIMM12_LSB00000</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea466ba6f1df284bcaacfcc8a29539689c">llvm::RISCVOp::OPERAND_UIMM20</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea73a3c2d12a4837c231484f7ec1abbe98">llvm::RISCVOp::OPERAND_UIMMLOG2XLEN</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea0457b33205b9cb5eac17e0e538558605">llvm::RISCVOp::OPERAND_UIMMLOG2XLEN_NONZERO</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea4db158e80f8710efed328918005bc35b">llvm::RISCVOp::OPERAND_CLUI_IMM</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceae4a409e70dfe1084d180a2b24d778d31">llvm::RISCVOp::OPERAND_VTYPEI10</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea13db1806d50017277068356b507e4589">llvm::RISCVOp::OPERAND_VTYPEI11</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea049fc54505396e7452725a30c8f57e8d">llvm::RISCVOp::OPERAND_RVKRNUM</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceac3174d7c3cf71e17e1f54380d09d7bcc">llvm::RISCVOp::OPERAND_RVKRNUM_0_7</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceab7fbc78f118359b4405e35a8f2de2665">llvm::RISCVOp::OPERAND_RVKRNUM_1_10</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceae8de9a8500e46884df317fb3f9ae0add">llvm::RISCVOp::OPERAND_RVKRNUM_2_14</a>
, <a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9cea56f2d8495ffe6c5bd5a115e21f9d8b7c">llvm::RISCVOp::OPERAND_LAST_RISCV_IMM</a> = OPERAND_RVKRNUM_2_14
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVOp.html#a197c4d1114fb917fac0dc1744172f9ceac22e98c1a337c558bb21a4edd9479549">llvm::RISCVOp::OPERAND_AVL</a>
<br />
 }</td></tr>
<tr class="separator:a197c4d1114fb917fac0dc1744172f9ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147be9e9780c1e33363ea572d4c7b25f" id="r_a147be9e9780c1e33363ea572d4c7b25f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25f">llvm::RISCVFenceField::FenceField</a> { <a class="el" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa9e1cf6c9695d9fca0ec49caf7cb62a58">llvm::RISCVFenceField::I</a> = 8
, <a class="el" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a> = 4
, <a class="el" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1835091d83e0e052cd1a32c99b2be731">llvm::RISCVFenceField::R</a> = 2
, <a class="el" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa05c79fbfc58d9dd2851c467a1ef166bf">llvm::RISCVFenceField::W</a> = 1
 }</td></tr>
<tr class="separator:a147be9e9780c1e33363ea572d4c7b25f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9214a4f7f7322f485189dd3726776b76" id="r_a9214a4f7f7322f485189dd3726776b76"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">llvm::RISCVFPRndMode::RoundingMode</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76af4acf467b6b1c729666f8735cb3f61fb">llvm::RISCVFPRndMode::RNE</a> = 0
, <a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a5bdeddce1d5418fc8d89741d396541ad">llvm::RISCVFPRndMode::RTZ</a> = 1
, <a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a642e9fcb9dca2d17fb50315e8bb33b34">llvm::RISCVFPRndMode::RDN</a> = 2
, <a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a1175f7692ae965210e9b23087b4fa296">llvm::RISCVFPRndMode::RUP</a> = 3
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a8718680058d5a8fbbf26279e27976f10">llvm::RISCVFPRndMode::RMM</a> = 4
, <a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76a399e2c0b0a6d3a36cfcd4471d559bcf8">llvm::RISCVFPRndMode::DYN</a> = 7
, <a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76ab65ca7d0410de41623877434a3f1d45f">llvm::RISCVFPRndMode::Invalid</a>
<br />
 }</td></tr>
<tr class="separator:a9214a4f7f7322f485189dd3726776b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c6ee2d4e18ec16c570243cc285c7e9" id="r_a11c6ee2d4e18ec16c570243cc285c7e9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">llvm::RISCVABI::ABI</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f2e55f34742f82eeaa55cbd79d44c0e">llvm::RISCVABI::ABI_ILP32</a>
, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8bd020c98ec18f175789493ef90eb66a">llvm::RISCVABI::ABI_ILP32F</a>
, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a45fb6ea6c36157d00ae8a43dfedcc260">llvm::RISCVABI::ABI_ILP32D</a>
, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a9e062b1814798f2a29e2b28e74a36bc1">llvm::RISCVABI::ABI_ILP32E</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9ae72b691ee57f47810281dffc97cbde06">llvm::RISCVABI::ABI_LP64</a>
, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8a401ce2fcb2329054c1e93cc57cb91e">llvm::RISCVABI::ABI_LP64F</a>
, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9af5a5e31fdfed05fc333fd92b488670f8">llvm::RISCVABI::ABI_LP64D</a>
, <a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9adc7da95e1193beba354466672c1cdb38">llvm::RISCVABI::ABI_LP64E</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9a8f595b6bd8825688b9ac7939a949c829">llvm::RISCVABI::ABI_Unknown</a>
<br />
 }</td></tr>
<tr class="separator:a11c6ee2d4e18ec16c570243cc285c7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a828db3401ee4af8cdef6f92bf07c51c5" id="r_a828db3401ee4af8cdef6f92bf07c51c5"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5">llvm::RISCVZC::RLISTENCODE</a> { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5ae7ab1a212f15abd8348b30007f66c1af">llvm::RISCVZC::RA</a> = 4
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a8ed1eda3896fa43338e7d230a0a4993d">llvm::RISCVZC::RA_S0</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a187af652b39061ed41d0b62352661f32">llvm::RISCVZC::RA_S0_S1</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a31e3e9d613967296c388d36615f6f97d">llvm::RISCVZC::RA_S0_S2</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5aadd2972b9caac589722230f8a0e765eb">llvm::RISCVZC::RA_S0_S3</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5ac17ab07c26d45484136905fd4399b743">llvm::RISCVZC::RA_S0_S4</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a0171e14e615b8a32d8e0144f6857f4f3">llvm::RISCVZC::RA_S0_S5</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a43ef1bb5618a7dfec8447935265bc7a3">llvm::RISCVZC::RA_S0_S6</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a5fc8d3f95877d92dac0387673be112f4">llvm::RISCVZC::RA_S0_S7</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a3150087b02a06cf72986c42415be65d7">llvm::RISCVZC::RA_S0_S8</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a3b4cce13ba862cdd68e4ef5c7262745c">llvm::RISCVZC::RA_S0_S9</a>
, <a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a5ab1e5a9b1ba4f448389be88afcb5127">llvm::RISCVZC::RA_S0_S11</a>
, <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1RISCVZC.html#a828db3401ee4af8cdef6f92bf07c51c5a88c54d5a1b8d0b2add526cf7424fc165">llvm::RISCVZC::INVALID_RLIST</a>
<br />
 }</td></tr>
<tr class="separator:a828db3401ee4af8cdef6f92bf07c51c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a7d2868e2bfce3a05c68294f371804304" id="r_a7d2868e2bfce3a05c68294f371804304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a7d2868e2bfce3a05c68294f371804304">llvm::RISCVII::getFormat</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a7d2868e2bfce3a05c68294f371804304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dd086d89a22b8e83abd3e687cd13a35" id="r_a7dd086d89a22b8e83abd3e687cd13a35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">VLMUL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a7dd086d89a22b8e83abd3e687cd13a35">llvm::RISCVII::getLMul</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a7dd086d89a22b8e83abd3e687cd13a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f7616aee876ea307c715d2ef9fb041b" id="r_a6f7616aee876ea307c715d2ef9fb041b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a6f7616aee876ea307c715d2ef9fb041b">llvm::RISCVII::doesForceTailAgnostic</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a6f7616aee876ea307c715d2ef9fb041b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f5aa4a0ff198123f76f55f0670139a" id="r_a49f5aa4a0ff198123f76f55f0670139a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a49f5aa4a0ff198123f76f55f0670139a">llvm::RISCVII::isTiedPseudo</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a49f5aa4a0ff198123f76f55f0670139a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc858f8e35813be95df97504afd771ef" id="r_afc858f8e35813be95df97504afd771ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#afc858f8e35813be95df97504afd771ef">llvm::RISCVII::hasSEWOp</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:afc858f8e35813be95df97504afd771ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81c11c8178c6df7f55ef0557daa54765" id="r_a81c11c8178c6df7f55ef0557daa54765"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a81c11c8178c6df7f55ef0557daa54765">llvm::RISCVII::hasVLOp</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a81c11c8178c6df7f55ef0557daa54765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad330ee2b7583cf1bf0a79f69c23ce6fe" id="r_ad330ee2b7583cf1bf0a79f69c23ce6fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#ad330ee2b7583cf1bf0a79f69c23ce6fe">llvm::RISCVII::hasVecPolicyOp</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:ad330ee2b7583cf1bf0a79f69c23ce6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec590acd5a105a4b898d9dd2be57b6a7" id="r_aec590acd5a105a4b898d9dd2be57b6a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#aec590acd5a105a4b898d9dd2be57b6a7">llvm::RISCVII::isRVVWideningReduction</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:aec590acd5a105a4b898d9dd2be57b6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ff72740ddcb82d56986c52be173b39" id="r_a20ff72740ddcb82d56986c52be173b39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a20ff72740ddcb82d56986c52be173b39">llvm::RISCVII::usesMaskPolicy</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a20ff72740ddcb82d56986c52be173b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1654a9deec21b9a081a20a01833948" id="r_a2c1654a9deec21b9a081a20a01833948"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a2c1654a9deec21b9a081a20a01833948">llvm::RISCVII::hasRoundModeOp</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:a2c1654a9deec21b9a081a20a01833948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade62e974fc6f22836f2358cc1bfb3ba6" id="r_ade62e974fc6f22836f2358cc1bfb3ba6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#ade62e974fc6f22836f2358cc1bfb3ba6">llvm::RISCVII::usesVXRM</a> (<a class="el" href="classuint64__t.html">uint64_t</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:ade62e974fc6f22836f2358cc1bfb3ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dade6b6ad6e6c608f10e26590077f2a" id="r_a6dade6b6ad6e6c608f10e26590077f2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a6dade6b6ad6e6c608f10e26590077f2a">llvm::RISCVII::getVLOpNum</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="el" href="namespacellvm.html#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>)</td></tr>
<tr class="separator:a6dade6b6ad6e6c608f10e26590077f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9dfac3d961f5f889f2c6d38ce89685f" id="r_af9dfac3d961f5f889f2c6d38ce89685f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#af9dfac3d961f5f889f2c6d38ce89685f">llvm::RISCVII::getSEWOpNum</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="el" href="namespacellvm.html#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>)</td></tr>
<tr class="separator:af9dfac3d961f5f889f2c6d38ce89685f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013b8ce3e9ab333fcc61ee7a07c188eb" id="r_a013b8ce3e9ab333fcc61ee7a07c188eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#a013b8ce3e9ab333fcc61ee7a07c188eb">llvm::RISCVII::getVecPolicyOpNum</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="el" href="namespacellvm.html#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>)</td></tr>
<tr class="separator:a013b8ce3e9ab333fcc61ee7a07c188eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb8641ad912288a2a6c2e86c089b60a" id="r_afdb8641ad912288a2a6c2e86c089b60a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVII.html#afdb8641ad912288a2a6c2e86c089b60a">llvm::RISCVII::isFirstDefTiedToFirstUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="el" href="namespacellvm.html#a4de98a9acffcef5bb4b31862cb8c72ac">Desc</a>)</td></tr>
<tr class="separator:afdb8641ad912288a2a6c2e86c089b60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedc240e2d2ffbe260190289a8014707d" id="r_aedc240e2d2ffbe260190289a8014707d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#aedc240e2d2ffbe260190289a8014707d">llvm::RISCVFPRndMode::roundingModeToString</a> (<a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">RoundingMode</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RndMode</a>)</td></tr>
<tr class="separator:aedc240e2d2ffbe260190289a8014707d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572415830c007d4e57c1733fdc7007a8" id="r_a572415830c007d4e57c1733fdc7007a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a9214a4f7f7322f485189dd3726776b76">RoundingMode</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a572415830c007d4e57c1733fdc7007a8">llvm::RISCVFPRndMode::stringToRoundingMode</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Str)</td></tr>
<tr class="separator:a572415830c007d4e57c1733fdc7007a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4585a4281eeceb0ebb18437056cdfc85" id="r_a4585a4281eeceb0ebb18437056cdfc85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFPRndMode.html#a4585a4281eeceb0ebb18437056cdfc85">llvm::RISCVFPRndMode::isValidRoundingMode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="RegAllocEvictionAdvisor_8cpp.html#aef71c4b21823f236e70cc6d62375adcd">Mode</a>)</td></tr>
<tr class="separator:a4585a4281eeceb0ebb18437056cdfc85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac166c30cbcd4c3c3896916495fedebfd" id="r_ac166c30cbcd4c3c3896916495fedebfd"><td class="memItemLeft" align="right" valign="top">float&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVLoadFPImm.html#ac166c30cbcd4c3c3896916495fedebfd">llvm::RISCVLoadFPImm::getFPImm</a> (<a class="el" href="classunsigned.html">unsigned</a> Imm)</td></tr>
<tr class="separator:ac166c30cbcd4c3c3896916495fedebfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56787dd7342f7a3d1ba14262d29d1aab" id="r_a56787dd7342f7a3d1ba14262d29d1aab"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVLoadFPImm.html#a56787dd7342f7a3d1ba14262d29d1aab">llvm::RISCVLoadFPImm::getLoadFPImm</a> (<a class="el" href="classllvm_1_1APFloat.html">APFloat</a> FPImm)</td></tr>
<tr class="memdesc:a56787dd7342f7a3d1ba14262d29d1aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLoadFPImm - Return a 5-bit binary encoding of the floating-point immediate value.  <br /></td></tr>
<tr class="separator:a56787dd7342f7a3d1ba14262d29d1aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e75155ea06a5ad70d3a662be05e350" id="r_a28e75155ea06a5ad70d3a662be05e350"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">ABI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVABI.html#a28e75155ea06a5ad70d3a662be05e350">llvm::RISCVABI::computeTargetABI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> ABIName)</td></tr>
<tr class="separator:a28e75155ea06a5ad70d3a662be05e350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d139f36eb6a2d61dd1c79a4503ecb0" id="r_a16d139f36eb6a2d61dd1c79a4503ecb0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1RISCVABI.html#a11c6ee2d4e18ec16c570243cc285c7e9">ABI</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVABI.html#a16d139f36eb6a2d61dd1c79a4503ecb0">llvm::RISCVABI::getTargetABI</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> ABIName)</td></tr>
<tr class="separator:a16d139f36eb6a2d61dd1c79a4503ecb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c75dbf1bd34c20b6265e6af91a32a06" id="r_a3c75dbf1bd34c20b6265e6af91a32a06"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVABI.html#a3c75dbf1bd34c20b6265e6af91a32a06">llvm::RISCVABI::getBPReg</a> ()</td></tr>
<tr class="separator:a3c75dbf1bd34c20b6265e6af91a32a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7554ec1d1735879427a93276e4de1a38" id="r_a7554ec1d1735879427a93276e4de1a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVABI.html#a7554ec1d1735879427a93276e4de1a38">llvm::RISCVABI::getSCSPReg</a> ()</td></tr>
<tr class="separator:a7554ec1d1735879427a93276e4de1a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33bd43741ac5adb4b9a36f946b927cda" id="r_a33bd43741ac5adb4b9a36f946b927cda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFeatures.html#a33bd43741ac5adb4b9a36f946b927cda">llvm::RISCVFeatures::validate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits)</td></tr>
<tr class="separator:a33bd43741ac5adb4b9a36f946b927cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff18ccfe73c98dd2078d7523eb4db04" id="r_aeff18ccfe73c98dd2078d7523eb4db04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Expected.html">llvm::Expected</a>&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1RISCVISAInfo.html">RISCVISAInfo</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVFeatures.html#aeff18ccfe73c98dd2078d7523eb4db04">llvm::RISCVFeatures::parseFeatureBits</a> (<a class="el" href="classbool.html">bool</a> IsRV64, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1FeatureBitset.html">FeatureBitset</a> &amp;FeatureBits)</td></tr>
<tr class="separator:aeff18ccfe73c98dd2078d7523eb4db04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18a6c74ee58139536f65e458f1c4586" id="r_aa18a6c74ee58139536f65e458f1c4586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#aa18a6c74ee58139536f65e458f1c4586">llvm::RISCVVType::isValidSEW</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>)</td></tr>
<tr class="separator:aa18a6c74ee58139536f65e458f1c4586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657b16aac49c151c563e6f5785811803" id="r_a657b16aac49c151c563e6f5785811803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a657b16aac49c151c563e6f5785811803">llvm::RISCVVType::isValidLMUL</a> (<a class="el" href="classunsigned.html">unsigned</a> LMUL, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Fractional</a>)</td></tr>
<tr class="separator:a657b16aac49c151c563e6f5785811803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3636219b4d0045029530c6a16c160dc" id="r_ad3636219b4d0045029530c6a16c160dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#ad3636219b4d0045029530c6a16c160dc">llvm::RISCVVType::encodeVTYPE</a> (<a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> VLMUL, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#a789b5e56636a07954830162583f12c65">TailAgnostic</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#a96a00f97b61b41467c1d7442a2d34a77">MaskAgnostic</a>)</td></tr>
<tr class="separator:ad3636219b4d0045029530c6a16c160dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12465125c9315bf864c53298cccde08a" id="r_a12465125c9315bf864c53298cccde08a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a12465125c9315bf864c53298cccde08a">llvm::RISCVVType::getVLMUL</a> (<a class="el" href="classunsigned.html">unsigned</a> VType)</td></tr>
<tr class="separator:a12465125c9315bf864c53298cccde08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5144889af710ec49f5eeff7be79e671d" id="r_a5144889af710ec49f5eeff7be79e671d"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a5144889af710ec49f5eeff7be79e671d">llvm::RISCVVType::decodeVLMUL</a> (<a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> VLMUL)</td></tr>
<tr class="separator:a5144889af710ec49f5eeff7be79e671d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b192af1b1d40bfec9bec062af85ed5b" id="r_a7b192af1b1d40bfec9bec062af85ed5b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a7b192af1b1d40bfec9bec062af85ed5b">llvm::RISCVVType::encodeLMUL</a> (<a class="el" href="classunsigned.html">unsigned</a> LMUL, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Fractional</a>)</td></tr>
<tr class="separator:a7b192af1b1d40bfec9bec062af85ed5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a291f15cffaa5063b9056d0160413bc82" id="r_a291f15cffaa5063b9056d0160413bc82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a291f15cffaa5063b9056d0160413bc82">llvm::RISCVVType::decodeVSEW</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VSEW</a>)</td></tr>
<tr class="separator:a291f15cffaa5063b9056d0160413bc82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9335bf4c28fd800cc0225a1aad37ba6b" id="r_a9335bf4c28fd800cc0225a1aad37ba6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a9335bf4c28fd800cc0225a1aad37ba6b">llvm::RISCVVType::encodeSEW</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>)</td></tr>
<tr class="separator:a9335bf4c28fd800cc0225a1aad37ba6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5af8d664535a4bfbb71f0243ed9ae3a" id="r_af5af8d664535a4bfbb71f0243ed9ae3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#af5af8d664535a4bfbb71f0243ed9ae3a">llvm::RISCVVType::getSEW</a> (<a class="el" href="classunsigned.html">unsigned</a> VType)</td></tr>
<tr class="separator:af5af8d664535a4bfbb71f0243ed9ae3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08cfea4b8c9e0a6118dc031cafeb0773" id="r_a08cfea4b8c9e0a6118dc031cafeb0773"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a08cfea4b8c9e0a6118dc031cafeb0773">llvm::RISCVVType::isTailAgnostic</a> (<a class="el" href="classunsigned.html">unsigned</a> VType)</td></tr>
<tr class="separator:a08cfea4b8c9e0a6118dc031cafeb0773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc0d6840d44bc9348088a786932fc68" id="r_a7dc0d6840d44bc9348088a786932fc68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a7dc0d6840d44bc9348088a786932fc68">llvm::RISCVVType::isMaskAgnostic</a> (<a class="el" href="classunsigned.html">unsigned</a> VType)</td></tr>
<tr class="separator:a7dc0d6840d44bc9348088a786932fc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab957b7266a5cb7bb0a69c3d1277397" id="r_acab957b7266a5cb7bb0a69c3d1277397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#acab957b7266a5cb7bb0a69c3d1277397">llvm::RISCVVType::printVType</a> (<a class="el" href="classunsigned.html">unsigned</a> VType, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>)</td></tr>
<tr class="separator:acab957b7266a5cb7bb0a69c3d1277397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c33217fc9f7cae7a19701e421dc70f" id="r_a51c33217fc9f7cae7a19701e421dc70f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVVType.html#a51c33217fc9f7cae7a19701e421dc70f">llvm::RISCVVType::getSEWLMULRatio</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>, <a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> <a class="el" href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a>)</td></tr>
<tr class="separator:a51c33217fc9f7cae7a19701e421dc70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1cbb20a046971bf36b92c0ee082dcd" id="r_a7a1cbb20a046971bf36b92c0ee082dcd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVRVC.html#a7a1cbb20a046971bf36b92c0ee082dcd">llvm::RISCVRVC::compress</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OutInst</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7a1cbb20a046971bf36b92c0ee082dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d57723c5d24eea18d6ad20f8bca1da" id="r_a74d57723c5d24eea18d6ad20f8bca1da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVRVC.html#a74d57723c5d24eea18d6ad20f8bca1da">llvm::RISCVRVC::uncompress</a> (<a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OutInst</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a74d57723c5d24eea18d6ad20f8bca1da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54e2576d34133375bf591c8ce734bb9b" id="r_a54e2576d34133375bf591c8ce734bb9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html#a54e2576d34133375bf591c8ce734bb9b">llvm::RISCVZC::encodeRlist</a> (<a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">EndReg</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsRV32E</a>=false)</td></tr>
<tr class="separator:a54e2576d34133375bf591c8ce734bb9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fa9c02ddbe67a99e1e920b34aba9f5" id="r_a06fa9c02ddbe67a99e1e920b34aba9f5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html#a06fa9c02ddbe67a99e1e920b34aba9f5">llvm::RISCVZC::getStackAdjBase</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RlistVal</a>, <a class="el" href="classbool.html">bool</a> IsRV64, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsEABI</a>)</td></tr>
<tr class="separator:a06fa9c02ddbe67a99e1e920b34aba9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7124f8acdbfa8c4f9252b6fbc8e7c93" id="r_ac7124f8acdbfa8c4f9252b6fbc8e7c93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html#ac7124f8acdbfa8c4f9252b6fbc8e7c93">llvm::RISCVZC::getSpimm</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RlistVal</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SpimmVal</a>, int64_t StackAdjustment, <a class="el" href="classbool.html">bool</a> IsRV64, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsEABI</a>)</td></tr>
<tr class="separator:ac7124f8acdbfa8c4f9252b6fbc8e7c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4e8a70f59e180ae2284aebb60e42a3" id="r_a9a4e8a70f59e180ae2284aebb60e42a3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html#a9a4e8a70f59e180ae2284aebb60e42a3">llvm::RISCVZC::printRlist</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">SlistEncode</a>, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>)</td></tr>
<tr class="separator:a9a4e8a70f59e180ae2284aebb60e42a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2eaef00a6be06e2db5e4205523b00d" id="r_afb2eaef00a6be06e2db5e4205523b00d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1RISCVZC.html#afb2eaef00a6be06e2db5e4205523b00d">llvm::RISCVZC::printSpimm</a> (int64_t Spimm, <a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;<a class="el" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>)</td></tr>
<tr class="separator:afb2eaef00a6be06e2db5e4205523b00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="adc32589da0b5588811f8701abfd8b065" name="adc32589da0b5588811f8701abfd8b065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc32589da0b5588811f8701abfd8b065">&#9670;&#160;</a></span>GET_RISCVOpcodesList_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_RISCVOpcodesList_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVBaseInfo_8h_source.html#l00414">414</a> of file <a class="el" href="RISCVBaseInfo_8h_source.html">RISCVBaseInfo.h</a>.</p>

</div>
</div>
<a id="a92ba85ee45ce5ae2dae32513de261c2c" name="a92ba85ee45ce5ae2dae32513de261c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ba85ee45ce5ae2dae32513de261c2c">&#9670;&#160;</a></span>GET_SiFiveRegsList_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SiFiveRegsList_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVBaseInfo_8h_source.html#l00404">404</a> of file <a class="el" href="RISCVBaseInfo_8h_source.html">RISCVBaseInfo.h</a>.</p>

</div>
</div>
<a id="a4f2b458ce41b8ae38887b93c76a26856" name="a4f2b458ce41b8ae38887b93c76a26856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2b458ce41b8ae38887b93c76a26856">&#9670;&#160;</a></span>GET_SysRegsList_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SysRegsList_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVBaseInfo_8h_source.html#l00403">403</a> of file <a class="el" href="RISCVBaseInfo_8h_source.html">RISCVBaseInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Feb 21 2024 13:50:38 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
