strategySpecString = ':oc:sqmap:sq:cl:sp:sq:sp:dsol:sphigh:sp:dsw:sp:sq:cm:sp:sqpower:sq:cl:sp:sqoff:sq:cm:sp:sqbitgen:sq:cl:sp:sqon:sq:cm:sp:sqsynplify:sq:cl:sp:sq:sq:cm:sp:sqngdbuild:sq:cl:sp:sq:dssd:spC:clcl:clbslUsers:clbslALONSOY:clbslDocuments:clbslGitHub:clbslTeam:cldsPain:clbslFPGA_Development:clbslNavigation:clspSystem:clbslVersion:clsp2.3:clsp:clds:clspTesting:sp:dsp:spxc6slx16:dscsg324:ds3:sq:cm:sp:sqtrce:sq:cl:sp:sq:dsv:sp3:sp:dss:sp3:sp:dsn:sp3:sp:dsfastpaths:sp:dsxml:spSystem.twx:sp:dsucf:spSystem_Connection.ucf:sq:cm:sp:sqmax_score:sq:cl:spNone:cm:sp:sqindex:sq:cl:sp1:cm:sp:sqpar:sq:cl:sp:sq:sp:dsol:sphigh:sp:sq:cm:sp:sqname:sq:cl:sp:sqMapRunTime:sq:cm:sp:sqxst:sq:cl:sp:sq:sq:cm:sp:sqarea:sq:cl:sp:os:sqlut:sq:cm:sp:sqslice_reg:sq:cs:cm:sp:sqversion:sq:cl:sp:sq14.2:sq:cm:sp:sqenv:sq:cl:sp:sq:oc:cc:sq:cm:sp:sqsxLaunchDir:sq:cl:sp:sqC:cl:bsl:bslUsers:bsl:bslALONSOY:bsl:bslDocuments:bsl:bslGitHub:bsl:bslTeam:dsPain:bsl:bslFPGA_Development:bsl:bslNavigation:spSystem:bsl:bslVersion:sp2.3:sp:ds:spTesting:sq:cc'
Xilinx Environment Variables:

{'XILINX_PLANAHEAD': 'C:\\Xilinx\\14.2\\ISE_DS\\PlanAhead'
'XILINX_DSP': 'C:\\Xilinx\\14.2\\ISE_DS\\ISE'
'XILINX_EDK': 'C:\\Xilinx\\14.2\\ISE_DS\\EDK'
'LM_LICENSE_FILE': '7788@dbmgt04.erau.edu;1701@dbmgt02.erau.edu;27000@dbmgt02.erau.edu;27012@dbmgt02.erau.edu;7787@dbmgt02.erau.edu;27020@dbmgt02.erau.edu;27003@dbmgt02.erau.edu'
'XILINX': 'C:\\Xilinx\\14.2\\ISE_DS\\ISE\\'
'PATH': 'C:\\Xilinx\\14.2\\ISE_DS\\ISE\\\\lib\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\ISE\\\\bin\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\ISE\\bin\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\ISE\\lib\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\PlanAhead\\bin;C:\\Xilinx\\14.2\\ISE_DS\\EDK\\bin\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\EDK\\lib\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\EDK\\gnu\\microblaze\\nt64\\bin;C:\\Xilinx\\14.2\\ISE_DS\\EDK\\gnu\\powerpc-eabi\\nt64\\bin;C:\\Xilinx\\14.2\\ISE_DS\\EDK\\gnuwin\\bin;C:\\Xilinx\\14.2\\ISE_DS\\EDK\\gnu\\arm\\nt64\\bin;C:\\Xilinx\\14.2\\ISE_DS\\common\\bin\\nt64;C:\\Xilinx\\14.2\\ISE_DS\\common\\lib\\nt64;C:\\Program Files\\Tecplot\\Tec360 2012R1\\Bin;C:\\HEEDS\\MDO\\Ver5.4.1\\libs;C:\\HEEDS\\MDO\\Ver5.4.1;c:\\Program Files (x86)\\Rockwell Software\\RSCommon;C:\\Windows\\system32;C:\\Windows;C:\\Windows\\System32\\Wbem;C:\\Windows\\System32\\WindowsPowerShell\\v1.0\\;C:\\Program Files (x86)\\QuickTime\\QTSystem\\;C:\\Program Files (x86)\\MiKTeX 2.9\\miktex\\bin\\;C:\\FPC\\2.6.0\\bin\\i386-Win32;C:\\Program Files\\TortoiseSVN\\bin;C:\\Program Files (x86)\\IBM\\License Use Management\\BIN;c:\\Program Files (x86)\\Microsoft SQL Server\\100\\Tools\\Binn\\;c:\\Program Files\\Microsoft SQL Server\\100\\Tools\\Binn\\;c:\\Program Files\\Microsoft SQL Server\\100\\DTS\\Binn\\;C:\\Program Files\\MATLAB\\R2012a\\runtime\\win64;C:\\Program Files\\MATLAB\\R2012a\\bin;C:\\IFOR\\WIN\\BIN;C:\\IFOR\\WIN\\BIN\\EN_US;C:\\Program Files\\proeWildfire 5.0\\bin;C:\\Program Files\\proeWildfire 5.0\\mech\\bin;C:\\Program Files (x86)\\IVI Foundation\\VISA\\WinNT\\Bin\\;C:\\Program Files\\IVI Foundation\\VISA\\Win64\\Bin\\;C:\\Program Files (x86)\\IVI Foundation\\VISA\\WinNT\\Bin'}
envDict = {}
LB274-04_0.stat:C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\.smartxplorer\.sx.keepAlive.LB274-04_0
INFO: total number of threads running this host None
...searching for file: mapruntime.xds
Creating XDS file ... mapruntime.xds
###################################

      <property name = "Map:Placer Effort Level"
               value = "High" />
      <property name = "Place &amp; Route:Place &amp; Route Effort Level (Overall)"
               value = "High" />
      <property name = "Generate Post-Place &amp; Route Static Timing:Number of Paths in Error/Verbose Report"
               value = "3" />
      <property name = "Generate Post-Place &amp; Route Static Timing:Report Type"
               value = "Verbose Report" />
      <property name = "Generate Post-Place &amp; Route Static Timing:Change Device Speed To"
               value = "-3" />
      <property name = "Generate Post-Place &amp; Route Static Timing:Report Paths by Endpoint"
               value = "3" />
      <property name = "Generate Post-Place &amp; Route Static Timing:Report Fastest Path(s) in Each Constraint"
               value = "true" />
###################################
launching map with options  -ol high -w  -p xc6slx16-csg324-3 -o System_map.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun1:bslSystem.pcf...
runTask: map System.ngd -ol high -w -p xc6slx16-csg324-3 -o System_map.ncd C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.pcf
args = ['map', 'System.ngd', '-ol', 'high', '-w', '-p', 'xc6slx16-csg324-3', '-o', 'System_map.ncd', 'C:\\Users\\ALONSOY\\Documents\\GitHub\\Team-Pain\\FPGA_Development\\Navigation System\\Version 2.3 - Testing\\smartxplorer_results\\run1\\System.pcf']
launching par with options  -ol high  -w System.ncd  C:cl:bslUsers:bslALONSOY:bslDocuments:bslGitHub:bslTeam:dsPain:bslFPGA_Development:bslNavigation:spSystem:bslVersion:sp2.3:sp:ds:spTesting:bslsmartxplorer_results:bslrun1:bslSystem.pcf...
runTask: par System_map.ncd -ol high -w System.ncd C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.pcf
args = ['par', 'System_map.ncd', '-ol', 'high', '-w', 'System.ncd', 'C:\\Users\\ALONSOY\\Documents\\GitHub\\Team-Pain\\FPGA_Development\\Navigation System\\Version 2.3 - Testing\\smartxplorer_results\\run1\\System.pcf']
launching trce...
runTask: trce C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.ncd C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.pcf -xml C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.twx -v 3 -s 3 -n 3 -fastpaths -ucf System_Connection.ucf -o C:\Users\ALONSOY\Documents\GitHub\Team-Pain\FPGA_Development\Navigation System\Version 2.3 - Testing\smartxplorer_results\run1\System.twr
args = ['trce', 'C:\\Users\\ALONSOY\\Documents\\GitHub\\Team-Pain\\FPGA_Development\\Navigation System\\Version 2.3 - Testing\\smartxplorer_results\\run1\\System.ncd', 'C:\\Users\\ALONSOY\\Documents\\GitHub\\Team-Pain\\FPGA_Development\\Navigation System\\Version 2.3 - Testing\\smartxplorer_results\\run1\\System.pcf', '-xml', 'C:\\Users\\ALONSOY\\Documents\\GitHub\\Team-Pain\\FPGA_Development\\Navigation System\\Version 2.3 - Testing\\smartxplorer_results\\run1\\System.twx', '-v', '3', '-s', '3', '-n', '3', '-fastpaths', '-ucf', 'System_Connection.ucf', '-o', 'C:\\Users\\ALONSOY\\Documents\\GitHub\\Team-Pain\\FPGA_Development\\Navigation System\\Version 2.3 - Testing\\smartxplorer_results\\run1\\System.twr']
