Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/lykkebo/mecobo/fpga/sample_fifo/coregen.cgp.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
WARNING:sim - A core named 'sample_fifo' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'sample_fifo'...
WARNING:sim - A core named 'sample_fifo' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'sample_fifo'...
Delivering associated files for 'sample_fifo'...
Delivering EJava files for 'sample_fifo'...
Generating implementation netlist for 'sample_fifo'...
INFO:sim - Pre-processing HDL files for 'sample_fifo'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'sample_fifo'
Running ngcbuild...
Writing VEO instantiation template for 'sample_fifo'...
Writing Verilog behavioral simulation model for 'sample_fifo'...
WARNING:sim - Overwriting existing file
   /home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo/doc/fifo_generator_
   v9_3_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo
Delivered 1 file into directory
/home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'sample_fifo'...
Generating ISE project...
XCO file found: sample_fifo.xco
XMDF file found: sample_fifo_xmdf.tcl
Adding /home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.asy -view all
-origin_type imported
Adding /home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.ngc -view all
-origin_type created
Checking file "/home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.ngc"
for project device match ...
File "/home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.ngc" device
information matches project device.
Adding /home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "/home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/lykkebo/mecobo/fpga/sample_fifo/tmp/_cg/sample_fifo.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/sample_fifo"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
