git clone --depth 1 --no-tags https://github.com/alpaslanhamzaoglu/cs303-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/349370787
git clone --depth 1 --no-tags https://github.com/arthurbm/sd-verilog-questions.git f:/verilog_sva_gh_scraper/data/full_repos/352245541
git clone --depth 1 --no-tags https://github.com/ludmilalima/Processador.git f:/verilog_sva_gh_scraper/data/full_repos/349074904
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Architecture-CA1.git f:/verilog_sva_gh_scraper/data/full_repos/346491738
git clone --depth 1 --no-tags https://github.com/Holonium/HoloRiscV.git f:/verilog_sva_gh_scraper/data/full_repos/346887623
git clone --depth 1 --no-tags https://github.com/PromitR99/VLSI-Deign-Internship.git f:/verilog_sva_gh_scraper/data/full_repos/344021857
git clone --depth 1 --no-tags https://github.com/ThrudTheBarbarian/pixl.git f:/verilog_sva_gh_scraper/data/full_repos/343563086
git clone --depth 1 --no-tags https://github.com/regishsu/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/343273304
git clone --depth 1 --no-tags https://github.com/sfencevma/Bumblebee.git f:/verilog_sva_gh_scraper/data/full_repos/342796797
git clone --depth 1 --no-tags https://github.com/rishijohri/Verilog-Code-CS203.git f:/verilog_sva_gh_scraper/data/full_repos/345962795
git clone --depth 1 --no-tags https://github.com/rnp5285/pipelined-mips-processor.git f:/verilog_sva_gh_scraper/data/full_repos/344247490
git clone --depth 1 --no-tags https://github.com/apoorv19151/ECE270_ELD.git f:/verilog_sva_gh_scraper/data/full_repos/344583932
git clone --depth 1 --no-tags https://github.com/shar-rahman/combinational-design.git f:/verilog_sva_gh_scraper/data/full_repos/352187597
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Aided-Design-CA2-Phase1.git f:/verilog_sva_gh_scraper/data/full_repos/351481811
git clone --depth 1 --no-tags https://github.com/97anand/asynchronous_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/350887560
git clone --depth 1 --no-tags https://github.com/amanahuja62/AHB3Lite.git f:/verilog_sva_gh_scraper/data/full_repos/342698292
git clone --depth 1 --no-tags https://github.com/jedbrooke/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/342339168
git clone --depth 1 --no-tags https://github.com/TinyRetroWarehouse/MAX10-Audio-Mixer.git f:/verilog_sva_gh_scraper/data/full_repos/349297148
git clone --depth 1 --no-tags https://github.com/ArcanusNEO/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/350326900
git clone --depth 1 --no-tags https://github.com/Stupidd-Pumpkin/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/352007452
git clone --depth 1 --no-tags https://github.com/97anand/binary2gray_converter.git f:/verilog_sva_gh_scraper/data/full_repos/350802111
git clone --depth 1 --no-tags https://github.com/SalHe/WHUSimpleCPUForMIPS.git f:/verilog_sva_gh_scraper/data/full_repos/344174307
git clone --depth 1 --no-tags https://github.com/shiyongWu/RISCV_Sample.git f:/verilog_sva_gh_scraper/data/full_repos/347344938
git clone --depth 1 --no-tags https://github.com/whoisjim/LC-3-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/350755616
git clone --depth 1 --no-tags https://github.com/ALIGN-analoglayout/PnR-testcases.git f:/verilog_sva_gh_scraper/data/full_repos/348165376
git clone --depth 1 --no-tags https://github.com/summerr0007/NCUE_v.git f:/verilog_sva_gh_scraper/data/full_repos/348628173
git clone --depth 1 --no-tags https://github.com/97anand/Divide_by_3_ckt.git f:/verilog_sva_gh_scraper/data/full_repos/351346249
git clone --depth 1 --no-tags https://github.com/salsina/Digital-Logic-Design-CA5.git f:/verilog_sva_gh_scraper/data/full_repos/346483303
git clone --depth 1 --no-tags https://github.com/YeQiao/Customizable-Hardware-Image-Filter-Processor-Base-on-Altera-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/343626180
git clone --depth 1 --no-tags https://github.com/tucanae47/mem_test_caravel.git f:/verilog_sva_gh_scraper/data/full_repos/344841303
git clone --depth 1 --no-tags https://github.com/raminrasoulinezhad/DeepBenchVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/344917960
git clone --depth 1 --no-tags https://github.com/rherman213/VerilogProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/344784540
git clone --depth 1 --no-tags https://github.com/jinilpatel25/Simple_iPod.git f:/verilog_sva_gh_scraper/data/full_repos/345284241
git clone --depth 1 --no-tags https://github.com/psw9808/Logic-Design.git f:/verilog_sva_gh_scraper/data/full_repos/343420052
git clone --depth 1 --no-tags https://github.com/wh201906/bitClockRecovery.git f:/verilog_sva_gh_scraper/data/full_repos/343132696
git clone --depth 1 --no-tags https://github.com/deepfinessed/VGA-Text-Mode.git f:/verilog_sva_gh_scraper/data/full_repos/342970971
git clone --depth 1 --no-tags https://github.com/Kikyoko/HS7A35.git f:/verilog_sva_gh_scraper/data/full_repos/341850301
git clone --depth 1 --no-tags https://github.com/AntonioRasulo/Arcade-Game-developed-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/342822501
git clone --depth 1 --no-tags https://github.com/racerxdl/colorlight-picorv32.git f:/verilog_sva_gh_scraper/data/full_repos/342997744
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/one-bit-register.git f:/verilog_sva_gh_scraper/data/full_repos/349914672
git clone --depth 1 --no-tags https://github.com/mabrains/UART.git f:/verilog_sva_gh_scraper/data/full_repos/348794671
git clone --depth 1 --no-tags https://github.com/Netnod/api_extension.git f:/verilog_sva_gh_scraper/data/full_repos/346061892
git clone --depth 1 --no-tags https://github.com/ayberkbozkus/LogicCircuitsLaboratory.git f:/verilog_sva_gh_scraper/data/full_repos/348667263
git clone --depth 1 --no-tags https://github.com/realtimeradio/snap_acceptance_tests.git f:/verilog_sva_gh_scraper/data/full_repos/347054914
git clone --depth 1 --no-tags https://github.com/JieHong-Liu/Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/346663811
git clone --depth 1 --no-tags https://github.com/Stephen-Campbell-UTD/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/351591675
git clone --depth 1 --no-tags https://github.com/Harshith5299/Hardware-Acceleration-FPGA-Design-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/343007661
git clone --depth 1 --no-tags https://github.com/nconn711/mnist-nn-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/350857831
git clone --depth 1 --no-tags https://github.com/JavadZandiyeh/AUT-LD-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/344049934
git clone --depth 1 --no-tags https://github.com/aledquin/xilinx-fpga-test-reg-8.git f:/verilog_sva_gh_scraper/data/full_repos/344297144
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Aided-Design-CA1-Phase2.git f:/verilog_sva_gh_scraper/data/full_repos/351480758
git clone --depth 1 --no-tags https://github.com/shibatchii/Tang_Primer.git f:/verilog_sva_gh_scraper/data/full_repos/341461685
git clone --depth 1 --no-tags https://github.com/TaoTao-real/RISC-V-Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/347906054
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Architecture-CA3.git f:/verilog_sva_gh_scraper/data/full_repos/346493301
git clone --depth 1 --no-tags https://github.com/TheSUPERCD/EE5516_VLSI_Architectures.git f:/verilog_sva_gh_scraper/data/full_repos/350079518
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Aided-Design-CA1-phase1.git f:/verilog_sva_gh_scraper/data/full_repos/351479621
git clone --depth 1 --no-tags https://github.com/lucianobajr/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/350435233
git clone --depth 1 --no-tags https://github.com/shubham11941140/Logic-Design-.git f:/verilog_sva_gh_scraper/data/full_repos/348295602
git clone --depth 1 --no-tags https://github.com/splinedrive/my_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/346098934
git clone --depth 1 --no-tags https://github.com/xzg5101/MIPS-5-Stage-Piplined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/344643272
git clone --depth 1 --no-tags https://github.com/efabless/silkflow-examples.git f:/verilog_sva_gh_scraper/data/full_repos/344770329
git clone --depth 1 --no-tags https://github.com/wakass/europa.git f:/verilog_sva_gh_scraper/data/full_repos/345324146
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Architecture-CA4-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/346493902
git clone --depth 1 --no-tags https://github.com/shreytheshreyas/EE2026-Project---The-Sky-is-Falling.git f:/verilog_sva_gh_scraper/data/full_repos/352721658
git clone --depth 1 --no-tags https://github.com/BowmanChow/pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/343838377
git clone --depth 1 --no-tags https://github.com/mr-gaurav/SIGNED-MULTIPLICATION-USING-BOOTH-ALGORITHM.git f:/verilog_sva_gh_scraper/data/full_repos/342350305
git clone --depth 1 --no-tags https://github.com/teamwong111/Digital-Logic-Course.git f:/verilog_sva_gh_scraper/data/full_repos/344125698
git clone --depth 1 --no-tags https://github.com/f380cedric/UHD4_RFNOC_OOT_IP.git f:/verilog_sva_gh_scraper/data/full_repos/341932832
git clone --depth 1 --no-tags https://github.com/El-Gayar/ITI41-PCI.git f:/verilog_sva_gh_scraper/data/full_repos/344830095
git clone --depth 1 --no-tags https://github.com/tan-giang/calc-tb-uvm.git f:/verilog_sva_gh_scraper/data/full_repos/347814676
git clone --depth 1 --no-tags https://github.com/97anand/divide_by_two_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/351311872
git clone --depth 1 --no-tags https://github.com/Alen-Issac-Cherian/verilog_image_filters.git f:/verilog_sva_gh_scraper/data/full_repos/352700122
git clone --depth 1 --no-tags https://github.com/pdp11gy/DEC-RL02-01-disk-emulator-reader-cloner-writer.git f:/verilog_sva_gh_scraper/data/full_repos/352728437
git clone --depth 1 --no-tags https://github.com/legokor/FPGA-Utils.git f:/verilog_sva_gh_scraper/data/full_repos/342331895
git clone --depth 1 --no-tags https://github.com/doug65536/toycore.git f:/verilog_sva_gh_scraper/data/full_repos/346625753
git clone --depth 1 --no-tags https://github.com/brianworts/ARM-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/341668270
git clone --depth 1 --no-tags https://github.com/sunxiuqi-stacked/ee4218_project.git f:/verilog_sva_gh_scraper/data/full_repos/350938471
git clone --depth 1 --no-tags https://github.com/JeevanNataraju/16_BIT_RISC_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/351012701
git clone --depth 1 --no-tags https://github.com/Netnod/siphash.git f:/verilog_sva_gh_scraper/data/full_repos/346059796
git clone --depth 1 --no-tags https://github.com/Netnod/aes-siv.git f:/verilog_sva_gh_scraper/data/full_repos/346056313
git clone --depth 1 --no-tags https://github.com/kadirhzrc/bird-design-in-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/347951169
git clone --depth 1 --no-tags https://github.com/Deepak1338/Medical_Ultrasound.git f:/verilog_sva_gh_scraper/data/full_repos/349677488
git clone --depth 1 --no-tags https://github.com/perfect-DDD/My-LeetCode.git f:/verilog_sva_gh_scraper/data/full_repos/349873865
git clone --depth 1 --no-tags https://github.com/tangerine1202/EECS207001-Logic-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/352230463
git clone --depth 1 --no-tags https://github.com/ain1084/serial_audio_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/352126744
git clone --depth 1 --no-tags https://github.com/M-Gurgel/HDLBitsSolutions.git f:/verilog_sva_gh_scraper/data/full_repos/347482146
git clone --depth 1 --no-tags https://github.com/Netnod/nts_noncegen.git f:/verilog_sva_gh_scraper/data/full_repos/346063202
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Architecture-CA5-cache.git f:/verilog_sva_gh_scraper/data/full_repos/346494420
git clone --depth 1 --no-tags https://github.com/kadirhzrc/fpga-7segment-keypad-connection.git f:/verilog_sva_gh_scraper/data/full_repos/347948814
git clone --depth 1 --no-tags https://github.com/HouHou0925/MIPS_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/343718733
git clone --depth 1 --no-tags https://github.com/97anand/Divide_by_4_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/351322294
git clone --depth 1 --no-tags https://github.com/Sea-n/NCTU-108B-DCD.git f:/verilog_sva_gh_scraper/data/full_repos/352565190
git clone --depth 1 --no-tags https://github.com/ToTamire/PIPE_REG.git f:/verilog_sva_gh_scraper/data/full_repos/352437824
git clone --depth 1 --no-tags https://github.com/AnkitaMoholkar/D-ff-.git f:/verilog_sva_gh_scraper/data/full_repos/349906615
git clone --depth 1 --no-tags https://github.com/axytho/FHEWHW.git f:/verilog_sva_gh_scraper/data/full_repos/344116330
git clone --depth 1 --no-tags https://github.com/jingkaih/74HC595-driver.git f:/verilog_sva_gh_scraper/data/full_repos/348274733
git clone --depth 1 --no-tags https://github.com/kooscode/fpga-timer.git f:/verilog_sva_gh_scraper/data/full_repos/352425502
git clone --depth 1 --no-tags https://github.com/mr-gaurav/Traffic-Signal-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/348093632
git clone --depth 1 --no-tags https://github.com/tbchhetri/VerilogProjects.git f:/verilog_sva_gh_scraper/data/full_repos/348448640
git clone --depth 1 --no-tags https://github.com/bhayame/Slug-Cross-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/345255347
