#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb  7 14:31:58 2021
# Process ID: 7884
# Current directory: C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1
# Command line: vivado.exe -log test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_wrapper.tcl -notrace
# Log file: C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper.vdi
# Journal file: C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source test_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/OrganHarmonizer_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Projects/ip_repo/axi_harmonizer_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/Zybo/2018.2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tacat/Documents/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_OrganHarmonizer_0_0/test_OrganHarmonizer_0_0.dcp' for cell 'test_i/OrganHarmonizer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_4/test_axi_gpio_0_4.dcp' for cell 'test_i/axi_gpio_btn'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_3/test_axi_gpio_0_3.dcp' for cell 'test_i/axi_gpio_leds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_1/test_axi_gpio_0_1.dcp' for cell 'test_i/axi_gpio_muten'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_1_0/test_axi_gpio_1_0.dcp' for cell 'test_i/axi_gpio_sw'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_timer_0_0/test_axi_timer_0_0.dcp' for cell 'test_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.dcp' for cell 'test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.dcp' for cell 'test_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_zybo_audio_ctrl_0_0/test_zybo_audio_ctrl_0_0.dcp' for cell 'test_i/zybo_audio_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_xbar_0/test_xbar_0.dcp' for cell 'test_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_auto_pc_0/test_auto_pc_0.dcp' for cell 'test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 5817 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_1/test_axi_gpio_0_1_board.xdc] for cell 'test_i/axi_gpio_muten/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_1/test_axi_gpio_0_1_board.xdc] for cell 'test_i/axi_gpio_muten/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_1/test_axi_gpio_0_1.xdc] for cell 'test_i/axi_gpio_muten/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_1/test_axi_gpio_0_1.xdc] for cell 'test_i/axi_gpio_muten/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_timer_0_0/test_axi_timer_0_0.xdc] for cell 'test_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_timer_0_0/test_axi_timer_0_0.xdc] for cell 'test_i/axi_timer_0/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_3/test_axi_gpio_0_3_board.xdc] for cell 'test_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_3/test_axi_gpio_0_3_board.xdc] for cell 'test_i/axi_gpio_leds/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_3/test_axi_gpio_0_3.xdc] for cell 'test_i/axi_gpio_leds/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_3/test_axi_gpio_0_3.xdc] for cell 'test_i/axi_gpio_leds/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_4/test_axi_gpio_0_4_board.xdc] for cell 'test_i/axi_gpio_btn/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_4/test_axi_gpio_0_4_board.xdc] for cell 'test_i/axi_gpio_btn/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_4/test_axi_gpio_0_4.xdc] for cell 'test_i/axi_gpio_btn/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_0_4/test_axi_gpio_0_4.xdc] for cell 'test_i/axi_gpio_btn/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_1_0/test_axi_gpio_1_0_board.xdc] for cell 'test_i/axi_gpio_sw/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_1_0/test_axi_gpio_1_0_board.xdc] for cell 'test_i/axi_gpio_sw/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_1_0/test_axi_gpio_1_0.xdc] for cell 'test_i/axi_gpio_sw/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_axi_gpio_1_0/test_axi_gpio_1_0.xdc] for cell 'test_i/axi_gpio_sw/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.xdc] for cell 'test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_processing_system7_0_0/test_processing_system7_0_0.xdc] for cell 'test_i/processing_system7_0/inst'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0_board.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/sources_1/bd/test/ip/test_rst_ps7_0_50M_0/test_rst_ps7_0_50M_0.xdc] for cell 'test_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/constrs_1/imports/Documents/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.srcs/constrs_1/imports/Documents/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 944.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 7 instances

23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 944.203 ; gain = 471.516
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.694 . Memory (MB): peak = 966.344 ; gain = 22.141

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1609de460

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1515.727 ; gain = 549.383

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 137df5a88

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1661.172 ; gain = 0.152
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 95 cells
INFO: [Opt 31-1021] In phase Retarget, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 12cffd0e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1661.172 ; gain = 0.152
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12a93ba8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1661.172 ; gain = 0.152
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 190 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 12a93ba8f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.172 ; gain = 0.152
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 12a93ba8f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.172 ; gain = 0.152
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 12a93ba8f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.172 ; gain = 0.152
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |              95  |                                             14  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             190  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 1661.172 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 121a930b2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1661.172 ; gain = 0.152

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 121a930b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1661.172 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 121a930b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.172 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1661.172 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 121a930b2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1661.172 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1661.172 ; gain = 716.969
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1661.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1661.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1661.172 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
Command: report_drc -file test_wrapper_drc_opted.rpt -pb test_wrapper_drc_opted.pb -rpx test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1661.172 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a7a1c379

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1661.172 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1661.172 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d82b160f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.172 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1970e9fe6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1970e9fe6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.496 ; gain = 124.324
Phase 1 Placer Initialization | Checksum: 1970e9fe6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 152f98414

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1785.496 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 14788d390

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 1785.496 ; gain = 124.324
Phase 2.2 Global Placement Core | Checksum: 1986e34db

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 1785.496 ; gain = 124.324
Phase 2 Global Placement | Checksum: 1986e34db

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 125b0f747

Time (s): cpu = 00:00:56 ; elapsed = 00:00:35 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12c4686e9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b8748121

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 167ce6e3b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:39 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13a35508e

Time (s): cpu = 00:01:13 ; elapsed = 00:00:50 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 15c06bd2f

Time (s): cpu = 00:01:26 ; elapsed = 00:01:02 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: d1e4d7c8

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: fc08e7d9

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1d97648b0

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1785.496 ; gain = 124.324
Phase 3 Detail Placement | Checksum: 1d97648b0

Time (s): cpu = 00:01:48 ; elapsed = 00:01:25 . Memory (MB): peak = 1785.496 ; gain = 124.324

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ef434e8d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ef434e8d

Time (s): cpu = 00:01:55 ; elapsed = 00:01:30 . Memory (MB): peak = 1834.566 ; gain = 173.395
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1265002d7

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1834.566 ; gain = 173.395
Phase 4.1 Post Commit Optimization | Checksum: 1265002d7

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1834.566 ; gain = 173.395

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1265002d7

Time (s): cpu = 00:02:08 ; elapsed = 00:01:40 . Memory (MB): peak = 1834.566 ; gain = 173.395

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1265002d7

Time (s): cpu = 00:02:08 ; elapsed = 00:01:41 . Memory (MB): peak = 1834.566 ; gain = 173.395

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1834.566 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: fd039cf4

Time (s): cpu = 00:02:08 ; elapsed = 00:01:41 . Memory (MB): peak = 1834.566 ; gain = 173.395
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fd039cf4

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1834.566 ; gain = 173.395
Ending Placer Task | Checksum: fbc04b03

Time (s): cpu = 00:02:09 ; elapsed = 00:01:41 . Memory (MB): peak = 1834.566 ; gain = 173.395
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:12 ; elapsed = 00:01:43 . Memory (MB): peak = 1834.566 ; gain = 173.395
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1834.566 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1834.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1834.566 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file test_wrapper_utilization_placed.rpt -pb test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.768 . Memory (MB): peak = 1834.566 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9db6cd71 ConstDB: 0 ShapeSum: 5e097d92 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11ef99565

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1916.879 ; gain = 69.844
Post Restoration Checksum: NetGraph: e8da7964 NumContArr: 361f1c01 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11ef99565

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1947.672 ; gain = 100.637

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11ef99565

Time (s): cpu = 00:00:37 ; elapsed = 00:00:27 . Memory (MB): peak = 1955.129 ; gain = 108.094

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11ef99565

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1955.129 ; gain = 108.094
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 255ce8ae5

Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1992.793 ; gain = 145.758
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.977  | TNS=0.000  | WHS=-0.177 | THS=-41.948|

Phase 2 Router Initialization | Checksum: 280457d8b

Time (s): cpu = 00:00:51 ; elapsed = 00:00:36 . Memory (MB): peak = 2004.008 ; gain = 156.973

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0467019 %
  Global Horizontal Routing Utilization  = 0.0495267 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19673
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 19649
  Number of Partially Routed Nets     = 24
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19a4e83f0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2005.418 ; gain = 158.383

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25853
 Number of Nodes with overlaps = 9246
 Number of Nodes with overlaps = 3987
 Number of Nodes with overlaps = 1698
 Number of Nodes with overlaps = 575
 Number of Nodes with overlaps = 191
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.185 | TNS=-9.795 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b24776fb

Time (s): cpu = 00:04:30 ; elapsed = 00:02:41 . Memory (MB): peak = 2017.293 ; gain = 170.258

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3044
 Number of Nodes with overlaps = 2730
 Number of Nodes with overlaps = 1584
 Number of Nodes with overlaps = 790
 Number of Nodes with overlaps = 390
 Number of Nodes with overlaps = 108
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.048 | TNS=-9.260 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 12cce9357

Time (s): cpu = 00:06:12 ; elapsed = 00:03:42 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3322
Phase 4.3 Global Iteration 2 | Checksum: 829b94f8

Time (s): cpu = 00:06:20 ; elapsed = 00:03:48 . Memory (MB): peak = 2020.629 ; gain = 173.594
Phase 4 Rip-up And Reroute | Checksum: 829b94f8

Time (s): cpu = 00:06:20 ; elapsed = 00:03:48 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 5b317fa9

Time (s): cpu = 00:06:23 ; elapsed = 00:03:50 . Memory (MB): peak = 2020.629 ; gain = 173.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.034 | TNS=-9.078 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b6599982

Time (s): cpu = 00:06:23 ; elapsed = 00:03:50 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b6599982

Time (s): cpu = 00:06:23 ; elapsed = 00:03:50 . Memory (MB): peak = 2020.629 ; gain = 173.594
Phase 5 Delay and Skew Optimization | Checksum: 1b6599982

Time (s): cpu = 00:06:23 ; elapsed = 00:03:50 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2634c3748

Time (s): cpu = 00:06:25 ; elapsed = 00:03:52 . Memory (MB): peak = 2020.629 ; gain = 173.594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.880 | TNS=-7.328 | WHS=0.054  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26292f088

Time (s): cpu = 00:06:25 ; elapsed = 00:03:52 . Memory (MB): peak = 2020.629 ; gain = 173.594
Phase 6 Post Hold Fix | Checksum: 26292f088

Time (s): cpu = 00:06:25 ; elapsed = 00:03:52 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 6.43497 %
  Global Horizontal Routing Utilization  = 8.48631 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 87.3874%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X27Y102 -> INT_R_X27Y102
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 80.8824%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1b545d21a

Time (s): cpu = 00:06:25 ; elapsed = 00:03:52 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b545d21a

Time (s): cpu = 00:06:26 ; elapsed = 00:03:52 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bb40649f

Time (s): cpu = 00:06:31 ; elapsed = 00:03:59 . Memory (MB): peak = 2020.629 ; gain = 173.594

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.880 | TNS=-7.328 | WHS=0.054  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1bb40649f

Time (s): cpu = 00:06:31 ; elapsed = 00:03:59 . Memory (MB): peak = 2020.629 ; gain = 173.594
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:31 ; elapsed = 00:03:59 . Memory (MB): peak = 2020.629 ; gain = 173.594

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:35 ; elapsed = 00:04:01 . Memory (MB): peak = 2020.629 ; gain = 186.062
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2020.629 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2020.629 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2020.629 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
Command: report_drc -file test_wrapper_drc_routed.rpt -pb test_wrapper_drc_routed.pb -rpx test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2026.195 ; gain = 5.566
INFO: [runtcl-4] Executing : report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file test_wrapper_methodology_drc_routed.rpt -pb test_wrapper_methodology_drc_routed.pb -rpx test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2050.270 ; gain = 24.074
INFO: [runtcl-4] Executing : report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
Command: report_power -file test_wrapper_power_routed.rpt -pb test_wrapper_power_summary_routed.pb -rpx test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 2078.641 ; gain = 28.371
INFO: [runtcl-4] Executing : report_route_status -file test_wrapper_route_status.rpt -pb test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_wrapper_timing_summary_routed.rpt -pb test_wrapper_timing_summary_routed.pb -rpx test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_wrapper_bus_skew_routed.rpt -pb test_wrapper_bus_skew_routed.pb -rpx test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Projects/FinalProject/TestDesigns/OrganNotes/OrganNotes.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Feb  7 14:40:13 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:39 ; elapsed = 00:00:31 . Memory (MB): peak = 2568.117 ; gain = 489.449
INFO: [Common 17-206] Exiting Vivado at Sun Feb  7 14:40:13 2021...
