#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021f8596e700 .scope module, "riscv_tb" "riscv_tb" 2 7;
 .timescale -9 -12;
v0000021f859d4440_0 .var "clk", 0 0;
v0000021f859d4bc0_0 .var/i "file_handle", 31 0;
v0000021f859d57a0_0 .var/i "i", 31 0;
v0000021f859d49e0_0 .var "rst", 0 0;
S_0000021f8594ec20 .scope module, "dut" "riscv" 2 16, 3 1 0, S_0000021f8596e700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
L_0000021f8594ff90 .functor AND 1, v0000021f859d32a0_0, L_0000021f85a89d10, C4<1>, C4<1>;
v0000021f859d2940_0 .net "PCSrc", 0 0, L_0000021f8594ff90;  1 drivers
L_0000021f85a30088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000021f859d2a80_0 .net/2u *"_ivl_6", 31 0, L_0000021f85a30088;  1 drivers
v0000021f859d30c0_0 .net "alu_control_op", 3 0, v0000021f8596aa80_0;  1 drivers
v0000021f859d33e0_0 .net "alu_op", 1 0, v0000021f859d2080_0;  1 drivers
v0000021f859d3160_0 .net "alu_operand_b", 31 0, L_0000021f85a89130;  1 drivers
v0000021f859d3200_0 .net "alu_result", 31 0, L_0000021f859505b0;  1 drivers
v0000021f859d3700_0 .net "alu_src", 0 0, v0000021f859d2300_0;  1 drivers
v0000021f859d3480_0 .net "branch", 0 0, v0000021f859d32a0_0;  1 drivers
v0000021f859d35c0_0 .net "clk", 0 0, v0000021f859d4440_0;  1 drivers
v0000021f859d3660_0 .net "imm_ext", 31 0, v0000021f8596aee0_0;  1 drivers
v0000021f859d1b80_0 .net "instr", 31 0, L_0000021f859507e0;  1 drivers
v0000021f859d4da0_0 .net "mem_read_data", 31 0, L_0000021f85950620;  1 drivers
v0000021f859d4120_0 .net "mem_to_reg", 0 0, v0000021f859d2d00_0;  1 drivers
v0000021f859d5a20_0 .net "mem_write", 0 0, v0000021f859d2120_0;  1 drivers
v0000021f859d5ca0_0 .net "next_pc", 31 0, L_0000021f859d52a0;  1 drivers
v0000021f859d5c00_0 .net "pc", 31 0, v0000021f859d55c0_0;  1 drivers
v0000021f859d4580_0 .net "pc_branch", 31 0, L_0000021f85a88190;  1 drivers
v0000021f859d4260_0 .net "pc_plus_4", 31 0, L_0000021f859d4940;  1 drivers
v0000021f859d55c0_0 .var "pc_reg", 31 0;
v0000021f859d5520_0 .net "read_data1", 31 0, L_0000021f859d4d00;  1 drivers
v0000021f859d4e40_0 .net "read_data2", 31 0, L_0000021f859d41c0;  1 drivers
v0000021f859d5d40_0 .net "reg_write", 0 0, v0000021f859d1ea0_0;  1 drivers
v0000021f859d5fc0_0 .net "rst", 0 0, v0000021f859d49e0_0;  1 drivers
v0000021f859d4b20_0 .net "zero_flag", 0 0, L_0000021f85a89d10;  1 drivers
E_0000021f85971eb0 .event posedge, v0000021f859d26c0_0, v0000021f8596b660_0;
L_0000021f859d52a0 .functor MUXZ 32, L_0000021f859d4940, L_0000021f85a88190, L_0000021f8594ff90, C4<>;
L_0000021f859d4940 .arith/sum 32, v0000021f859d55c0_0, L_0000021f85a30088;
L_0000021f859d4f80 .part L_0000021f859507e0, 0, 7;
L_0000021f859d58e0 .part L_0000021f859507e0, 15, 5;
L_0000021f859d4620 .part L_0000021f859507e0, 20, 5;
L_0000021f859d50c0 .part L_0000021f859507e0, 7, 5;
L_0000021f859d5e80 .functor MUXZ 32, L_0000021f859505b0, L_0000021f85950620, v0000021f859d2d00_0, C4<>;
L_0000021f85a89130 .functor MUXZ 32, L_0000021f859d41c0, v0000021f8596aee0_0, v0000021f859d2300_0, C4<>;
L_0000021f85a894f0 .part L_0000021f859507e0, 12, 3;
L_0000021f85a88550 .part L_0000021f859507e0, 30, 1;
L_0000021f85a88190 .arith/sum 32, v0000021f859d55c0_0, v0000021f8596aee0_0;
S_0000021f8594edb0 .scope module, "ac" "alu_control" 3 96, 4 9 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "ALUControl";
P_0000021f85976fd0 .param/l "ALU_ADD" 0 4 17, C4<0010>;
P_0000021f85977008 .param/l "ALU_SRL" 0 4 20, C4<0101>;
P_0000021f85977040 .param/l "ALU_SUB" 0 4 18, C4<0110>;
P_0000021f85977078 .param/l "ALU_XOR" 0 4 19, C4<0100>;
v0000021f8596aa80_0 .var "ALUControl", 3 0;
v0000021f8596b520_0 .net "ALUOp", 1 0, v0000021f859d2080_0;  alias, 1 drivers
v0000021f8596b700_0 .net "funct3", 2 0, L_0000021f85a894f0;  1 drivers
v0000021f8596a620_0 .net "funct7_5", 0 0, L_0000021f85a88550;  1 drivers
E_0000021f85971ef0 .event anyedge, v0000021f8596b520_0, v0000021f8596b700_0, v0000021f8596a620_0;
S_0000021f859462a0 .scope module, "dmem" "data_memory" 3 120, 5 9 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemWrite";
    .port_info 2 /INPUT 1 "MemRead";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
L_0000021f85950620 .functor BUFT 32, L_0000021f85a891d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021f85a303a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021f8596b7a0_0 .net "MemRead", 0 0, L_0000021f85a303a0;  1 drivers
v0000021f8596c420_0 .net "MemWrite", 0 0, v0000021f859d2120_0;  alias, 1 drivers
v0000021f8596b8e0_0 .net *"_ivl_0", 31 0, L_0000021f85a891d0;  1 drivers
v0000021f8596b2a0_0 .net *"_ivl_3", 7 0, L_0000021f85a88a50;  1 drivers
v0000021f8596c1a0_0 .net *"_ivl_4", 9 0, L_0000021f85a88e10;  1 drivers
L_0000021f85a30358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f8596b020_0 .net *"_ivl_7", 1 0, L_0000021f85a30358;  1 drivers
v0000021f8596a800_0 .net "addr", 31 0, L_0000021f859505b0;  alias, 1 drivers
v0000021f8596b660_0 .net "clk", 0 0, v0000021f859d4440_0;  alias, 1 drivers
v0000021f8596c240_0 .var/i "i", 31 0;
v0000021f8596c100 .array "mem", 0 255, 31 0;
v0000021f8596a6c0_0 .net "read_data", 31 0, L_0000021f85950620;  alias, 1 drivers
v0000021f8596bde0_0 .net "write_data", 31 0, L_0000021f859d41c0;  alias, 1 drivers
E_0000021f85972430 .event posedge, v0000021f8596b660_0;
L_0000021f85a891d0 .array/port v0000021f8596c100, L_0000021f85a88e10;
L_0000021f85a88a50 .part L_0000021f859505b0, 2, 8;
L_0000021f85a88e10 .concat [ 8 2 0 0], L_0000021f85a88a50, L_0000021f85a30358;
S_0000021f85946430 .scope module, "ig" "imm_gen" 3 79, 6 10 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /OUTPUT 32 "imm";
v0000021f8596c2e0_0 .net *"_ivl_1", 0 0, L_0000021f859d5840;  1 drivers
v0000021f8596c380_0 .net *"_ivl_10", 19 0, L_0000021f859d5160;  1 drivers
v0000021f8596ada0_0 .net *"_ivl_13", 6 0, L_0000021f859d4760;  1 drivers
v0000021f8596a760_0 .net *"_ivl_15", 4 0, L_0000021f859d4800;  1 drivers
v0000021f8596b980_0 .net *"_ivl_19", 0 0, L_0000021f859d5660;  1 drivers
v0000021f8596b160_0 .net *"_ivl_2", 19 0, L_0000021f859d5980;  1 drivers
v0000021f8596ba20_0 .net *"_ivl_20", 18 0, L_0000021f859d5b60;  1 drivers
v0000021f8596ac60_0 .net *"_ivl_23", 0 0, L_0000021f859d5480;  1 drivers
v0000021f8596b840_0 .net *"_ivl_25", 0 0, L_0000021f859d5700;  1 drivers
v0000021f8596b5c0_0 .net *"_ivl_27", 5 0, L_0000021f859d5ac0;  1 drivers
v0000021f8596bac0_0 .net *"_ivl_29", 3 0, L_0000021f85a89e50;  1 drivers
L_0000021f85a302c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021f8596af80_0 .net/2u *"_ivl_30", 0 0, L_0000021f85a302c8;  1 drivers
v0000021f8596ad00_0 .net *"_ivl_5", 11 0, L_0000021f859d46c0;  1 drivers
v0000021f8596a8a0_0 .net *"_ivl_9", 0 0, L_0000021f859d53e0;  1 drivers
v0000021f8596ae40_0 .net "b_imm", 31 0, L_0000021f85a889b0;  1 drivers
v0000021f8596bc00_0 .net "i_imm", 31 0, L_0000021f859d5f20;  1 drivers
v0000021f8596be80_0 .net "imm", 31 0, v0000021f8596aee0_0;  alias, 1 drivers
v0000021f8596aee0_0 .var "imm_temp", 31 0;
v0000021f8596bca0_0 .net "inst", 31 0, L_0000021f859507e0;  alias, 1 drivers
v0000021f8596a940_0 .net "s_imm", 31 0, L_0000021f859d48a0;  1 drivers
E_0000021f85972570 .event anyedge, v0000021f8596bca0_0, v0000021f8596bc00_0, v0000021f8596a940_0, v0000021f8596ae40_0;
L_0000021f859d5840 .part L_0000021f859507e0, 31, 1;
LS_0000021f859d5980_0_0 .concat [ 1 1 1 1], L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840;
LS_0000021f859d5980_0_4 .concat [ 1 1 1 1], L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840;
LS_0000021f859d5980_0_8 .concat [ 1 1 1 1], L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840;
LS_0000021f859d5980_0_12 .concat [ 1 1 1 1], L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840;
LS_0000021f859d5980_0_16 .concat [ 1 1 1 1], L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840, L_0000021f859d5840;
LS_0000021f859d5980_1_0 .concat [ 4 4 4 4], LS_0000021f859d5980_0_0, LS_0000021f859d5980_0_4, LS_0000021f859d5980_0_8, LS_0000021f859d5980_0_12;
LS_0000021f859d5980_1_4 .concat [ 4 0 0 0], LS_0000021f859d5980_0_16;
L_0000021f859d5980 .concat [ 16 4 0 0], LS_0000021f859d5980_1_0, LS_0000021f859d5980_1_4;
L_0000021f859d46c0 .part L_0000021f859507e0, 20, 12;
L_0000021f859d5f20 .concat [ 12 20 0 0], L_0000021f859d46c0, L_0000021f859d5980;
L_0000021f859d53e0 .part L_0000021f859507e0, 31, 1;
LS_0000021f859d5160_0_0 .concat [ 1 1 1 1], L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0;
LS_0000021f859d5160_0_4 .concat [ 1 1 1 1], L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0;
LS_0000021f859d5160_0_8 .concat [ 1 1 1 1], L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0;
LS_0000021f859d5160_0_12 .concat [ 1 1 1 1], L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0;
LS_0000021f859d5160_0_16 .concat [ 1 1 1 1], L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0, L_0000021f859d53e0;
LS_0000021f859d5160_1_0 .concat [ 4 4 4 4], LS_0000021f859d5160_0_0, LS_0000021f859d5160_0_4, LS_0000021f859d5160_0_8, LS_0000021f859d5160_0_12;
LS_0000021f859d5160_1_4 .concat [ 4 0 0 0], LS_0000021f859d5160_0_16;
L_0000021f859d5160 .concat [ 16 4 0 0], LS_0000021f859d5160_1_0, LS_0000021f859d5160_1_4;
L_0000021f859d4760 .part L_0000021f859507e0, 25, 7;
L_0000021f859d4800 .part L_0000021f859507e0, 7, 5;
L_0000021f859d48a0 .concat [ 5 7 20 0], L_0000021f859d4800, L_0000021f859d4760, L_0000021f859d5160;
L_0000021f859d5660 .part L_0000021f859507e0, 31, 1;
LS_0000021f859d5b60_0_0 .concat [ 1 1 1 1], L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660;
LS_0000021f859d5b60_0_4 .concat [ 1 1 1 1], L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660;
LS_0000021f859d5b60_0_8 .concat [ 1 1 1 1], L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660;
LS_0000021f859d5b60_0_12 .concat [ 1 1 1 1], L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660;
LS_0000021f859d5b60_0_16 .concat [ 1 1 1 0], L_0000021f859d5660, L_0000021f859d5660, L_0000021f859d5660;
LS_0000021f859d5b60_1_0 .concat [ 4 4 4 4], LS_0000021f859d5b60_0_0, LS_0000021f859d5b60_0_4, LS_0000021f859d5b60_0_8, LS_0000021f859d5b60_0_12;
LS_0000021f859d5b60_1_4 .concat [ 3 0 0 0], LS_0000021f859d5b60_0_16;
L_0000021f859d5b60 .concat [ 16 3 0 0], LS_0000021f859d5b60_1_0, LS_0000021f859d5b60_1_4;
L_0000021f859d5480 .part L_0000021f859507e0, 31, 1;
L_0000021f859d5700 .part L_0000021f859507e0, 7, 1;
L_0000021f859d5ac0 .part L_0000021f859507e0, 25, 6;
L_0000021f85a89e50 .part L_0000021f859507e0, 8, 4;
LS_0000021f85a889b0_0_0 .concat [ 1 4 6 1], L_0000021f85a302c8, L_0000021f85a89e50, L_0000021f859d5ac0, L_0000021f859d5700;
LS_0000021f85a889b0_0_4 .concat [ 1 19 0 0], L_0000021f859d5480, L_0000021f859d5b60;
L_0000021f85a889b0 .concat [ 12 20 0 0], LS_0000021f85a889b0_0_0, LS_0000021f85a889b0_0_4;
S_0000021f8593eae0 .scope module, "imem" "instruction_memory" 3 44, 7 9 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "inst";
L_0000021f859507e0 .functor BUFZ 32, L_0000021f859d5200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f8596bf20_0 .net *"_ivl_0", 31 0, L_0000021f859d5200;  1 drivers
v0000021f8596bfc0_0 .net *"_ivl_3", 7 0, L_0000021f859d4a80;  1 drivers
v0000021f8596b0c0_0 .net *"_ivl_4", 9 0, L_0000021f859d5340;  1 drivers
L_0000021f85a300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f8596b200_0 .net *"_ivl_7", 1 0, L_0000021f85a300d0;  1 drivers
v0000021f8596b340_0 .net "addr", 31 0, v0000021f859d55c0_0;  alias, 1 drivers
v0000021f85962e30_0 .net "inst", 31 0, L_0000021f859507e0;  alias, 1 drivers
v0000021f859d2ee0 .array "mem", 0 255, 31 0;
L_0000021f859d5200 .array/port v0000021f859d2ee0, L_0000021f859d5340;
L_0000021f859d4a80 .part v0000021f859d55c0_0, 2, 8;
L_0000021f859d5340 .concat [ 8 2 0 0], L_0000021f859d4a80, L_0000021f85a300d0;
S_0000021f8593ec70 .scope module, "main_alu" "alu" 3 104, 8 9 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021f8593ee00 .param/l "ALU_ADD" 0 8 20, C4<0010>;
P_0000021f8593ee38 .param/l "ALU_SRL" 0 8 23, C4<0101>;
P_0000021f8593ee70 .param/l "ALU_SUB" 0 8 21, C4<0110>;
P_0000021f8593eea8 .param/l "ALU_XOR" 0 8 22, C4<0100>;
L_0000021f859505b0 .functor BUFZ 32, v0000021f859d1ae0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021f859d29e0_0 .net "ALUControl", 3 0, v0000021f8596aa80_0;  alias, 1 drivers
L_0000021f85a30310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f859d3520_0 .net/2u *"_ivl_2", 31 0, L_0000021f85a30310;  1 drivers
v0000021f859d19a0_0 .net "a", 31 0, L_0000021f859d4d00;  alias, 1 drivers
v0000021f859d2b20_0 .net "b", 31 0, L_0000021f85a89130;  alias, 1 drivers
v0000021f859d2800_0 .net "result", 31 0, L_0000021f859505b0;  alias, 1 drivers
v0000021f859d1ae0_0 .var "result_reg", 31 0;
v0000021f859d2260_0 .net "zero", 0 0, L_0000021f85a89d10;  alias, 1 drivers
E_0000021f85971f70 .event anyedge, v0000021f8596aa80_0, v0000021f859d19a0_0, v0000021f859d2b20_0;
L_0000021f85a89d10 .cmp/eq 32, v0000021f859d1ae0_0, L_0000021f85a30310;
S_0000021f8593d2d0 .scope module, "main_control" "control" 3 55, 9 1 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemtoReg";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 2 "ALUOp";
P_0000021f85966f20 .param/l "BEQ" 0 9 15, C4<1100011>;
P_0000021f85966f58 .param/l "I_TYPE_ALU" 0 9 12, C4<0010011>;
P_0000021f85966f90 .param/l "LW" 0 9 13, C4<0000011>;
P_0000021f85966fc8 .param/l "R_TYPE" 0 9 11, C4<0110011>;
P_0000021f85967000 .param/l "SW" 0 9 14, C4<0100011>;
v0000021f859d2080_0 .var "ALUOp", 1 0;
v0000021f859d2300_0 .var "ALUSrc", 0 0;
v0000021f859d32a0_0 .var "Branch", 0 0;
v0000021f859d2120_0 .var "MemWrite", 0 0;
v0000021f859d2d00_0 .var "MemtoReg", 0 0;
v0000021f859d1ea0_0 .var "RegWrite", 0 0;
v0000021f859d2c60_0 .net "opcode", 6 0, L_0000021f859d4f80;  1 drivers
E_0000021f85972870 .event anyedge, v0000021f859d2c60_0;
S_0000021f8593d460 .scope module, "rf" "reg_file" 3 66, 10 9 0, S_0000021f8594ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "rs1_addr";
    .port_info 4 /INPUT 5 "rs2_addr";
    .port_info 5 /INPUT 5 "rd_addr";
    .port_info 6 /INPUT 32 "rd_data";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0000021f859d23a0_0 .net "RegWrite", 0 0, v0000021f859d1ea0_0;  alias, 1 drivers
L_0000021f85a30118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f859d2580_0 .net/2u *"_ivl_0", 4 0, L_0000021f85a30118;  1 drivers
L_0000021f85a301a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f859d1c20_0 .net *"_ivl_11", 1 0, L_0000021f85a301a8;  1 drivers
L_0000021f85a301f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021f859d1a40_0 .net/2u *"_ivl_14", 4 0, L_0000021f85a301f0;  1 drivers
v0000021f859d1cc0_0 .net *"_ivl_16", 0 0, L_0000021f859d5020;  1 drivers
L_0000021f85a30238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f859d2e40_0 .net/2u *"_ivl_18", 31 0, L_0000021f85a30238;  1 drivers
v0000021f859d2760_0 .net *"_ivl_2", 0 0, L_0000021f859d44e0;  1 drivers
v0000021f859d2da0_0 .net *"_ivl_20", 31 0, L_0000021f859d4300;  1 drivers
v0000021f859d2f80_0 .net *"_ivl_22", 6 0, L_0000021f859d5de0;  1 drivers
L_0000021f85a30280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021f859d28a0_0 .net *"_ivl_25", 1 0, L_0000021f85a30280;  1 drivers
L_0000021f85a30160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021f859d1f40_0 .net/2u *"_ivl_4", 31 0, L_0000021f85a30160;  1 drivers
v0000021f859d37a0_0 .net *"_ivl_6", 31 0, L_0000021f859d43a0;  1 drivers
v0000021f859d1d60_0 .net *"_ivl_8", 6 0, L_0000021f859d4c60;  1 drivers
v0000021f859d1fe0_0 .net "clk", 0 0, v0000021f859d4440_0;  alias, 1 drivers
v0000021f859d1900_0 .var/i "i", 31 0;
v0000021f859d3020_0 .net "rd_addr", 4 0, L_0000021f859d50c0;  1 drivers
v0000021f859d21c0_0 .net "rd_data", 31 0, L_0000021f859d5e80;  1 drivers
v0000021f859d1e00 .array "registers", 0 31, 31 0;
v0000021f859d2440_0 .net "rs1_addr", 4 0, L_0000021f859d58e0;  1 drivers
v0000021f859d2bc0_0 .net "rs1_data", 31 0, L_0000021f859d4d00;  alias, 1 drivers
v0000021f859d3340_0 .net "rs2_addr", 4 0, L_0000021f859d4620;  1 drivers
v0000021f859d2620_0 .net "rs2_data", 31 0, L_0000021f859d41c0;  alias, 1 drivers
v0000021f859d26c0_0 .net "rst", 0 0, v0000021f859d49e0_0;  alias, 1 drivers
E_0000021f85972470 .event posedge, v0000021f859d26c0_0;
L_0000021f859d44e0 .cmp/eq 5, L_0000021f859d58e0, L_0000021f85a30118;
L_0000021f859d43a0 .array/port v0000021f859d1e00, L_0000021f859d4c60;
L_0000021f859d4c60 .concat [ 5 2 0 0], L_0000021f859d58e0, L_0000021f85a301a8;
L_0000021f859d4d00 .functor MUXZ 32, L_0000021f859d43a0, L_0000021f85a30160, L_0000021f859d44e0, C4<>;
L_0000021f859d5020 .cmp/eq 5, L_0000021f859d4620, L_0000021f85a301f0;
L_0000021f859d4300 .array/port v0000021f859d1e00, L_0000021f859d5de0;
L_0000021f859d5de0 .concat [ 5 2 0 0], L_0000021f859d4620, L_0000021f85a30280;
L_0000021f859d41c0 .functor MUXZ 32, L_0000021f859d4300, L_0000021f85a30238, L_0000021f859d5020, C4<>;
S_0000021f85933b60 .scope task, "save_registers_to_file" "save_registers_to_file" 2 29, 2 29 0, S_0000021f8596e700;
 .timescale -9 -12;
v0000021f859d4ee0_0 .var "filename", 255 0;
TD_riscv_tb.save_registers_to_file ;
    %vpi_func 2 32 "$fopen" 32, v0000021f859d4ee0_0, "w" {0 0 0};
    %store/vec4 v0000021f859d4bc0_0, 0, 32;
    %load/vec4 v0000021f859d4bc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 34 "$display", "Erro: N\303\243o foi poss\303\255vel abrir o arquivo %s", v0000021f859d4ee0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 37 "$fdisplay", v0000021f859d4bc0_0, "=== Estado dos Registradores RISC-V ===" {0 0 0};
    %vpi_call 2 38 "$fdisplay", v0000021f859d4bc0_0, "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f859d57a0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0000021f859d57a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_call 2 41 "$fdisplay", v0000021f859d4bc0_0, "x[%2d] = %d", v0000021f859d57a0_0, &A<v0000021f859d1e00, v0000021f859d57a0_0 > {0 0 0};
    %load/vec4 v0000021f859d57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f859d57a0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 44 "$fclose", v0000021f859d4bc0_0 {0 0 0};
T_0.1 ;
    %end;
    .scope S_0000021f8593eae0;
T_1 ;
    %vpi_call 7 26 "$readmemb", "input/instruction_mem.bin", v0000021f859d2ee0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000021f8593d2d0;
T_2 ;
    %wait E_0000021f85972870;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d32a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %load/vec4 v0000021f859d2c60_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d32a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d1ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d2300_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d1ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d2300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d1ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d2d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d2300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d2120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d2300_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d32a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000021f859d2080_0, 0, 2;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021f8593d460;
T_3 ;
    %wait E_0000021f85972430;
    %load/vec4 v0000021f859d23a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0000021f859d3020_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021f859d21c0_0;
    %load/vec4 v0000021f859d3020_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f859d1e00, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000021f8593d460;
T_4 ;
    %wait E_0000021f85972470;
    %load/vec4 v0000021f859d26c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f859d1900_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000021f859d1900_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021f859d1900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f859d1e00, 0, 4;
    %load/vec4 v0000021f859d1900_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f859d1900_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021f85946430;
T_5 ;
    %wait E_0000021f85972570;
    %load/vec4 v0000021f8596bca0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021f8596aee0_0, 0, 32;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0000021f8596bc00_0;
    %store/vec4 v0000021f8596aee0_0, 0, 32;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0000021f8596a940_0;
    %store/vec4 v0000021f8596aee0_0, 0, 32;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0000021f8596ae40_0;
    %store/vec4 v0000021f8596aee0_0, 0, 32;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0000021f8596bc00_0;
    %store/vec4 v0000021f8596aee0_0, 0, 32;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021f8594edb0;
T_6 ;
    %wait E_0000021f85971ef0;
    %load/vec4 v0000021f8596b520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000021f8596b700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.9;
T_6.5 ;
    %load/vec4 v0000021f8596a620_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
T_6.11 ;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.9;
T_6.7 ;
    %load/vec4 v0000021f8596a620_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000021f8596aa80_0, 0, 4;
T_6.13 ;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021f8593ec70;
T_7 ;
    %wait E_0000021f85971f70;
    %load/vec4 v0000021f859d29e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000021f859d1ae0_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0000021f859d19a0_0;
    %load/vec4 v0000021f859d2b20_0;
    %add;
    %store/vec4 v0000021f859d1ae0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0000021f859d19a0_0;
    %load/vec4 v0000021f859d2b20_0;
    %sub;
    %store/vec4 v0000021f859d1ae0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000021f859d19a0_0;
    %load/vec4 v0000021f859d2b20_0;
    %xor;
    %store/vec4 v0000021f859d1ae0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000021f859d19a0_0;
    %load/vec4 v0000021f859d2b20_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021f859d1ae0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021f859462a0;
T_8 ;
    %wait E_0000021f85972430;
    %load/vec4 v0000021f8596c420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000021f8596bde0_0;
    %load/vec4 v0000021f8596a800_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021f8596c100, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000021f859462a0;
T_9 ;
    %vpi_call 5 36 "$readmemh", "input/data_mem.hex", v0000021f8596c100 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f8596c240_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021f8596c240_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000021f8596c240_0;
    %load/vec4a v0000021f8596c100, 4;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000021f8596c240_0;
    %store/vec4a v0000021f8596c100, 4, 0;
T_9.2 ;
    %load/vec4 v0000021f8596c240_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f8596c240_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021f8594ec20;
T_10 ;
    %wait E_0000021f85971eb0;
    %load/vec4 v0000021f859d5fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021f859d55c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021f859d5ca0_0;
    %assign/vec4 v0000021f859d55c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021f8596e700;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d4440_0, 0, 1;
T_11.0 ;
    %delay 5000, 0;
    %load/vec4 v0000021f859d4440_0;
    %inv;
    %store/vec4 v0000021f859d4440_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0000021f8596e700;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021f859d49e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 56 "$display", "=== ESTADO INICIAL DOS REGISTRADORES ===" {0 0 0};
    %vpi_call 2 57 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f859d57a0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000021f859d57a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.1, 5;
    %vpi_call 2 59 "$display", "x[%2d] = %d", v0000021f859d57a0_0, &A<v0000021f859d1e00, v0000021f859d57a0_0 > {0 0 0};
    %load/vec4 v0000021f859d57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f859d57a0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call 2 61 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 1869968496, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1970548594, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701276019, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952805491, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1600745065, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953063276, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 779384948, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021f859d4ee0_0, 0, 256;
    %fork TD_riscv_tb.save_registers_to_file, S_0000021f85933b60;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021f859d49e0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 76 "$display", "=== ESTADO FINAL DOS REGISTRADORES ===" {0 0 0};
    %vpi_call 2 77 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021f859d57a0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000021f859d57a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_12.3, 5;
    %vpi_call 2 79 "$display", "x[%2d] = %d", v0000021f859d57a0_0, &A<v0000021f859d1e00, v0000021f859d57a0_0 > {0 0 0};
    %load/vec4 v0000021f859d57a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021f859d57a0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %vpi_call 2 81 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 28533, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953527156, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 796026215, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1769174117, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1920163686, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1768841580, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 779384948, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0000021f859d4ee0_0, 0, 256;
    %fork TD_riscv_tb.save_registers_to_file, S_0000021f85933b60;
    %join;
    %vpi_call 2 87 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "test/riscv_tb.v";
    "src/riscv.v";
    "src/alu_control.v";
    "src/data_memory.v";
    "src/imm_gen.v";
    "src/instruction_memory.v";
    "src/alu.v";
    "src/control.v";
    "src/reg_file.v";
