

================================================================
== Vitis HLS Report for 'doHist_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Mon Mar  7 13:58:25 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        doHist
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.915 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     25|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     36|    -|
|Register         |        -|   -|     11|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     11|     61|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_64_p2   |         +|   0|  0|  14|           9|           1|
    |icmp_ln12_fu_58_p2  |      icmp|   0|  0|  11|           9|          10|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  25|          18|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_idxHist_1  |   9|          2|    9|         18|
    |histo_WEN_A                 |   9|          2|    4|          8|
    |idxHist_fu_32               |   9|          2|    9|         18|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  36|          8|   23|         46|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  1|   0|    1|          0|
    |ap_done_reg    |  1|   0|    1|          0|
    |idxHist_fu_32  |  9|   0|    9|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 11|   0|   11|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+--------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  doHist_Pipeline_VITIS_LOOP_12_1|  return value|
|histo_Addr_A  |  out|   32|        bram|                            histo|         array|
|histo_EN_A    |  out|    1|        bram|                            histo|         array|
|histo_WEN_A   |  out|    4|        bram|                            histo|         array|
|histo_Din_A   |  out|   32|        bram|                            histo|         array|
|histo_Dout_A  |   in|   32|        bram|                            histo|         array|
+--------------+-----+-----+------------+---------------------------------+--------------+

