
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 52 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9059857 heartbeat IPC: 1.97485 cumulative IPC: 1.97485 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14333855 heartbeat IPC: 1.89609 cumulative IPC: 1.93467 (Simulation time: 0 hr 3 min 10 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18732085 heartbeat IPC: 2.27364 cumulative IPC: 2.03585 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23842708 heartbeat IPC: 1.95671 cumulative IPC: 2.01547 (Simulation time: 0 hr 5 min 26 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28824561 heartbeat IPC: 2.00729 cumulative IPC: 2.01383 (Simulation time: 0 hr 6 min 35 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33786147 heartbeat IPC: 2.01549 cumulative IPC: 2.0141 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38130407 heartbeat IPC: 2.30189 cumulative IPC: 2.05073 (Simulation time: 0 hr 8 min 45 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42486906 heartbeat IPC: 2.29542 cumulative IPC: 2.07842 (Simulation time: 0 hr 9 min 48 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46822663 heartbeat IPC: 2.3064 cumulative IPC: 2.1015 (Simulation time: 0 hr 10 min 52 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51170133 heartbeat IPC: 2.30019 cumulative IPC: 2.11981 (Simulation time: 0 hr 11 min 57 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47173944 cumulative IPC: 2.11981 (Simulation time: 0 hr 11 min 57 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.11981 instructions: 100000001 cycles: 47173944
cpu0_DTLB TOTAL     ACCESS:   40465623  HIT:   40457675  MISS:       7948
cpu0_DTLB LOAD      ACCESS:   32302531  HIT:   32299666  MISS:       2865
cpu0_DTLB RFO       ACCESS:    8163092  HIT:    8158009  MISS:       5083
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.0308 cycles
cpu0_ITLB TOTAL     ACCESS:     797579  HIT:     797472  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797579  HIT:     797472  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64633  HIT:      64297  MISS:        336
cpu0_L1I LOAD      ACCESS:      64633  HIT:      64297  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 305.625 cycles
cpu0_STLB TOTAL     ACCESS:       8055  HIT:       7275  MISS:        780
cpu0_STLB LOAD      ACCESS:       2972  HIT:       2805  MISS:        167
cpu0_STLB RFO       ACCESS:       5083  HIT:       4470  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.086 cycles
cpu0_L1D TOTAL     ACCESS:   32503809  HIT:   32038073  MISS:     465736
cpu0_L1D LOAD      ACCESS:   28656296  HIT:   28499729  MISS:     156567
cpu0_L1D RFO       ACCESS:    3846742  HIT:    3537757  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        587  MISS:        184
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 369.525 cycles
cpu0_L2C TOTAL     ACCESS:     772106  HIT:     484911  MISS:     287195
cpu0_L2C LOAD      ACCESS:     156902  HIT:     142215  MISS:      14687
cpu0_L2C RFO       ACCESS:     308985  HIT:      36530  MISS:     272455
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306035  HIT:     305999  MISS:         36
cpu0_L2C TRANSLATION ACCESS:        184  HIT:        167  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 581.741 cycles
LLC TOTAL     ACCESS:     557262  HIT:     312854  MISS:     244408
LLC LOAD      ACCESS:      14687  HIT:      11587  MISS:       3100
LLC RFO       ACCESS:     272307  HIT:     128821  MISS:     143486
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270251  HIT:     172438  MISS:      97813
LLC TRANSLATION ACCESS:         17  HIT:          8  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 658.921 cycles
Insertion Distribution: 
	LOAD 805 0 3053 541 
	RFO 11356 0 54466 108407 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 98640 
	 0 0 15 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2106  ROW_BUFFER_MISS:     144480
 DBUS AVG_CONGESTED_CYCLE:    3.99426
 WQ ROW_BUFFER_HIT:       8003  ROW_BUFFER_MISS:     131369  FULL:       1761


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.972
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

