#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000206242aabf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000002062431b580_0 .net "PC", 31 0, v0000020624314ac0_0;  1 drivers
v000002062431a2c0_0 .var "clk", 0 0;
v000002062431a680_0 .net "clkout", 0 0, L_00000206242a2760;  1 drivers
v0000020624319f00_0 .net "cycles_consumed", 31 0, v00000206243187c0_0;  1 drivers
v000002062431a5e0_0 .net "regs0", 31 0, L_00000206242a21b0;  1 drivers
v000002062431b1c0_0 .net "regs1", 31 0, L_00000206242a2ae0;  1 drivers
v000002062431ab80_0 .net "regs2", 31 0, L_00000206242a2450;  1 drivers
v000002062431b620_0 .net "regs3", 31 0, L_00000206242a2530;  1 drivers
v00000206243198c0_0 .net "regs4", 31 0, L_00000206242a1f80;  1 drivers
v0000020624319dc0_0 .net "regs5", 31 0, L_00000206242a25a0;  1 drivers
v000002062431a7c0_0 .var "rst", 0 0;
S_0000020624223320 .scope module, "cpu" "processor" 2 35, 3 4 0, S_00000206242aabf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_00000206242aaf10 .param/l "RType" 0 4 2, C4<000000>;
P_00000206242aaf48 .param/l "add" 0 4 5, C4<100000>;
P_00000206242aaf80 .param/l "addi" 0 4 8, C4<001000>;
P_00000206242aafb8 .param/l "addu" 0 4 5, C4<100001>;
P_00000206242aaff0 .param/l "and_" 0 4 5, C4<100100>;
P_00000206242ab028 .param/l "andi" 0 4 8, C4<001100>;
P_00000206242ab060 .param/l "beq" 0 4 10, C4<000100>;
P_00000206242ab098 .param/l "bne" 0 4 10, C4<000101>;
P_00000206242ab0d0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_00000206242ab108 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000206242ab140 .param/l "j" 0 4 12, C4<000010>;
P_00000206242ab178 .param/l "jal" 0 4 12, C4<000011>;
P_00000206242ab1b0 .param/l "jr" 0 4 6, C4<001000>;
P_00000206242ab1e8 .param/l "lw" 0 4 8, C4<100011>;
P_00000206242ab220 .param/l "nor_" 0 4 5, C4<100111>;
P_00000206242ab258 .param/l "or_" 0 4 5, C4<100101>;
P_00000206242ab290 .param/l "ori" 0 4 8, C4<001101>;
P_00000206242ab2c8 .param/l "sgt" 0 4 6, C4<101011>;
P_00000206242ab300 .param/l "sll" 0 4 6, C4<000000>;
P_00000206242ab338 .param/l "slt" 0 4 5, C4<101010>;
P_00000206242ab370 .param/l "slti" 0 4 8, C4<101010>;
P_00000206242ab3a8 .param/l "srl" 0 4 6, C4<000010>;
P_00000206242ab3e0 .param/l "sub" 0 4 5, C4<100010>;
P_00000206242ab418 .param/l "subu" 0 4 5, C4<100011>;
P_00000206242ab450 .param/l "sw" 0 4 8, C4<101011>;
P_00000206242ab488 .param/l "xor_" 0 4 5, C4<100110>;
P_00000206242ab4c0 .param/l "xori" 0 4 8, C4<001110>;
L_00000206242a2300 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a2060 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a2920 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a2370 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a2680 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a1ea0 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a23e0 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a26f0 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a2760 .functor OR 1, v000002062431a2c0_0, v000002062429b6b0_0, C4<0>, C4<0>;
L_00000206242a1ff0 .functor OR 1, L_000002062431ae00, L_000002062431afe0, C4<0>, C4<0>;
L_00000206242a2a00 .functor AND 1, L_00000206243753d0, L_0000020624374cf0, C4<1>, C4<1>;
L_00000206242a27d0 .functor NOT 1, v000002062431a7c0_0, C4<0>, C4<0>, C4<0>;
L_00000206242a1c00 .functor OR 1, L_0000020624375290, L_00000206243750b0, C4<0>, C4<0>;
L_00000206242a1ce0 .functor OR 1, L_00000206242a1c00, L_0000020624374930, C4<0>, C4<0>;
L_00000206242a1c70 .functor OR 1, L_0000020624374a70, L_0000020624374f70, C4<0>, C4<0>;
L_00000206242a24c0 .functor AND 1, L_00000206243747f0, L_00000206242a1c70, C4<1>, C4<1>;
L_00000206242a1dc0 .functor OR 1, L_0000020624374ed0, L_0000020624373df0, C4<0>, C4<0>;
L_00000206242a1e30 .functor AND 1, L_0000020624375650, L_00000206242a1dc0, C4<1>, C4<1>;
v0000020624313c60_0 .net "ALUOp", 3 0, v000002062429b4d0_0;  1 drivers
v0000020624314b60_0 .net "ALUResult", 31 0, v00000206242bcf50_0;  1 drivers
v0000020624313b20_0 .net "ALUSrc", 0 0, v000002062429ae90_0;  1 drivers
v0000020624313bc0_0 .net "ALUin2", 31 0, L_0000020624374e30;  1 drivers
v0000020624314020_0 .net "MemReadEn", 0 0, v000002062429afd0_0;  1 drivers
v00000206243131c0_0 .net "MemWriteEn", 0 0, v000002062429af30_0;  1 drivers
v0000020624314c00_0 .net "MemtoReg", 0 0, v000002062429b070_0;  1 drivers
v00000206243140c0_0 .net "PC", 31 0, v0000020624314ac0_0;  alias, 1 drivers
v0000020624313580_0 .net "PCPlus1", 31 0, L_000002062431a4a0;  1 drivers
v0000020624314660_0 .net "PCsrc", 1 0, v00000206242bcff0_0;  1 drivers
v0000020624313760_0 .net "RegDst", 0 0, v000002062429b570_0;  1 drivers
v00000206243139e0_0 .net "RegWriteEn", 0 0, v000002062429b610_0;  1 drivers
v0000020624313d00_0 .net "WriteRegister", 4 0, L_00000206243742f0;  1 drivers
v0000020624313080_0 .net *"_ivl_0", 0 0, L_00000206242a2300;  1 drivers
L_000002062431b8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020624313f80_0 .net/2u *"_ivl_10", 4 0, L_000002062431b8d0;  1 drivers
L_000002062431bcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624314840_0 .net *"_ivl_101", 15 0, L_000002062431bcc0;  1 drivers
v0000020624313800_0 .net *"_ivl_102", 31 0, L_0000020624373f30;  1 drivers
L_000002062431bd08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624314480_0 .net *"_ivl_105", 25 0, L_000002062431bd08;  1 drivers
L_000002062431bd50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624314ca0_0 .net/2u *"_ivl_106", 31 0, L_000002062431bd50;  1 drivers
v0000020624314200_0 .net *"_ivl_108", 0 0, L_00000206243753d0;  1 drivers
L_000002062431bd98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000206243134e0_0 .net/2u *"_ivl_110", 5 0, L_000002062431bd98;  1 drivers
v00000206243138a0_0 .net *"_ivl_112", 0 0, L_0000020624374cf0;  1 drivers
v0000020624314520_0 .net *"_ivl_115", 0 0, L_00000206242a2a00;  1 drivers
v00000206243143e0_0 .net *"_ivl_116", 47 0, L_0000020624374610;  1 drivers
L_000002062431bde0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000206243133a0_0 .net *"_ivl_119", 15 0, L_000002062431bde0;  1 drivers
L_000002062431b918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020624314980_0 .net/2u *"_ivl_12", 5 0, L_000002062431b918;  1 drivers
v0000020624313da0_0 .net *"_ivl_120", 47 0, L_0000020624374bb0;  1 drivers
L_000002062431be28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624314f20_0 .net *"_ivl_123", 15 0, L_000002062431be28;  1 drivers
v0000020624313e40_0 .net *"_ivl_125", 0 0, L_0000020624374d90;  1 drivers
v0000020624313ee0_0 .net *"_ivl_126", 31 0, L_0000020624373fd0;  1 drivers
v0000020624314160_0 .net *"_ivl_128", 47 0, L_0000020624375330;  1 drivers
v00000206243142a0_0 .net *"_ivl_130", 47 0, L_0000020624374b10;  1 drivers
v0000020624314340_0 .net *"_ivl_132", 47 0, L_0000020624375150;  1 drivers
v0000020624314700_0 .net *"_ivl_134", 47 0, L_0000020624373990;  1 drivers
L_000002062431be70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000020624314d40_0 .net/2u *"_ivl_138", 1 0, L_000002062431be70;  1 drivers
v0000020624314de0_0 .net *"_ivl_14", 0 0, L_0000020624319a00;  1 drivers
v0000020624313940_0 .net *"_ivl_140", 0 0, L_0000020624373ad0;  1 drivers
L_000002062431beb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000020624313440_0 .net/2u *"_ivl_142", 1 0, L_000002062431beb8;  1 drivers
v0000020624314a20_0 .net *"_ivl_144", 0 0, L_0000020624374110;  1 drivers
L_000002062431bf00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000020624314e80_0 .net/2u *"_ivl_146", 1 0, L_000002062431bf00;  1 drivers
v0000020624313120_0 .net *"_ivl_148", 0 0, L_0000020624374390;  1 drivers
L_000002062431bf48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020624313260_0 .net/2u *"_ivl_150", 31 0, L_000002062431bf48;  1 drivers
L_000002062431bf90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000020624313300_0 .net/2u *"_ivl_152", 31 0, L_000002062431bf90;  1 drivers
v00000206243168f0_0 .net *"_ivl_154", 31 0, L_0000020624375510;  1 drivers
v0000020624315e50_0 .net *"_ivl_156", 31 0, L_0000020624373c10;  1 drivers
L_000002062431b960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000020624315630_0 .net/2u *"_ivl_16", 4 0, L_000002062431b960;  1 drivers
v0000020624315db0_0 .net *"_ivl_160", 0 0, L_00000206242a27d0;  1 drivers
L_000002062431c020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624315310_0 .net/2u *"_ivl_162", 31 0, L_000002062431c020;  1 drivers
L_000002062431c0f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000206243153b0_0 .net/2u *"_ivl_166", 5 0, L_000002062431c0f8;  1 drivers
v00000206243156d0_0 .net *"_ivl_168", 0 0, L_0000020624375290;  1 drivers
L_000002062431c140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000206243160d0_0 .net/2u *"_ivl_170", 5 0, L_000002062431c140;  1 drivers
v0000020624315130_0 .net *"_ivl_172", 0 0, L_00000206243750b0;  1 drivers
v0000020624315d10_0 .net *"_ivl_175", 0 0, L_00000206242a1c00;  1 drivers
L_000002062431c188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000020624316210_0 .net/2u *"_ivl_176", 5 0, L_000002062431c188;  1 drivers
v0000020624315ef0_0 .net *"_ivl_178", 0 0, L_0000020624374930;  1 drivers
v0000020624316490_0 .net *"_ivl_181", 0 0, L_00000206242a1ce0;  1 drivers
L_000002062431c1d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624315f90_0 .net/2u *"_ivl_182", 15 0, L_000002062431c1d0;  1 drivers
v0000020624315950_0 .net *"_ivl_184", 31 0, L_00000206243746b0;  1 drivers
v0000020624316b70_0 .net *"_ivl_187", 0 0, L_0000020624374750;  1 drivers
v00000206243165d0_0 .net *"_ivl_188", 15 0, L_0000020624373a30;  1 drivers
v00000206243159f0_0 .net *"_ivl_19", 4 0, L_000002062431ac20;  1 drivers
v0000020624315450_0 .net *"_ivl_190", 31 0, L_00000206243738f0;  1 drivers
v0000020624315770_0 .net *"_ivl_194", 31 0, L_00000206243755b0;  1 drivers
L_000002062431c218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624316530_0 .net *"_ivl_197", 25 0, L_000002062431c218;  1 drivers
L_000002062431c260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624316710_0 .net/2u *"_ivl_198", 31 0, L_000002062431c260;  1 drivers
L_000002062431b888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000206243154f0_0 .net/2u *"_ivl_2", 5 0, L_000002062431b888;  1 drivers
v0000020624316cb0_0 .net *"_ivl_20", 4 0, L_0000020624319aa0;  1 drivers
v0000020624316c10_0 .net *"_ivl_200", 0 0, L_00000206243747f0;  1 drivers
L_000002062431c2a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020624316350_0 .net/2u *"_ivl_202", 5 0, L_000002062431c2a8;  1 drivers
v0000020624316d50_0 .net *"_ivl_204", 0 0, L_0000020624374a70;  1 drivers
L_000002062431c2f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020624316990_0 .net/2u *"_ivl_206", 5 0, L_000002062431c2f0;  1 drivers
v0000020624316030_0 .net *"_ivl_208", 0 0, L_0000020624374f70;  1 drivers
v0000020624316670_0 .net *"_ivl_211", 0 0, L_00000206242a1c70;  1 drivers
v0000020624316170_0 .net *"_ivl_213", 0 0, L_00000206242a24c0;  1 drivers
L_000002062431c338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020624316e90_0 .net/2u *"_ivl_214", 5 0, L_000002062431c338;  1 drivers
v0000020624316df0_0 .net *"_ivl_216", 0 0, L_0000020624374250;  1 drivers
L_000002062431c380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020624315a90_0 .net/2u *"_ivl_218", 31 0, L_000002062431c380;  1 drivers
v00000206243167b0_0 .net *"_ivl_220", 31 0, L_0000020624373cb0;  1 drivers
v0000020624315810_0 .net *"_ivl_224", 31 0, L_0000020624373d50;  1 drivers
L_000002062431c3c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624316a30_0 .net *"_ivl_227", 25 0, L_000002062431c3c8;  1 drivers
L_000002062431c410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624316f30_0 .net/2u *"_ivl_228", 31 0, L_000002062431c410;  1 drivers
v00000206243158b0_0 .net *"_ivl_230", 0 0, L_0000020624375650;  1 drivers
L_000002062431c458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000206243163f0_0 .net/2u *"_ivl_232", 5 0, L_000002062431c458;  1 drivers
v00000206243162b0_0 .net *"_ivl_234", 0 0, L_0000020624374ed0;  1 drivers
L_000002062431c4a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020624315590_0 .net/2u *"_ivl_236", 5 0, L_000002062431c4a0;  1 drivers
v0000020624316850_0 .net *"_ivl_238", 0 0, L_0000020624373df0;  1 drivers
v0000020624316ad0_0 .net *"_ivl_24", 0 0, L_00000206242a2920;  1 drivers
v0000020624315090_0 .net *"_ivl_241", 0 0, L_00000206242a1dc0;  1 drivers
v00000206243151d0_0 .net *"_ivl_243", 0 0, L_00000206242a1e30;  1 drivers
L_000002062431c4e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000020624315b30_0 .net/2u *"_ivl_244", 5 0, L_000002062431c4e8;  1 drivers
v0000020624315bd0_0 .net *"_ivl_246", 0 0, L_0000020624375790;  1 drivers
v0000020624315270_0 .net *"_ivl_248", 31 0, L_0000020624373e90;  1 drivers
L_000002062431b9a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020624315c70_0 .net/2u *"_ivl_26", 4 0, L_000002062431b9a8;  1 drivers
v0000020624317780_0 .net *"_ivl_29", 4 0, L_000002062431aae0;  1 drivers
v0000020624317500_0 .net *"_ivl_32", 0 0, L_00000206242a2370;  1 drivers
L_000002062431b9f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000020624317dc0_0 .net/2u *"_ivl_34", 4 0, L_000002062431b9f0;  1 drivers
v00000206243184a0_0 .net *"_ivl_37", 4 0, L_0000020624319be0;  1 drivers
v0000020624318ae0_0 .net *"_ivl_40", 0 0, L_00000206242a2680;  1 drivers
L_000002062431ba38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624317820_0 .net/2u *"_ivl_42", 15 0, L_000002062431ba38;  1 drivers
v0000020624317b40_0 .net *"_ivl_45", 15 0, L_0000020624319d20;  1 drivers
v0000020624317e60_0 .net *"_ivl_48", 0 0, L_00000206242a1ea0;  1 drivers
v00000206243176e0_0 .net *"_ivl_5", 5 0, L_000002062431aa40;  1 drivers
L_000002062431ba80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624317c80_0 .net/2u *"_ivl_50", 36 0, L_000002062431ba80;  1 drivers
L_000002062431bac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624317d20_0 .net/2u *"_ivl_52", 31 0, L_000002062431bac8;  1 drivers
v00000206243178c0_0 .net *"_ivl_55", 4 0, L_000002062431b260;  1 drivers
v0000020624318540_0 .net *"_ivl_56", 36 0, L_000002062431a860;  1 drivers
v0000020624317aa0_0 .net *"_ivl_58", 36 0, L_000002062431a900;  1 drivers
v0000020624317be0_0 .net *"_ivl_62", 0 0, L_00000206242a23e0;  1 drivers
L_000002062431bb10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000020624318d60_0 .net/2u *"_ivl_64", 5 0, L_000002062431bb10;  1 drivers
v0000020624317280_0 .net *"_ivl_67", 5 0, L_000002062431af40;  1 drivers
v0000020624318360_0 .net *"_ivl_70", 0 0, L_00000206242a26f0;  1 drivers
L_000002062431bb58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000206243170a0_0 .net/2u *"_ivl_72", 57 0, L_000002062431bb58;  1 drivers
L_000002062431bba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000020624318ea0_0 .net/2u *"_ivl_74", 31 0, L_000002062431bba0;  1 drivers
v0000020624317a00_0 .net *"_ivl_77", 25 0, L_000002062431a220;  1 drivers
v00000206243185e0_0 .net *"_ivl_78", 57 0, L_000002062431acc0;  1 drivers
v0000020624318680_0 .net *"_ivl_8", 0 0, L_00000206242a2060;  1 drivers
v0000020624318f40_0 .net *"_ivl_80", 57 0, L_000002062431a180;  1 drivers
L_000002062431bbe8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000020624318180_0 .net/2u *"_ivl_84", 31 0, L_000002062431bbe8;  1 drivers
L_000002062431bc30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000206243171e0_0 .net/2u *"_ivl_88", 5 0, L_000002062431bc30;  1 drivers
v00000206243175a0_0 .net *"_ivl_90", 0 0, L_000002062431ae00;  1 drivers
L_000002062431bc78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000020624318400_0 .net/2u *"_ivl_92", 5 0, L_000002062431bc78;  1 drivers
v00000206243180e0_0 .net *"_ivl_94", 0 0, L_000002062431afe0;  1 drivers
v0000020624318220_0 .net *"_ivl_97", 0 0, L_00000206242a1ff0;  1 drivers
v0000020624317960_0 .net *"_ivl_98", 47 0, L_000002062431b080;  1 drivers
v0000020624318720_0 .net "adderResult", 31 0, L_0000020624375470;  1 drivers
v0000020624318b80_0 .net "address", 31 0, L_000002062431a360;  1 drivers
v0000020624317140_0 .net "clk", 0 0, L_00000206242a2760;  alias, 1 drivers
v00000206243187c0_0 .var "cycles_consumed", 31 0;
o00000206242c1888 .functor BUFZ 1, C4<z>; HiZ drive
v0000020624317fa0_0 .net "excep_flag", 0 0, o00000206242c1888;  0 drivers
v0000020624318c20_0 .net "extImm", 31 0, L_00000206243749d0;  1 drivers
v0000020624317f00_0 .net "funct", 5 0, L_000002062431a0e0;  1 drivers
v00000206243173c0_0 .net "hlt", 0 0, v000002062429b6b0_0;  1 drivers
v00000206243189a0_0 .net "imm", 15 0, L_000002062431a040;  1 drivers
v0000020624317640_0 .net "immediate", 31 0, L_0000020624374c50;  1 drivers
v0000020624317320_0 .net "input_clk", 0 0, v000002062431a2c0_0;  1 drivers
v0000020624318040_0 .net "instruction", 31 0, L_00000206243751f0;  1 drivers
v0000020624318860_0 .net "memoryReadData", 31 0, v0000020624313a80_0;  1 drivers
v0000020624317460_0 .net "nextPC", 31 0, L_0000020624374070;  1 drivers
v0000020624318e00_0 .net "opcode", 5 0, L_0000020624319960;  1 drivers
v00000206243182c0_0 .net "rd", 4 0, L_000002062431a400;  1 drivers
v0000020624318900_0 .net "readData1", 31 0, L_00000206242a2a70;  1 drivers
v0000020624318a40_0 .net "readData1_w", 31 0, L_0000020624377660;  1 drivers
v0000020624318cc0_0 .net "readData2", 31 0, L_00000206242a2840;  1 drivers
v000002062431b6c0_0 .net "regs0", 31 0, L_00000206242a21b0;  alias, 1 drivers
v0000020624319fa0_0 .net "regs1", 31 0, L_00000206242a2ae0;  alias, 1 drivers
v000002062431a720_0 .net "regs2", 31 0, L_00000206242a2450;  alias, 1 drivers
v0000020624319b40_0 .net "regs3", 31 0, L_00000206242a2530;  alias, 1 drivers
v0000020624319e60_0 .net "regs4", 31 0, L_00000206242a1f80;  alias, 1 drivers
v000002062431b300_0 .net "regs5", 31 0, L_00000206242a25a0;  alias, 1 drivers
v000002062431b120_0 .net "rs", 4 0, L_000002062431a540;  1 drivers
v000002062431a9a0_0 .net "rst", 0 0, v000002062431a7c0_0;  1 drivers
v000002062431b3a0_0 .net "rt", 4 0, L_0000020624319c80;  1 drivers
v000002062431b440_0 .net "shamt", 31 0, L_000002062431ad60;  1 drivers
v000002062431aea0_0 .net "wire_instruction", 31 0, L_00000206242a28b0;  1 drivers
v000002062431b4e0_0 .net "writeData", 31 0, L_0000020624376440;  1 drivers
v000002062431b760_0 .net "zero", 0 0, L_0000020624376300;  1 drivers
L_000002062431aa40 .part L_00000206243751f0, 26, 6;
L_0000020624319960 .functor MUXZ 6, L_000002062431aa40, L_000002062431b888, L_00000206242a2300, C4<>;
L_0000020624319a00 .cmp/eq 6, L_0000020624319960, L_000002062431b918;
L_000002062431ac20 .part L_00000206243751f0, 11, 5;
L_0000020624319aa0 .functor MUXZ 5, L_000002062431ac20, L_000002062431b960, L_0000020624319a00, C4<>;
L_000002062431a400 .functor MUXZ 5, L_0000020624319aa0, L_000002062431b8d0, L_00000206242a2060, C4<>;
L_000002062431aae0 .part L_00000206243751f0, 21, 5;
L_000002062431a540 .functor MUXZ 5, L_000002062431aae0, L_000002062431b9a8, L_00000206242a2920, C4<>;
L_0000020624319be0 .part L_00000206243751f0, 16, 5;
L_0000020624319c80 .functor MUXZ 5, L_0000020624319be0, L_000002062431b9f0, L_00000206242a2370, C4<>;
L_0000020624319d20 .part L_00000206243751f0, 0, 16;
L_000002062431a040 .functor MUXZ 16, L_0000020624319d20, L_000002062431ba38, L_00000206242a2680, C4<>;
L_000002062431b260 .part L_00000206243751f0, 6, 5;
L_000002062431a860 .concat [ 5 32 0 0], L_000002062431b260, L_000002062431bac8;
L_000002062431a900 .functor MUXZ 37, L_000002062431a860, L_000002062431ba80, L_00000206242a1ea0, C4<>;
L_000002062431ad60 .part L_000002062431a900, 0, 32;
L_000002062431af40 .part L_00000206243751f0, 0, 6;
L_000002062431a0e0 .functor MUXZ 6, L_000002062431af40, L_000002062431bb10, L_00000206242a23e0, C4<>;
L_000002062431a220 .part L_00000206243751f0, 0, 26;
L_000002062431acc0 .concat [ 26 32 0 0], L_000002062431a220, L_000002062431bba0;
L_000002062431a180 .functor MUXZ 58, L_000002062431acc0, L_000002062431bb58, L_00000206242a26f0, C4<>;
L_000002062431a360 .part L_000002062431a180, 0, 32;
L_000002062431a4a0 .arith/sum 32, v0000020624314ac0_0, L_000002062431bbe8;
L_000002062431ae00 .cmp/eq 6, L_0000020624319960, L_000002062431bc30;
L_000002062431afe0 .cmp/eq 6, L_0000020624319960, L_000002062431bc78;
L_000002062431b080 .concat [ 32 16 0 0], L_000002062431a360, L_000002062431bcc0;
L_0000020624373f30 .concat [ 6 26 0 0], L_0000020624319960, L_000002062431bd08;
L_00000206243753d0 .cmp/eq 32, L_0000020624373f30, L_000002062431bd50;
L_0000020624374cf0 .cmp/eq 6, L_000002062431a0e0, L_000002062431bd98;
L_0000020624374610 .concat [ 32 16 0 0], L_00000206242a2a70, L_000002062431bde0;
L_0000020624374bb0 .concat [ 32 16 0 0], v0000020624314ac0_0, L_000002062431be28;
L_0000020624374d90 .part L_000002062431a040, 15, 1;
LS_0000020624373fd0_0_0 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_4 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_8 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_12 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_16 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_20 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_24 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_0_28 .concat [ 1 1 1 1], L_0000020624374d90, L_0000020624374d90, L_0000020624374d90, L_0000020624374d90;
LS_0000020624373fd0_1_0 .concat [ 4 4 4 4], LS_0000020624373fd0_0_0, LS_0000020624373fd0_0_4, LS_0000020624373fd0_0_8, LS_0000020624373fd0_0_12;
LS_0000020624373fd0_1_4 .concat [ 4 4 4 4], LS_0000020624373fd0_0_16, LS_0000020624373fd0_0_20, LS_0000020624373fd0_0_24, LS_0000020624373fd0_0_28;
L_0000020624373fd0 .concat [ 16 16 0 0], LS_0000020624373fd0_1_0, LS_0000020624373fd0_1_4;
L_0000020624375330 .concat [ 16 32 0 0], L_000002062431a040, L_0000020624373fd0;
L_0000020624374b10 .arith/sum 48, L_0000020624374bb0, L_0000020624375330;
L_0000020624375150 .functor MUXZ 48, L_0000020624374b10, L_0000020624374610, L_00000206242a2a00, C4<>;
L_0000020624373990 .functor MUXZ 48, L_0000020624375150, L_000002062431b080, L_00000206242a1ff0, C4<>;
L_0000020624375470 .part L_0000020624373990, 0, 32;
L_0000020624373ad0 .cmp/eq 2, v00000206242bcff0_0, L_000002062431be70;
L_0000020624374110 .cmp/eq 2, v00000206242bcff0_0, L_000002062431beb8;
L_0000020624374390 .cmp/eq 2, v00000206242bcff0_0, L_000002062431bf00;
L_0000020624375510 .functor MUXZ 32, L_000002062431bf90, L_000002062431bf48, L_0000020624374390, C4<>;
L_0000020624373c10 .functor MUXZ 32, L_0000020624375510, L_0000020624375470, L_0000020624374110, C4<>;
L_0000020624374070 .functor MUXZ 32, L_0000020624373c10, L_000002062431a4a0, L_0000020624373ad0, C4<>;
L_00000206243751f0 .functor MUXZ 32, L_00000206242a28b0, L_000002062431c020, L_00000206242a27d0, C4<>;
L_0000020624375290 .cmp/eq 6, L_0000020624319960, L_000002062431c0f8;
L_00000206243750b0 .cmp/eq 6, L_0000020624319960, L_000002062431c140;
L_0000020624374930 .cmp/eq 6, L_0000020624319960, L_000002062431c188;
L_00000206243746b0 .concat [ 16 16 0 0], L_000002062431a040, L_000002062431c1d0;
L_0000020624374750 .part L_000002062431a040, 15, 1;
LS_0000020624373a30_0_0 .concat [ 1 1 1 1], L_0000020624374750, L_0000020624374750, L_0000020624374750, L_0000020624374750;
LS_0000020624373a30_0_4 .concat [ 1 1 1 1], L_0000020624374750, L_0000020624374750, L_0000020624374750, L_0000020624374750;
LS_0000020624373a30_0_8 .concat [ 1 1 1 1], L_0000020624374750, L_0000020624374750, L_0000020624374750, L_0000020624374750;
LS_0000020624373a30_0_12 .concat [ 1 1 1 1], L_0000020624374750, L_0000020624374750, L_0000020624374750, L_0000020624374750;
L_0000020624373a30 .concat [ 4 4 4 4], LS_0000020624373a30_0_0, LS_0000020624373a30_0_4, LS_0000020624373a30_0_8, LS_0000020624373a30_0_12;
L_00000206243738f0 .concat [ 16 16 0 0], L_000002062431a040, L_0000020624373a30;
L_00000206243749d0 .functor MUXZ 32, L_00000206243738f0, L_00000206243746b0, L_00000206242a1ce0, C4<>;
L_00000206243755b0 .concat [ 6 26 0 0], L_0000020624319960, L_000002062431c218;
L_00000206243747f0 .cmp/eq 32, L_00000206243755b0, L_000002062431c260;
L_0000020624374a70 .cmp/eq 6, L_000002062431a0e0, L_000002062431c2a8;
L_0000020624374f70 .cmp/eq 6, L_000002062431a0e0, L_000002062431c2f0;
L_0000020624374250 .cmp/eq 6, L_0000020624319960, L_000002062431c338;
L_0000020624373cb0 .functor MUXZ 32, L_00000206243749d0, L_000002062431c380, L_0000020624374250, C4<>;
L_0000020624374c50 .functor MUXZ 32, L_0000020624373cb0, L_000002062431ad60, L_00000206242a24c0, C4<>;
L_0000020624373d50 .concat [ 6 26 0 0], L_0000020624319960, L_000002062431c3c8;
L_0000020624375650 .cmp/eq 32, L_0000020624373d50, L_000002062431c410;
L_0000020624374ed0 .cmp/eq 6, L_000002062431a0e0, L_000002062431c458;
L_0000020624373df0 .cmp/eq 6, L_000002062431a0e0, L_000002062431c4a0;
L_0000020624375790 .cmp/eq 6, L_0000020624319960, L_000002062431c4e8;
L_0000020624373e90 .functor MUXZ 32, L_00000206242a2a70, v0000020624314ac0_0, L_0000020624375790, C4<>;
L_0000020624377660 .functor MUXZ 32, L_0000020624373e90, L_00000206242a2840, L_00000206242a1e30, C4<>;
S_00000206242234b0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000206242888a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000206242a1d50 .functor NOT 1, v000002062429ae90_0, C4<0>, C4<0>, C4<0>;
v000002062429a710_0 .net *"_ivl_0", 0 0, L_00000206242a1d50;  1 drivers
v000002062429aad0_0 .net "in1", 31 0, L_00000206242a2840;  alias, 1 drivers
v0000020624299c70_0 .net "in2", 31 0, L_0000020624374c50;  alias, 1 drivers
v000002062429ab70_0 .net "out", 31 0, L_0000020624374e30;  alias, 1 drivers
v000002062429b390_0 .net "s", 0 0, v000002062429ae90_0;  alias, 1 drivers
L_0000020624374e30 .functor MUXZ 32, L_0000020624374c50, L_00000206242a2840, L_00000206242a1d50, C4<>;
S_00000206242219d0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000206242bc1c0 .param/l "RType" 0 4 2, C4<000000>;
P_00000206242bc1f8 .param/l "add" 0 4 5, C4<100000>;
P_00000206242bc230 .param/l "addi" 0 4 8, C4<001000>;
P_00000206242bc268 .param/l "addu" 0 4 5, C4<100001>;
P_00000206242bc2a0 .param/l "and_" 0 4 5, C4<100100>;
P_00000206242bc2d8 .param/l "andi" 0 4 8, C4<001100>;
P_00000206242bc310 .param/l "beq" 0 4 10, C4<000100>;
P_00000206242bc348 .param/l "bne" 0 4 10, C4<000101>;
P_00000206242bc380 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000206242bc3b8 .param/l "j" 0 4 12, C4<000010>;
P_00000206242bc3f0 .param/l "jal" 0 4 12, C4<000011>;
P_00000206242bc428 .param/l "jr" 0 4 6, C4<001000>;
P_00000206242bc460 .param/l "lw" 0 4 8, C4<100011>;
P_00000206242bc498 .param/l "nor_" 0 4 5, C4<100111>;
P_00000206242bc4d0 .param/l "or_" 0 4 5, C4<100101>;
P_00000206242bc508 .param/l "ori" 0 4 8, C4<001101>;
P_00000206242bc540 .param/l "sgt" 0 4 6, C4<101011>;
P_00000206242bc578 .param/l "sll" 0 4 6, C4<000000>;
P_00000206242bc5b0 .param/l "slt" 0 4 5, C4<101010>;
P_00000206242bc5e8 .param/l "slti" 0 4 8, C4<101010>;
P_00000206242bc620 .param/l "srl" 0 4 6, C4<000010>;
P_00000206242bc658 .param/l "sub" 0 4 5, C4<100010>;
P_00000206242bc690 .param/l "subu" 0 4 5, C4<100011>;
P_00000206242bc6c8 .param/l "sw" 0 4 8, C4<101011>;
P_00000206242bc700 .param/l "xor_" 0 4 5, C4<100110>;
P_00000206242bc738 .param/l "xori" 0 4 8, C4<001110>;
v000002062429b4d0_0 .var "ALUOp", 3 0;
v000002062429ae90_0 .var "ALUSrc", 0 0;
v000002062429afd0_0 .var "MemReadEn", 0 0;
v000002062429af30_0 .var "MemWriteEn", 0 0;
v000002062429b070_0 .var "MemtoReg", 0 0;
v000002062429b570_0 .var "RegDst", 0 0;
v000002062429b610_0 .var "RegWriteEn", 0 0;
v000002062429b7f0_0 .net "funct", 5 0, L_000002062431a0e0;  alias, 1 drivers
v000002062429b6b0_0 .var "hlt", 0 0;
v000002062429b890_0 .net "opcode", 5 0, L_0000020624319960;  alias, 1 drivers
v000002062429a210_0 .net "rst", 0 0, v000002062431a7c0_0;  alias, 1 drivers
E_0000020624288be0 .event anyedge, v000002062429a210_0, v000002062429b890_0, v000002062429b7f0_0;
S_0000020624221b60 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000206242a28b0 .functor BUFZ 32, L_0000020624373b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020624299d10 .array "InstMem", 0 1023, 31 0;
v0000020624299db0_0 .net *"_ivl_0", 31 0, L_0000020624373b70;  1 drivers
v0000020624299ef0_0 .net *"_ivl_3", 9 0, L_00000206243741b0;  1 drivers
v0000020624299f90_0 .net *"_ivl_4", 11 0, L_0000020624374430;  1 drivers
L_000002062431bfd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002062429a2b0_0 .net *"_ivl_7", 1 0, L_000002062431bfd8;  1 drivers
v000002062429a3f0_0 .net "address", 31 0, v0000020624314ac0_0;  alias, 1 drivers
v000002062429a490_0 .var/i "i", 31 0;
v000002062429a530_0 .net "q", 31 0, L_00000206242a28b0;  alias, 1 drivers
L_0000020624373b70 .array/port v0000020624299d10, L_0000020624374430;
L_00000206243741b0 .part v0000020624314ac0_0, 0, 10;
L_0000020624374430 .concat [ 10 2 0 0], L_00000206243741b0, L_000002062431bfd8;
S_000002062420d7e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000206242a2a70 .functor BUFZ 32, L_00000206243756f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000206242a2840 .functor BUFZ 32, L_0000020624374570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000206242bde50_1 .array/port v00000206242bde50, 1;
L_00000206242a21b0 .functor BUFZ 32, v00000206242bde50_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000206242bde50_2 .array/port v00000206242bde50, 2;
L_00000206242a2ae0 .functor BUFZ 32, v00000206242bde50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000206242bde50_3 .array/port v00000206242bde50, 3;
L_00000206242a2450 .functor BUFZ 32, v00000206242bde50_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000206242bde50_4 .array/port v00000206242bde50, 4;
L_00000206242a2530 .functor BUFZ 32, v00000206242bde50_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000206242bde50_5 .array/port v00000206242bde50, 5;
L_00000206242a1f80 .functor BUFZ 32, v00000206242bde50_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000206242bde50_6 .array/port v00000206242bde50, 6;
L_00000206242a25a0 .functor BUFZ 32, v00000206242bde50_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000020624273e60_0 .net *"_ivl_0", 31 0, L_00000206243756f0;  1 drivers
v00000206242bdf90_0 .net *"_ivl_10", 6 0, L_0000020624374890;  1 drivers
L_000002062431c0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000206242bd1d0_0 .net *"_ivl_13", 1 0, L_000002062431c0b0;  1 drivers
v00000206242bd9f0_0 .net *"_ivl_2", 6 0, L_00000206243744d0;  1 drivers
L_000002062431c068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000206242bd270_0 .net *"_ivl_5", 1 0, L_000002062431c068;  1 drivers
v00000206242be2b0_0 .net *"_ivl_8", 31 0, L_0000020624374570;  1 drivers
v00000206242bd310_0 .net "clk", 0 0, L_00000206242a2760;  alias, 1 drivers
v00000206242bc7d0_0 .var/i "i", 31 0;
v00000206242be670_0 .net "readData1", 31 0, L_00000206242a2a70;  alias, 1 drivers
v00000206242bd6d0_0 .net "readData2", 31 0, L_00000206242a2840;  alias, 1 drivers
v00000206242bcb90_0 .net "readRegister1", 4 0, L_000002062431a540;  alias, 1 drivers
v00000206242be3f0_0 .net "readRegister2", 4 0, L_0000020624319c80;  alias, 1 drivers
v00000206242bde50 .array "registers", 31 0, 31 0;
v00000206242bdbd0_0 .net "regs0", 31 0, L_00000206242a21b0;  alias, 1 drivers
v00000206242be490_0 .net "regs1", 31 0, L_00000206242a2ae0;  alias, 1 drivers
v00000206242bd950_0 .net "regs2", 31 0, L_00000206242a2450;  alias, 1 drivers
v00000206242be030_0 .net "regs3", 31 0, L_00000206242a2530;  alias, 1 drivers
v00000206242bdc70_0 .net "regs4", 31 0, L_00000206242a1f80;  alias, 1 drivers
v00000206242bccd0_0 .net "regs5", 31 0, L_00000206242a25a0;  alias, 1 drivers
v00000206242bd8b0_0 .net "rst", 0 0, v000002062431a7c0_0;  alias, 1 drivers
v00000206242bdef0_0 .net "we", 0 0, v000002062429b610_0;  alias, 1 drivers
v00000206242bd3b0_0 .net "writeData", 31 0, L_0000020624376440;  alias, 1 drivers
v00000206242bd590_0 .net "writeRegister", 4 0, L_00000206243742f0;  alias, 1 drivers
E_0000020624289320/0 .event negedge, v000002062429a210_0;
E_0000020624289320/1 .event posedge, v00000206242bd310_0;
E_0000020624289320 .event/or E_0000020624289320/0, E_0000020624289320/1;
L_00000206243756f0 .array/port v00000206242bde50, L_00000206243744d0;
L_00000206243744d0 .concat [ 5 2 0 0], L_000002062431a540, L_000002062431c068;
L_0000020624374570 .array/port v00000206242bde50, L_0000020624374890;
L_0000020624374890 .concat [ 5 2 0 0], L_0000020624319c80, L_000002062431c0b0;
S_000002062420d970 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000002062420d7e0;
 .timescale 0 0;
v0000020624273dc0_0 .var/i "i", 31 0;
S_0000020624259d50 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000020624289460 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000206242a2990 .functor NOT 1, v000002062429b570_0, C4<0>, C4<0>, C4<0>;
v00000206242bd450_0 .net *"_ivl_0", 0 0, L_00000206242a2990;  1 drivers
v00000206242bd4f0_0 .net "in1", 4 0, L_0000020624319c80;  alias, 1 drivers
v00000206242bcd70_0 .net "in2", 4 0, L_000002062431a400;  alias, 1 drivers
v00000206242bd630_0 .net "out", 4 0, L_00000206243742f0;  alias, 1 drivers
v00000206242bceb0_0 .net "s", 0 0, v000002062429b570_0;  alias, 1 drivers
L_00000206243742f0 .functor MUXZ 5, L_000002062431a400, L_0000020624319c80, L_00000206242a2990, C4<>;
S_0000020624259ee0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000206242886a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002062425a6b0 .functor NOT 1, v000002062429b070_0, C4<0>, C4<0>, C4<0>;
v00000206242bda90_0 .net *"_ivl_0", 0 0, L_000002062425a6b0;  1 drivers
v00000206242bd770_0 .net "in1", 31 0, v00000206242bcf50_0;  alias, 1 drivers
v00000206242be530_0 .net "in2", 31 0, v0000020624313a80_0;  alias, 1 drivers
v00000206242bd130_0 .net "out", 31 0, L_0000020624376440;  alias, 1 drivers
v00000206242bdd10_0 .net "s", 0 0, v000002062429b070_0;  alias, 1 drivers
L_0000020624376440 .functor MUXZ 32, v0000020624313a80_0, v00000206242bcf50_0, L_000002062425a6b0, C4<>;
S_0000020624206af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000020624206c80 .param/l "ADD" 0 9 12, C4<0000>;
P_0000020624206cb8 .param/l "AND" 0 9 12, C4<0010>;
P_0000020624206cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000020624206d28 .param/l "OR" 0 9 12, C4<0011>;
P_0000020624206d60 .param/l "SGT" 0 9 12, C4<0111>;
P_0000020624206d98 .param/l "SLL" 0 9 12, C4<1000>;
P_0000020624206dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000020624206e08 .param/l "SRL" 0 9 12, C4<1001>;
P_0000020624206e40 .param/l "SUB" 0 9 12, C4<0001>;
P_0000020624206e78 .param/l "XOR" 0 9 12, C4<0100>;
P_0000020624206eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000020624206ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002062431c530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000206242bcc30_0 .net/2u *"_ivl_0", 31 0, L_000002062431c530;  1 drivers
v00000206242be0d0_0 .net "opSel", 3 0, v000002062429b4d0_0;  alias, 1 drivers
v00000206242bdb30_0 .net "operand1", 31 0, L_0000020624377660;  alias, 1 drivers
v00000206242bce10_0 .net "operand2", 31 0, L_0000020624374e30;  alias, 1 drivers
v00000206242bcf50_0 .var "result", 31 0;
v00000206242bd810_0 .net "zero", 0 0, L_0000020624376300;  alias, 1 drivers
E_0000020624289e60 .event anyedge, v000002062429b4d0_0, v00000206242bdb30_0, v000002062429ab70_0;
L_0000020624376300 .cmp/eq 32, v00000206242bcf50_0, L_000002062431c530;
S_000002062423ad50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_00000206242be790 .param/l "RType" 0 4 2, C4<000000>;
P_00000206242be7c8 .param/l "add" 0 4 5, C4<100000>;
P_00000206242be800 .param/l "addi" 0 4 8, C4<001000>;
P_00000206242be838 .param/l "addu" 0 4 5, C4<100001>;
P_00000206242be870 .param/l "and_" 0 4 5, C4<100100>;
P_00000206242be8a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000206242be8e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000206242be918 .param/l "bne" 0 4 10, C4<000101>;
P_00000206242be950 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000206242be988 .param/l "j" 0 4 12, C4<000010>;
P_00000206242be9c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000206242be9f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000206242bea30 .param/l "lw" 0 4 8, C4<100011>;
P_00000206242bea68 .param/l "nor_" 0 4 5, C4<100111>;
P_00000206242beaa0 .param/l "or_" 0 4 5, C4<100101>;
P_00000206242bead8 .param/l "ori" 0 4 8, C4<001101>;
P_00000206242beb10 .param/l "sgt" 0 4 6, C4<101011>;
P_00000206242beb48 .param/l "sll" 0 4 6, C4<000000>;
P_00000206242beb80 .param/l "slt" 0 4 5, C4<101010>;
P_00000206242bebb8 .param/l "slti" 0 4 8, C4<101010>;
P_00000206242bebf0 .param/l "srl" 0 4 6, C4<000010>;
P_00000206242bec28 .param/l "sub" 0 4 5, C4<100010>;
P_00000206242bec60 .param/l "subu" 0 4 5, C4<100011>;
P_00000206242bec98 .param/l "sw" 0 4 8, C4<101011>;
P_00000206242becd0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000206242bed08 .param/l "xori" 0 4 8, C4<001110>;
v00000206242bcff0_0 .var "PCsrc", 1 0;
v00000206242be170_0 .net "excep_flag", 0 0, o00000206242c1888;  alias, 0 drivers
v00000206242bd090_0 .net "funct", 5 0, L_000002062431a0e0;  alias, 1 drivers
v00000206242bddb0_0 .net "opcode", 5 0, L_0000020624319960;  alias, 1 drivers
v00000206242be5d0_0 .net "operand1", 31 0, L_00000206242a2a70;  alias, 1 drivers
v00000206242be210_0 .net "operand2", 31 0, L_0000020624374e30;  alias, 1 drivers
v00000206242be350_0 .net "rst", 0 0, v000002062431a7c0_0;  alias, 1 drivers
E_000002062428b4a0/0 .event anyedge, v000002062429a210_0, v00000206242be170_0, v000002062429b890_0, v00000206242be670_0;
E_000002062428b4a0/1 .event anyedge, v000002062429ab70_0, v000002062429b7f0_0;
E_000002062428b4a0 .event/or E_000002062428b4a0/0, E_000002062428b4a0/1;
S_00000206242bed50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000206242bc870 .array "DataMem", 0 1023, 31 0;
v00000206242bc910_0 .net "address", 31 0, v00000206242bcf50_0;  alias, 1 drivers
v00000206242bc9b0_0 .net "clock", 0 0, L_00000206242a2760;  alias, 1 drivers
v00000206242bca50_0 .net "data", 31 0, L_00000206242a2840;  alias, 1 drivers
v00000206242bcaf0_0 .var/i "i", 31 0;
v0000020624313a80_0 .var "q", 31 0;
v00000206243147a0_0 .net "rden", 0 0, v000002062429afd0_0;  alias, 1 drivers
v0000020624313620_0 .net "wren", 0 0, v000002062429af30_0;  alias, 1 drivers
E_000002062428aa60 .event negedge, v00000206242bd310_0;
S_000002062423aee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000020624223320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002062428ac60 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000206243145c0_0 .net "PCin", 31 0, L_0000020624374070;  alias, 1 drivers
v0000020624314ac0_0 .var "PCout", 31 0;
v00000206243136c0_0 .net "clk", 0 0, L_00000206242a2760;  alias, 1 drivers
v00000206243148e0_0 .net "rst", 0 0, v000002062431a7c0_0;  alias, 1 drivers
    .scope S_000002062423ad50;
T_0 ;
    %wait E_000002062428b4a0;
    %load/vec4 v00000206242be350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000206242bcff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000206242be170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000206242bcff0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000206242bddb0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v00000206242be5d0_0;
    %load/vec4 v00000206242be210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v00000206242bddb0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v00000206242be5d0_0;
    %load/vec4 v00000206242be210_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v00000206242bddb0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v00000206242bddb0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v00000206242bddb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v00000206242bd090_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000206242bcff0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000206242bcff0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002062423aee0;
T_1 ;
    %wait E_0000020624289320;
    %load/vec4 v00000206243148e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000020624314ac0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000206243145c0_0;
    %assign/vec4 v0000020624314ac0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020624221b60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062429a490_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002062429a490_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002062429a490_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %load/vec4 v000002062429a490_0;
    %addi 1, 0, 32;
    %store/vec4 v000002062429a490_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181652, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020624299d10, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000206242219d0;
T_3 ;
    %wait E_0000020624288be0;
    %load/vec4 v000002062429a210_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002062429b6b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062429b610_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062429af30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062429b070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002062429afd0_0, 0;
    %assign/vec4 v000002062429b570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002062429b6b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002062429b4d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002062429ae90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002062429b610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002062429af30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002062429b070_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002062429afd0_0, 0, 1;
    %store/vec4 v000002062429b570_0, 0, 1;
    %load/vec4 v000002062429b890_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b6b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %load/vec4 v000002062429b7f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062429b570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429afd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429b070_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429af30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062429ae90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002062429b4d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002062420d7e0;
T_4 ;
    %wait E_0000020624289320;
    %fork t_1, S_000002062420d970;
    %jmp t_0;
    .scope S_000002062420d970;
t_1 ;
    %load/vec4 v00000206242bd8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020624273dc0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000020624273dc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000020624273dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bde50, 0, 4;
    %load/vec4 v0000020624273dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000020624273dc0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000206242bdef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000206242bd3b0_0;
    %load/vec4 v00000206242bd590_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bde50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bde50, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002062420d7e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002062420d7e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206242bc7d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000206242bc7d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000206242bc7d0_0;
    %ix/getv/s 4, v00000206242bc7d0_0;
    %load/vec4a v00000206242bde50, 4;
    %ix/getv/s 4, v00000206242bc7d0_0;
    %load/vec4a v00000206242bde50, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000206242bc7d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206242bc7d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000020624206af0;
T_6 ;
    %wait E_0000020624289e60;
    %load/vec4 v00000206242be0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %add;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %sub;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %and;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %or;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %xor;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %or;
    %inv;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000206242bdb30_0;
    %load/vec4 v00000206242bce10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000206242bce10_0;
    %load/vec4 v00000206242bdb30_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000206242bdb30_0;
    %ix/getv 4, v00000206242bce10_0;
    %shiftl 4;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000206242bdb30_0;
    %ix/getv 4, v00000206242bce10_0;
    %shiftr 4;
    %assign/vec4 v00000206242bcf50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000206242bed50;
T_7 ;
    %wait E_000002062428aa60;
    %load/vec4 v00000206243147a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000206242bc910_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000206242bc870, 4;
    %assign/vec4 v0000020624313a80_0, 0;
T_7.0 ;
    %load/vec4 v0000020624313620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000206242bca50_0;
    %ix/getv 3, v00000206242bc910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000206242bed50;
T_8 ;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 44, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 45, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 65, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000206242bc870, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000206242bed50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000206242bcaf0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000206242bcaf0_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000206242bcaf0_0;
    %load/vec4a v00000206242bc870, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v00000206242bcaf0_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000206242bcaf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000206242bcaf0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000020624223320;
T_10 ;
    %wait E_0000020624289320;
    %load/vec4 v000002062431a9a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000206243187c0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000206243187c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000206243187c0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000206242aabf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002062431a2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002062431a7c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000206242aabf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002062431a2c0_0;
    %inv;
    %assign/vec4 v000002062431a2c0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000206242aabf0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062431a7c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002062431a7c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000020624319f00_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
