// Seed: 238817641
module module_0 (
    output tri0 id_0,
    input wand id_1,
    input wand id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri id_8,
    input supply1 id_9,
    output tri id_10,
    output wand id_11,
    input tri1 id_12
);
  wire id_14 = id_12;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input wor id_2
    , id_13,
    input wand id_3
    , id_14,
    input wire id_4,
    output supply0 id_5,
    input wire id_6,
    output wand id_7,
    output tri id_8,
    input tri0 id_9,
    output wor id_10,
    output logic id_11
);
  assign id_14 = -1;
  always @(1)
    #1 begin : LABEL_0
      id_11 <= -1;
      id_0  <= -1;
    end
  logic ['b0 : 1 'h0] id_15 = id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_9,
      id_4,
      id_2,
      id_5,
      id_1,
      id_9,
      id_1,
      id_7,
      id_3
  );
  assign modCall_1.id_3 = 0;
  logic [7:0] id_16;
  logic id_17;
  wire id_18;
  assign id_16[1 : 1] = -1;
  localparam id_19 = 1;
endmodule
