

================================================================
== Vivado HLS Report for 'Loop_0_proc'
================================================================
* Date:           Sun Jun  6 19:22:11 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_0
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.540|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   51|   51|   51|   51|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   49|   49|         2|          1|          1|    49|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent([6272 x i216]* %input_V)"   --->   Operation 5 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6272 x i216]* %input_V, [1 x i8]* @p_str, [12 x i8]* @p_str41, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %row_assign_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_assign_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %col_assign)" [resnet50_0.cpp:302]   --->   Operation 8 'read' 'col_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_assign_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %row_assign)" [resnet50_0.cpp:302]   --->   Operation 9 'read' 'row_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i7P(i7* %row_assign_out, i7 %row_assign_read)" [resnet50_0.cpp:302]   --->   Operation 10 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i7* %col_assign_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i7P(i7* %col_assign_out, i7 %col_assign_read)" [resnet50_0.cpp:302]   --->   Operation 12 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 7> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %row_assign_read, i1 false)" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i8 %shl_ln to i9" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 14 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln258_1 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %col_assign_read, i1 false)" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 15 'bitconcatenate' 'shl_ln258_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln258_1 = zext i8 %shl_ln258_1 to i9" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 16 'zext' 'zext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %col_assign_read to i2" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 17 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln215, i1 false)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 18 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.65ns)   --->   "br label %.preheader40.i.i.i.i"   --->   Operation 19 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 4.52>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 [ 0, %entry ], [ %add_ln255, %hls_label_18 ]" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i3 [ 0, %entry ], [ %select_ln255_4, %hls_label_18 ]" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 21 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmpout_63_V_1 = phi i24 [ 0, %entry ], [ %tmpout_63_V_2, %hls_label_18 ]"   --->   Operation 22 'phi' 'tmpout_63_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmpout_62_V_1 = phi i24 [ 0, %entry ], [ %tmpout_62_V_2, %hls_label_18 ]"   --->   Operation 23 'phi' 'tmpout_62_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmpout_61_V_1 = phi i24 [ 0, %entry ], [ %tmpout_61_V_2, %hls_label_18 ]"   --->   Operation 24 'phi' 'tmpout_61_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmpout_60_V_1 = phi i24 [ 0, %entry ], [ %tmpout_60_V_2, %hls_label_18 ]"   --->   Operation 25 'phi' 'tmpout_60_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmpout_59_V_1 = phi i24 [ 0, %entry ], [ %tmpout_59_V_2, %hls_label_18 ]"   --->   Operation 26 'phi' 'tmpout_59_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmpout_58_V_1 = phi i24 [ 0, %entry ], [ %tmpout_58_V_2, %hls_label_18 ]"   --->   Operation 27 'phi' 'tmpout_58_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmpout_57_V_1 = phi i24 [ 0, %entry ], [ %tmpout_57_V_2, %hls_label_18 ]"   --->   Operation 28 'phi' 'tmpout_57_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmpout_56_V_1 = phi i24 [ 0, %entry ], [ %tmpout_56_V_2, %hls_label_18 ]"   --->   Operation 29 'phi' 'tmpout_56_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmpout_55_V_1 = phi i24 [ 0, %entry ], [ %tmpout_55_V_2, %hls_label_18 ]"   --->   Operation 30 'phi' 'tmpout_55_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmpout_54_V_1 = phi i24 [ 0, %entry ], [ %tmpout_54_V_2, %hls_label_18 ]"   --->   Operation 31 'phi' 'tmpout_54_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmpout_53_V_1 = phi i24 [ 0, %entry ], [ %tmpout_53_V_2, %hls_label_18 ]"   --->   Operation 32 'phi' 'tmpout_53_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmpout_52_V_1 = phi i24 [ 0, %entry ], [ %tmpout_52_V_2, %hls_label_18 ]"   --->   Operation 33 'phi' 'tmpout_52_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmpout_51_V_1 = phi i24 [ 0, %entry ], [ %tmpout_51_V_2, %hls_label_18 ]"   --->   Operation 34 'phi' 'tmpout_51_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmpout_50_V_1 = phi i24 [ 0, %entry ], [ %tmpout_50_V_2, %hls_label_18 ]"   --->   Operation 35 'phi' 'tmpout_50_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmpout_49_V_1 = phi i24 [ 0, %entry ], [ %tmpout_49_V_2, %hls_label_18 ]"   --->   Operation 36 'phi' 'tmpout_49_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmpout_48_V_1 = phi i24 [ 0, %entry ], [ %tmpout_48_V_2, %hls_label_18 ]"   --->   Operation 37 'phi' 'tmpout_48_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmpout_47_V_1 = phi i24 [ 0, %entry ], [ %tmpout_47_V_2, %hls_label_18 ]"   --->   Operation 38 'phi' 'tmpout_47_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmpout_46_V_1 = phi i24 [ 0, %entry ], [ %tmpout_46_V_2, %hls_label_18 ]"   --->   Operation 39 'phi' 'tmpout_46_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmpout_45_V_1 = phi i24 [ 0, %entry ], [ %tmpout_45_V_2, %hls_label_18 ]"   --->   Operation 40 'phi' 'tmpout_45_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmpout_44_V_1 = phi i24 [ 0, %entry ], [ %tmpout_44_V_2, %hls_label_18 ]"   --->   Operation 41 'phi' 'tmpout_44_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmpout_43_V_1 = phi i24 [ 0, %entry ], [ %tmpout_43_V_2, %hls_label_18 ]"   --->   Operation 42 'phi' 'tmpout_43_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmpout_42_V_1 = phi i24 [ 0, %entry ], [ %tmpout_42_V_2, %hls_label_18 ]"   --->   Operation 43 'phi' 'tmpout_42_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmpout_41_V_1 = phi i24 [ 0, %entry ], [ %tmpout_41_V_2, %hls_label_18 ]"   --->   Operation 44 'phi' 'tmpout_41_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmpout_40_V_1 = phi i24 [ 0, %entry ], [ %tmpout_40_V_2, %hls_label_18 ]"   --->   Operation 45 'phi' 'tmpout_40_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmpout_39_V_1 = phi i24 [ 0, %entry ], [ %tmpout_39_V_2, %hls_label_18 ]"   --->   Operation 46 'phi' 'tmpout_39_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmpout_38_V_1 = phi i24 [ 0, %entry ], [ %tmpout_38_V_2, %hls_label_18 ]"   --->   Operation 47 'phi' 'tmpout_38_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmpout_37_V_1 = phi i24 [ 0, %entry ], [ %tmpout_37_V_2, %hls_label_18 ]"   --->   Operation 48 'phi' 'tmpout_37_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmpout_36_V_1 = phi i24 [ 0, %entry ], [ %tmpout_36_V_2, %hls_label_18 ]"   --->   Operation 49 'phi' 'tmpout_36_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmpout_35_V_1 = phi i24 [ 0, %entry ], [ %tmpout_35_V_2, %hls_label_18 ]"   --->   Operation 50 'phi' 'tmpout_35_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmpout_34_V_1 = phi i24 [ 0, %entry ], [ %tmpout_34_V_2, %hls_label_18 ]"   --->   Operation 51 'phi' 'tmpout_34_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmpout_33_V_1 = phi i24 [ 0, %entry ], [ %tmpout_33_V_2, %hls_label_18 ]"   --->   Operation 52 'phi' 'tmpout_33_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmpout_32_V_1 = phi i24 [ 0, %entry ], [ %tmpout_32_V_2, %hls_label_18 ]"   --->   Operation 53 'phi' 'tmpout_32_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmpout_31_V_1 = phi i24 [ 0, %entry ], [ %tmpout_31_V_2, %hls_label_18 ]"   --->   Operation 54 'phi' 'tmpout_31_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmpout_30_V_1 = phi i24 [ 0, %entry ], [ %tmpout_30_V_2, %hls_label_18 ]"   --->   Operation 55 'phi' 'tmpout_30_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmpout_29_V_1 = phi i24 [ 0, %entry ], [ %tmpout_29_V_2, %hls_label_18 ]"   --->   Operation 56 'phi' 'tmpout_29_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmpout_28_V_1 = phi i24 [ 0, %entry ], [ %tmpout_28_V_2, %hls_label_18 ]"   --->   Operation 57 'phi' 'tmpout_28_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmpout_27_V_1 = phi i24 [ 0, %entry ], [ %tmpout_27_V_2, %hls_label_18 ]"   --->   Operation 58 'phi' 'tmpout_27_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmpout_26_V_1 = phi i24 [ 0, %entry ], [ %tmpout_26_V_2, %hls_label_18 ]"   --->   Operation 59 'phi' 'tmpout_26_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmpout_25_V_1 = phi i24 [ 0, %entry ], [ %tmpout_25_V_2, %hls_label_18 ]"   --->   Operation 60 'phi' 'tmpout_25_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmpout_24_V_1 = phi i24 [ 0, %entry ], [ %tmpout_24_V_2, %hls_label_18 ]"   --->   Operation 61 'phi' 'tmpout_24_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmpout_23_V_1 = phi i24 [ 0, %entry ], [ %tmpout_23_V_2, %hls_label_18 ]"   --->   Operation 62 'phi' 'tmpout_23_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmpout_22_V_1 = phi i24 [ 0, %entry ], [ %tmpout_22_V_2, %hls_label_18 ]"   --->   Operation 63 'phi' 'tmpout_22_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmpout_21_V_1 = phi i24 [ 0, %entry ], [ %tmpout_21_V_2, %hls_label_18 ]"   --->   Operation 64 'phi' 'tmpout_21_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmpout_20_V_1 = phi i24 [ 0, %entry ], [ %tmpout_20_V_2, %hls_label_18 ]"   --->   Operation 65 'phi' 'tmpout_20_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmpout_19_V_1 = phi i24 [ 0, %entry ], [ %tmpout_19_V_2, %hls_label_18 ]"   --->   Operation 66 'phi' 'tmpout_19_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmpout_18_V_1 = phi i24 [ 0, %entry ], [ %tmpout_18_V_2, %hls_label_18 ]"   --->   Operation 67 'phi' 'tmpout_18_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmpout_17_V_1 = phi i24 [ 0, %entry ], [ %tmpout_17_V_2, %hls_label_18 ]"   --->   Operation 68 'phi' 'tmpout_17_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmpout_16_V_1 = phi i24 [ 0, %entry ], [ %tmpout_16_V_2, %hls_label_18 ]"   --->   Operation 69 'phi' 'tmpout_16_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmpout_15_V_1 = phi i24 [ 0, %entry ], [ %tmpout_15_V_2, %hls_label_18 ]"   --->   Operation 70 'phi' 'tmpout_15_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmpout_14_V_1 = phi i24 [ 0, %entry ], [ %tmpout_14_V_2, %hls_label_18 ]"   --->   Operation 71 'phi' 'tmpout_14_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmpout_12_V_1 = phi i24 [ 0, %entry ], [ %tmpout_12_V_2, %hls_label_18 ]"   --->   Operation 72 'phi' 'tmpout_12_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmpout_11_V_1 = phi i24 [ 0, %entry ], [ %tmpout_11_V_2, %hls_label_18 ]"   --->   Operation 73 'phi' 'tmpout_11_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmpout_10_V_1 = phi i24 [ 0, %entry ], [ %tmpout_10_V_2, %hls_label_18 ]"   --->   Operation 74 'phi' 'tmpout_10_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmpout_9_V_1 = phi i24 [ 0, %entry ], [ %tmpout_9_V_2, %hls_label_18 ]"   --->   Operation 75 'phi' 'tmpout_9_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmpout_8_V_1 = phi i24 [ 0, %entry ], [ %tmpout_8_V_2, %hls_label_18 ]"   --->   Operation 76 'phi' 'tmpout_8_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmpout_7_V_1 = phi i24 [ 0, %entry ], [ %tmpout_7_V_2, %hls_label_18 ]"   --->   Operation 77 'phi' 'tmpout_7_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmpout_6_V_1 = phi i24 [ 0, %entry ], [ %tmpout_6_V_2, %hls_label_18 ]"   --->   Operation 78 'phi' 'tmpout_6_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmpout_5_V_1 = phi i24 [ 0, %entry ], [ %tmpout_5_V_2, %hls_label_18 ]"   --->   Operation 79 'phi' 'tmpout_5_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmpout_4_V_1 = phi i24 [ 0, %entry ], [ %tmpout_4_V_2, %hls_label_18 ]"   --->   Operation 80 'phi' 'tmpout_4_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmpout_3_V_1 = phi i24 [ 0, %entry ], [ %tmpout_3_V_2, %hls_label_18 ]"   --->   Operation 81 'phi' 'tmpout_3_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmpout_2_V_1 = phi i24 [ 0, %entry ], [ %tmpout_2_V_2, %hls_label_18 ]"   --->   Operation 82 'phi' 'tmpout_2_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmpout_1_V_1 = phi i24 [ 0, %entry ], [ %tmpout_1_V_2, %hls_label_18 ]"   --->   Operation 83 'phi' 'tmpout_1_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmpout_0_V_1 = phi i24 [ 0, %entry ], [ %tmpout_0_V_2, %hls_label_18 ]"   --->   Operation 84 'phi' 'tmpout_0_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%j_0_i_i_i_i = phi i3 [ 0, %entry ], [ %j, %hls_label_18 ]"   --->   Operation 85 'phi' 'j_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i3 %i_0_i_i_i_i to i7" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 86 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln255_1 = zext i3 %i_0_i_i_i_i to i4" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 87 'zext' 'zext_ln255_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.67ns)   --->   "%add_ln258 = add i4 %zext_ln255_1, -3" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 88 'add' 'add_ln258' <Predicate = true> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i4 %add_ln258 to i9" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 89 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.76ns)   --->   "%add_ln258_1 = add i9 %zext_ln258, %sext_ln258" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 90 'add' 'add_ln258_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln9 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0_i_i_i_i, i3 0)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 91 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln261 = zext i6 %shl_ln9 to i7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 92 'zext' 'zext_ln261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.78ns)   --->   "%sub_ln261 = sub i7 %zext_ln261, %zext_ln255" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 93 'sub' 'sub_ln261' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_1)   --->   "%tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln258_1, i32 8)" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 94 'bitselect' 'tmp_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_1)   --->   "%xor_ln258 = xor i1 %tmp_763, true" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 95 'xor' 'xor_ln258' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.88ns)   --->   "%icmp_ln258 = icmp slt i9 %add_ln258_1, 224" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 96 'icmp' 'icmp_ln258' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln258_1 = and i1 %icmp_ln258, %xor_ln258" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 97 'and' 'and_ln258_1' <Predicate = true> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.78ns)   --->   "%icmp_ln255 = icmp eq i6 %indvar_flatten, -15" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 98 'icmp' 'icmp_ln255' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.78ns)   --->   "%add_ln255 = add i6 %indvar_flatten, 1" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 99 'add' 'add_ln255' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %icmp_ln255, label %.exit, label %hls_label_18" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.67ns)   --->   "%i = add i3 1, %i_0_i_i_i_i" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 101 'add' 'i' <Predicate = (!icmp_ln255)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.58ns)   --->   "%icmp_ln256 = icmp eq i3 %j_0_i_i_i_i, -1" [resnet50_0.cpp:256->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 102 'icmp' 'icmp_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.20ns)   --->   "%select_ln255 = select i1 %icmp_ln256, i3 0, i3 %j_0_i_i_i_i" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 103 'select' 'select_ln255' <Predicate = (!icmp_ln255)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln255_2 = zext i3 %i to i7" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 104 'zext' 'zext_ln255_2' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln255_3 = zext i3 %i to i4" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 105 'zext' 'zext_ln255_3' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.67ns)   --->   "%add_ln258_4 = add i4 -3, %zext_ln255_3" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 106 'add' 'add_ln258_4' <Predicate = (!icmp_ln255)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln258_2 = sext i4 %add_ln258_4 to i9" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 107 'sext' 'sext_ln258_2' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln258_5 = add i9 %sext_ln258_2, %zext_ln258" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 108 'add' 'add_ln258_5' <Predicate = (!icmp_ln255)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.39ns)   --->   "%select_ln255_1 = select i1 %icmp_ln256, i9 %add_ln258_5, i9 %add_ln258_1" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 109 'select' 'select_ln255_1' <Predicate = (!icmp_ln255)> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_s = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %select_ln255_1, i5 0)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 110 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_1422 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %select_ln255_1, i2 0)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 111 'bitconcatenate' 'tmp_1422' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln215_1197 = sext i11 %tmp_1422 to i14" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 112 'sext' 'sext_ln215_1197' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln215 = sub i14 %tmp_s, %sext_ln215_1197" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 113 'sub' 'sub_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln261_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i, i3 0)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 114 'bitconcatenate' 'shl_ln261_mid1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln261_2 = zext i6 %shl_ln261_mid1 to i7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 115 'zext' 'zext_ln261_2' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.78ns)   --->   "%sub_ln261_1 = sub i7 %zext_ln261_2, %zext_ln255_2" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 116 'sub' 'sub_ln261_1' <Predicate = (!icmp_ln255)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln261)   --->   "%select_ln255_2 = select i1 %icmp_ln256, i7 %sub_ln261_1, i7 %sub_ln261" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 117 'select' 'select_ln255_2' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln258_5, i32 8)" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 118 'bitselect' 'tmp_764' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%xor_ln258_1 = xor i1 %tmp_764, true" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 119 'xor' 'xor_ln258_1' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.88ns)   --->   "%icmp_ln258_2 = icmp slt i9 %add_ln258_5, 224" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 120 'icmp' 'icmp_ln258_2' <Predicate = (!icmp_ln255)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%and_ln258_3 = and i1 %icmp_ln258_2, %xor_ln258_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 121 'and' 'and_ln258_3' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%select_ln255_3 = select i1 %icmp_ln256, i1 %and_ln258_3, i1 %and_ln258_1" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 122 'select' 'select_ln255_3' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.20ns)   --->   "%select_ln255_4 = select i1 %icmp_ln256, i3 %i, i3 %i_0_i_i_i_i" [resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 123 'select' 'select_ln255_4' <Predicate = (!icmp_ln255)> <Delay = 0.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i3 %select_ln255 to i4" [resnet50_0.cpp:256->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 124 'zext' 'zext_ln256' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln261)   --->   "%zext_ln256_1 = zext i3 %select_ln255 to i7" [resnet50_0.cpp:256->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 125 'zext' 'zext_ln256_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.67ns)   --->   "%add_ln258_2 = add i4 -3, %zext_ln256" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 126 'add' 'add_ln258_2' <Predicate = (!icmp_ln255)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i4 %add_ln258_2 to i9" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 127 'sext' 'sext_ln258_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.76ns)   --->   "%add_ln258_3 = add i9 %sext_ln258_1, %zext_ln258_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 128 'add' 'add_ln258_3' <Predicate = (!icmp_ln255)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln258_3, i32 8)" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 129 'bitselect' 'tmp_765' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%xor_ln258_2 = xor i1 %tmp_765, true" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 130 'xor' 'xor_ln258_2' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.88ns)   --->   "%icmp_ln258_1 = icmp slt i9 %add_ln258_3, 224" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 131 'icmp' 'icmp_ln258_1' <Predicate = (!icmp_ln255)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.77ns) (out node of the LUT)   --->   "%add_ln261 = add i7 %select_ln255_2, %zext_ln256_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 132 'add' 'add_ln261' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i7 %add_ln261 to i32" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 133 'sext' 'sext_ln261' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln261_1 = zext i32 %sext_ln261 to i64" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 134 'zext' 'zext_ln261_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_766 = call i6 @_ssdm_op_PartSelect.i6.i9.i32.i32(i9 %add_ln258_3, i32 3, i32 8)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 135 'partselect' 'tmp_766' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %tmp_766 to i14" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 136 'zext' 'zext_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln215_33 = add i14 %zext_ln215, %sub_ln215" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 137 'add' 'add_ln215_33' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln215_1198 = sext i14 %add_ln215_33 to i64" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 138 'sext' 'sext_ln215_1198' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr [6272 x i216]* %input_V, i64 0, i64 %sext_ln215_1198" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 139 'getelementptr' 'input_V_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln215 = add i3 -3, %select_ln255" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 140 'add' 'add_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (0.30ns) (root node of TernaryAdder)   --->   "%add_ln215_32 = add i3 %add_ln215, %trunc_ln" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 141 'add' 'add_ln215_32' <Predicate = (!icmp_ln255)> <Delay = 0.30> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.15> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [2/2] (1.23ns)   --->   "%input_V_load = load i216* %input_V_addr, align 8" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 142 'load' 'input_V_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 216> <Depth = 6272> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %add_ln215_32, i3 %add_ln215_32)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 143 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast3_i_i = zext i6 %tmp to i7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 144 'zext' 'p_cast3_i_i' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.78ns)   --->   "%empty = add i7 8, %p_cast3_i_i" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 145 'add' 'empty' <Predicate = (!icmp_ln255)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%c1_weight_V_0_addr = getelementptr [49 x i7]* @c1_weight_V_0, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 146 'getelementptr' 'c1_weight_V_0_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 147 [2/2] (1.23ns)   --->   "%c1_weight_V_0_load = load i7* %c1_weight_V_0_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 147 'load' 'c1_weight_V_0_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%c1_weight_V_1_addr = getelementptr [49 x i8]* @c1_weight_V_1, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 148 'getelementptr' 'c1_weight_V_1_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 149 [2/2] (1.23ns)   --->   "%c1_weight_V_1_load = load i8* %c1_weight_V_1_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 149 'load' 'c1_weight_V_1_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%c1_weight_V_2_addr = getelementptr [49 x i8]* @c1_weight_V_2, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 150 'getelementptr' 'c1_weight_V_2_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 151 [2/2] (1.23ns)   --->   "%c1_weight_V_2_load = load i8* %c1_weight_V_2_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 151 'load' 'c1_weight_V_2_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%c1_weight_V_3_addr = getelementptr [49 x i8]* @c1_weight_V_3, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 152 'getelementptr' 'c1_weight_V_3_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 153 [2/2] (1.23ns)   --->   "%c1_weight_V_3_load = load i8* %c1_weight_V_3_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 153 'load' 'c1_weight_V_3_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%c1_weight_V_4_addr = getelementptr [49 x i8]* @c1_weight_V_4, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 154 'getelementptr' 'c1_weight_V_4_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 155 [2/2] (1.23ns)   --->   "%c1_weight_V_4_load = load i8* %c1_weight_V_4_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 155 'load' 'c1_weight_V_4_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%c1_weight_V_5_addr = getelementptr [49 x i7]* @c1_weight_V_5, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 156 'getelementptr' 'c1_weight_V_5_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 157 [2/2] (1.23ns)   --->   "%c1_weight_V_5_load = load i7* %c1_weight_V_5_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 157 'load' 'c1_weight_V_5_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%c1_weight_V_6_addr = getelementptr [49 x i8]* @c1_weight_V_6, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 158 'getelementptr' 'c1_weight_V_6_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 159 [2/2] (1.23ns)   --->   "%c1_weight_V_6_load = load i8* %c1_weight_V_6_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 159 'load' 'c1_weight_V_6_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%c1_weight_V_7_addr = getelementptr [49 x i8]* @c1_weight_V_7, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 160 'getelementptr' 'c1_weight_V_7_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 161 [2/2] (1.23ns)   --->   "%c1_weight_V_7_load = load i8* %c1_weight_V_7_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 161 'load' 'c1_weight_V_7_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%c1_weight_V_8_addr = getelementptr [49 x i8]* @c1_weight_V_8, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 162 'getelementptr' 'c1_weight_V_8_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 163 [2/2] (1.23ns)   --->   "%c1_weight_V_8_load = load i8* %c1_weight_V_8_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 163 'load' 'c1_weight_V_8_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%c1_weight_V_9_addr = getelementptr [49 x i7]* @c1_weight_V_9, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 164 'getelementptr' 'c1_weight_V_9_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 165 [2/2] (1.23ns)   --->   "%c1_weight_V_9_load = load i7* %c1_weight_V_9_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 165 'load' 'c1_weight_V_9_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%c1_weight_V_10_addr = getelementptr [49 x i8]* @c1_weight_V_10, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 166 'getelementptr' 'c1_weight_V_10_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 167 [2/2] (1.23ns)   --->   "%c1_weight_V_10_load = load i8* %c1_weight_V_10_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 167 'load' 'c1_weight_V_10_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%c1_weight_V_11_addr = getelementptr [49 x i8]* @c1_weight_V_11, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 168 'getelementptr' 'c1_weight_V_11_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 169 [2/2] (1.23ns)   --->   "%c1_weight_V_11_load = load i8* %c1_weight_V_11_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 169 'load' 'c1_weight_V_11_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%c1_weight_V_12_addr = getelementptr [49 x i8]* @c1_weight_V_12, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 170 'getelementptr' 'c1_weight_V_12_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 171 [2/2] (1.23ns)   --->   "%c1_weight_V_12_load = load i8* %c1_weight_V_12_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 171 'load' 'c1_weight_V_12_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%c1_weight_V_13_addr = getelementptr [49 x i8]* @c1_weight_V_13, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 172 'getelementptr' 'c1_weight_V_13_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 173 [2/2] (1.23ns)   --->   "%c1_weight_V_13_load = load i8* %c1_weight_V_13_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 173 'load' 'c1_weight_V_13_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%c1_weight_V_14_addr = getelementptr [49 x i8]* @c1_weight_V_14, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 174 'getelementptr' 'c1_weight_V_14_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 175 [2/2] (1.23ns)   --->   "%c1_weight_V_14_load = load i8* %c1_weight_V_14_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 175 'load' 'c1_weight_V_14_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%c1_weight_V_15_addr = getelementptr [49 x i8]* @c1_weight_V_15, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 176 'getelementptr' 'c1_weight_V_15_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (1.23ns)   --->   "%c1_weight_V_15_load = load i8* %c1_weight_V_15_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 177 'load' 'c1_weight_V_15_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%c1_weight_V_16_addr = getelementptr [49 x i8]* @c1_weight_V_16, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 178 'getelementptr' 'c1_weight_V_16_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 179 [2/2] (1.23ns)   --->   "%c1_weight_V_16_load = load i8* %c1_weight_V_16_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 179 'load' 'c1_weight_V_16_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%c1_weight_V_17_addr = getelementptr [49 x i8]* @c1_weight_V_17, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 180 'getelementptr' 'c1_weight_V_17_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 181 [2/2] (1.23ns)   --->   "%c1_weight_V_17_load = load i8* %c1_weight_V_17_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 181 'load' 'c1_weight_V_17_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%c1_weight_V_18_addr = getelementptr [49 x i8]* @c1_weight_V_18, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 182 'getelementptr' 'c1_weight_V_18_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (1.23ns)   --->   "%c1_weight_V_18_load = load i8* %c1_weight_V_18_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 183 'load' 'c1_weight_V_18_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%c1_weight_V_19_addr = getelementptr [49 x i8]* @c1_weight_V_19, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 184 'getelementptr' 'c1_weight_V_19_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 185 [2/2] (1.23ns)   --->   "%c1_weight_V_19_load = load i8* %c1_weight_V_19_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 185 'load' 'c1_weight_V_19_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%c1_weight_V_20_addr = getelementptr [49 x i8]* @c1_weight_V_20, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 186 'getelementptr' 'c1_weight_V_20_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 187 [2/2] (1.23ns)   --->   "%c1_weight_V_20_load = load i8* %c1_weight_V_20_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 187 'load' 'c1_weight_V_20_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%c1_weight_V_21_addr = getelementptr [49 x i8]* @c1_weight_V_21, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 188 'getelementptr' 'c1_weight_V_21_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 189 [2/2] (1.23ns)   --->   "%c1_weight_V_21_load = load i8* %c1_weight_V_21_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 189 'load' 'c1_weight_V_21_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%c1_weight_V_22_addr = getelementptr [49 x i8]* @c1_weight_V_22, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 190 'getelementptr' 'c1_weight_V_22_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 191 [2/2] (1.23ns)   --->   "%c1_weight_V_22_load = load i8* %c1_weight_V_22_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 191 'load' 'c1_weight_V_22_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%c1_weight_V_23_addr = getelementptr [49 x i8]* @c1_weight_V_23, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 192 'getelementptr' 'c1_weight_V_23_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 193 [2/2] (1.23ns)   --->   "%c1_weight_V_23_load = load i8* %c1_weight_V_23_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 193 'load' 'c1_weight_V_23_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%c1_weight_V_24_addr = getelementptr [49 x i8]* @c1_weight_V_24, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 194 'getelementptr' 'c1_weight_V_24_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 195 [2/2] (1.23ns)   --->   "%c1_weight_V_24_load = load i8* %c1_weight_V_24_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 195 'load' 'c1_weight_V_24_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%c1_weight_V_25_addr = getelementptr [49 x i8]* @c1_weight_V_25, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 196 'getelementptr' 'c1_weight_V_25_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 197 [2/2] (1.23ns)   --->   "%c1_weight_V_25_load = load i8* %c1_weight_V_25_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 197 'load' 'c1_weight_V_25_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%c1_weight_V_26_addr = getelementptr [49 x i8]* @c1_weight_V_26, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 198 'getelementptr' 'c1_weight_V_26_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 199 [2/2] (1.23ns)   --->   "%c1_weight_V_26_load = load i8* %c1_weight_V_26_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 199 'load' 'c1_weight_V_26_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%c1_weight_V_27_addr = getelementptr [49 x i8]* @c1_weight_V_27, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 200 'getelementptr' 'c1_weight_V_27_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (1.23ns)   --->   "%c1_weight_V_27_load = load i8* %c1_weight_V_27_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 201 'load' 'c1_weight_V_27_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%c1_weight_V_28_addr = getelementptr [49 x i8]* @c1_weight_V_28, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 202 'getelementptr' 'c1_weight_V_28_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 203 [2/2] (1.23ns)   --->   "%c1_weight_V_28_load = load i8* %c1_weight_V_28_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 203 'load' 'c1_weight_V_28_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%c1_weight_V_29_addr = getelementptr [49 x i8]* @c1_weight_V_29, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 204 'getelementptr' 'c1_weight_V_29_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 205 [2/2] (1.23ns)   --->   "%c1_weight_V_29_load = load i8* %c1_weight_V_29_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 205 'load' 'c1_weight_V_29_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%c1_weight_V_30_addr = getelementptr [49 x i8]* @c1_weight_V_30, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 206 'getelementptr' 'c1_weight_V_30_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 207 [2/2] (1.23ns)   --->   "%c1_weight_V_30_load = load i8* %c1_weight_V_30_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 207 'load' 'c1_weight_V_30_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%c1_weight_V_31_addr = getelementptr [49 x i6]* @c1_weight_V_31, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 208 'getelementptr' 'c1_weight_V_31_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 209 [2/2] (1.23ns)   --->   "%c1_weight_V_31_load = load i6* %c1_weight_V_31_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 209 'load' 'c1_weight_V_31_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%c1_weight_V_32_addr = getelementptr [49 x i8]* @c1_weight_V_32, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 210 'getelementptr' 'c1_weight_V_32_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 211 [2/2] (1.23ns)   --->   "%c1_weight_V_32_load = load i8* %c1_weight_V_32_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 211 'load' 'c1_weight_V_32_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%c1_weight_V_33_addr = getelementptr [49 x i8]* @c1_weight_V_33, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 212 'getelementptr' 'c1_weight_V_33_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 213 [2/2] (1.23ns)   --->   "%c1_weight_V_33_load = load i8* %c1_weight_V_33_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 213 'load' 'c1_weight_V_33_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%c1_weight_V_34_addr = getelementptr [49 x i8]* @c1_weight_V_34, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 214 'getelementptr' 'c1_weight_V_34_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 215 [2/2] (1.23ns)   --->   "%c1_weight_V_34_load = load i8* %c1_weight_V_34_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 215 'load' 'c1_weight_V_34_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%c1_weight_V_35_addr = getelementptr [49 x i8]* @c1_weight_V_35, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 216 'getelementptr' 'c1_weight_V_35_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 217 [2/2] (1.23ns)   --->   "%c1_weight_V_35_load = load i8* %c1_weight_V_35_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 217 'load' 'c1_weight_V_35_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%c1_weight_V_36_addr = getelementptr [49 x i8]* @c1_weight_V_36, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 218 'getelementptr' 'c1_weight_V_36_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (1.23ns)   --->   "%c1_weight_V_36_load = load i8* %c1_weight_V_36_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 219 'load' 'c1_weight_V_36_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%c1_weight_V_37_addr = getelementptr [49 x i6]* @c1_weight_V_37, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 220 'getelementptr' 'c1_weight_V_37_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 221 [2/2] (1.23ns)   --->   "%c1_weight_V_37_load = load i6* %c1_weight_V_37_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 221 'load' 'c1_weight_V_37_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%c1_weight_V_38_addr = getelementptr [49 x i8]* @c1_weight_V_38, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 222 'getelementptr' 'c1_weight_V_38_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 223 [2/2] (1.23ns)   --->   "%c1_weight_V_38_load = load i8* %c1_weight_V_38_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 223 'load' 'c1_weight_V_38_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%c1_weight_V_42_addr = getelementptr [49 x i8]* @c1_weight_V_42, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 224 'getelementptr' 'c1_weight_V_42_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 225 [2/2] (1.23ns)   --->   "%c1_weight_V_42_load = load i8* %c1_weight_V_42_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 225 'load' 'c1_weight_V_42_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "%c1_weight_V_43_addr = getelementptr [49 x i4]* @c1_weight_V_43, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 226 'getelementptr' 'c1_weight_V_43_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 227 [2/2] (1.23ns)   --->   "%c1_weight_V_43_load = load i4* %c1_weight_V_43_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 227 'load' 'c1_weight_V_43_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%c1_weight_V_44_addr = getelementptr [49 x i8]* @c1_weight_V_44, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 228 'getelementptr' 'c1_weight_V_44_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 229 [2/2] (1.23ns)   --->   "%c1_weight_V_44_load = load i8* %c1_weight_V_44_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 229 'load' 'c1_weight_V_44_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%c1_weight_V_45_addr = getelementptr [49 x i8]* @c1_weight_V_45, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 230 'getelementptr' 'c1_weight_V_45_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 231 [2/2] (1.23ns)   --->   "%c1_weight_V_45_load = load i8* %c1_weight_V_45_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 231 'load' 'c1_weight_V_45_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%c1_weight_V_46_addr = getelementptr [49 x i8]* @c1_weight_V_46, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 232 'getelementptr' 'c1_weight_V_46_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 233 [2/2] (1.23ns)   --->   "%c1_weight_V_46_load = load i8* %c1_weight_V_46_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 233 'load' 'c1_weight_V_46_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%c1_weight_V_47_addr = getelementptr [49 x i8]* @c1_weight_V_47, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 234 'getelementptr' 'c1_weight_V_47_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 235 [2/2] (1.23ns)   --->   "%c1_weight_V_47_load = load i8* %c1_weight_V_47_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 235 'load' 'c1_weight_V_47_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%c1_weight_V_48_addr = getelementptr [49 x i8]* @c1_weight_V_48, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 236 'getelementptr' 'c1_weight_V_48_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 237 [2/2] (1.23ns)   --->   "%c1_weight_V_48_load = load i8* %c1_weight_V_48_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 237 'load' 'c1_weight_V_48_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%c1_weight_V_49_addr = getelementptr [49 x i6]* @c1_weight_V_49, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 238 'getelementptr' 'c1_weight_V_49_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 239 [2/2] (1.23ns)   --->   "%c1_weight_V_49_load = load i6* %c1_weight_V_49_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 239 'load' 'c1_weight_V_49_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%c1_weight_V_50_addr = getelementptr [49 x i8]* @c1_weight_V_50, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 240 'getelementptr' 'c1_weight_V_50_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 241 [2/2] (1.23ns)   --->   "%c1_weight_V_50_load = load i8* %c1_weight_V_50_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 241 'load' 'c1_weight_V_50_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%c1_weight_V_51_addr = getelementptr [49 x i8]* @c1_weight_V_51, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 242 'getelementptr' 'c1_weight_V_51_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 243 [2/2] (1.23ns)   --->   "%c1_weight_V_51_load = load i8* %c1_weight_V_51_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 243 'load' 'c1_weight_V_51_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%c1_weight_V_52_addr = getelementptr [49 x i8]* @c1_weight_V_52, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 244 'getelementptr' 'c1_weight_V_52_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 245 [2/2] (1.23ns)   --->   "%c1_weight_V_52_load = load i8* %c1_weight_V_52_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 245 'load' 'c1_weight_V_52_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%c1_weight_V_53_addr = getelementptr [49 x i7]* @c1_weight_V_53, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 246 'getelementptr' 'c1_weight_V_53_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 247 [2/2] (1.23ns)   --->   "%c1_weight_V_53_load = load i7* %c1_weight_V_53_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 247 'load' 'c1_weight_V_53_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%c1_weight_V_54_addr = getelementptr [49 x i8]* @c1_weight_V_54, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 248 'getelementptr' 'c1_weight_V_54_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 249 [2/2] (1.23ns)   --->   "%c1_weight_V_54_load = load i8* %c1_weight_V_54_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 249 'load' 'c1_weight_V_54_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%c1_weight_V_55_addr = getelementptr [49 x i8]* @c1_weight_V_55, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 250 'getelementptr' 'c1_weight_V_55_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 251 [2/2] (1.23ns)   --->   "%c1_weight_V_55_load = load i8* %c1_weight_V_55_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 251 'load' 'c1_weight_V_55_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%c1_weight_V_56_addr = getelementptr [49 x i8]* @c1_weight_V_56, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 252 'getelementptr' 'c1_weight_V_56_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 253 [2/2] (1.23ns)   --->   "%c1_weight_V_56_load = load i8* %c1_weight_V_56_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 253 'load' 'c1_weight_V_56_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%c1_weight_V_57_addr = getelementptr [49 x i6]* @c1_weight_V_57, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 254 'getelementptr' 'c1_weight_V_57_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (1.23ns)   --->   "%c1_weight_V_57_load = load i6* %c1_weight_V_57_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 255 'load' 'c1_weight_V_57_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 256 [1/1] (0.00ns)   --->   "%c1_weight_V_58_addr = getelementptr [49 x i8]* @c1_weight_V_58, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 256 'getelementptr' 'c1_weight_V_58_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 257 [2/2] (1.23ns)   --->   "%c1_weight_V_58_load = load i8* %c1_weight_V_58_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 257 'load' 'c1_weight_V_58_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%c1_weight_V_59_addr = getelementptr [49 x i8]* @c1_weight_V_59, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 258 'getelementptr' 'c1_weight_V_59_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 259 [2/2] (1.23ns)   --->   "%c1_weight_V_59_load = load i8* %c1_weight_V_59_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 259 'load' 'c1_weight_V_59_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%c1_weight_V_60_addr = getelementptr [49 x i8]* @c1_weight_V_60, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 260 'getelementptr' 'c1_weight_V_60_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 261 [2/2] (1.23ns)   --->   "%c1_weight_V_60_load = load i8* %c1_weight_V_60_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 261 'load' 'c1_weight_V_60_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%c1_weight_V_61_addr = getelementptr [49 x i8]* @c1_weight_V_61, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 262 'getelementptr' 'c1_weight_V_61_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 263 [2/2] (1.23ns)   --->   "%c1_weight_V_61_load = load i8* %c1_weight_V_61_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 263 'load' 'c1_weight_V_61_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%c1_weight_V_62_addr = getelementptr [49 x i8]* @c1_weight_V_62, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 264 'getelementptr' 'c1_weight_V_62_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 265 [2/2] (1.23ns)   --->   "%c1_weight_V_62_load = load i8* %c1_weight_V_62_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 265 'load' 'c1_weight_V_62_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 266 [1/1] (0.00ns)   --->   "%c1_weight_V_63_addr = getelementptr [49 x i8]* @c1_weight_V_63, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 266 'getelementptr' 'c1_weight_V_63_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 267 [2/2] (1.23ns)   --->   "%c1_weight_V_63_load = load i8* %c1_weight_V_63_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 267 'load' 'c1_weight_V_63_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%c1_weight_V_64_addr = getelementptr [49 x i8]* @c1_weight_V_64, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 268 'getelementptr' 'c1_weight_V_64_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 269 [2/2] (1.23ns)   --->   "%c1_weight_V_64_load = load i8* %c1_weight_V_64_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 269 'load' 'c1_weight_V_64_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%c1_weight_V_65_addr = getelementptr [49 x i7]* @c1_weight_V_65, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 270 'getelementptr' 'c1_weight_V_65_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 271 [2/2] (1.23ns)   --->   "%c1_weight_V_65_load = load i7* %c1_weight_V_65_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 271 'load' 'c1_weight_V_65_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%c1_weight_V_66_addr = getelementptr [49 x i8]* @c1_weight_V_66, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 272 'getelementptr' 'c1_weight_V_66_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 273 [2/2] (1.23ns)   --->   "%c1_weight_V_66_load = load i8* %c1_weight_V_66_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 273 'load' 'c1_weight_V_66_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%c1_weight_V_67_addr = getelementptr [49 x i8]* @c1_weight_V_67, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 274 'getelementptr' 'c1_weight_V_67_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 275 [2/2] (1.23ns)   --->   "%c1_weight_V_67_load = load i8* %c1_weight_V_67_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 275 'load' 'c1_weight_V_67_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%c1_weight_V_68_addr = getelementptr [49 x i8]* @c1_weight_V_68, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 276 'getelementptr' 'c1_weight_V_68_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 277 [2/2] (1.23ns)   --->   "%c1_weight_V_68_load = load i8* %c1_weight_V_68_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 277 'load' 'c1_weight_V_68_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%c1_weight_V_69_addr = getelementptr [49 x i8]* @c1_weight_V_69, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 278 'getelementptr' 'c1_weight_V_69_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 279 [2/2] (1.23ns)   --->   "%c1_weight_V_69_load = load i8* %c1_weight_V_69_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 279 'load' 'c1_weight_V_69_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%c1_weight_V_70_addr = getelementptr [49 x i8]* @c1_weight_V_70, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 280 'getelementptr' 'c1_weight_V_70_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 281 [2/2] (1.23ns)   --->   "%c1_weight_V_70_load = load i8* %c1_weight_V_70_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 281 'load' 'c1_weight_V_70_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 282 [1/1] (0.00ns)   --->   "%c1_weight_V_71_addr = getelementptr [49 x i7]* @c1_weight_V_71, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 282 'getelementptr' 'c1_weight_V_71_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 283 [2/2] (1.23ns)   --->   "%c1_weight_V_71_load = load i7* %c1_weight_V_71_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 283 'load' 'c1_weight_V_71_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%c1_weight_V_72_addr = getelementptr [49 x i8]* @c1_weight_V_72, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 284 'getelementptr' 'c1_weight_V_72_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 285 [2/2] (1.23ns)   --->   "%c1_weight_V_72_load = load i8* %c1_weight_V_72_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 285 'load' 'c1_weight_V_72_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%c1_weight_V_73_addr = getelementptr [49 x i8]* @c1_weight_V_73, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 286 'getelementptr' 'c1_weight_V_73_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 287 [2/2] (1.23ns)   --->   "%c1_weight_V_73_load = load i8* %c1_weight_V_73_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 287 'load' 'c1_weight_V_73_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%c1_weight_V_74_addr = getelementptr [49 x i7]* @c1_weight_V_74, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 288 'getelementptr' 'c1_weight_V_74_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 289 [2/2] (1.23ns)   --->   "%c1_weight_V_74_load = load i7* %c1_weight_V_74_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 289 'load' 'c1_weight_V_74_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%c1_weight_V_75_addr = getelementptr [49 x i6]* @c1_weight_V_75, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 290 'getelementptr' 'c1_weight_V_75_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 291 [2/2] (1.23ns)   --->   "%c1_weight_V_75_load = load i6* %c1_weight_V_75_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 291 'load' 'c1_weight_V_75_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%c1_weight_V_76_addr = getelementptr [49 x i8]* @c1_weight_V_76, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 292 'getelementptr' 'c1_weight_V_76_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 293 [2/2] (1.23ns)   --->   "%c1_weight_V_76_load = load i8* %c1_weight_V_76_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 293 'load' 'c1_weight_V_76_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%c1_weight_V_77_addr = getelementptr [49 x i8]* @c1_weight_V_77, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 294 'getelementptr' 'c1_weight_V_77_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 295 [2/2] (1.23ns)   --->   "%c1_weight_V_77_load = load i8* %c1_weight_V_77_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 295 'load' 'c1_weight_V_77_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%c1_weight_V_78_addr = getelementptr [49 x i8]* @c1_weight_V_78, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 296 'getelementptr' 'c1_weight_V_78_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 297 [2/2] (1.23ns)   --->   "%c1_weight_V_78_load = load i8* %c1_weight_V_78_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 297 'load' 'c1_weight_V_78_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%c1_weight_V_79_addr = getelementptr [49 x i8]* @c1_weight_V_79, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 298 'getelementptr' 'c1_weight_V_79_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 299 [2/2] (1.23ns)   --->   "%c1_weight_V_79_load = load i8* %c1_weight_V_79_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 299 'load' 'c1_weight_V_79_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%c1_weight_V_80_addr = getelementptr [49 x i8]* @c1_weight_V_80, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 300 'getelementptr' 'c1_weight_V_80_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 301 [2/2] (1.23ns)   --->   "%c1_weight_V_80_load = load i8* %c1_weight_V_80_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 301 'load' 'c1_weight_V_80_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%c1_weight_V_81_addr = getelementptr [49 x i8]* @c1_weight_V_81, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 302 'getelementptr' 'c1_weight_V_81_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 303 [2/2] (1.23ns)   --->   "%c1_weight_V_81_load = load i8* %c1_weight_V_81_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 303 'load' 'c1_weight_V_81_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%c1_weight_V_82_addr = getelementptr [49 x i8]* @c1_weight_V_82, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 304 'getelementptr' 'c1_weight_V_82_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 305 [2/2] (1.23ns)   --->   "%c1_weight_V_82_load = load i8* %c1_weight_V_82_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 305 'load' 'c1_weight_V_82_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%c1_weight_V_83_addr = getelementptr [49 x i8]* @c1_weight_V_83, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 306 'getelementptr' 'c1_weight_V_83_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 307 [2/2] (1.23ns)   --->   "%c1_weight_V_83_load = load i8* %c1_weight_V_83_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 307 'load' 'c1_weight_V_83_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%c1_weight_V_84_addr = getelementptr [49 x i8]* @c1_weight_V_84, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 308 'getelementptr' 'c1_weight_V_84_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 309 [2/2] (1.23ns)   --->   "%c1_weight_V_84_load = load i8* %c1_weight_V_84_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 309 'load' 'c1_weight_V_84_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%c1_weight_V_85_addr = getelementptr [49 x i8]* @c1_weight_V_85, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 310 'getelementptr' 'c1_weight_V_85_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 311 [2/2] (1.23ns)   --->   "%c1_weight_V_85_load = load i8* %c1_weight_V_85_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 311 'load' 'c1_weight_V_85_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%c1_weight_V_86_addr = getelementptr [49 x i8]* @c1_weight_V_86, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 312 'getelementptr' 'c1_weight_V_86_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 313 [2/2] (1.23ns)   --->   "%c1_weight_V_86_load = load i8* %c1_weight_V_86_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 313 'load' 'c1_weight_V_86_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%c1_weight_V_87_addr = getelementptr [49 x i7]* @c1_weight_V_87, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 314 'getelementptr' 'c1_weight_V_87_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 315 [2/2] (1.23ns)   --->   "%c1_weight_V_87_load = load i7* %c1_weight_V_87_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 315 'load' 'c1_weight_V_87_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%c1_weight_V_88_addr = getelementptr [49 x i8]* @c1_weight_V_88, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 316 'getelementptr' 'c1_weight_V_88_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 317 [2/2] (1.23ns)   --->   "%c1_weight_V_88_load = load i8* %c1_weight_V_88_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 317 'load' 'c1_weight_V_88_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%c1_weight_V_89_addr = getelementptr [49 x i8]* @c1_weight_V_89, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 318 'getelementptr' 'c1_weight_V_89_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 319 [2/2] (1.23ns)   --->   "%c1_weight_V_89_load = load i8* %c1_weight_V_89_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 319 'load' 'c1_weight_V_89_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%c1_weight_V_90_addr = getelementptr [49 x i8]* @c1_weight_V_90, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 320 'getelementptr' 'c1_weight_V_90_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 321 [2/2] (1.23ns)   --->   "%c1_weight_V_90_load = load i8* %c1_weight_V_90_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 321 'load' 'c1_weight_V_90_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%c1_weight_V_91_addr = getelementptr [49 x i8]* @c1_weight_V_91, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 322 'getelementptr' 'c1_weight_V_91_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 323 [2/2] (1.23ns)   --->   "%c1_weight_V_91_load = load i8* %c1_weight_V_91_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 323 'load' 'c1_weight_V_91_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 324 [1/1] (0.00ns)   --->   "%c1_weight_V_92_addr = getelementptr [49 x i6]* @c1_weight_V_92, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 324 'getelementptr' 'c1_weight_V_92_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 325 [2/2] (1.23ns)   --->   "%c1_weight_V_92_load = load i6* %c1_weight_V_92_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 325 'load' 'c1_weight_V_92_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%c1_weight_V_93_addr = getelementptr [49 x i8]* @c1_weight_V_93, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 326 'getelementptr' 'c1_weight_V_93_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 327 [2/2] (1.23ns)   --->   "%c1_weight_V_93_load = load i8* %c1_weight_V_93_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 327 'load' 'c1_weight_V_93_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%c1_weight_V_94_addr = getelementptr [49 x i8]* @c1_weight_V_94, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 328 'getelementptr' 'c1_weight_V_94_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 329 [2/2] (1.23ns)   --->   "%c1_weight_V_94_load = load i8* %c1_weight_V_94_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 329 'load' 'c1_weight_V_94_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%c1_weight_V_95_addr = getelementptr [49 x i7]* @c1_weight_V_95, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 330 'getelementptr' 'c1_weight_V_95_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 331 [2/2] (1.23ns)   --->   "%c1_weight_V_95_load = load i7* %c1_weight_V_95_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 331 'load' 'c1_weight_V_95_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "%c1_weight_V_96_addr = getelementptr [49 x i6]* @c1_weight_V_96, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 332 'getelementptr' 'c1_weight_V_96_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 333 [2/2] (1.23ns)   --->   "%c1_weight_V_96_load = load i6* %c1_weight_V_96_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 333 'load' 'c1_weight_V_96_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%c1_weight_V_97_addr = getelementptr [49 x i8]* @c1_weight_V_97, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 334 'getelementptr' 'c1_weight_V_97_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 335 [2/2] (1.23ns)   --->   "%c1_weight_V_97_load = load i8* %c1_weight_V_97_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 335 'load' 'c1_weight_V_97_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 336 [1/1] (0.00ns)   --->   "%c1_weight_V_98_addr = getelementptr [49 x i8]* @c1_weight_V_98, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 336 'getelementptr' 'c1_weight_V_98_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 337 [2/2] (1.23ns)   --->   "%c1_weight_V_98_load = load i8* %c1_weight_V_98_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 337 'load' 'c1_weight_V_98_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%c1_weight_V_99_addr = getelementptr [49 x i8]* @c1_weight_V_99, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 338 'getelementptr' 'c1_weight_V_99_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 339 [2/2] (1.23ns)   --->   "%c1_weight_V_99_load = load i8* %c1_weight_V_99_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 339 'load' 'c1_weight_V_99_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 340 [1/1] (0.00ns)   --->   "%c1_weight_V_100_addr = getelementptr [49 x i8]* @c1_weight_V_100, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 340 'getelementptr' 'c1_weight_V_100_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 341 [2/2] (1.23ns)   --->   "%c1_weight_V_100_load = load i8* %c1_weight_V_100_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 341 'load' 'c1_weight_V_100_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%c1_weight_V_101_addr = getelementptr [49 x i8]* @c1_weight_V_101, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 342 'getelementptr' 'c1_weight_V_101_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 343 [2/2] (1.23ns)   --->   "%c1_weight_V_101_load = load i8* %c1_weight_V_101_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 343 'load' 'c1_weight_V_101_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 344 [1/1] (0.00ns)   --->   "%c1_weight_V_102_addr = getelementptr [49 x i8]* @c1_weight_V_102, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 344 'getelementptr' 'c1_weight_V_102_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 345 [2/2] (1.23ns)   --->   "%c1_weight_V_102_load = load i8* %c1_weight_V_102_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 345 'load' 'c1_weight_V_102_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%c1_weight_V_103_addr = getelementptr [49 x i7]* @c1_weight_V_103, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 346 'getelementptr' 'c1_weight_V_103_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 347 [2/2] (1.23ns)   --->   "%c1_weight_V_103_load = load i7* %c1_weight_V_103_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 347 'load' 'c1_weight_V_103_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%c1_weight_V_104_addr = getelementptr [49 x i8]* @c1_weight_V_104, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 348 'getelementptr' 'c1_weight_V_104_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 349 [2/2] (1.23ns)   --->   "%c1_weight_V_104_load = load i8* %c1_weight_V_104_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 349 'load' 'c1_weight_V_104_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%c1_weight_V_105_addr = getelementptr [49 x i8]* @c1_weight_V_105, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 350 'getelementptr' 'c1_weight_V_105_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 351 [2/2] (1.23ns)   --->   "%c1_weight_V_105_load = load i8* %c1_weight_V_105_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 351 'load' 'c1_weight_V_105_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%c1_weight_V_106_addr = getelementptr [49 x i8]* @c1_weight_V_106, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 352 'getelementptr' 'c1_weight_V_106_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 353 [2/2] (1.23ns)   --->   "%c1_weight_V_106_load = load i8* %c1_weight_V_106_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 353 'load' 'c1_weight_V_106_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%c1_weight_V_107_addr = getelementptr [49 x i6]* @c1_weight_V_107, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 354 'getelementptr' 'c1_weight_V_107_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 355 [2/2] (1.23ns)   --->   "%c1_weight_V_107_load = load i6* %c1_weight_V_107_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 355 'load' 'c1_weight_V_107_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%c1_weight_V_108_addr = getelementptr [49 x i8]* @c1_weight_V_108, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 356 'getelementptr' 'c1_weight_V_108_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 357 [2/2] (1.23ns)   --->   "%c1_weight_V_108_load = load i8* %c1_weight_V_108_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 357 'load' 'c1_weight_V_108_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%c1_weight_V_109_addr = getelementptr [49 x i8]* @c1_weight_V_109, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 358 'getelementptr' 'c1_weight_V_109_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 359 [2/2] (1.23ns)   --->   "%c1_weight_V_109_load = load i8* %c1_weight_V_109_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 359 'load' 'c1_weight_V_109_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%c1_weight_V_110_addr = getelementptr [49 x i8]* @c1_weight_V_110, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 360 'getelementptr' 'c1_weight_V_110_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 361 [2/2] (1.23ns)   --->   "%c1_weight_V_110_load = load i8* %c1_weight_V_110_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 361 'load' 'c1_weight_V_110_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%c1_weight_V_111_addr = getelementptr [49 x i8]* @c1_weight_V_111, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 362 'getelementptr' 'c1_weight_V_111_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 363 [2/2] (1.23ns)   --->   "%c1_weight_V_111_load = load i8* %c1_weight_V_111_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 363 'load' 'c1_weight_V_111_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%c1_weight_V_112_addr = getelementptr [49 x i8]* @c1_weight_V_112, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 364 'getelementptr' 'c1_weight_V_112_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 365 [2/2] (1.23ns)   --->   "%c1_weight_V_112_load = load i8* %c1_weight_V_112_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 365 'load' 'c1_weight_V_112_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%c1_weight_V_113_addr = getelementptr [49 x i7]* @c1_weight_V_113, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 366 'getelementptr' 'c1_weight_V_113_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 367 [2/2] (1.23ns)   --->   "%c1_weight_V_113_load = load i7* %c1_weight_V_113_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 367 'load' 'c1_weight_V_113_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%c1_weight_V_114_addr = getelementptr [49 x i8]* @c1_weight_V_114, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 368 'getelementptr' 'c1_weight_V_114_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 369 [2/2] (1.23ns)   --->   "%c1_weight_V_114_load = load i8* %c1_weight_V_114_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 369 'load' 'c1_weight_V_114_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%c1_weight_V_115_addr = getelementptr [49 x i8]* @c1_weight_V_115, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 370 'getelementptr' 'c1_weight_V_115_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 371 [2/2] (1.23ns)   --->   "%c1_weight_V_115_load = load i8* %c1_weight_V_115_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 371 'load' 'c1_weight_V_115_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%c1_weight_V_116_addr = getelementptr [49 x i8]* @c1_weight_V_116, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 372 'getelementptr' 'c1_weight_V_116_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 373 [2/2] (1.23ns)   --->   "%c1_weight_V_116_load = load i8* %c1_weight_V_116_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 373 'load' 'c1_weight_V_116_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%c1_weight_V_117_addr = getelementptr [49 x i8]* @c1_weight_V_117, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 374 'getelementptr' 'c1_weight_V_117_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 375 [2/2] (1.23ns)   --->   "%c1_weight_V_117_load = load i8* %c1_weight_V_117_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 375 'load' 'c1_weight_V_117_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%c1_weight_V_118_addr = getelementptr [49 x i8]* @c1_weight_V_118, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 376 'getelementptr' 'c1_weight_V_118_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 377 [2/2] (1.23ns)   --->   "%c1_weight_V_118_load = load i8* %c1_weight_V_118_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 377 'load' 'c1_weight_V_118_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%c1_weight_V_119_addr = getelementptr [49 x i8]* @c1_weight_V_119, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 378 'getelementptr' 'c1_weight_V_119_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 379 [2/2] (1.23ns)   --->   "%c1_weight_V_119_load = load i8* %c1_weight_V_119_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 379 'load' 'c1_weight_V_119_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%c1_weight_V_120_addr = getelementptr [49 x i8]* @c1_weight_V_120, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 380 'getelementptr' 'c1_weight_V_120_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 381 [2/2] (1.23ns)   --->   "%c1_weight_V_120_load = load i8* %c1_weight_V_120_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 381 'load' 'c1_weight_V_120_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%c1_weight_V_121_addr = getelementptr [49 x i7]* @c1_weight_V_121, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 382 'getelementptr' 'c1_weight_V_121_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 383 [2/2] (1.23ns)   --->   "%c1_weight_V_121_load = load i7* %c1_weight_V_121_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 383 'load' 'c1_weight_V_121_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%c1_weight_V_122_addr = getelementptr [49 x i7]* @c1_weight_V_122, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 384 'getelementptr' 'c1_weight_V_122_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 385 [2/2] (1.23ns)   --->   "%c1_weight_V_122_load = load i7* %c1_weight_V_122_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 385 'load' 'c1_weight_V_122_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%c1_weight_V_123_addr = getelementptr [49 x i8]* @c1_weight_V_123, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 386 'getelementptr' 'c1_weight_V_123_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 387 [2/2] (1.23ns)   --->   "%c1_weight_V_123_load = load i8* %c1_weight_V_123_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 387 'load' 'c1_weight_V_123_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%c1_weight_V_124_addr = getelementptr [49 x i6]* @c1_weight_V_124, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 388 'getelementptr' 'c1_weight_V_124_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 389 [2/2] (1.23ns)   --->   "%c1_weight_V_124_load = load i6* %c1_weight_V_124_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 389 'load' 'c1_weight_V_124_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%c1_weight_V_125_addr = getelementptr [49 x i8]* @c1_weight_V_125, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 390 'getelementptr' 'c1_weight_V_125_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 391 [2/2] (1.23ns)   --->   "%c1_weight_V_125_load = load i8* %c1_weight_V_125_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 391 'load' 'c1_weight_V_125_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%c1_weight_V_126_addr = getelementptr [49 x i8]* @c1_weight_V_126, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 392 'getelementptr' 'c1_weight_V_126_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 393 [2/2] (1.23ns)   --->   "%c1_weight_V_126_load = load i8* %c1_weight_V_126_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 393 'load' 'c1_weight_V_126_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%c1_weight_V_127_addr = getelementptr [49 x i8]* @c1_weight_V_127, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 394 'getelementptr' 'c1_weight_V_127_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 395 [2/2] (1.23ns)   --->   "%c1_weight_V_127_load = load i8* %c1_weight_V_127_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 395 'load' 'c1_weight_V_127_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%c1_weight_V_128_addr = getelementptr [49 x i7]* @c1_weight_V_128, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 396 'getelementptr' 'c1_weight_V_128_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 397 [2/2] (1.23ns)   --->   "%c1_weight_V_128_load = load i7* %c1_weight_V_128_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 397 'load' 'c1_weight_V_128_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%c1_weight_V_129_addr = getelementptr [49 x i8]* @c1_weight_V_129, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 398 'getelementptr' 'c1_weight_V_129_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 399 [2/2] (1.23ns)   --->   "%c1_weight_V_129_load = load i8* %c1_weight_V_129_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 399 'load' 'c1_weight_V_129_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%c1_weight_V_130_addr = getelementptr [49 x i6]* @c1_weight_V_130, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 400 'getelementptr' 'c1_weight_V_130_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 401 [2/2] (1.23ns)   --->   "%c1_weight_V_130_load = load i6* %c1_weight_V_130_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 401 'load' 'c1_weight_V_130_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%c1_weight_V_131_addr = getelementptr [49 x i8]* @c1_weight_V_131, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 402 'getelementptr' 'c1_weight_V_131_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 403 [2/2] (1.23ns)   --->   "%c1_weight_V_131_load = load i8* %c1_weight_V_131_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 403 'load' 'c1_weight_V_131_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%c1_weight_V_132_addr = getelementptr [49 x i8]* @c1_weight_V_132, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 404 'getelementptr' 'c1_weight_V_132_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 405 [2/2] (1.23ns)   --->   "%c1_weight_V_132_load = load i8* %c1_weight_V_132_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 405 'load' 'c1_weight_V_132_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%c1_weight_V_133_addr = getelementptr [49 x i8]* @c1_weight_V_133, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 406 'getelementptr' 'c1_weight_V_133_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 407 [2/2] (1.23ns)   --->   "%c1_weight_V_133_load = load i8* %c1_weight_V_133_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 407 'load' 'c1_weight_V_133_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%c1_weight_V_134_addr = getelementptr [49 x i8]* @c1_weight_V_134, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 408 'getelementptr' 'c1_weight_V_134_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 409 [2/2] (1.23ns)   --->   "%c1_weight_V_134_load = load i8* %c1_weight_V_134_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 409 'load' 'c1_weight_V_134_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%c1_weight_V_135_addr = getelementptr [49 x i8]* @c1_weight_V_135, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 410 'getelementptr' 'c1_weight_V_135_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 411 [2/2] (1.23ns)   --->   "%c1_weight_V_135_load = load i8* %c1_weight_V_135_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 411 'load' 'c1_weight_V_135_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%c1_weight_V_136_addr = getelementptr [49 x i7]* @c1_weight_V_136, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 412 'getelementptr' 'c1_weight_V_136_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 413 [2/2] (1.23ns)   --->   "%c1_weight_V_136_load = load i7* %c1_weight_V_136_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 413 'load' 'c1_weight_V_136_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%c1_weight_V_137_addr = getelementptr [49 x i8]* @c1_weight_V_137, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 414 'getelementptr' 'c1_weight_V_137_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 415 [2/2] (1.23ns)   --->   "%c1_weight_V_137_load = load i8* %c1_weight_V_137_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 415 'load' 'c1_weight_V_137_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%c1_weight_V_138_addr = getelementptr [49 x i8]* @c1_weight_V_138, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 416 'getelementptr' 'c1_weight_V_138_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 417 [2/2] (1.23ns)   --->   "%c1_weight_V_138_load = load i8* %c1_weight_V_138_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 417 'load' 'c1_weight_V_138_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%c1_weight_V_139_addr = getelementptr [49 x i8]* @c1_weight_V_139, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 418 'getelementptr' 'c1_weight_V_139_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 419 [2/2] (1.23ns)   --->   "%c1_weight_V_139_load = load i8* %c1_weight_V_139_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 419 'load' 'c1_weight_V_139_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%c1_weight_V_140_addr = getelementptr [49 x i8]* @c1_weight_V_140, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 420 'getelementptr' 'c1_weight_V_140_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 421 [2/2] (1.23ns)   --->   "%c1_weight_V_140_load = load i8* %c1_weight_V_140_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 421 'load' 'c1_weight_V_140_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%c1_weight_V_141_addr = getelementptr [49 x i8]* @c1_weight_V_141, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 422 'getelementptr' 'c1_weight_V_141_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 423 [2/2] (1.23ns)   --->   "%c1_weight_V_141_load = load i8* %c1_weight_V_141_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 423 'load' 'c1_weight_V_141_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%c1_weight_V_142_addr = getelementptr [49 x i8]* @c1_weight_V_142, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 424 'getelementptr' 'c1_weight_V_142_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 425 [2/2] (1.23ns)   --->   "%c1_weight_V_142_load = load i8* %c1_weight_V_142_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 425 'load' 'c1_weight_V_142_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%c1_weight_V_143_addr = getelementptr [49 x i7]* @c1_weight_V_143, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 426 'getelementptr' 'c1_weight_V_143_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 427 [2/2] (1.23ns)   --->   "%c1_weight_V_143_load = load i7* %c1_weight_V_143_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 427 'load' 'c1_weight_V_143_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%c1_weight_V_144_addr = getelementptr [49 x i8]* @c1_weight_V_144, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 428 'getelementptr' 'c1_weight_V_144_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 429 [2/2] (1.23ns)   --->   "%c1_weight_V_144_load = load i8* %c1_weight_V_144_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 429 'load' 'c1_weight_V_144_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%c1_weight_V_145_addr = getelementptr [49 x i8]* @c1_weight_V_145, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 430 'getelementptr' 'c1_weight_V_145_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 431 [2/2] (1.23ns)   --->   "%c1_weight_V_145_load = load i8* %c1_weight_V_145_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 431 'load' 'c1_weight_V_145_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%c1_weight_V_146_addr = getelementptr [49 x i8]* @c1_weight_V_146, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 432 'getelementptr' 'c1_weight_V_146_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 433 [2/2] (1.23ns)   --->   "%c1_weight_V_146_load = load i8* %c1_weight_V_146_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 433 'load' 'c1_weight_V_146_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%c1_weight_V_147_addr = getelementptr [49 x i8]* @c1_weight_V_147, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 434 'getelementptr' 'c1_weight_V_147_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 435 [2/2] (1.23ns)   --->   "%c1_weight_V_147_load = load i8* %c1_weight_V_147_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 435 'load' 'c1_weight_V_147_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%c1_weight_V_148_addr = getelementptr [49 x i8]* @c1_weight_V_148, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 436 'getelementptr' 'c1_weight_V_148_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 437 [2/2] (1.23ns)   --->   "%c1_weight_V_148_load = load i8* %c1_weight_V_148_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 437 'load' 'c1_weight_V_148_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%c1_weight_V_149_addr = getelementptr [49 x i8]* @c1_weight_V_149, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 438 'getelementptr' 'c1_weight_V_149_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 439 [2/2] (1.23ns)   --->   "%c1_weight_V_149_load = load i8* %c1_weight_V_149_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 439 'load' 'c1_weight_V_149_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%c1_weight_V_150_addr = getelementptr [49 x i8]* @c1_weight_V_150, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 440 'getelementptr' 'c1_weight_V_150_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 441 [2/2] (1.23ns)   --->   "%c1_weight_V_150_load = load i8* %c1_weight_V_150_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 441 'load' 'c1_weight_V_150_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%c1_weight_V_151_addr = getelementptr [49 x i8]* @c1_weight_V_151, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 442 'getelementptr' 'c1_weight_V_151_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 443 [2/2] (1.23ns)   --->   "%c1_weight_V_151_load = load i8* %c1_weight_V_151_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 443 'load' 'c1_weight_V_151_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%c1_weight_V_152_addr = getelementptr [49 x i7]* @c1_weight_V_152, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 444 'getelementptr' 'c1_weight_V_152_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 445 [2/2] (1.23ns)   --->   "%c1_weight_V_152_load = load i7* %c1_weight_V_152_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 445 'load' 'c1_weight_V_152_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%c1_weight_V_153_addr = getelementptr [49 x i8]* @c1_weight_V_153, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 446 'getelementptr' 'c1_weight_V_153_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 447 [2/2] (1.23ns)   --->   "%c1_weight_V_153_load = load i8* %c1_weight_V_153_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 447 'load' 'c1_weight_V_153_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%c1_weight_V_154_addr = getelementptr [49 x i8]* @c1_weight_V_154, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 448 'getelementptr' 'c1_weight_V_154_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 449 [2/2] (1.23ns)   --->   "%c1_weight_V_154_load = load i8* %c1_weight_V_154_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 449 'load' 'c1_weight_V_154_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%c1_weight_V_155_addr = getelementptr [49 x i7]* @c1_weight_V_155, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 450 'getelementptr' 'c1_weight_V_155_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 451 [2/2] (1.23ns)   --->   "%c1_weight_V_155_load = load i7* %c1_weight_V_155_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 451 'load' 'c1_weight_V_155_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%c1_weight_V_156_addr = getelementptr [49 x i8]* @c1_weight_V_156, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 452 'getelementptr' 'c1_weight_V_156_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 453 [2/2] (1.23ns)   --->   "%c1_weight_V_156_load = load i8* %c1_weight_V_156_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 453 'load' 'c1_weight_V_156_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%c1_weight_V_157_addr = getelementptr [49 x i8]* @c1_weight_V_157, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 454 'getelementptr' 'c1_weight_V_157_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 455 [2/2] (1.23ns)   --->   "%c1_weight_V_157_load = load i8* %c1_weight_V_157_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 455 'load' 'c1_weight_V_157_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%c1_weight_V_158_addr = getelementptr [49 x i8]* @c1_weight_V_158, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 456 'getelementptr' 'c1_weight_V_158_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 457 [2/2] (1.23ns)   --->   "%c1_weight_V_158_load = load i8* %c1_weight_V_158_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 457 'load' 'c1_weight_V_158_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%c1_weight_V_159_addr = getelementptr [49 x i8]* @c1_weight_V_159, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 458 'getelementptr' 'c1_weight_V_159_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 459 [2/2] (1.23ns)   --->   "%c1_weight_V_159_load = load i8* %c1_weight_V_159_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 459 'load' 'c1_weight_V_159_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%c1_weight_V_160_addr = getelementptr [49 x i8]* @c1_weight_V_160, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 460 'getelementptr' 'c1_weight_V_160_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 461 [2/2] (1.23ns)   --->   "%c1_weight_V_160_load = load i8* %c1_weight_V_160_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 461 'load' 'c1_weight_V_160_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%c1_weight_V_161_addr = getelementptr [49 x i7]* @c1_weight_V_161, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 462 'getelementptr' 'c1_weight_V_161_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 463 [2/2] (1.23ns)   --->   "%c1_weight_V_161_load = load i7* %c1_weight_V_161_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 463 'load' 'c1_weight_V_161_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%c1_weight_V_162_addr = getelementptr [49 x i8]* @c1_weight_V_162, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 464 'getelementptr' 'c1_weight_V_162_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 465 [2/2] (1.23ns)   --->   "%c1_weight_V_162_load = load i8* %c1_weight_V_162_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 465 'load' 'c1_weight_V_162_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%c1_weight_V_163_addr = getelementptr [49 x i8]* @c1_weight_V_163, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 466 'getelementptr' 'c1_weight_V_163_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 467 [2/2] (1.23ns)   --->   "%c1_weight_V_163_load = load i8* %c1_weight_V_163_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 467 'load' 'c1_weight_V_163_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%c1_weight_V_164_addr = getelementptr [49 x i8]* @c1_weight_V_164, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 468 'getelementptr' 'c1_weight_V_164_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 469 [2/2] (1.23ns)   --->   "%c1_weight_V_164_load = load i8* %c1_weight_V_164_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 469 'load' 'c1_weight_V_164_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%c1_weight_V_165_addr = getelementptr [49 x i8]* @c1_weight_V_165, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 470 'getelementptr' 'c1_weight_V_165_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 471 [2/2] (1.23ns)   --->   "%c1_weight_V_165_load = load i8* %c1_weight_V_165_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 471 'load' 'c1_weight_V_165_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%c1_weight_V_166_addr = getelementptr [49 x i8]* @c1_weight_V_166, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 472 'getelementptr' 'c1_weight_V_166_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 473 [2/2] (1.23ns)   --->   "%c1_weight_V_166_load = load i8* %c1_weight_V_166_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 473 'load' 'c1_weight_V_166_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%c1_weight_V_167_addr = getelementptr [49 x i7]* @c1_weight_V_167, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 474 'getelementptr' 'c1_weight_V_167_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 475 [2/2] (1.23ns)   --->   "%c1_weight_V_167_load = load i7* %c1_weight_V_167_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 475 'load' 'c1_weight_V_167_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%c1_weight_V_168_addr = getelementptr [49 x i8]* @c1_weight_V_168, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 476 'getelementptr' 'c1_weight_V_168_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 477 [2/2] (1.23ns)   --->   "%c1_weight_V_168_load = load i8* %c1_weight_V_168_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 477 'load' 'c1_weight_V_168_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%c1_weight_V_169_addr = getelementptr [49 x i8]* @c1_weight_V_169, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 478 'getelementptr' 'c1_weight_V_169_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 479 [2/2] (1.23ns)   --->   "%c1_weight_V_169_load = load i8* %c1_weight_V_169_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 479 'load' 'c1_weight_V_169_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%c1_weight_V_170_addr = getelementptr [49 x i7]* @c1_weight_V_170, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 480 'getelementptr' 'c1_weight_V_170_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 481 [2/2] (1.23ns)   --->   "%c1_weight_V_170_load = load i7* %c1_weight_V_170_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 481 'load' 'c1_weight_V_170_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%c1_weight_V_171_addr = getelementptr [49 x i7]* @c1_weight_V_171, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 482 'getelementptr' 'c1_weight_V_171_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 483 [2/2] (1.23ns)   --->   "%c1_weight_V_171_load = load i7* %c1_weight_V_171_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 483 'load' 'c1_weight_V_171_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%c1_weight_V_172_addr = getelementptr [49 x i8]* @c1_weight_V_172, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 484 'getelementptr' 'c1_weight_V_172_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 485 [2/2] (1.23ns)   --->   "%c1_weight_V_172_load = load i8* %c1_weight_V_172_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 485 'load' 'c1_weight_V_172_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%c1_weight_V_173_addr = getelementptr [49 x i8]* @c1_weight_V_173, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 486 'getelementptr' 'c1_weight_V_173_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 487 [2/2] (1.23ns)   --->   "%c1_weight_V_173_load = load i8* %c1_weight_V_173_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 487 'load' 'c1_weight_V_173_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%c1_weight_V_174_addr = getelementptr [49 x i8]* @c1_weight_V_174, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 488 'getelementptr' 'c1_weight_V_174_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 489 [2/2] (1.23ns)   --->   "%c1_weight_V_174_load = load i8* %c1_weight_V_174_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 489 'load' 'c1_weight_V_174_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%c1_weight_V_175_addr = getelementptr [49 x i8]* @c1_weight_V_175, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 490 'getelementptr' 'c1_weight_V_175_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 491 [2/2] (1.23ns)   --->   "%c1_weight_V_175_load = load i8* %c1_weight_V_175_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 491 'load' 'c1_weight_V_175_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%c1_weight_V_176_addr = getelementptr [49 x i8]* @c1_weight_V_176, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 492 'getelementptr' 'c1_weight_V_176_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 493 [2/2] (1.23ns)   --->   "%c1_weight_V_176_load = load i8* %c1_weight_V_176_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 493 'load' 'c1_weight_V_176_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%c1_weight_V_177_addr = getelementptr [49 x i8]* @c1_weight_V_177, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 494 'getelementptr' 'c1_weight_V_177_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 495 [2/2] (1.23ns)   --->   "%c1_weight_V_177_load = load i8* %c1_weight_V_177_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 495 'load' 'c1_weight_V_177_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%c1_weight_V_178_addr = getelementptr [49 x i8]* @c1_weight_V_178, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 496 'getelementptr' 'c1_weight_V_178_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 497 [2/2] (1.23ns)   --->   "%c1_weight_V_178_load = load i8* %c1_weight_V_178_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 497 'load' 'c1_weight_V_178_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%c1_weight_V_179_addr = getelementptr [49 x i8]* @c1_weight_V_179, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 498 'getelementptr' 'c1_weight_V_179_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 499 [2/2] (1.23ns)   --->   "%c1_weight_V_179_load = load i8* %c1_weight_V_179_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 499 'load' 'c1_weight_V_179_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%c1_weight_V_180_addr = getelementptr [49 x i8]* @c1_weight_V_180, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 500 'getelementptr' 'c1_weight_V_180_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 501 [2/2] (1.23ns)   --->   "%c1_weight_V_180_load = load i8* %c1_weight_V_180_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 501 'load' 'c1_weight_V_180_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%c1_weight_V_181_addr = getelementptr [49 x i8]* @c1_weight_V_181, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 502 'getelementptr' 'c1_weight_V_181_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 503 [2/2] (1.23ns)   --->   "%c1_weight_V_181_load = load i8* %c1_weight_V_181_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 503 'load' 'c1_weight_V_181_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%c1_weight_V_182_addr = getelementptr [49 x i7]* @c1_weight_V_182, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 504 'getelementptr' 'c1_weight_V_182_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 505 [2/2] (1.23ns)   --->   "%c1_weight_V_182_load = load i7* %c1_weight_V_182_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 505 'load' 'c1_weight_V_182_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%c1_weight_V_183_addr = getelementptr [49 x i8]* @c1_weight_V_183, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 506 'getelementptr' 'c1_weight_V_183_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 507 [2/2] (1.23ns)   --->   "%c1_weight_V_183_load = load i8* %c1_weight_V_183_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 507 'load' 'c1_weight_V_183_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%c1_weight_V_184_addr = getelementptr [49 x i8]* @c1_weight_V_184, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 508 'getelementptr' 'c1_weight_V_184_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 509 [2/2] (1.23ns)   --->   "%c1_weight_V_184_load = load i8* %c1_weight_V_184_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 509 'load' 'c1_weight_V_184_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%c1_weight_V_185_addr = getelementptr [49 x i7]* @c1_weight_V_185, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 510 'getelementptr' 'c1_weight_V_185_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 511 [2/2] (1.23ns)   --->   "%c1_weight_V_185_load = load i7* %c1_weight_V_185_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 511 'load' 'c1_weight_V_185_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%c1_weight_V_186_addr = getelementptr [49 x i8]* @c1_weight_V_186, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 512 'getelementptr' 'c1_weight_V_186_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 513 [2/2] (1.23ns)   --->   "%c1_weight_V_186_load = load i8* %c1_weight_V_186_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 513 'load' 'c1_weight_V_186_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%c1_weight_V_187_addr = getelementptr [49 x i7]* @c1_weight_V_187, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 514 'getelementptr' 'c1_weight_V_187_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 515 [2/2] (1.23ns)   --->   "%c1_weight_V_187_load = load i7* %c1_weight_V_187_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 515 'load' 'c1_weight_V_187_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%c1_weight_V_188_addr = getelementptr [49 x i7]* @c1_weight_V_188, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 516 'getelementptr' 'c1_weight_V_188_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 517 [2/2] (1.23ns)   --->   "%c1_weight_V_188_load = load i7* %c1_weight_V_188_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 517 'load' 'c1_weight_V_188_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%c1_weight_V_189_addr = getelementptr [49 x i8]* @c1_weight_V_189, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 518 'getelementptr' 'c1_weight_V_189_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 519 [2/2] (1.23ns)   --->   "%c1_weight_V_189_load = load i8* %c1_weight_V_189_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 519 'load' 'c1_weight_V_189_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%c1_weight_V_190_addr = getelementptr [49 x i8]* @c1_weight_V_190, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 520 'getelementptr' 'c1_weight_V_190_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 521 [2/2] (1.23ns)   --->   "%c1_weight_V_190_load = load i8* %c1_weight_V_190_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 521 'load' 'c1_weight_V_190_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%c1_weight_V_191_addr = getelementptr [49 x i8]* @c1_weight_V_191, i64 0, i64 %zext_ln261_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 522 'getelementptr' 'c1_weight_V_191_addr' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_2 : Operation 523 [2/2] (1.23ns)   --->   "%c1_weight_V_191_load = load i8* %c1_weight_V_191_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 523 'load' 'c1_weight_V_191_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln258_2)   --->   "%and_ln258 = and i1 %icmp_ln258_1, %xor_ln258_2" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 524 'and' 'and_ln258' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln258_2 = and i1 %select_ln255_3, %and_ln258" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 525 'and' 'and_ln258_2' <Predicate = (!icmp_ln255)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.67ns)   --->   "%j = add i3 1, %select_ln255" [resnet50_0.cpp:256->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 526 'add' 'j' <Predicate = (!icmp_ln255)> <Delay = 0.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.54>
ST_3 : Operation 527 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"   --->   Operation 527 'speclooptripcount' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_670_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [resnet50_0.cpp:256->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 528 'specregionbegin' 'tmp_670_i_i' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_0.cpp:257->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 529 'specpipeline' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 530 [1/2] (1.23ns)   --->   "%input_V_load = load i216* %input_V_addr, align 8" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 530 'load' 'input_V_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 216> <Depth = 6272> <RAM>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215)   --->   "%trunc_ln215_1 = trunc i216 %input_V_load to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 531 'trunc' 'trunc_ln215_1' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 532 [1/1] (0.00ns)   --->   "%p_cast2_i_i = zext i6 %tmp to i8" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 532 'zext' 'p_cast2_i_i' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%p_cast_i_i = zext i7 %empty to i8" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 533 'zext' 'p_cast_i_i' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.81ns)   --->   "%icmp_ln215 = icmp ugt i8 %p_cast2_i_i, %p_cast_i_i" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 534 'icmp' 'icmp_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln215_64 = zext i6 %tmp to i7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 535 'zext' 'zext_ln215_64' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215)   --->   "%tmp_767 = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 71, i32 0)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 536 'partselect' 'tmp_767' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.77ns)   --->   "%sub_ln215_1 = sub i7 %zext_ln215_64, %empty" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 537 'sub' 'sub_ln215_1' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.77ns)   --->   "%sub_ln215_2 = sub i7 -57, %zext_ln215_64" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 538 'sub' 'sub_ln215_2' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.77ns)   --->   "%sub_ln215_3 = sub i7 %empty, %zext_ln215_64" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 539 'sub' 'sub_ln215_3' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215_4)   --->   "%select_ln215 = select i1 %icmp_ln215, i7 %sub_ln215_1, i7 %sub_ln215_3" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 540 'select' 'select_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215)   --->   "%select_ln215_1 = select i1 %icmp_ln215, i72 %tmp_767, i72 %trunc_ln215_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 541 'select' 'select_ln215_1' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215)   --->   "%select_ln215_2 = select i1 %icmp_ln215, i7 %sub_ln215_2, i7 %zext_ln215_64" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 542 'select' 'select_ln215_2' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln215_4 = sub i7 -57, %select_ln215" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 543 'sub' 'sub_ln215_4' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215)   --->   "%zext_ln215_65 = zext i7 %select_ln215_2 to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 544 'zext' 'zext_ln215_65' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%zext_ln215_66 = zext i7 %sub_ln215_4 to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 545 'zext' 'zext_ln215_66' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (1.53ns) (out node of the LUT)   --->   "%lshr_ln215 = lshr i72 %select_ln215_1, %zext_ln215_65" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 546 'lshr' 'lshr_ln215' <Predicate = (!icmp_ln255)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln215)   --->   "%lshr_ln215_1 = lshr i72 -1, %zext_ln215_66" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 547 'lshr' 'lshr_ln215_1' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln215 = and i72 %lshr_ln215, %lshr_ln215_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 548 'and' 'and_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.73> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln215_2 = trunc i72 %and_ln215 to i9" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 549 'trunc' 'trunc_ln215_2' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i9 %trunc_ln215_2 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 550 'sext' 'sext_ln215' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.00ns)   --->   "%sext_ln215_1104 = sext i9 %trunc_ln215_2 to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 551 'sext' 'sext_ln215_1104' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln215_1024 = sext i9 %trunc_ln215_2 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 552 'sext' 'sext_ln215_1024' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 553 [1/2] (1.23ns)   --->   "%c1_weight_V_0_load = load i7* %c1_weight_V_0_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 553 'load' 'c1_weight_V_0_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i7 %c1_weight_V_0_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 554 'sext' 'sext_ln1352' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 555 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1152)   --->   "%mul_ln1352 = mul i16 %sext_ln215, %sext_ln1352" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 555 'mul' 'mul_ln1352' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 556 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1152)   --->   "%sext_ln215_1182 = sext i16 %mul_ln1352 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 556 'sext' 'sext_ln215_1182' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_2)   --->   "%tmp_674_i_i = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 72, i32 143)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 557 'partselect' 'tmp_674_i_i' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.81ns)   --->   "%icmp_ln215_1 = icmp ugt i8 %p_cast2_i_i, %p_cast_i_i" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 558 'icmp' 'icmp_ln215_1' <Predicate = (!icmp_ln255)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln215_67 = zext i6 %tmp to i7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 559 'zext' 'zext_ln215_67' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_2)   --->   "%tmp_768 = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 143, i32 72)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 560 'partselect' 'tmp_768' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.77ns)   --->   "%sub_ln215_5 = sub i7 %zext_ln215_67, %empty" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 561 'sub' 'sub_ln215_5' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 562 [1/1] (0.77ns)   --->   "%sub_ln215_6 = sub i7 -57, %zext_ln215_67" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 562 'sub' 'sub_ln215_6' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 563 [1/1] (0.77ns)   --->   "%sub_ln215_7 = sub i7 %empty, %zext_ln215_67" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 563 'sub' 'sub_ln215_7' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215_8)   --->   "%select_ln215_3 = select i1 %icmp_ln215_1, i7 %sub_ln215_5, i7 %sub_ln215_7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 564 'select' 'select_ln215_3' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_2)   --->   "%select_ln215_4 = select i1 %icmp_ln215_1, i72 %tmp_768, i72 %tmp_674_i_i" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 565 'select' 'select_ln215_4' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_2)   --->   "%select_ln215_5 = select i1 %icmp_ln215_1, i7 %sub_ln215_6, i7 %zext_ln215_67" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 566 'select' 'select_ln215_5' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 567 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln215_8 = sub i7 -57, %select_ln215_3" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 567 'sub' 'sub_ln215_8' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_2)   --->   "%zext_ln215_68 = zext i7 %select_ln215_5 to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 568 'zext' 'zext_ln215_68' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_1)   --->   "%zext_ln215_69 = zext i7 %sub_ln215_8 to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 569 'zext' 'zext_ln215_69' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 570 [1/1] (1.53ns) (out node of the LUT)   --->   "%lshr_ln215_2 = lshr i72 %select_ln215_4, %zext_ln215_68" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 570 'lshr' 'lshr_ln215_2' <Predicate = (!icmp_ln255)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_1)   --->   "%lshr_ln215_3 = lshr i72 -1, %zext_ln215_69" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 571 'lshr' 'lshr_ln215_3' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 572 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln215_1 = and i72 %lshr_ln215_2, %lshr_ln215_3" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 572 'and' 'and_ln215_1' <Predicate = (!icmp_ln255)> <Delay = 0.73> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 573 [1/1] (0.00ns)   --->   "%trunc_ln215_3 = trunc i72 %and_ln215_1 to i9" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 573 'trunc' 'trunc_ln215_3' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 574 [1/1] (0.00ns)   --->   "%sext_ln215_1183 = sext i9 %trunc_ln215_3 to i13" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 574 'sext' 'sext_ln215_1183' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln215_1026 = sext i9 %trunc_ln215_3 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 575 'sext' 'sext_ln215_1026' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln215_1184 = sext i9 %trunc_ln215_3 to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 576 'sext' 'sext_ln215_1184' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%sext_ln215_1027 = sext i9 %trunc_ln215_3 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 577 'sext' 'sext_ln215_1027' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 578 [1/2] (1.23ns)   --->   "%c1_weight_V_1_load = load i8* %c1_weight_V_1_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 578 'load' 'c1_weight_V_1_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln215_1028 = sext i8 %c1_weight_V_1_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 579 'sext' 'sext_ln215_1028' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln1352_1024 = mul i17 %sext_ln215_1027, %sext_ln215_1028" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 580 'mul' 'mul_ln1352_1024' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 581 [1/1] (0.00ns) (grouped into DSP with root node add_ln700)   --->   "%sext_ln700 = sext i17 %mul_ln1352_1024 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 581 'sext' 'sext_ln700' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_4)   --->   "%tmp_676_i_i = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 144, i32 215)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 582 'partselect' 'tmp_676_i_i' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 583 [1/1] (0.81ns)   --->   "%icmp_ln215_2 = icmp ugt i8 %p_cast2_i_i, %p_cast_i_i" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 583 'icmp' 'icmp_ln215_2' <Predicate = (!icmp_ln255)> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln215_70 = zext i6 %tmp to i7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 584 'zext' 'zext_ln215_70' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_4)   --->   "%tmp_769 = call i72 @_ssdm_op_PartSelect.i72.i216.i32.i32(i216 %input_V_load, i32 215, i32 144)" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 585 'partselect' 'tmp_769' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.77ns)   --->   "%sub_ln215_9 = sub i7 %zext_ln215_70, %empty" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 586 'sub' 'sub_ln215_9' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 587 [1/1] (0.77ns)   --->   "%sub_ln215_10 = sub i7 -57, %zext_ln215_70" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 587 'sub' 'sub_ln215_10' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 588 [1/1] (0.77ns)   --->   "%sub_ln215_11 = sub i7 %empty, %zext_ln215_70" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 588 'sub' 'sub_ln215_11' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node sub_ln215_12)   --->   "%select_ln215_6 = select i1 %icmp_ln215_2, i7 %sub_ln215_9, i7 %sub_ln215_11" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 589 'select' 'select_ln215_6' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_4)   --->   "%select_ln215_7 = select i1 %icmp_ln215_2, i72 %tmp_769, i72 %tmp_676_i_i" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 590 'select' 'select_ln215_7' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_4)   --->   "%select_ln215_8 = select i1 %icmp_ln215_2, i7 %sub_ln215_10, i7 %zext_ln215_70" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 591 'select' 'select_ln215_8' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 592 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln215_12 = sub i7 -57, %select_ln215_6" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 592 'sub' 'sub_ln215_12' <Predicate = (!icmp_ln255)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln215_4)   --->   "%zext_ln215_71 = zext i7 %select_ln215_8 to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 593 'zext' 'zext_ln215_71' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_2)   --->   "%zext_ln215_72 = zext i7 %sub_ln215_12 to i72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 594 'zext' 'zext_ln215_72' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (1.53ns) (out node of the LUT)   --->   "%lshr_ln215_4 = lshr i72 %select_ln215_7, %zext_ln215_71" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 595 'lshr' 'lshr_ln215_4' <Predicate = (!icmp_ln255)> <Delay = 1.53> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node and_ln215_2)   --->   "%lshr_ln215_5 = lshr i72 -1, %zext_ln215_72" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 596 'lshr' 'lshr_ln215_5' <Predicate = (!icmp_ln255)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.73ns) (out node of the LUT)   --->   "%and_ln215_2 = and i72 %lshr_ln215_4, %lshr_ln215_5" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 597 'and' 'and_ln215_2' <Predicate = (!icmp_ln255)> <Delay = 0.73> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln215_4 = trunc i72 %and_ln215_2 to i9" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 598 'trunc' 'trunc_ln215_4' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln215_1029 = sext i9 %trunc_ln215_4 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 599 'sext' 'sext_ln215_1029' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln215_1185 = sext i9 %trunc_ln215_4 to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 600 'sext' 'sext_ln215_1185' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln215_1030 = sext i9 %trunc_ln215_4 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 601 'sext' 'sext_ln215_1030' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 602 [1/2] (1.23ns)   --->   "%c1_weight_V_2_load = load i8* %c1_weight_V_2_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 602 'load' 'c1_weight_V_2_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln215_1031 = sext i8 %c1_weight_V_2_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 603 'sext' 'sext_ln215_1031' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (1.74ns)   --->   "%mul_ln1352_1025 = mul i17 %sext_ln215_1030, %sext_ln215_1031" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 604 'mul' 'mul_ln1352_1025' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 605 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i24 %tmpout_0_V_1, %sext_ln700" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 605 'add' 'add_ln700' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 606 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1152 = add i17 %mul_ln1352_1025, %sext_ln215_1182" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 606 'add' 'add_ln700_1152' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln700_1248 = sext i17 %add_ln700_1152 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 607 'sext' 'sext_ln700_1248' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.93ns)   --->   "%tmpout_0_V = add i24 %sext_ln700_1248, %add_ln700" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 608 'add' 'tmpout_0_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 609 [1/2] (1.23ns)   --->   "%c1_weight_V_3_load = load i8* %c1_weight_V_3_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 609 'load' 'c1_weight_V_3_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln215_1032 = sext i8 %c1_weight_V_3_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 610 'sext' 'sext_ln215_1032' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 611 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1154)   --->   "%mul_ln1352_1026 = mul i17 %sext_ln215_1024, %sext_ln215_1032" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 611 'mul' 'mul_ln1352_1026' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1154)   --->   "%sext_ln700_1249 = sext i17 %mul_ln1352_1026 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 612 'sext' 'sext_ln700_1249' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 613 [1/2] (1.23ns)   --->   "%c1_weight_V_4_load = load i8* %c1_weight_V_4_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 613 'load' 'c1_weight_V_4_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 614 [1/1] (0.00ns)   --->   "%sext_ln215_1033 = sext i8 %c1_weight_V_4_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 614 'sext' 'sext_ln215_1033' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 615 [1/1] (1.74ns)   --->   "%mul_ln1352_1027 = mul i17 %sext_ln215_1027, %sext_ln215_1033" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 615 'mul' 'mul_ln1352_1027' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/2] (1.23ns)   --->   "%c1_weight_V_5_load = load i7* %c1_weight_V_5_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 616 'load' 'c1_weight_V_5_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 617 [1/1] (0.00ns)   --->   "%sext_ln1352_1 = sext i7 %c1_weight_V_5_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 617 'sext' 'sext_ln1352_1' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 618 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1155)   --->   "%mul_ln1352_1028 = mul i16 %sext_ln215_1029, %sext_ln1352_1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 618 'mul' 'mul_ln1352_1028' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 619 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1155)   --->   "%sext_ln700_1250 = sext i16 %mul_ln1352_1028 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 619 'sext' 'sext_ln700_1250' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1154 = add i24 %tmpout_1_V_1, %sext_ln700_1249" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 620 'add' 'add_ln700_1154' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 621 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1155 = add i17 %mul_ln1352_1027, %sext_ln700_1250" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 621 'add' 'add_ln700_1155' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln700_1251 = sext i17 %add_ln700_1155 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 622 'sext' 'sext_ln700_1251' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.93ns)   --->   "%tmpout_1_V = add i24 %sext_ln700_1251, %add_ln700_1154" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 623 'add' 'tmpout_1_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 624 [1/2] (1.23ns)   --->   "%c1_weight_V_6_load = load i8* %c1_weight_V_6_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 624 'load' 'c1_weight_V_6_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln215_1034 = sext i8 %c1_weight_V_6_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 625 'sext' 'sext_ln215_1034' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1157)   --->   "%mul_ln1352_1029 = mul i17 %sext_ln215_1024, %sext_ln215_1034" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 626 'mul' 'mul_ln1352_1029' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1157)   --->   "%sext_ln700_1252 = sext i17 %mul_ln1352_1029 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 627 'sext' 'sext_ln700_1252' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 628 [1/2] (1.23ns)   --->   "%c1_weight_V_7_load = load i8* %c1_weight_V_7_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 628 'load' 'c1_weight_V_7_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln215_1035 = sext i8 %c1_weight_V_7_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 629 'sext' 'sext_ln215_1035' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 630 [1/1] (1.74ns)   --->   "%mul_ln1352_1030 = mul i17 %sext_ln215_1027, %sext_ln215_1035" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 630 'mul' 'mul_ln1352_1030' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/2] (1.23ns)   --->   "%c1_weight_V_8_load = load i8* %c1_weight_V_8_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 631 'load' 'c1_weight_V_8_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 632 [1/1] (0.00ns)   --->   "%sext_ln215_1036 = sext i8 %c1_weight_V_8_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 632 'sext' 'sext_ln215_1036' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1158)   --->   "%mul_ln1352_1031 = mul i17 %sext_ln215_1030, %sext_ln215_1036" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 633 'mul' 'mul_ln1352_1031' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 634 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1157 = add i24 %tmpout_2_V_1, %sext_ln700_1252" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 634 'add' 'add_ln700_1157' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 635 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1158 = add i17 %mul_ln1352_1030, %mul_ln1352_1031" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 635 'add' 'add_ln700_1158' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln700_1253 = sext i17 %add_ln700_1158 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 636 'sext' 'sext_ln700_1253' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.93ns)   --->   "%tmpout_2_V = add i24 %sext_ln700_1253, %add_ln700_1157" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 637 'add' 'tmpout_2_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/2] (1.23ns)   --->   "%c1_weight_V_9_load = load i7* %c1_weight_V_9_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 638 'load' 'c1_weight_V_9_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1352_2 = sext i7 %c1_weight_V_9_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 639 'sext' 'sext_ln1352_2' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1161)   --->   "%mul_ln1352_1032 = mul i16 %sext_ln215, %sext_ln1352_2" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 640 'mul' 'mul_ln1352_1032' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1161)   --->   "%sext_ln215_1186 = sext i16 %mul_ln1352_1032 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 641 'sext' 'sext_ln215_1186' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 642 [1/2] (1.23ns)   --->   "%c1_weight_V_10_load = load i8* %c1_weight_V_10_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 642 'load' 'c1_weight_V_10_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln215_1037 = sext i8 %c1_weight_V_10_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 643 'sext' 'sext_ln215_1037' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 644 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1160)   --->   "%mul_ln1352_1033 = mul i17 %sext_ln215_1027, %sext_ln215_1037" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 644 'mul' 'mul_ln1352_1033' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 645 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1160)   --->   "%sext_ln700_1254 = sext i17 %mul_ln1352_1033 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 645 'sext' 'sext_ln700_1254' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 646 [1/2] (1.23ns)   --->   "%c1_weight_V_11_load = load i8* %c1_weight_V_11_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 646 'load' 'c1_weight_V_11_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln215_1038 = sext i8 %c1_weight_V_11_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 647 'sext' 'sext_ln215_1038' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (1.74ns)   --->   "%mul_ln1352_1034 = mul i17 %sext_ln215_1030, %sext_ln215_1038" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 648 'mul' 'mul_ln1352_1034' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1160 = add i24 %tmpout_3_V_1, %sext_ln700_1254" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 649 'add' 'add_ln700_1160' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 650 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1161 = add i17 %mul_ln1352_1034, %sext_ln215_1186" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 650 'add' 'add_ln700_1161' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln700_1255 = sext i17 %add_ln700_1161 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 651 'sext' 'sext_ln700_1255' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.93ns)   --->   "%tmpout_3_V = add i24 %sext_ln700_1255, %add_ln700_1160" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 652 'add' 'tmpout_3_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 653 [1/2] (1.23ns)   --->   "%c1_weight_V_12_load = load i8* %c1_weight_V_12_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 653 'load' 'c1_weight_V_12_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln215_1039 = sext i8 %c1_weight_V_12_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 654 'sext' 'sext_ln215_1039' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 655 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1163)   --->   "%mul_ln1352_1035 = mul i17 %sext_ln215_1024, %sext_ln215_1039" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 655 'mul' 'mul_ln1352_1035' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 656 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1163)   --->   "%sext_ln700_1256 = sext i17 %mul_ln1352_1035 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 656 'sext' 'sext_ln700_1256' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 657 [1/2] (1.23ns)   --->   "%c1_weight_V_13_load = load i8* %c1_weight_V_13_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 657 'load' 'c1_weight_V_13_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln215_1040 = sext i8 %c1_weight_V_13_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 658 'sext' 'sext_ln215_1040' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (1.74ns)   --->   "%mul_ln1352_1036 = mul i17 %sext_ln215_1027, %sext_ln215_1040" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 659 'mul' 'mul_ln1352_1036' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/2] (1.23ns)   --->   "%c1_weight_V_14_load = load i8* %c1_weight_V_14_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 660 'load' 'c1_weight_V_14_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%sext_ln215_1041 = sext i8 %c1_weight_V_14_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 661 'sext' 'sext_ln215_1041' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1164)   --->   "%mul_ln1352_1037 = mul i17 %sext_ln215_1030, %sext_ln215_1041" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 662 'mul' 'mul_ln1352_1037' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 663 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1163 = add i24 %tmpout_4_V_1, %sext_ln700_1256" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 663 'add' 'add_ln700_1163' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 664 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1164 = add i17 %mul_ln1352_1036, %mul_ln1352_1037" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 664 'add' 'add_ln700_1164' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln700_1257 = sext i17 %add_ln700_1164 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 665 'sext' 'sext_ln700_1257' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 666 [1/1] (0.93ns)   --->   "%tmpout_4_V = add i24 %sext_ln700_1257, %add_ln700_1163" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 666 'add' 'tmpout_4_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 667 [1/2] (1.23ns)   --->   "%c1_weight_V_15_load = load i8* %c1_weight_V_15_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 667 'load' 'c1_weight_V_15_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln215_1042 = sext i8 %c1_weight_V_15_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 668 'sext' 'sext_ln215_1042' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1166)   --->   "%mul_ln1352_1038 = mul i17 %sext_ln215_1024, %sext_ln215_1042" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 669 'mul' 'mul_ln1352_1038' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1166)   --->   "%sext_ln700_1258 = sext i17 %mul_ln1352_1038 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 670 'sext' 'sext_ln700_1258' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 671 [1/2] (1.23ns)   --->   "%c1_weight_V_16_load = load i8* %c1_weight_V_16_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 671 'load' 'c1_weight_V_16_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln215_1043 = sext i8 %c1_weight_V_16_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 672 'sext' 'sext_ln215_1043' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (1.74ns)   --->   "%mul_ln1352_1039 = mul i17 %sext_ln215_1027, %sext_ln215_1043" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 673 'mul' 'mul_ln1352_1039' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/2] (1.23ns)   --->   "%c1_weight_V_17_load = load i8* %c1_weight_V_17_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 674 'load' 'c1_weight_V_17_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln215_1044 = sext i8 %c1_weight_V_17_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 675 'sext' 'sext_ln215_1044' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 676 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1167)   --->   "%mul_ln1352_1040 = mul i17 %sext_ln215_1030, %sext_ln215_1044" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 676 'mul' 'mul_ln1352_1040' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1166 = add i24 %tmpout_5_V_1, %sext_ln700_1258" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 677 'add' 'add_ln700_1166' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 678 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1167 = add i17 %mul_ln1352_1039, %mul_ln1352_1040" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 678 'add' 'add_ln700_1167' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln700_1259 = sext i17 %add_ln700_1167 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 679 'sext' 'sext_ln700_1259' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.93ns)   --->   "%tmpout_5_V = add i24 %sext_ln700_1259, %add_ln700_1166" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 680 'add' 'tmpout_5_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/2] (1.23ns)   --->   "%c1_weight_V_18_load = load i8* %c1_weight_V_18_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 681 'load' 'c1_weight_V_18_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln215_1045 = sext i8 %c1_weight_V_18_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 682 'sext' 'sext_ln215_1045' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1169)   --->   "%mul_ln1352_1041 = mul i17 %sext_ln215_1024, %sext_ln215_1045" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 683 'mul' 'mul_ln1352_1041' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1169)   --->   "%sext_ln700_1260 = sext i17 %mul_ln1352_1041 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 684 'sext' 'sext_ln700_1260' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 685 [1/2] (1.23ns)   --->   "%c1_weight_V_19_load = load i8* %c1_weight_V_19_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 685 'load' 'c1_weight_V_19_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln215_1046 = sext i8 %c1_weight_V_19_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 686 'sext' 'sext_ln215_1046' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 687 [1/1] (1.74ns)   --->   "%mul_ln1352_1042 = mul i17 %sext_ln215_1027, %sext_ln215_1046" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 687 'mul' 'mul_ln1352_1042' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/2] (1.23ns)   --->   "%c1_weight_V_20_load = load i8* %c1_weight_V_20_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 688 'load' 'c1_weight_V_20_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln215_1047 = sext i8 %c1_weight_V_20_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 689 'sext' 'sext_ln215_1047' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 690 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1170)   --->   "%mul_ln1352_1043 = mul i17 %sext_ln215_1030, %sext_ln215_1047" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 690 'mul' 'mul_ln1352_1043' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 691 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1169 = add i24 %tmpout_6_V_1, %sext_ln700_1260" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 691 'add' 'add_ln700_1169' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 692 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1170 = add i17 %mul_ln1352_1042, %mul_ln1352_1043" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 692 'add' 'add_ln700_1170' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln700_1261 = sext i17 %add_ln700_1170 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 693 'sext' 'sext_ln700_1261' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.93ns)   --->   "%tmpout_6_V = add i24 %sext_ln700_1261, %add_ln700_1169" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 694 'add' 'tmpout_6_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 695 [1/2] (1.23ns)   --->   "%c1_weight_V_21_load = load i8* %c1_weight_V_21_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 695 'load' 'c1_weight_V_21_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln215_1048 = sext i8 %c1_weight_V_21_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 696 'sext' 'sext_ln215_1048' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 697 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1172)   --->   "%mul_ln1352_1044 = mul i17 %sext_ln215_1024, %sext_ln215_1048" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 697 'mul' 'mul_ln1352_1044' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 698 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1172)   --->   "%sext_ln700_1262 = sext i17 %mul_ln1352_1044 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 698 'sext' 'sext_ln700_1262' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 699 [1/2] (1.23ns)   --->   "%c1_weight_V_22_load = load i8* %c1_weight_V_22_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 699 'load' 'c1_weight_V_22_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 700 [1/1] (0.00ns)   --->   "%sext_ln215_1049 = sext i8 %c1_weight_V_22_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 700 'sext' 'sext_ln215_1049' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 701 [1/1] (1.74ns)   --->   "%mul_ln1352_1045 = mul i17 %sext_ln215_1027, %sext_ln215_1049" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 701 'mul' 'mul_ln1352_1045' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/2] (1.23ns)   --->   "%c1_weight_V_23_load = load i8* %c1_weight_V_23_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 702 'load' 'c1_weight_V_23_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln215_1050 = sext i8 %c1_weight_V_23_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 703 'sext' 'sext_ln215_1050' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 704 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1173)   --->   "%mul_ln1352_1046 = mul i17 %sext_ln215_1030, %sext_ln215_1050" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 704 'mul' 'mul_ln1352_1046' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 705 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1172 = add i24 %tmpout_7_V_1, %sext_ln700_1262" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 705 'add' 'add_ln700_1172' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 706 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1173 = add i17 %mul_ln1352_1045, %mul_ln1352_1046" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 706 'add' 'add_ln700_1173' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 707 [1/1] (0.00ns)   --->   "%sext_ln700_1263 = sext i17 %add_ln700_1173 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 707 'sext' 'sext_ln700_1263' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 708 [1/1] (0.93ns)   --->   "%tmpout_7_V = add i24 %sext_ln700_1263, %add_ln700_1172" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 708 'add' 'tmpout_7_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 709 [1/2] (1.23ns)   --->   "%c1_weight_V_24_load = load i8* %c1_weight_V_24_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 709 'load' 'c1_weight_V_24_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln215_1051 = sext i8 %c1_weight_V_24_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 710 'sext' 'sext_ln215_1051' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1175)   --->   "%mul_ln1352_1047 = mul i17 %sext_ln215_1024, %sext_ln215_1051" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 711 'mul' 'mul_ln1352_1047' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 712 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1175)   --->   "%sext_ln700_1264 = sext i17 %mul_ln1352_1047 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 712 'sext' 'sext_ln700_1264' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 713 [1/2] (1.23ns)   --->   "%c1_weight_V_25_load = load i8* %c1_weight_V_25_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 713 'load' 'c1_weight_V_25_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%sext_ln215_1052 = sext i8 %c1_weight_V_25_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 714 'sext' 'sext_ln215_1052' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (1.74ns)   --->   "%mul_ln1352_1048 = mul i17 %sext_ln215_1027, %sext_ln215_1052" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 715 'mul' 'mul_ln1352_1048' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/2] (1.23ns)   --->   "%c1_weight_V_26_load = load i8* %c1_weight_V_26_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 716 'load' 'c1_weight_V_26_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln215_1053 = sext i8 %c1_weight_V_26_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 717 'sext' 'sext_ln215_1053' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 718 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1176)   --->   "%mul_ln1352_1049 = mul i17 %sext_ln215_1030, %sext_ln215_1053" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 718 'mul' 'mul_ln1352_1049' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 719 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1175 = add i24 %tmpout_8_V_1, %sext_ln700_1264" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 719 'add' 'add_ln700_1175' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 720 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1176 = add i17 %mul_ln1352_1048, %mul_ln1352_1049" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 720 'add' 'add_ln700_1176' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln700_1265 = sext i17 %add_ln700_1176 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 721 'sext' 'sext_ln700_1265' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 722 [1/1] (0.93ns)   --->   "%tmpout_8_V = add i24 %sext_ln700_1265, %add_ln700_1175" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 722 'add' 'tmpout_8_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 723 [1/2] (1.23ns)   --->   "%c1_weight_V_27_load = load i8* %c1_weight_V_27_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 723 'load' 'c1_weight_V_27_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln215_1054 = sext i8 %c1_weight_V_27_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 724 'sext' 'sext_ln215_1054' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 725 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1178)   --->   "%mul_ln1352_1050 = mul i17 %sext_ln215_1024, %sext_ln215_1054" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 725 'mul' 'mul_ln1352_1050' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 726 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1178)   --->   "%sext_ln700_1266 = sext i17 %mul_ln1352_1050 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 726 'sext' 'sext_ln700_1266' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 727 [1/2] (1.23ns)   --->   "%c1_weight_V_28_load = load i8* %c1_weight_V_28_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 727 'load' 'c1_weight_V_28_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln215_1055 = sext i8 %c1_weight_V_28_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 728 'sext' 'sext_ln215_1055' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 729 [1/1] (1.74ns)   --->   "%mul_ln1352_1051 = mul i17 %sext_ln215_1027, %sext_ln215_1055" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 729 'mul' 'mul_ln1352_1051' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 730 [1/2] (1.23ns)   --->   "%c1_weight_V_29_load = load i8* %c1_weight_V_29_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 730 'load' 'c1_weight_V_29_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln215_1056 = sext i8 %c1_weight_V_29_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 731 'sext' 'sext_ln215_1056' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 732 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1179)   --->   "%mul_ln1352_1052 = mul i17 %sext_ln215_1030, %sext_ln215_1056" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 732 'mul' 'mul_ln1352_1052' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 733 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1178 = add i24 %tmpout_9_V_1, %sext_ln700_1266" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 733 'add' 'add_ln700_1178' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 734 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1179 = add i17 %mul_ln1352_1051, %mul_ln1352_1052" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 734 'add' 'add_ln700_1179' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln700_1267 = sext i17 %add_ln700_1179 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 735 'sext' 'sext_ln700_1267' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 736 [1/1] (0.93ns)   --->   "%tmpout_9_V = add i24 %sext_ln700_1267, %add_ln700_1178" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 736 'add' 'tmpout_9_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/2] (1.23ns)   --->   "%c1_weight_V_30_load = load i8* %c1_weight_V_30_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 737 'load' 'c1_weight_V_30_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 738 [1/1] (0.00ns)   --->   "%sext_ln215_1057 = sext i8 %c1_weight_V_30_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 738 'sext' 'sext_ln215_1057' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 739 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1181)   --->   "%mul_ln1352_1053 = mul i17 %sext_ln215_1024, %sext_ln215_1057" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 739 'mul' 'mul_ln1352_1053' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 740 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1181)   --->   "%sext_ln700_1268 = sext i17 %mul_ln1352_1053 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 740 'sext' 'sext_ln700_1268' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 741 [1/2] (1.23ns)   --->   "%c1_weight_V_31_load = load i6* %c1_weight_V_31_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 741 'load' 'c1_weight_V_31_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln1352_3 = sext i6 %c1_weight_V_31_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 742 'sext' 'sext_ln1352_3' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1182)   --->   "%mul_ln1352_1054 = mul i15 %sext_ln215_1184, %sext_ln1352_3" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 743 'mul' 'mul_ln1352_1054' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 744 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1182)   --->   "%sext_ln1352_4 = sext i15 %mul_ln1352_1054 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 744 'sext' 'sext_ln1352_4' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 745 [1/2] (1.23ns)   --->   "%c1_weight_V_32_load = load i8* %c1_weight_V_32_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 745 'load' 'c1_weight_V_32_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1352_5 = sext i8 %c1_weight_V_32_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 746 'sext' 'sext_ln1352_5' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (1.74ns)   --->   "%mul_ln700 = mul i16 %sext_ln215_1029, %sext_ln1352_5" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 747 'mul' 'mul_ln700' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1181 = add i24 %tmpout_10_V_1, %sext_ln700_1268" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 748 'add' 'add_ln700_1181' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 749 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1182 = add i16 %mul_ln700, %sext_ln1352_4" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 749 'add' 'add_ln700_1182' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln700_1269 = sext i16 %add_ln700_1182 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 750 'sext' 'sext_ln700_1269' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 751 [1/1] (0.93ns)   --->   "%tmpout_10_V = add i24 %sext_ln700_1269, %add_ln700_1181" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 751 'add' 'tmpout_10_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/2] (1.23ns)   --->   "%c1_weight_V_33_load = load i8* %c1_weight_V_33_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 752 'load' 'c1_weight_V_33_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln215_1059 = sext i8 %c1_weight_V_33_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 753 'sext' 'sext_ln215_1059' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 754 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1184)   --->   "%mul_ln1352_1055 = mul i17 %sext_ln215_1024, %sext_ln215_1059" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 754 'mul' 'mul_ln1352_1055' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 755 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1184)   --->   "%sext_ln700_1270 = sext i17 %mul_ln1352_1055 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 755 'sext' 'sext_ln700_1270' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 756 [1/2] (1.23ns)   --->   "%c1_weight_V_34_load = load i8* %c1_weight_V_34_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 756 'load' 'c1_weight_V_34_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln215_1060 = sext i8 %c1_weight_V_34_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 757 'sext' 'sext_ln215_1060' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (1.74ns)   --->   "%mul_ln1352_1056 = mul i17 %sext_ln215_1027, %sext_ln215_1060" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 758 'mul' 'mul_ln1352_1056' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 759 [1/2] (1.23ns)   --->   "%c1_weight_V_35_load = load i8* %c1_weight_V_35_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 759 'load' 'c1_weight_V_35_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln215_1061 = sext i8 %c1_weight_V_35_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 760 'sext' 'sext_ln215_1061' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 761 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1185)   --->   "%mul_ln1352_1057 = mul i17 %sext_ln215_1030, %sext_ln215_1061" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 761 'mul' 'mul_ln1352_1057' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 762 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1184 = add i24 %tmpout_11_V_1, %sext_ln700_1270" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 762 'add' 'add_ln700_1184' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 763 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1185 = add i17 %mul_ln1352_1056, %mul_ln1352_1057" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 763 'add' 'add_ln700_1185' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln700_1271 = sext i17 %add_ln700_1185 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 764 'sext' 'sext_ln700_1271' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 765 [1/1] (0.93ns)   --->   "%tmpout_11_V = add i24 %sext_ln700_1271, %add_ln700_1184" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 765 'add' 'tmpout_11_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/2] (1.23ns)   --->   "%c1_weight_V_36_load = load i8* %c1_weight_V_36_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 766 'load' 'c1_weight_V_36_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln215_1062 = sext i8 %c1_weight_V_36_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 767 'sext' 'sext_ln215_1062' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 768 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1187)   --->   "%mul_ln1352_1058 = mul i17 %sext_ln215_1024, %sext_ln215_1062" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 768 'mul' 'mul_ln1352_1058' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1187)   --->   "%sext_ln700_1272 = sext i17 %mul_ln1352_1058 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 769 'sext' 'sext_ln700_1272' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 770 [1/2] (1.23ns)   --->   "%c1_weight_V_37_load = load i6* %c1_weight_V_37_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 770 'load' 'c1_weight_V_37_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln1352_6 = sext i6 %c1_weight_V_37_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 771 'sext' 'sext_ln1352_6' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 772 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1188)   --->   "%mul_ln1352_1059 = mul i15 %sext_ln215_1184, %sext_ln1352_6" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 772 'mul' 'mul_ln1352_1059' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 773 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1188)   --->   "%sext_ln1352_8 = sext i15 %mul_ln1352_1059 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 773 'sext' 'sext_ln1352_8' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 774 [1/2] (1.23ns)   --->   "%c1_weight_V_38_load = load i8* %c1_weight_V_38_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 774 'load' 'c1_weight_V_38_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%sext_ln1352_12 = sext i8 %c1_weight_V_38_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 775 'sext' 'sext_ln1352_12' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 776 [1/1] (1.74ns)   --->   "%mul_ln700_1 = mul i16 %sext_ln215_1029, %sext_ln1352_12" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 776 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 777 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1187 = add i24 %tmpout_12_V_1, %sext_ln700_1272" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 777 'add' 'add_ln700_1187' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 778 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1188 = add i16 %mul_ln700_1, %sext_ln1352_8" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 778 'add' 'add_ln700_1188' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln700_1273 = sext i16 %add_ln700_1188 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 779 'sext' 'sext_ln700_1273' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 780 [1/1] (0.93ns)   --->   "%tmpout_12_V = add i24 %sext_ln700_1273, %add_ln700_1187" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 780 'add' 'tmpout_12_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 781 [1/2] (1.23ns)   --->   "%c1_weight_V_42_load = load i8* %c1_weight_V_42_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 781 'load' 'c1_weight_V_42_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln215_1064 = sext i8 %c1_weight_V_42_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 782 'sext' 'sext_ln215_1064' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 783 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1190)   --->   "%mul_ln1352_1060 = mul i17 %sext_ln215_1024, %sext_ln215_1064" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 783 'mul' 'mul_ln1352_1060' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 784 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1190)   --->   "%sext_ln700_1274 = sext i17 %mul_ln1352_1060 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 784 'sext' 'sext_ln700_1274' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 785 [1/2] (1.23ns)   --->   "%c1_weight_V_43_load = load i4* %c1_weight_V_43_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 785 'load' 'c1_weight_V_43_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 786 [1/1] (0.00ns)   --->   "%sext_ln1352_14 = sext i4 %c1_weight_V_43_load to i13" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 786 'sext' 'sext_ln1352_14' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 787 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1191)   --->   "%mul_ln1352_1061 = mul i13 %sext_ln215_1183, %sext_ln1352_14" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 787 'mul' 'mul_ln1352_1061' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 788 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1191)   --->   "%sext_ln215_1187 = sext i13 %mul_ln1352_1061 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 788 'sext' 'sext_ln215_1187' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 789 [1/2] (1.23ns)   --->   "%c1_weight_V_44_load = load i8* %c1_weight_V_44_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 789 'load' 'c1_weight_V_44_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln215_1065 = sext i8 %c1_weight_V_44_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 790 'sext' 'sext_ln215_1065' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 791 [1/1] (1.74ns)   --->   "%mul_ln1352_1062 = mul i17 %sext_ln215_1030, %sext_ln215_1065" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 791 'mul' 'mul_ln1352_1062' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 792 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1190 = add i24 %tmpout_14_V_1, %sext_ln700_1274" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 792 'add' 'add_ln700_1190' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 793 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1191 = add i17 %mul_ln1352_1062, %sext_ln215_1187" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 793 'add' 'add_ln700_1191' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln700_1275 = sext i17 %add_ln700_1191 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 794 'sext' 'sext_ln700_1275' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 795 [1/1] (0.93ns)   --->   "%tmpout_14_V = add i24 %sext_ln700_1275, %add_ln700_1190" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 795 'add' 'tmpout_14_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 796 [1/2] (1.23ns)   --->   "%c1_weight_V_45_load = load i8* %c1_weight_V_45_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 796 'load' 'c1_weight_V_45_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 797 [1/1] (0.00ns)   --->   "%sext_ln215_1066 = sext i8 %c1_weight_V_45_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 797 'sext' 'sext_ln215_1066' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 798 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1193)   --->   "%mul_ln1352_1063 = mul i17 %sext_ln215_1024, %sext_ln215_1066" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 798 'mul' 'mul_ln1352_1063' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 799 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1193)   --->   "%sext_ln700_1276 = sext i17 %mul_ln1352_1063 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 799 'sext' 'sext_ln700_1276' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 800 [1/2] (1.23ns)   --->   "%c1_weight_V_46_load = load i8* %c1_weight_V_46_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 800 'load' 'c1_weight_V_46_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln215_1067 = sext i8 %c1_weight_V_46_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 801 'sext' 'sext_ln215_1067' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 802 [1/1] (1.74ns)   --->   "%mul_ln1352_1064 = mul i17 %sext_ln215_1027, %sext_ln215_1067" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 802 'mul' 'mul_ln1352_1064' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 803 [1/2] (1.23ns)   --->   "%c1_weight_V_47_load = load i8* %c1_weight_V_47_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 803 'load' 'c1_weight_V_47_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln215_1068 = sext i8 %c1_weight_V_47_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 804 'sext' 'sext_ln215_1068' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 805 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1194)   --->   "%mul_ln1352_1065 = mul i17 %sext_ln215_1030, %sext_ln215_1068" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 805 'mul' 'mul_ln1352_1065' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 806 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1193 = add i24 %tmpout_15_V_1, %sext_ln700_1276" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 806 'add' 'add_ln700_1193' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 807 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1194 = add i17 %mul_ln1352_1064, %mul_ln1352_1065" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 807 'add' 'add_ln700_1194' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln700_1277 = sext i17 %add_ln700_1194 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 808 'sext' 'sext_ln700_1277' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 809 [1/1] (0.93ns)   --->   "%tmpout_15_V = add i24 %sext_ln700_1277, %add_ln700_1193" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 809 'add' 'tmpout_15_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/2] (1.23ns)   --->   "%c1_weight_V_48_load = load i8* %c1_weight_V_48_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 810 'load' 'c1_weight_V_48_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln215_1069 = sext i8 %c1_weight_V_48_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 811 'sext' 'sext_ln215_1069' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 812 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1196)   --->   "%mul_ln1352_1066 = mul i17 %sext_ln215_1024, %sext_ln215_1069" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 812 'mul' 'mul_ln1352_1066' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1196)   --->   "%sext_ln700_1278 = sext i17 %mul_ln1352_1066 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 813 'sext' 'sext_ln700_1278' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 814 [1/2] (1.23ns)   --->   "%c1_weight_V_49_load = load i6* %c1_weight_V_49_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 814 'load' 'c1_weight_V_49_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1352_16 = sext i6 %c1_weight_V_49_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 815 'sext' 'sext_ln1352_16' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 816 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1197)   --->   "%mul_ln1352_1067 = mul i15 %sext_ln215_1184, %sext_ln1352_16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 816 'mul' 'mul_ln1352_1067' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1197)   --->   "%sext_ln1352_18 = sext i15 %mul_ln1352_1067 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 817 'sext' 'sext_ln1352_18' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 818 [1/2] (1.23ns)   --->   "%c1_weight_V_50_load = load i8* %c1_weight_V_50_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 818 'load' 'c1_weight_V_50_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln1352_22 = sext i8 %c1_weight_V_50_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 819 'sext' 'sext_ln1352_22' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 820 [1/1] (1.74ns)   --->   "%mul_ln700_2 = mul i16 %sext_ln215_1029, %sext_ln1352_22" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 820 'mul' 'mul_ln700_2' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1196 = add i24 %tmpout_16_V_1, %sext_ln700_1278" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 821 'add' 'add_ln700_1196' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 822 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1197 = add i16 %mul_ln700_2, %sext_ln1352_18" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 822 'add' 'add_ln700_1197' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln700_1279 = sext i16 %add_ln700_1197 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 823 'sext' 'sext_ln700_1279' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.93ns)   --->   "%tmpout_16_V = add i24 %sext_ln700_1279, %add_ln700_1196" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 824 'add' 'tmpout_16_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 825 [1/2] (1.23ns)   --->   "%c1_weight_V_51_load = load i8* %c1_weight_V_51_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 825 'load' 'c1_weight_V_51_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%sext_ln215_1071 = sext i8 %c1_weight_V_51_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 826 'sext' 'sext_ln215_1071' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1199)   --->   "%mul_ln1352_1068 = mul i17 %sext_ln215_1024, %sext_ln215_1071" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 827 'mul' 'mul_ln1352_1068' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1199)   --->   "%sext_ln700_1280 = sext i17 %mul_ln1352_1068 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 828 'sext' 'sext_ln700_1280' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 829 [1/2] (1.23ns)   --->   "%c1_weight_V_52_load = load i8* %c1_weight_V_52_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 829 'load' 'c1_weight_V_52_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 830 [1/1] (0.00ns)   --->   "%sext_ln215_1072 = sext i8 %c1_weight_V_52_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 830 'sext' 'sext_ln215_1072' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 831 [1/1] (1.74ns)   --->   "%mul_ln1352_1069 = mul i17 %sext_ln215_1027, %sext_ln215_1072" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 831 'mul' 'mul_ln1352_1069' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/2] (1.23ns)   --->   "%c1_weight_V_53_load = load i7* %c1_weight_V_53_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 832 'load' 'c1_weight_V_53_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln1352_7 = sext i7 %c1_weight_V_53_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 833 'sext' 'sext_ln1352_7' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 834 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1200)   --->   "%mul_ln1352_1070 = mul i16 %sext_ln215_1029, %sext_ln1352_7" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 834 'mul' 'mul_ln1352_1070' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 835 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1200)   --->   "%sext_ln700_1281 = sext i16 %mul_ln1352_1070 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 835 'sext' 'sext_ln700_1281' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 836 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1199 = add i24 %tmpout_17_V_1, %sext_ln700_1280" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 836 'add' 'add_ln700_1199' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 837 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1200 = add i17 %mul_ln1352_1069, %sext_ln700_1281" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 837 'add' 'add_ln700_1200' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln700_1282 = sext i17 %add_ln700_1200 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 838 'sext' 'sext_ln700_1282' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 839 [1/1] (0.93ns)   --->   "%tmpout_17_V = add i24 %sext_ln700_1282, %add_ln700_1199" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 839 'add' 'tmpout_17_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/2] (1.23ns)   --->   "%c1_weight_V_54_load = load i8* %c1_weight_V_54_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 840 'load' 'c1_weight_V_54_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln215_1073 = sext i8 %c1_weight_V_54_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 841 'sext' 'sext_ln215_1073' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 842 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1202)   --->   "%mul_ln1352_1071 = mul i17 %sext_ln215_1024, %sext_ln215_1073" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 842 'mul' 'mul_ln1352_1071' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1202)   --->   "%sext_ln700_1283 = sext i17 %mul_ln1352_1071 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 843 'sext' 'sext_ln700_1283' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 844 [1/2] (1.23ns)   --->   "%c1_weight_V_55_load = load i8* %c1_weight_V_55_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 844 'load' 'c1_weight_V_55_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln215_1074 = sext i8 %c1_weight_V_55_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 845 'sext' 'sext_ln215_1074' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (1.74ns)   --->   "%mul_ln1352_1072 = mul i17 %sext_ln215_1027, %sext_ln215_1074" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 846 'mul' 'mul_ln1352_1072' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/2] (1.23ns)   --->   "%c1_weight_V_56_load = load i8* %c1_weight_V_56_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 847 'load' 'c1_weight_V_56_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln215_1075 = sext i8 %c1_weight_V_56_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 848 'sext' 'sext_ln215_1075' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1203)   --->   "%mul_ln1352_1073 = mul i17 %sext_ln215_1030, %sext_ln215_1075" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 849 'mul' 'mul_ln1352_1073' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 850 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1202 = add i24 %tmpout_18_V_1, %sext_ln700_1283" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 850 'add' 'add_ln700_1202' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 851 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1203 = add i17 %mul_ln1352_1072, %mul_ln1352_1073" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 851 'add' 'add_ln700_1203' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln700_1284 = sext i17 %add_ln700_1203 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 852 'sext' 'sext_ln700_1284' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.93ns)   --->   "%tmpout_18_V = add i24 %sext_ln700_1284, %add_ln700_1202" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 853 'add' 'tmpout_18_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 854 [1/2] (1.23ns)   --->   "%c1_weight_V_57_load = load i6* %c1_weight_V_57_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 854 'load' 'c1_weight_V_57_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1352_24 = sext i6 %c1_weight_V_57_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 855 'sext' 'sext_ln1352_24' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1206)   --->   "%mul_ln1352_1074 = mul i15 %sext_ln215_1104, %sext_ln1352_24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 856 'mul' 'mul_ln1352_1074' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 857 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1206)   --->   "%sext_ln215_1188 = sext i15 %mul_ln1352_1074 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 857 'sext' 'sext_ln215_1188' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 858 [1/2] (1.23ns)   --->   "%c1_weight_V_58_load = load i8* %c1_weight_V_58_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 858 'load' 'c1_weight_V_58_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln215_1076 = sext i8 %c1_weight_V_58_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 859 'sext' 'sext_ln215_1076' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 860 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1205)   --->   "%mul_ln1352_1075 = mul i17 %sext_ln215_1027, %sext_ln215_1076" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 860 'mul' 'mul_ln1352_1075' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 861 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1205)   --->   "%sext_ln700_1285 = sext i17 %mul_ln1352_1075 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 861 'sext' 'sext_ln700_1285' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 862 [1/2] (1.23ns)   --->   "%c1_weight_V_59_load = load i8* %c1_weight_V_59_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 862 'load' 'c1_weight_V_59_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%sext_ln215_1077 = sext i8 %c1_weight_V_59_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 863 'sext' 'sext_ln215_1077' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (1.74ns)   --->   "%mul_ln1352_1076 = mul i17 %sext_ln215_1030, %sext_ln215_1077" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 864 'mul' 'mul_ln1352_1076' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 865 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1205 = add i24 %tmpout_19_V_1, %sext_ln700_1285" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 865 'add' 'add_ln700_1205' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 866 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1206 = add i17 %mul_ln1352_1076, %sext_ln215_1188" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 866 'add' 'add_ln700_1206' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln700_1286 = sext i17 %add_ln700_1206 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 867 'sext' 'sext_ln700_1286' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 868 [1/1] (0.93ns)   --->   "%tmpout_19_V = add i24 %sext_ln700_1286, %add_ln700_1205" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 868 'add' 'tmpout_19_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 869 [1/2] (1.23ns)   --->   "%c1_weight_V_60_load = load i8* %c1_weight_V_60_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 869 'load' 'c1_weight_V_60_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln215_1078 = sext i8 %c1_weight_V_60_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 870 'sext' 'sext_ln215_1078' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 871 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1208)   --->   "%mul_ln1352_1077 = mul i17 %sext_ln215_1024, %sext_ln215_1078" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 871 'mul' 'mul_ln1352_1077' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 872 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1208)   --->   "%sext_ln700_1287 = sext i17 %mul_ln1352_1077 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 872 'sext' 'sext_ln700_1287' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 873 [1/2] (1.23ns)   --->   "%c1_weight_V_61_load = load i8* %c1_weight_V_61_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 873 'load' 'c1_weight_V_61_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln215_1079 = sext i8 %c1_weight_V_61_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 874 'sext' 'sext_ln215_1079' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 875 [1/1] (1.74ns)   --->   "%mul_ln1352_1078 = mul i17 %sext_ln215_1027, %sext_ln215_1079" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 875 'mul' 'mul_ln1352_1078' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 876 [1/2] (1.23ns)   --->   "%c1_weight_V_62_load = load i8* %c1_weight_V_62_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 876 'load' 'c1_weight_V_62_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln215_1080 = sext i8 %c1_weight_V_62_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 877 'sext' 'sext_ln215_1080' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 878 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1209)   --->   "%mul_ln1352_1079 = mul i17 %sext_ln215_1030, %sext_ln215_1080" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 878 'mul' 'mul_ln1352_1079' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 879 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1208 = add i24 %tmpout_20_V_1, %sext_ln700_1287" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 879 'add' 'add_ln700_1208' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 880 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1209 = add i17 %mul_ln1352_1078, %mul_ln1352_1079" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 880 'add' 'add_ln700_1209' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%sext_ln700_1288 = sext i17 %add_ln700_1209 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 881 'sext' 'sext_ln700_1288' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.93ns)   --->   "%tmpout_20_V = add i24 %sext_ln700_1288, %add_ln700_1208" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 882 'add' 'tmpout_20_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 883 [1/2] (1.23ns)   --->   "%c1_weight_V_63_load = load i8* %c1_weight_V_63_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 883 'load' 'c1_weight_V_63_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln215_1081 = sext i8 %c1_weight_V_63_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 884 'sext' 'sext_ln215_1081' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 885 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1211)   --->   "%mul_ln1352_1080 = mul i17 %sext_ln215_1024, %sext_ln215_1081" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 885 'mul' 'mul_ln1352_1080' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 886 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1211)   --->   "%sext_ln700_1289 = sext i17 %mul_ln1352_1080 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 886 'sext' 'sext_ln700_1289' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 887 [1/2] (1.23ns)   --->   "%c1_weight_V_64_load = load i8* %c1_weight_V_64_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 887 'load' 'c1_weight_V_64_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln215_1082 = sext i8 %c1_weight_V_64_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 888 'sext' 'sext_ln215_1082' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 889 [1/1] (1.74ns)   --->   "%mul_ln1352_1081 = mul i17 %sext_ln215_1027, %sext_ln215_1082" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 889 'mul' 'mul_ln1352_1081' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 890 [1/2] (1.23ns)   --->   "%c1_weight_V_65_load = load i7* %c1_weight_V_65_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 890 'load' 'c1_weight_V_65_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1352_9 = sext i7 %c1_weight_V_65_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 891 'sext' 'sext_ln1352_9' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 892 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1212)   --->   "%mul_ln1352_1082 = mul i16 %sext_ln215_1029, %sext_ln1352_9" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 892 'mul' 'mul_ln1352_1082' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 893 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1212)   --->   "%sext_ln700_1290 = sext i16 %mul_ln1352_1082 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 893 'sext' 'sext_ln700_1290' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1211 = add i24 %tmpout_21_V_1, %sext_ln700_1289" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 894 'add' 'add_ln700_1211' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 895 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1212 = add i17 %mul_ln1352_1081, %sext_ln700_1290" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 895 'add' 'add_ln700_1212' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln700_1291 = sext i17 %add_ln700_1212 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 896 'sext' 'sext_ln700_1291' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.93ns)   --->   "%tmpout_21_V = add i24 %sext_ln700_1291, %add_ln700_1211" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 897 'add' 'tmpout_21_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 898 [1/2] (1.23ns)   --->   "%c1_weight_V_66_load = load i8* %c1_weight_V_66_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 898 'load' 'c1_weight_V_66_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln215_1083 = sext i8 %c1_weight_V_66_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 899 'sext' 'sext_ln215_1083' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1214)   --->   "%mul_ln1352_1083 = mul i17 %sext_ln215_1024, %sext_ln215_1083" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 900 'mul' 'mul_ln1352_1083' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 901 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1214)   --->   "%sext_ln700_1292 = sext i17 %mul_ln1352_1083 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 901 'sext' 'sext_ln700_1292' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 902 [1/2] (1.23ns)   --->   "%c1_weight_V_67_load = load i8* %c1_weight_V_67_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 902 'load' 'c1_weight_V_67_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%sext_ln215_1084 = sext i8 %c1_weight_V_67_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 903 'sext' 'sext_ln215_1084' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (1.74ns)   --->   "%mul_ln1352_1084 = mul i17 %sext_ln215_1027, %sext_ln215_1084" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 904 'mul' 'mul_ln1352_1084' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 905 [1/2] (1.23ns)   --->   "%c1_weight_V_68_load = load i8* %c1_weight_V_68_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 905 'load' 'c1_weight_V_68_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln215_1085 = sext i8 %c1_weight_V_68_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 906 'sext' 'sext_ln215_1085' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 907 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1215)   --->   "%mul_ln1352_1085 = mul i17 %sext_ln215_1030, %sext_ln215_1085" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 907 'mul' 'mul_ln1352_1085' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 908 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1214 = add i24 %tmpout_22_V_1, %sext_ln700_1292" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 908 'add' 'add_ln700_1214' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 909 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1215 = add i17 %mul_ln1352_1084, %mul_ln1352_1085" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 909 'add' 'add_ln700_1215' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln700_1293 = sext i17 %add_ln700_1215 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 910 'sext' 'sext_ln700_1293' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.93ns)   --->   "%tmpout_22_V = add i24 %sext_ln700_1293, %add_ln700_1214" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 911 'add' 'tmpout_22_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 912 [1/2] (1.23ns)   --->   "%c1_weight_V_69_load = load i8* %c1_weight_V_69_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 912 'load' 'c1_weight_V_69_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln215_1086 = sext i8 %c1_weight_V_69_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 913 'sext' 'sext_ln215_1086' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 914 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1217)   --->   "%mul_ln1352_1086 = mul i17 %sext_ln215_1024, %sext_ln215_1086" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 914 'mul' 'mul_ln1352_1086' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 915 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1217)   --->   "%sext_ln700_1294 = sext i17 %mul_ln1352_1086 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 915 'sext' 'sext_ln700_1294' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 916 [1/2] (1.23ns)   --->   "%c1_weight_V_70_load = load i8* %c1_weight_V_70_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 916 'load' 'c1_weight_V_70_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%sext_ln215_1087 = sext i8 %c1_weight_V_70_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 917 'sext' 'sext_ln215_1087' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (1.74ns)   --->   "%mul_ln1352_1087 = mul i17 %sext_ln215_1027, %sext_ln215_1087" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 918 'mul' 'mul_ln1352_1087' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 919 [1/2] (1.23ns)   --->   "%c1_weight_V_71_load = load i7* %c1_weight_V_71_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 919 'load' 'c1_weight_V_71_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1352_10 = sext i7 %c1_weight_V_71_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 920 'sext' 'sext_ln1352_10' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 921 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1218)   --->   "%mul_ln1352_1088 = mul i16 %sext_ln215_1029, %sext_ln1352_10" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 921 'mul' 'mul_ln1352_1088' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 922 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1218)   --->   "%sext_ln700_1295 = sext i16 %mul_ln1352_1088 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 922 'sext' 'sext_ln700_1295' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1217 = add i24 %tmpout_23_V_1, %sext_ln700_1294" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 923 'add' 'add_ln700_1217' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 924 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1218 = add i17 %mul_ln1352_1087, %sext_ln700_1295" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 924 'add' 'add_ln700_1218' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln700_1296 = sext i17 %add_ln700_1218 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 925 'sext' 'sext_ln700_1296' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.93ns)   --->   "%tmpout_23_V = add i24 %sext_ln700_1296, %add_ln700_1217" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 926 'add' 'tmpout_23_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 927 [1/2] (1.23ns)   --->   "%c1_weight_V_72_load = load i8* %c1_weight_V_72_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 927 'load' 'c1_weight_V_72_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%sext_ln215_1088 = sext i8 %c1_weight_V_72_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 928 'sext' 'sext_ln215_1088' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1220)   --->   "%mul_ln1352_1089 = mul i17 %sext_ln215_1024, %sext_ln215_1088" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 929 'mul' 'mul_ln1352_1089' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 930 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1220)   --->   "%sext_ln700_1297 = sext i17 %mul_ln1352_1089 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 930 'sext' 'sext_ln700_1297' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 931 [1/2] (1.23ns)   --->   "%c1_weight_V_73_load = load i8* %c1_weight_V_73_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 931 'load' 'c1_weight_V_73_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln215_1089 = sext i8 %c1_weight_V_73_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 932 'sext' 'sext_ln215_1089' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 933 [1/1] (1.74ns)   --->   "%mul_ln1352_1090 = mul i17 %sext_ln215_1027, %sext_ln215_1089" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 933 'mul' 'mul_ln1352_1090' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/2] (1.23ns)   --->   "%c1_weight_V_74_load = load i7* %c1_weight_V_74_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 934 'load' 'c1_weight_V_74_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1352_11 = sext i7 %c1_weight_V_74_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 935 'sext' 'sext_ln1352_11' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1221)   --->   "%mul_ln1352_1091 = mul i16 %sext_ln215_1029, %sext_ln1352_11" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 936 'mul' 'mul_ln1352_1091' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 937 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1221)   --->   "%sext_ln700_1298 = sext i16 %mul_ln1352_1091 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 937 'sext' 'sext_ln700_1298' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 938 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1220 = add i24 %tmpout_24_V_1, %sext_ln700_1297" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 938 'add' 'add_ln700_1220' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 939 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1221 = add i17 %mul_ln1352_1090, %sext_ln700_1298" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 939 'add' 'add_ln700_1221' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln700_1299 = sext i17 %add_ln700_1221 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 940 'sext' 'sext_ln700_1299' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 941 [1/1] (0.93ns)   --->   "%tmpout_24_V = add i24 %sext_ln700_1299, %add_ln700_1220" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 941 'add' 'tmpout_24_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/2] (1.23ns)   --->   "%c1_weight_V_75_load = load i6* %c1_weight_V_75_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 942 'load' 'c1_weight_V_75_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 943 [1/1] (0.00ns)   --->   "%sext_ln1352_37 = sext i6 %c1_weight_V_75_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 943 'sext' 'sext_ln1352_37' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 944 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1224)   --->   "%mul_ln1352_1092 = mul i15 %sext_ln215_1104, %sext_ln1352_37" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 944 'mul' 'mul_ln1352_1092' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 945 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1224)   --->   "%sext_ln215_1189 = sext i15 %mul_ln1352_1092 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 945 'sext' 'sext_ln215_1189' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 946 [1/2] (1.23ns)   --->   "%c1_weight_V_76_load = load i8* %c1_weight_V_76_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 946 'load' 'c1_weight_V_76_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln215_1090 = sext i8 %c1_weight_V_76_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 947 'sext' 'sext_ln215_1090' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 948 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1223)   --->   "%mul_ln1352_1093 = mul i17 %sext_ln215_1027, %sext_ln215_1090" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 948 'mul' 'mul_ln1352_1093' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 949 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1223)   --->   "%sext_ln700_1300 = sext i17 %mul_ln1352_1093 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 949 'sext' 'sext_ln700_1300' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 950 [1/2] (1.23ns)   --->   "%c1_weight_V_77_load = load i8* %c1_weight_V_77_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 950 'load' 'c1_weight_V_77_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 951 [1/1] (0.00ns)   --->   "%sext_ln215_1091 = sext i8 %c1_weight_V_77_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 951 'sext' 'sext_ln215_1091' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 952 [1/1] (1.74ns)   --->   "%mul_ln1352_1094 = mul i17 %sext_ln215_1030, %sext_ln215_1091" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 952 'mul' 'mul_ln1352_1094' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 953 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1223 = add i24 %tmpout_25_V_1, %sext_ln700_1300" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 953 'add' 'add_ln700_1223' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 954 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1224 = add i17 %mul_ln1352_1094, %sext_ln215_1189" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 954 'add' 'add_ln700_1224' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln700_1301 = sext i17 %add_ln700_1224 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 955 'sext' 'sext_ln700_1301' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 956 [1/1] (0.93ns)   --->   "%tmpout_25_V = add i24 %sext_ln700_1301, %add_ln700_1223" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 956 'add' 'tmpout_25_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 957 [1/2] (1.23ns)   --->   "%c1_weight_V_78_load = load i8* %c1_weight_V_78_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 957 'load' 'c1_weight_V_78_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln215_1092 = sext i8 %c1_weight_V_78_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 958 'sext' 'sext_ln215_1092' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 959 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1226)   --->   "%mul_ln1352_1095 = mul i17 %sext_ln215_1024, %sext_ln215_1092" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 959 'mul' 'mul_ln1352_1095' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 960 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1226)   --->   "%sext_ln700_1302 = sext i17 %mul_ln1352_1095 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 960 'sext' 'sext_ln700_1302' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 961 [1/2] (1.23ns)   --->   "%c1_weight_V_79_load = load i8* %c1_weight_V_79_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 961 'load' 'c1_weight_V_79_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln215_1093 = sext i8 %c1_weight_V_79_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 962 'sext' 'sext_ln215_1093' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 963 [1/1] (1.74ns)   --->   "%mul_ln1352_1096 = mul i17 %sext_ln215_1027, %sext_ln215_1093" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 963 'mul' 'mul_ln1352_1096' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 964 [1/2] (1.23ns)   --->   "%c1_weight_V_80_load = load i8* %c1_weight_V_80_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 964 'load' 'c1_weight_V_80_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln215_1094 = sext i8 %c1_weight_V_80_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 965 'sext' 'sext_ln215_1094' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 966 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1227)   --->   "%mul_ln1352_1097 = mul i17 %sext_ln215_1030, %sext_ln215_1094" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 966 'mul' 'mul_ln1352_1097' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 967 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1226 = add i24 %tmpout_26_V_1, %sext_ln700_1302" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 967 'add' 'add_ln700_1226' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 968 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1227 = add i17 %mul_ln1352_1096, %mul_ln1352_1097" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 968 'add' 'add_ln700_1227' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln700_1303 = sext i17 %add_ln700_1227 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 969 'sext' 'sext_ln700_1303' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 970 [1/1] (0.93ns)   --->   "%tmpout_26_V = add i24 %sext_ln700_1303, %add_ln700_1226" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 970 'add' 'tmpout_26_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 971 [1/2] (1.23ns)   --->   "%c1_weight_V_81_load = load i8* %c1_weight_V_81_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 971 'load' 'c1_weight_V_81_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 972 [1/1] (0.00ns)   --->   "%sext_ln215_1095 = sext i8 %c1_weight_V_81_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 972 'sext' 'sext_ln215_1095' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 973 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1229)   --->   "%mul_ln1352_1098 = mul i17 %sext_ln215_1024, %sext_ln215_1095" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 973 'mul' 'mul_ln1352_1098' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1229)   --->   "%sext_ln700_1304 = sext i17 %mul_ln1352_1098 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 974 'sext' 'sext_ln700_1304' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 975 [1/2] (1.23ns)   --->   "%c1_weight_V_82_load = load i8* %c1_weight_V_82_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 975 'load' 'c1_weight_V_82_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln215_1096 = sext i8 %c1_weight_V_82_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 976 'sext' 'sext_ln215_1096' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 977 [1/1] (1.74ns)   --->   "%mul_ln1352_1099 = mul i17 %sext_ln215_1027, %sext_ln215_1096" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 977 'mul' 'mul_ln1352_1099' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 978 [1/2] (1.23ns)   --->   "%c1_weight_V_83_load = load i8* %c1_weight_V_83_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 978 'load' 'c1_weight_V_83_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 979 [1/1] (0.00ns)   --->   "%sext_ln215_1097 = sext i8 %c1_weight_V_83_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 979 'sext' 'sext_ln215_1097' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 980 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1230)   --->   "%mul_ln1352_1100 = mul i17 %sext_ln215_1030, %sext_ln215_1097" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 980 'mul' 'mul_ln1352_1100' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 981 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1229 = add i24 %tmpout_27_V_1, %sext_ln700_1304" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 981 'add' 'add_ln700_1229' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 982 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1230 = add i17 %mul_ln1352_1099, %mul_ln1352_1100" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 982 'add' 'add_ln700_1230' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln700_1305 = sext i17 %add_ln700_1230 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 983 'sext' 'sext_ln700_1305' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.93ns)   --->   "%tmpout_27_V = add i24 %sext_ln700_1305, %add_ln700_1229" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 984 'add' 'tmpout_27_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/2] (1.23ns)   --->   "%c1_weight_V_84_load = load i8* %c1_weight_V_84_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 985 'load' 'c1_weight_V_84_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln215_1098 = sext i8 %c1_weight_V_84_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 986 'sext' 'sext_ln215_1098' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1232)   --->   "%mul_ln1352_1101 = mul i17 %sext_ln215_1024, %sext_ln215_1098" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 987 'mul' 'mul_ln1352_1101' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 988 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1232)   --->   "%sext_ln700_1306 = sext i17 %mul_ln1352_1101 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 988 'sext' 'sext_ln700_1306' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 989 [1/2] (1.23ns)   --->   "%c1_weight_V_85_load = load i8* %c1_weight_V_85_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 989 'load' 'c1_weight_V_85_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln215_1099 = sext i8 %c1_weight_V_85_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 990 'sext' 'sext_ln215_1099' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 991 [1/1] (1.74ns)   --->   "%mul_ln1352_1102 = mul i17 %sext_ln215_1027, %sext_ln215_1099" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 991 'mul' 'mul_ln1352_1102' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 992 [1/2] (1.23ns)   --->   "%c1_weight_V_86_load = load i8* %c1_weight_V_86_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 992 'load' 'c1_weight_V_86_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln215_1100 = sext i8 %c1_weight_V_86_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 993 'sext' 'sext_ln215_1100' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 994 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1233)   --->   "%mul_ln1352_1103 = mul i17 %sext_ln215_1030, %sext_ln215_1100" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 994 'mul' 'mul_ln1352_1103' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 995 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1232 = add i24 %tmpout_28_V_1, %sext_ln700_1306" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 995 'add' 'add_ln700_1232' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 996 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1233 = add i17 %mul_ln1352_1102, %mul_ln1352_1103" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 996 'add' 'add_ln700_1233' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln700_1307 = sext i17 %add_ln700_1233 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 997 'sext' 'sext_ln700_1307' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 998 [1/1] (0.93ns)   --->   "%tmpout_28_V = add i24 %sext_ln700_1307, %add_ln700_1232" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 998 'add' 'tmpout_28_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 999 [1/2] (1.23ns)   --->   "%c1_weight_V_87_load = load i7* %c1_weight_V_87_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 999 'load' 'c1_weight_V_87_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1352_13 = sext i7 %c1_weight_V_87_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1000 'sext' 'sext_ln1352_13' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1001 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1236)   --->   "%mul_ln1352_1104 = mul i16 %sext_ln215, %sext_ln1352_13" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1001 'mul' 'mul_ln1352_1104' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1002 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1236)   --->   "%sext_ln215_1190 = sext i16 %mul_ln1352_1104 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1002 'sext' 'sext_ln215_1190' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1003 [1/2] (1.23ns)   --->   "%c1_weight_V_88_load = load i8* %c1_weight_V_88_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1003 'load' 'c1_weight_V_88_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1004 [1/1] (0.00ns)   --->   "%sext_ln215_1101 = sext i8 %c1_weight_V_88_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1004 'sext' 'sext_ln215_1101' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1005 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1235)   --->   "%mul_ln1352_1105 = mul i17 %sext_ln215_1027, %sext_ln215_1101" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1005 'mul' 'mul_ln1352_1105' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1006 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1235)   --->   "%sext_ln700_1308 = sext i17 %mul_ln1352_1105 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1006 'sext' 'sext_ln700_1308' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1007 [1/2] (1.23ns)   --->   "%c1_weight_V_89_load = load i8* %c1_weight_V_89_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1007 'load' 'c1_weight_V_89_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln215_1102 = sext i8 %c1_weight_V_89_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1008 'sext' 'sext_ln215_1102' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1009 [1/1] (1.74ns)   --->   "%mul_ln1352_1106 = mul i17 %sext_ln215_1030, %sext_ln215_1102" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1009 'mul' 'mul_ln1352_1106' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1235 = add i24 %tmpout_29_V_1, %sext_ln700_1308" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1010 'add' 'add_ln700_1235' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1011 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1236 = add i17 %mul_ln1352_1106, %sext_ln215_1190" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1011 'add' 'add_ln700_1236' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln700_1309 = sext i17 %add_ln700_1236 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1012 'sext' 'sext_ln700_1309' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1013 [1/1] (0.93ns)   --->   "%tmpout_29_V = add i24 %sext_ln700_1309, %add_ln700_1235" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1013 'add' 'tmpout_29_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1014 [1/2] (1.23ns)   --->   "%c1_weight_V_90_load = load i8* %c1_weight_V_90_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1014 'load' 'c1_weight_V_90_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln215_1103 = sext i8 %c1_weight_V_90_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1015 'sext' 'sext_ln215_1103' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1238)   --->   "%mul_ln1352_1107 = mul i17 %sext_ln215_1024, %sext_ln215_1103" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1016 'mul' 'mul_ln1352_1107' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1017 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1238)   --->   "%sext_ln700_1310 = sext i17 %mul_ln1352_1107 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1017 'sext' 'sext_ln700_1310' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1018 [1/2] (1.23ns)   --->   "%c1_weight_V_91_load = load i8* %c1_weight_V_91_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1018 'load' 'c1_weight_V_91_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1352_38 = sext i8 %c1_weight_V_91_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1019 'sext' 'sext_ln1352_38' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1020 [1/1] (1.74ns)   --->   "%mul_ln215 = mul i16 %sext_ln215_1026, %sext_ln1352_38" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1020 'mul' 'mul_ln215' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1021 [1/2] (1.23ns)   --->   "%c1_weight_V_92_load = load i6* %c1_weight_V_92_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1021 'load' 'c1_weight_V_92_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%sext_ln1352_39 = sext i6 %c1_weight_V_92_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1022 'sext' 'sext_ln1352_39' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1239)   --->   "%mul_ln1352_1108 = mul i15 %sext_ln215_1185, %sext_ln1352_39" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1023 'mul' 'mul_ln1352_1108' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1024 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1239)   --->   "%sext_ln1352_40 = sext i15 %mul_ln1352_1108 to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1024 'sext' 'sext_ln1352_40' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1025 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1238 = add i24 %tmpout_30_V_1, %sext_ln700_1310" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1025 'add' 'add_ln700_1238' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1026 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1239 = add i16 %mul_ln215, %sext_ln1352_40" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1026 'add' 'add_ln700_1239' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln700_1311 = sext i16 %add_ln700_1239 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1027 'sext' 'sext_ln700_1311' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1028 [1/1] (0.93ns)   --->   "%tmpout_30_V = add i24 %sext_ln700_1311, %add_ln700_1238" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1028 'add' 'tmpout_30_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/2] (1.23ns)   --->   "%c1_weight_V_93_load = load i8* %c1_weight_V_93_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1029 'load' 'c1_weight_V_93_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln215_1105 = sext i8 %c1_weight_V_93_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1030 'sext' 'sext_ln215_1105' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1031 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1241)   --->   "%mul_ln1352_1109 = mul i17 %sext_ln215_1024, %sext_ln215_1105" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1031 'mul' 'mul_ln1352_1109' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1032 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1241)   --->   "%sext_ln700_1312 = sext i17 %mul_ln1352_1109 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1032 'sext' 'sext_ln700_1312' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1033 [1/2] (1.23ns)   --->   "%c1_weight_V_94_load = load i8* %c1_weight_V_94_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1033 'load' 'c1_weight_V_94_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1034 [1/1] (0.00ns)   --->   "%sext_ln215_1106 = sext i8 %c1_weight_V_94_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1034 'sext' 'sext_ln215_1106' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1035 [1/1] (1.74ns)   --->   "%mul_ln1352_1110 = mul i17 %sext_ln215_1027, %sext_ln215_1106" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1035 'mul' 'mul_ln1352_1110' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1036 [1/2] (1.23ns)   --->   "%c1_weight_V_95_load = load i7* %c1_weight_V_95_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1036 'load' 'c1_weight_V_95_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1037 [1/1] (0.00ns)   --->   "%sext_ln1352_15 = sext i7 %c1_weight_V_95_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1037 'sext' 'sext_ln1352_15' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1038 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1242)   --->   "%mul_ln1352_1111 = mul i16 %sext_ln215_1029, %sext_ln1352_15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1038 'mul' 'mul_ln1352_1111' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1039 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1242)   --->   "%sext_ln700_1313 = sext i16 %mul_ln1352_1111 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1039 'sext' 'sext_ln700_1313' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1040 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1241 = add i24 %tmpout_31_V_1, %sext_ln700_1312" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1040 'add' 'add_ln700_1241' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1041 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1242 = add i17 %mul_ln1352_1110, %sext_ln700_1313" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1041 'add' 'add_ln700_1242' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1042 [1/1] (0.00ns)   --->   "%sext_ln700_1314 = sext i17 %add_ln700_1242 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1042 'sext' 'sext_ln700_1314' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1043 [1/1] (0.93ns)   --->   "%tmpout_31_V = add i24 %sext_ln700_1314, %add_ln700_1241" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1043 'add' 'tmpout_31_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1044 [1/2] (1.23ns)   --->   "%c1_weight_V_96_load = load i6* %c1_weight_V_96_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1044 'load' 'c1_weight_V_96_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1352_41 = sext i6 %c1_weight_V_96_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1045 'sext' 'sext_ln1352_41' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1046 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1245)   --->   "%mul_ln1352_1112 = mul i15 %sext_ln215_1104, %sext_ln1352_41" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1046 'mul' 'mul_ln1352_1112' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1047 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1245)   --->   "%sext_ln215_1191 = sext i15 %mul_ln1352_1112 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1047 'sext' 'sext_ln215_1191' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1048 [1/2] (1.23ns)   --->   "%c1_weight_V_97_load = load i8* %c1_weight_V_97_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1048 'load' 'c1_weight_V_97_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1049 [1/1] (0.00ns)   --->   "%sext_ln215_1107 = sext i8 %c1_weight_V_97_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1049 'sext' 'sext_ln215_1107' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1050 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1244)   --->   "%mul_ln1352_1113 = mul i17 %sext_ln215_1027, %sext_ln215_1107" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1050 'mul' 'mul_ln1352_1113' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1051 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1244)   --->   "%sext_ln700_1315 = sext i17 %mul_ln1352_1113 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1051 'sext' 'sext_ln700_1315' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1052 [1/2] (1.23ns)   --->   "%c1_weight_V_98_load = load i8* %c1_weight_V_98_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1052 'load' 'c1_weight_V_98_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%sext_ln215_1108 = sext i8 %c1_weight_V_98_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1053 'sext' 'sext_ln215_1108' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (1.74ns)   --->   "%mul_ln1352_1114 = mul i17 %sext_ln215_1030, %sext_ln215_1108" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1054 'mul' 'mul_ln1352_1114' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1244 = add i24 %tmpout_32_V_1, %sext_ln700_1315" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1055 'add' 'add_ln700_1244' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1056 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1245 = add i17 %mul_ln1352_1114, %sext_ln215_1191" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1056 'add' 'add_ln700_1245' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln700_1316 = sext i17 %add_ln700_1245 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1057 'sext' 'sext_ln700_1316' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (0.93ns)   --->   "%tmpout_32_V = add i24 %sext_ln700_1316, %add_ln700_1244" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1058 'add' 'tmpout_32_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1059 [1/2] (1.23ns)   --->   "%c1_weight_V_99_load = load i8* %c1_weight_V_99_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1059 'load' 'c1_weight_V_99_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln215_1109 = sext i8 %c1_weight_V_99_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1060 'sext' 'sext_ln215_1109' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1061 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1247)   --->   "%mul_ln1352_1115 = mul i17 %sext_ln215_1024, %sext_ln215_1109" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1061 'mul' 'mul_ln1352_1115' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1062 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1247)   --->   "%sext_ln700_1317 = sext i17 %mul_ln1352_1115 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1062 'sext' 'sext_ln700_1317' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1063 [1/2] (1.23ns)   --->   "%c1_weight_V_100_load = load i8* %c1_weight_V_100_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1063 'load' 'c1_weight_V_100_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln215_1110 = sext i8 %c1_weight_V_100_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1064 'sext' 'sext_ln215_1110' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (1.74ns)   --->   "%mul_ln1352_1116 = mul i17 %sext_ln215_1027, %sext_ln215_1110" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1065 'mul' 'mul_ln1352_1116' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/2] (1.23ns)   --->   "%c1_weight_V_101_load = load i8* %c1_weight_V_101_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1066 'load' 'c1_weight_V_101_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln215_1111 = sext i8 %c1_weight_V_101_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1067 'sext' 'sext_ln215_1111' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1248)   --->   "%mul_ln1352_1117 = mul i17 %sext_ln215_1030, %sext_ln215_1111" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1068 'mul' 'mul_ln1352_1117' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1069 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1247 = add i24 %tmpout_33_V_1, %sext_ln700_1317" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1069 'add' 'add_ln700_1247' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1070 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1248 = add i17 %mul_ln1352_1116, %mul_ln1352_1117" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1070 'add' 'add_ln700_1248' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1071 [1/1] (0.00ns)   --->   "%sext_ln700_1318 = sext i17 %add_ln700_1248 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1071 'sext' 'sext_ln700_1318' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1072 [1/1] (0.93ns)   --->   "%tmpout_33_V = add i24 %sext_ln700_1318, %add_ln700_1247" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1072 'add' 'tmpout_33_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1073 [1/2] (1.23ns)   --->   "%c1_weight_V_102_load = load i8* %c1_weight_V_102_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1073 'load' 'c1_weight_V_102_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln215_1112 = sext i8 %c1_weight_V_102_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1074 'sext' 'sext_ln215_1112' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1250)   --->   "%mul_ln1352_1118 = mul i17 %sext_ln215_1024, %sext_ln215_1112" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1075 'mul' 'mul_ln1352_1118' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1076 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1250)   --->   "%sext_ln700_1319 = sext i17 %mul_ln1352_1118 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1076 'sext' 'sext_ln700_1319' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1077 [1/2] (1.23ns)   --->   "%c1_weight_V_103_load = load i7* %c1_weight_V_103_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1077 'load' 'c1_weight_V_103_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1352_17 = sext i7 %c1_weight_V_103_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1078 'sext' 'sext_ln1352_17' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1079 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1251)   --->   "%mul_ln1352_1119 = mul i16 %sext_ln215_1026, %sext_ln1352_17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1079 'mul' 'mul_ln1352_1119' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1080 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1251)   --->   "%sext_ln215_1192 = sext i16 %mul_ln1352_1119 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1080 'sext' 'sext_ln215_1192' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1081 [1/2] (1.23ns)   --->   "%c1_weight_V_104_load = load i8* %c1_weight_V_104_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1081 'load' 'c1_weight_V_104_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln215_1113 = sext i8 %c1_weight_V_104_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1082 'sext' 'sext_ln215_1113' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1083 [1/1] (1.74ns)   --->   "%mul_ln1352_1120 = mul i17 %sext_ln215_1030, %sext_ln215_1113" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1083 'mul' 'mul_ln1352_1120' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1250 = add i24 %tmpout_34_V_1, %sext_ln700_1319" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1084 'add' 'add_ln700_1250' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1085 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1251 = add i17 %mul_ln1352_1120, %sext_ln215_1192" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1085 'add' 'add_ln700_1251' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1086 [1/1] (0.00ns)   --->   "%sext_ln700_1320 = sext i17 %add_ln700_1251 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1086 'sext' 'sext_ln700_1320' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1087 [1/1] (0.93ns)   --->   "%tmpout_34_V = add i24 %sext_ln700_1320, %add_ln700_1250" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1087 'add' 'tmpout_34_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1088 [1/2] (1.23ns)   --->   "%c1_weight_V_105_load = load i8* %c1_weight_V_105_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1088 'load' 'c1_weight_V_105_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln215_1114 = sext i8 %c1_weight_V_105_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1089 'sext' 'sext_ln215_1114' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1090 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1253)   --->   "%mul_ln1352_1121 = mul i17 %sext_ln215_1024, %sext_ln215_1114" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1090 'mul' 'mul_ln1352_1121' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1253)   --->   "%sext_ln700_1321 = sext i17 %mul_ln1352_1121 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1091 'sext' 'sext_ln700_1321' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1092 [1/2] (1.23ns)   --->   "%c1_weight_V_106_load = load i8* %c1_weight_V_106_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1092 'load' 'c1_weight_V_106_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln215_1115 = sext i8 %c1_weight_V_106_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1093 'sext' 'sext_ln215_1115' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1094 [1/1] (1.74ns)   --->   "%mul_ln1352_1122 = mul i17 %sext_ln215_1027, %sext_ln215_1115" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1094 'mul' 'mul_ln1352_1122' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1095 [1/2] (1.23ns)   --->   "%c1_weight_V_107_load = load i6* %c1_weight_V_107_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1095 'load' 'c1_weight_V_107_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln1352_42 = sext i6 %c1_weight_V_107_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1096 'sext' 'sext_ln1352_42' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1097 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1254)   --->   "%mul_ln1352_1123 = mul i15 %sext_ln215_1185, %sext_ln1352_42" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1097 'mul' 'mul_ln1352_1123' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1098 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1254)   --->   "%sext_ln700_1322 = sext i15 %mul_ln1352_1123 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1098 'sext' 'sext_ln700_1322' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1099 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1253 = add i24 %tmpout_35_V_1, %sext_ln700_1321" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1099 'add' 'add_ln700_1253' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1100 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1254 = add i17 %mul_ln1352_1122, %sext_ln700_1322" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1100 'add' 'add_ln700_1254' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1101 [1/1] (0.00ns)   --->   "%sext_ln700_1323 = sext i17 %add_ln700_1254 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1101 'sext' 'sext_ln700_1323' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1102 [1/1] (0.93ns)   --->   "%tmpout_35_V = add i24 %sext_ln700_1323, %add_ln700_1253" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1102 'add' 'tmpout_35_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1103 [1/2] (1.23ns)   --->   "%c1_weight_V_108_load = load i8* %c1_weight_V_108_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1103 'load' 'c1_weight_V_108_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1104 [1/1] (0.00ns)   --->   "%sext_ln215_1116 = sext i8 %c1_weight_V_108_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1104 'sext' 'sext_ln215_1116' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1105 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1256)   --->   "%mul_ln1352_1124 = mul i17 %sext_ln215_1024, %sext_ln215_1116" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1105 'mul' 'mul_ln1352_1124' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1106 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1256)   --->   "%sext_ln700_1324 = sext i17 %mul_ln1352_1124 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1106 'sext' 'sext_ln700_1324' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1107 [1/2] (1.23ns)   --->   "%c1_weight_V_109_load = load i8* %c1_weight_V_109_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1107 'load' 'c1_weight_V_109_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1108 [1/1] (0.00ns)   --->   "%sext_ln215_1117 = sext i8 %c1_weight_V_109_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1108 'sext' 'sext_ln215_1117' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1109 [1/1] (1.74ns)   --->   "%mul_ln1352_1125 = mul i17 %sext_ln215_1027, %sext_ln215_1117" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1109 'mul' 'mul_ln1352_1125' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1110 [1/2] (1.23ns)   --->   "%c1_weight_V_110_load = load i8* %c1_weight_V_110_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1110 'load' 'c1_weight_V_110_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln215_1118 = sext i8 %c1_weight_V_110_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1111 'sext' 'sext_ln215_1118' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1112 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1257)   --->   "%mul_ln1352_1126 = mul i17 %sext_ln215_1030, %sext_ln215_1118" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1112 'mul' 'mul_ln1352_1126' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1113 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1256 = add i24 %tmpout_36_V_1, %sext_ln700_1324" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1113 'add' 'add_ln700_1256' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1114 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1257 = add i17 %mul_ln1352_1125, %mul_ln1352_1126" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1114 'add' 'add_ln700_1257' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln700_1325 = sext i17 %add_ln700_1257 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1115 'sext' 'sext_ln700_1325' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1116 [1/1] (0.93ns)   --->   "%tmpout_36_V = add i24 %sext_ln700_1325, %add_ln700_1256" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1116 'add' 'tmpout_36_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/2] (1.23ns)   --->   "%c1_weight_V_111_load = load i8* %c1_weight_V_111_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1117 'load' 'c1_weight_V_111_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%sext_ln215_1119 = sext i8 %c1_weight_V_111_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1118 'sext' 'sext_ln215_1119' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1259)   --->   "%mul_ln1352_1127 = mul i17 %sext_ln215_1024, %sext_ln215_1119" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1119 'mul' 'mul_ln1352_1127' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1120 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1259)   --->   "%sext_ln700_1326 = sext i17 %mul_ln1352_1127 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1120 'sext' 'sext_ln700_1326' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1121 [1/2] (1.23ns)   --->   "%c1_weight_V_112_load = load i8* %c1_weight_V_112_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1121 'load' 'c1_weight_V_112_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1122 [1/1] (0.00ns)   --->   "%sext_ln215_1120 = sext i8 %c1_weight_V_112_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1122 'sext' 'sext_ln215_1120' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1123 [1/1] (1.74ns)   --->   "%mul_ln1352_1128 = mul i17 %sext_ln215_1027, %sext_ln215_1120" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1123 'mul' 'mul_ln1352_1128' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1124 [1/2] (1.23ns)   --->   "%c1_weight_V_113_load = load i7* %c1_weight_V_113_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1124 'load' 'c1_weight_V_113_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1125 [1/1] (0.00ns)   --->   "%sext_ln1352_19 = sext i7 %c1_weight_V_113_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1125 'sext' 'sext_ln1352_19' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1126 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1260)   --->   "%mul_ln1352_1129 = mul i16 %sext_ln215_1029, %sext_ln1352_19" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1126 'mul' 'mul_ln1352_1129' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1127 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1260)   --->   "%sext_ln700_1327 = sext i16 %mul_ln1352_1129 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1127 'sext' 'sext_ln700_1327' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1128 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1259 = add i24 %tmpout_37_V_1, %sext_ln700_1326" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1128 'add' 'add_ln700_1259' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1129 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1260 = add i17 %mul_ln1352_1128, %sext_ln700_1327" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1129 'add' 'add_ln700_1260' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln700_1328 = sext i17 %add_ln700_1260 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1130 'sext' 'sext_ln700_1328' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1131 [1/1] (0.93ns)   --->   "%tmpout_37_V = add i24 %sext_ln700_1328, %add_ln700_1259" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1131 'add' 'tmpout_37_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/2] (1.23ns)   --->   "%c1_weight_V_114_load = load i8* %c1_weight_V_114_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1132 'load' 'c1_weight_V_114_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln215_1121 = sext i8 %c1_weight_V_114_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1133 'sext' 'sext_ln215_1121' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1134 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1262)   --->   "%mul_ln1352_1130 = mul i17 %sext_ln215_1024, %sext_ln215_1121" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1134 'mul' 'mul_ln1352_1130' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1135 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1262)   --->   "%sext_ln700_1329 = sext i17 %mul_ln1352_1130 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1135 'sext' 'sext_ln700_1329' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1136 [1/2] (1.23ns)   --->   "%c1_weight_V_115_load = load i8* %c1_weight_V_115_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1136 'load' 'c1_weight_V_115_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln215_1122 = sext i8 %c1_weight_V_115_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1137 'sext' 'sext_ln215_1122' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1138 [1/1] (1.74ns)   --->   "%mul_ln1352_1131 = mul i17 %sext_ln215_1027, %sext_ln215_1122" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1138 'mul' 'mul_ln1352_1131' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1139 [1/2] (1.23ns)   --->   "%c1_weight_V_116_load = load i8* %c1_weight_V_116_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1139 'load' 'c1_weight_V_116_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1140 [1/1] (0.00ns)   --->   "%sext_ln215_1123 = sext i8 %c1_weight_V_116_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1140 'sext' 'sext_ln215_1123' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1141 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1263)   --->   "%mul_ln1352_1132 = mul i17 %sext_ln215_1030, %sext_ln215_1123" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1141 'mul' 'mul_ln1352_1132' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1142 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1262 = add i24 %tmpout_38_V_1, %sext_ln700_1329" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1142 'add' 'add_ln700_1262' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1143 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1263 = add i17 %mul_ln1352_1131, %mul_ln1352_1132" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1143 'add' 'add_ln700_1263' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1144 [1/1] (0.00ns)   --->   "%sext_ln700_1330 = sext i17 %add_ln700_1263 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1144 'sext' 'sext_ln700_1330' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1145 [1/1] (0.93ns)   --->   "%tmpout_38_V = add i24 %sext_ln700_1330, %add_ln700_1262" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1145 'add' 'tmpout_38_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1146 [1/2] (1.23ns)   --->   "%c1_weight_V_117_load = load i8* %c1_weight_V_117_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1146 'load' 'c1_weight_V_117_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln215_1124 = sext i8 %c1_weight_V_117_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1147 'sext' 'sext_ln215_1124' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1265)   --->   "%mul_ln1352_1133 = mul i17 %sext_ln215_1024, %sext_ln215_1124" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1148 'mul' 'mul_ln1352_1133' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1149 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1265)   --->   "%sext_ln700_1331 = sext i17 %mul_ln1352_1133 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1149 'sext' 'sext_ln700_1331' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1150 [1/2] (1.23ns)   --->   "%c1_weight_V_118_load = load i8* %c1_weight_V_118_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1150 'load' 'c1_weight_V_118_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln215_1125 = sext i8 %c1_weight_V_118_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1151 'sext' 'sext_ln215_1125' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1152 [1/1] (1.74ns)   --->   "%mul_ln1352_1134 = mul i17 %sext_ln215_1027, %sext_ln215_1125" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1152 'mul' 'mul_ln1352_1134' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1153 [1/2] (1.23ns)   --->   "%c1_weight_V_119_load = load i8* %c1_weight_V_119_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1153 'load' 'c1_weight_V_119_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1154 [1/1] (0.00ns)   --->   "%sext_ln215_1126 = sext i8 %c1_weight_V_119_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1154 'sext' 'sext_ln215_1126' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1155 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1266)   --->   "%mul_ln1352_1135 = mul i17 %sext_ln215_1030, %sext_ln215_1126" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1155 'mul' 'mul_ln1352_1135' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1156 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1265 = add i24 %tmpout_39_V_1, %sext_ln700_1331" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1156 'add' 'add_ln700_1265' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1157 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1266 = add i17 %mul_ln1352_1134, %mul_ln1352_1135" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1157 'add' 'add_ln700_1266' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1158 [1/1] (0.00ns)   --->   "%sext_ln700_1332 = sext i17 %add_ln700_1266 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1158 'sext' 'sext_ln700_1332' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1159 [1/1] (0.93ns)   --->   "%tmpout_39_V = add i24 %sext_ln700_1332, %add_ln700_1265" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1159 'add' 'tmpout_39_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/2] (1.23ns)   --->   "%c1_weight_V_120_load = load i8* %c1_weight_V_120_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1160 'load' 'c1_weight_V_120_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1161 [1/1] (0.00ns)   --->   "%sext_ln215_1127 = sext i8 %c1_weight_V_120_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1161 'sext' 'sext_ln215_1127' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1162 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1268)   --->   "%mul_ln1352_1136 = mul i17 %sext_ln215_1024, %sext_ln215_1127" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1162 'mul' 'mul_ln1352_1136' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1163 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1268)   --->   "%sext_ln700_1333 = sext i17 %mul_ln1352_1136 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1163 'sext' 'sext_ln700_1333' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1164 [1/2] (1.23ns)   --->   "%c1_weight_V_121_load = load i7* %c1_weight_V_121_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1164 'load' 'c1_weight_V_121_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%sext_ln1352_20 = sext i7 %c1_weight_V_121_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1165 'sext' 'sext_ln1352_20' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (1.74ns)   --->   "%mul_ln1352_1137 = mul i16 %sext_ln215_1026, %sext_ln1352_20" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1166 'mul' 'mul_ln1352_1137' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1167 [1/2] (1.23ns)   --->   "%c1_weight_V_122_load = load i7* %c1_weight_V_122_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1167 'load' 'c1_weight_V_122_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln1352_21 = sext i7 %c1_weight_V_122_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1168 'sext' 'sext_ln1352_21' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1169 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1269)   --->   "%mul_ln1352_1138 = mul i16 %sext_ln215_1029, %sext_ln1352_21" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1169 'mul' 'mul_ln1352_1138' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1170 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1268 = add i24 %tmpout_40_V_1, %sext_ln700_1333" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1170 'add' 'add_ln700_1268' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1171 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1269 = add i16 %mul_ln1352_1137, %mul_ln1352_1138" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1171 'add' 'add_ln700_1269' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln700_1334 = sext i16 %add_ln700_1269 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1172 'sext' 'sext_ln700_1334' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1173 [1/1] (0.93ns)   --->   "%tmpout_40_V = add i24 %sext_ln700_1334, %add_ln700_1268" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1173 'add' 'tmpout_40_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1174 [1/2] (1.23ns)   --->   "%c1_weight_V_123_load = load i8* %c1_weight_V_123_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1174 'load' 'c1_weight_V_123_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln215_1128 = sext i8 %c1_weight_V_123_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1175 'sext' 'sext_ln215_1128' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1176 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1271)   --->   "%mul_ln1352_1139 = mul i17 %sext_ln215_1024, %sext_ln215_1128" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1176 'mul' 'mul_ln1352_1139' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1177 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1271)   --->   "%sext_ln700_1335 = sext i17 %mul_ln1352_1139 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1177 'sext' 'sext_ln700_1335' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1178 [1/2] (1.23ns)   --->   "%c1_weight_V_124_load = load i6* %c1_weight_V_124_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1178 'load' 'c1_weight_V_124_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1352_43 = sext i6 %c1_weight_V_124_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1179 'sext' 'sext_ln1352_43' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1180 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1272)   --->   "%mul_ln1352_1140 = mul i15 %sext_ln215_1184, %sext_ln1352_43" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1180 'mul' 'mul_ln1352_1140' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1181 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1272)   --->   "%sext_ln215_1193 = sext i15 %mul_ln1352_1140 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1181 'sext' 'sext_ln215_1193' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1182 [1/2] (1.23ns)   --->   "%c1_weight_V_125_load = load i8* %c1_weight_V_125_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1182 'load' 'c1_weight_V_125_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln215_1129 = sext i8 %c1_weight_V_125_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1183 'sext' 'sext_ln215_1129' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1184 [1/1] (1.74ns)   --->   "%mul_ln1352_1141 = mul i17 %sext_ln215_1030, %sext_ln215_1129" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1184 'mul' 'mul_ln1352_1141' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1185 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1271 = add i24 %tmpout_41_V_1, %sext_ln700_1335" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1185 'add' 'add_ln700_1271' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1186 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1272 = add i17 %mul_ln1352_1141, %sext_ln215_1193" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1186 'add' 'add_ln700_1272' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln700_1336 = sext i17 %add_ln700_1272 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1187 'sext' 'sext_ln700_1336' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1188 [1/1] (0.93ns)   --->   "%tmpout_41_V = add i24 %sext_ln700_1336, %add_ln700_1271" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1188 'add' 'tmpout_41_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1189 [1/2] (1.23ns)   --->   "%c1_weight_V_126_load = load i8* %c1_weight_V_126_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1189 'load' 'c1_weight_V_126_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln215_1130 = sext i8 %c1_weight_V_126_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1190 'sext' 'sext_ln215_1130' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1191 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1274)   --->   "%mul_ln1352_1142 = mul i17 %sext_ln215_1024, %sext_ln215_1130" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1191 'mul' 'mul_ln1352_1142' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1192 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1274)   --->   "%sext_ln700_1337 = sext i17 %mul_ln1352_1142 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1192 'sext' 'sext_ln700_1337' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1193 [1/2] (1.23ns)   --->   "%c1_weight_V_127_load = load i8* %c1_weight_V_127_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1193 'load' 'c1_weight_V_127_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln215_1131 = sext i8 %c1_weight_V_127_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1194 'sext' 'sext_ln215_1131' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1195 [1/1] (1.74ns)   --->   "%mul_ln1352_1143 = mul i17 %sext_ln215_1027, %sext_ln215_1131" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1195 'mul' 'mul_ln1352_1143' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1196 [1/2] (1.23ns)   --->   "%c1_weight_V_128_load = load i7* %c1_weight_V_128_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1196 'load' 'c1_weight_V_128_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1352_23 = sext i7 %c1_weight_V_128_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1197 'sext' 'sext_ln1352_23' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1198 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1275)   --->   "%mul_ln1352_1144 = mul i16 %sext_ln215_1029, %sext_ln1352_23" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1198 'mul' 'mul_ln1352_1144' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1199 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1275)   --->   "%sext_ln700_1338 = sext i16 %mul_ln1352_1144 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1199 'sext' 'sext_ln700_1338' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1200 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1274 = add i24 %tmpout_42_V_1, %sext_ln700_1337" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1200 'add' 'add_ln700_1274' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1201 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1275 = add i17 %mul_ln1352_1143, %sext_ln700_1338" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1201 'add' 'add_ln700_1275' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln700_1339 = sext i17 %add_ln700_1275 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1202 'sext' 'sext_ln700_1339' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.93ns)   --->   "%tmpout_42_V = add i24 %sext_ln700_1339, %add_ln700_1274" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1203 'add' 'tmpout_42_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1204 [1/2] (1.23ns)   --->   "%c1_weight_V_129_load = load i8* %c1_weight_V_129_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1204 'load' 'c1_weight_V_129_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln215_1132 = sext i8 %c1_weight_V_129_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1205 'sext' 'sext_ln215_1132' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1206 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1277)   --->   "%mul_ln1352_1145 = mul i17 %sext_ln215_1024, %sext_ln215_1132" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1206 'mul' 'mul_ln1352_1145' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1277)   --->   "%sext_ln700_1340 = sext i17 %mul_ln1352_1145 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1207 'sext' 'sext_ln700_1340' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1208 [1/2] (1.23ns)   --->   "%c1_weight_V_130_load = load i6* %c1_weight_V_130_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1208 'load' 'c1_weight_V_130_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln1352_44 = sext i6 %c1_weight_V_130_load to i15" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1209 'sext' 'sext_ln1352_44' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1210 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1278)   --->   "%mul_ln1352_1146 = mul i15 %sext_ln215_1184, %sext_ln1352_44" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1210 'mul' 'mul_ln1352_1146' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1211 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1278)   --->   "%sext_ln215_1194 = sext i15 %mul_ln1352_1146 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1211 'sext' 'sext_ln215_1194' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1212 [1/2] (1.23ns)   --->   "%c1_weight_V_131_load = load i8* %c1_weight_V_131_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1212 'load' 'c1_weight_V_131_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln215_1133 = sext i8 %c1_weight_V_131_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1213 'sext' 'sext_ln215_1133' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1214 [1/1] (1.74ns)   --->   "%mul_ln1352_1147 = mul i17 %sext_ln215_1030, %sext_ln215_1133" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1214 'mul' 'mul_ln1352_1147' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1215 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1277 = add i24 %tmpout_43_V_1, %sext_ln700_1340" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1215 'add' 'add_ln700_1277' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1216 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1278 = add i17 %mul_ln1352_1147, %sext_ln215_1194" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1216 'add' 'add_ln700_1278' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%sext_ln700_1341 = sext i17 %add_ln700_1278 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1217 'sext' 'sext_ln700_1341' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.93ns)   --->   "%tmpout_43_V = add i24 %sext_ln700_1341, %add_ln700_1277" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1218 'add' 'tmpout_43_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1219 [1/2] (1.23ns)   --->   "%c1_weight_V_132_load = load i8* %c1_weight_V_132_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1219 'load' 'c1_weight_V_132_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%sext_ln215_1134 = sext i8 %c1_weight_V_132_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1220 'sext' 'sext_ln215_1134' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1280)   --->   "%mul_ln1352_1148 = mul i17 %sext_ln215_1024, %sext_ln215_1134" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1221 'mul' 'mul_ln1352_1148' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1222 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1280)   --->   "%sext_ln700_1342 = sext i17 %mul_ln1352_1148 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1222 'sext' 'sext_ln700_1342' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1223 [1/2] (1.23ns)   --->   "%c1_weight_V_133_load = load i8* %c1_weight_V_133_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1223 'load' 'c1_weight_V_133_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1224 [1/1] (0.00ns)   --->   "%sext_ln215_1135 = sext i8 %c1_weight_V_133_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1224 'sext' 'sext_ln215_1135' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1225 [1/1] (1.74ns)   --->   "%mul_ln1352_1149 = mul i17 %sext_ln215_1027, %sext_ln215_1135" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1225 'mul' 'mul_ln1352_1149' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1226 [1/2] (1.23ns)   --->   "%c1_weight_V_134_load = load i8* %c1_weight_V_134_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1226 'load' 'c1_weight_V_134_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln215_1136 = sext i8 %c1_weight_V_134_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1227 'sext' 'sext_ln215_1136' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1228 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1281)   --->   "%mul_ln1352_1150 = mul i17 %sext_ln215_1030, %sext_ln215_1136" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1228 'mul' 'mul_ln1352_1150' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1229 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1280 = add i24 %tmpout_44_V_1, %sext_ln700_1342" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1229 'add' 'add_ln700_1280' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1230 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1281 = add i17 %mul_ln1352_1149, %mul_ln1352_1150" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1230 'add' 'add_ln700_1281' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1231 [1/1] (0.00ns)   --->   "%sext_ln700_1343 = sext i17 %add_ln700_1281 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1231 'sext' 'sext_ln700_1343' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.93ns)   --->   "%tmpout_44_V = add i24 %sext_ln700_1343, %add_ln700_1280" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1232 'add' 'tmpout_44_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1233 [1/2] (1.23ns)   --->   "%c1_weight_V_135_load = load i8* %c1_weight_V_135_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1233 'load' 'c1_weight_V_135_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1234 [1/1] (0.00ns)   --->   "%sext_ln215_1137 = sext i8 %c1_weight_V_135_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1234 'sext' 'sext_ln215_1137' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1235 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1283)   --->   "%mul_ln1352_1151 = mul i17 %sext_ln215_1024, %sext_ln215_1137" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1235 'mul' 'mul_ln1352_1151' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1283)   --->   "%sext_ln700_1344 = sext i17 %mul_ln1352_1151 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1236 'sext' 'sext_ln700_1344' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1237 [1/2] (1.23ns)   --->   "%c1_weight_V_136_load = load i7* %c1_weight_V_136_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1237 'load' 'c1_weight_V_136_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1352_25 = sext i7 %c1_weight_V_136_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1238 'sext' 'sext_ln1352_25' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1239 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1284)   --->   "%mul_ln1352_1152 = mul i16 %sext_ln215_1026, %sext_ln1352_25" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1239 'mul' 'mul_ln1352_1152' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1240 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1284)   --->   "%sext_ln215_1195 = sext i16 %mul_ln1352_1152 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1240 'sext' 'sext_ln215_1195' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1241 [1/2] (1.23ns)   --->   "%c1_weight_V_137_load = load i8* %c1_weight_V_137_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1241 'load' 'c1_weight_V_137_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln215_1138 = sext i8 %c1_weight_V_137_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1242 'sext' 'sext_ln215_1138' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1243 [1/1] (1.74ns)   --->   "%mul_ln1352_1153 = mul i17 %sext_ln215_1030, %sext_ln215_1138" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1243 'mul' 'mul_ln1352_1153' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1244 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1283 = add i24 %tmpout_45_V_1, %sext_ln700_1344" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1244 'add' 'add_ln700_1283' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1245 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1284 = add i17 %mul_ln1352_1153, %sext_ln215_1195" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1245 'add' 'add_ln700_1284' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln700_1345 = sext i17 %add_ln700_1284 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1246 'sext' 'sext_ln700_1345' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1247 [1/1] (0.93ns)   --->   "%tmpout_45_V = add i24 %sext_ln700_1345, %add_ln700_1283" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1247 'add' 'tmpout_45_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/2] (1.23ns)   --->   "%c1_weight_V_138_load = load i8* %c1_weight_V_138_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1248 'load' 'c1_weight_V_138_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln215_1139 = sext i8 %c1_weight_V_138_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1249 'sext' 'sext_ln215_1139' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1250 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1286)   --->   "%mul_ln1352_1154 = mul i17 %sext_ln215_1024, %sext_ln215_1139" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1250 'mul' 'mul_ln1352_1154' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1251 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1286)   --->   "%sext_ln700_1346 = sext i17 %mul_ln1352_1154 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1251 'sext' 'sext_ln700_1346' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1252 [1/2] (1.23ns)   --->   "%c1_weight_V_139_load = load i8* %c1_weight_V_139_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1252 'load' 'c1_weight_V_139_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln215_1140 = sext i8 %c1_weight_V_139_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1253 'sext' 'sext_ln215_1140' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (1.74ns)   --->   "%mul_ln1352_1155 = mul i17 %sext_ln215_1027, %sext_ln215_1140" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1254 'mul' 'mul_ln1352_1155' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1255 [1/2] (1.23ns)   --->   "%c1_weight_V_140_load = load i8* %c1_weight_V_140_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1255 'load' 'c1_weight_V_140_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln215_1141 = sext i8 %c1_weight_V_140_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1256 'sext' 'sext_ln215_1141' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1257 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1287)   --->   "%mul_ln1352_1156 = mul i17 %sext_ln215_1030, %sext_ln215_1141" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1257 'mul' 'mul_ln1352_1156' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1258 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1286 = add i24 %tmpout_46_V_1, %sext_ln700_1346" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1258 'add' 'add_ln700_1286' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1259 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1287 = add i17 %mul_ln1352_1155, %mul_ln1352_1156" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1259 'add' 'add_ln700_1287' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1260 [1/1] (0.00ns)   --->   "%sext_ln700_1347 = sext i17 %add_ln700_1287 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1260 'sext' 'sext_ln700_1347' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1261 [1/1] (0.93ns)   --->   "%tmpout_46_V = add i24 %sext_ln700_1347, %add_ln700_1286" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1261 'add' 'tmpout_46_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1262 [1/2] (1.23ns)   --->   "%c1_weight_V_141_load = load i8* %c1_weight_V_141_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1262 'load' 'c1_weight_V_141_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln215_1142 = sext i8 %c1_weight_V_141_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1263 'sext' 'sext_ln215_1142' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1264 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1289)   --->   "%mul_ln1352_1157 = mul i17 %sext_ln215_1024, %sext_ln215_1142" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1264 'mul' 'mul_ln1352_1157' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1289)   --->   "%sext_ln700_1348 = sext i17 %mul_ln1352_1157 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1265 'sext' 'sext_ln700_1348' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1266 [1/2] (1.23ns)   --->   "%c1_weight_V_142_load = load i8* %c1_weight_V_142_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1266 'load' 'c1_weight_V_142_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1267 [1/1] (0.00ns)   --->   "%sext_ln215_1143 = sext i8 %c1_weight_V_142_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1267 'sext' 'sext_ln215_1143' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1268 [1/1] (1.74ns)   --->   "%mul_ln1352_1158 = mul i17 %sext_ln215_1027, %sext_ln215_1143" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1268 'mul' 'mul_ln1352_1158' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/2] (1.23ns)   --->   "%c1_weight_V_143_load = load i7* %c1_weight_V_143_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1269 'load' 'c1_weight_V_143_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln1352_26 = sext i7 %c1_weight_V_143_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1270 'sext' 'sext_ln1352_26' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1271 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1290)   --->   "%mul_ln1352_1159 = mul i16 %sext_ln215_1029, %sext_ln1352_26" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1271 'mul' 'mul_ln1352_1159' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1272 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1290)   --->   "%sext_ln700_1349 = sext i16 %mul_ln1352_1159 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1272 'sext' 'sext_ln700_1349' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1273 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1289 = add i24 %tmpout_47_V_1, %sext_ln700_1348" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1273 'add' 'add_ln700_1289' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1274 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1290 = add i17 %mul_ln1352_1158, %sext_ln700_1349" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1274 'add' 'add_ln700_1290' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1275 [1/1] (0.00ns)   --->   "%sext_ln700_1350 = sext i17 %add_ln700_1290 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1275 'sext' 'sext_ln700_1350' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1276 [1/1] (0.93ns)   --->   "%tmpout_47_V = add i24 %sext_ln700_1350, %add_ln700_1289" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1276 'add' 'tmpout_47_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/2] (1.23ns)   --->   "%c1_weight_V_144_load = load i8* %c1_weight_V_144_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1277 'load' 'c1_weight_V_144_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%sext_ln215_1144 = sext i8 %c1_weight_V_144_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1278 'sext' 'sext_ln215_1144' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1292)   --->   "%mul_ln1352_1160 = mul i17 %sext_ln215_1024, %sext_ln215_1144" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1279 'mul' 'mul_ln1352_1160' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1280 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1292)   --->   "%sext_ln700_1351 = sext i17 %mul_ln1352_1160 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1280 'sext' 'sext_ln700_1351' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1281 [1/2] (1.23ns)   --->   "%c1_weight_V_145_load = load i8* %c1_weight_V_145_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1281 'load' 'c1_weight_V_145_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln215_1145 = sext i8 %c1_weight_V_145_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1282 'sext' 'sext_ln215_1145' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1283 [1/1] (1.74ns)   --->   "%mul_ln1352_1161 = mul i17 %sext_ln215_1027, %sext_ln215_1145" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1283 'mul' 'mul_ln1352_1161' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1284 [1/2] (1.23ns)   --->   "%c1_weight_V_146_load = load i8* %c1_weight_V_146_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1284 'load' 'c1_weight_V_146_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln215_1146 = sext i8 %c1_weight_V_146_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1285 'sext' 'sext_ln215_1146' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1286 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1293)   --->   "%mul_ln1352_1162 = mul i17 %sext_ln215_1030, %sext_ln215_1146" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1286 'mul' 'mul_ln1352_1162' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1287 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1292 = add i24 %tmpout_48_V_1, %sext_ln700_1351" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1287 'add' 'add_ln700_1292' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1288 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1293 = add i17 %mul_ln1352_1161, %mul_ln1352_1162" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1288 'add' 'add_ln700_1293' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln700_1352 = sext i17 %add_ln700_1293 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1289 'sext' 'sext_ln700_1352' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.93ns)   --->   "%tmpout_48_V = add i24 %sext_ln700_1352, %add_ln700_1292" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1290 'add' 'tmpout_48_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/2] (1.23ns)   --->   "%c1_weight_V_147_load = load i8* %c1_weight_V_147_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1291 'load' 'c1_weight_V_147_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln215_1147 = sext i8 %c1_weight_V_147_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1292 'sext' 'sext_ln215_1147' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1293 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1295)   --->   "%mul_ln1352_1163 = mul i17 %sext_ln215_1024, %sext_ln215_1147" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1293 'mul' 'mul_ln1352_1163' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1294 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1295)   --->   "%sext_ln700_1353 = sext i17 %mul_ln1352_1163 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1294 'sext' 'sext_ln700_1353' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1295 [1/2] (1.23ns)   --->   "%c1_weight_V_148_load = load i8* %c1_weight_V_148_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1295 'load' 'c1_weight_V_148_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1296 [1/1] (0.00ns)   --->   "%sext_ln215_1148 = sext i8 %c1_weight_V_148_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1296 'sext' 'sext_ln215_1148' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1297 [1/1] (1.74ns)   --->   "%mul_ln1352_1164 = mul i17 %sext_ln215_1027, %sext_ln215_1148" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1297 'mul' 'mul_ln1352_1164' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/2] (1.23ns)   --->   "%c1_weight_V_149_load = load i8* %c1_weight_V_149_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1298 'load' 'c1_weight_V_149_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln215_1149 = sext i8 %c1_weight_V_149_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1299 'sext' 'sext_ln215_1149' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1300 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1296)   --->   "%mul_ln1352_1165 = mul i17 %sext_ln215_1030, %sext_ln215_1149" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1300 'mul' 'mul_ln1352_1165' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1301 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1295 = add i24 %tmpout_49_V_1, %sext_ln700_1353" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1301 'add' 'add_ln700_1295' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1302 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1296 = add i17 %mul_ln1352_1164, %mul_ln1352_1165" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1302 'add' 'add_ln700_1296' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1303 [1/1] (0.00ns)   --->   "%sext_ln700_1354 = sext i17 %add_ln700_1296 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1303 'sext' 'sext_ln700_1354' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1304 [1/1] (0.93ns)   --->   "%tmpout_49_V = add i24 %sext_ln700_1354, %add_ln700_1295" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1304 'add' 'tmpout_49_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1305 [1/2] (1.23ns)   --->   "%c1_weight_V_150_load = load i8* %c1_weight_V_150_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1305 'load' 'c1_weight_V_150_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1306 [1/1] (0.00ns)   --->   "%sext_ln215_1150 = sext i8 %c1_weight_V_150_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1306 'sext' 'sext_ln215_1150' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1307 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1298)   --->   "%mul_ln1352_1166 = mul i17 %sext_ln215_1024, %sext_ln215_1150" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1307 'mul' 'mul_ln1352_1166' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1308 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1298)   --->   "%sext_ln700_1355 = sext i17 %mul_ln1352_1166 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1308 'sext' 'sext_ln700_1355' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1309 [1/2] (1.23ns)   --->   "%c1_weight_V_151_load = load i8* %c1_weight_V_151_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1309 'load' 'c1_weight_V_151_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1310 [1/1] (0.00ns)   --->   "%sext_ln215_1151 = sext i8 %c1_weight_V_151_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1310 'sext' 'sext_ln215_1151' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1311 [1/1] (1.74ns)   --->   "%mul_ln1352_1167 = mul i17 %sext_ln215_1027, %sext_ln215_1151" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1311 'mul' 'mul_ln1352_1167' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/2] (1.23ns)   --->   "%c1_weight_V_152_load = load i7* %c1_weight_V_152_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1312 'load' 'c1_weight_V_152_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln1352_27 = sext i7 %c1_weight_V_152_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1313 'sext' 'sext_ln1352_27' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1314 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1299)   --->   "%mul_ln1352_1168 = mul i16 %sext_ln215_1029, %sext_ln1352_27" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1314 'mul' 'mul_ln1352_1168' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1299)   --->   "%sext_ln700_1356 = sext i16 %mul_ln1352_1168 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1315 'sext' 'sext_ln700_1356' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1298 = add i24 %tmpout_50_V_1, %sext_ln700_1355" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1316 'add' 'add_ln700_1298' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1317 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1299 = add i17 %mul_ln1352_1167, %sext_ln700_1356" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1317 'add' 'add_ln700_1299' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln700_1357 = sext i17 %add_ln700_1299 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1318 'sext' 'sext_ln700_1357' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1319 [1/1] (0.93ns)   --->   "%tmpout_50_V = add i24 %sext_ln700_1357, %add_ln700_1298" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1319 'add' 'tmpout_50_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1320 [1/2] (1.23ns)   --->   "%c1_weight_V_153_load = load i8* %c1_weight_V_153_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1320 'load' 'c1_weight_V_153_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1321 [1/1] (0.00ns)   --->   "%sext_ln215_1152 = sext i8 %c1_weight_V_153_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1321 'sext' 'sext_ln215_1152' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1322 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1301)   --->   "%mul_ln1352_1169 = mul i17 %sext_ln215_1024, %sext_ln215_1152" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1322 'mul' 'mul_ln1352_1169' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1323 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1301)   --->   "%sext_ln700_1358 = sext i17 %mul_ln1352_1169 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1323 'sext' 'sext_ln700_1358' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1324 [1/2] (1.23ns)   --->   "%c1_weight_V_154_load = load i8* %c1_weight_V_154_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1324 'load' 'c1_weight_V_154_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1325 [1/1] (0.00ns)   --->   "%sext_ln215_1153 = sext i8 %c1_weight_V_154_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1325 'sext' 'sext_ln215_1153' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1326 [1/1] (1.74ns)   --->   "%mul_ln1352_1170 = mul i17 %sext_ln215_1027, %sext_ln215_1153" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1326 'mul' 'mul_ln1352_1170' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/2] (1.23ns)   --->   "%c1_weight_V_155_load = load i7* %c1_weight_V_155_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1327 'load' 'c1_weight_V_155_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1352_28 = sext i7 %c1_weight_V_155_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1328 'sext' 'sext_ln1352_28' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1329 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1302)   --->   "%mul_ln1352_1171 = mul i16 %sext_ln215_1029, %sext_ln1352_28" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1329 'mul' 'mul_ln1352_1171' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1330 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1302)   --->   "%sext_ln700_1359 = sext i16 %mul_ln1352_1171 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1330 'sext' 'sext_ln700_1359' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1331 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1301 = add i24 %tmpout_51_V_1, %sext_ln700_1358" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1331 'add' 'add_ln700_1301' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1332 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1302 = add i17 %mul_ln1352_1170, %sext_ln700_1359" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1332 'add' 'add_ln700_1302' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1333 [1/1] (0.00ns)   --->   "%sext_ln700_1360 = sext i17 %add_ln700_1302 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1333 'sext' 'sext_ln700_1360' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1334 [1/1] (0.93ns)   --->   "%tmpout_51_V = add i24 %sext_ln700_1360, %add_ln700_1301" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1334 'add' 'tmpout_51_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1335 [1/2] (1.23ns)   --->   "%c1_weight_V_156_load = load i8* %c1_weight_V_156_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1335 'load' 'c1_weight_V_156_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln215_1154 = sext i8 %c1_weight_V_156_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1336 'sext' 'sext_ln215_1154' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1337 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1304)   --->   "%mul_ln1352_1172 = mul i17 %sext_ln215_1024, %sext_ln215_1154" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1337 'mul' 'mul_ln1352_1172' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1338 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1304)   --->   "%sext_ln700_1361 = sext i17 %mul_ln1352_1172 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1338 'sext' 'sext_ln700_1361' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1339 [1/2] (1.23ns)   --->   "%c1_weight_V_157_load = load i8* %c1_weight_V_157_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1339 'load' 'c1_weight_V_157_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1340 [1/1] (0.00ns)   --->   "%sext_ln215_1155 = sext i8 %c1_weight_V_157_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1340 'sext' 'sext_ln215_1155' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1341 [1/1] (1.74ns)   --->   "%mul_ln1352_1173 = mul i17 %sext_ln215_1027, %sext_ln215_1155" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1341 'mul' 'mul_ln1352_1173' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1342 [1/2] (1.23ns)   --->   "%c1_weight_V_158_load = load i8* %c1_weight_V_158_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1342 'load' 'c1_weight_V_158_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1343 [1/1] (0.00ns)   --->   "%sext_ln215_1156 = sext i8 %c1_weight_V_158_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1343 'sext' 'sext_ln215_1156' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1344 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1305)   --->   "%mul_ln1352_1174 = mul i17 %sext_ln215_1030, %sext_ln215_1156" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1344 'mul' 'mul_ln1352_1174' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1345 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1304 = add i24 %tmpout_52_V_1, %sext_ln700_1361" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1345 'add' 'add_ln700_1304' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1346 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1305 = add i17 %mul_ln1352_1173, %mul_ln1352_1174" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1346 'add' 'add_ln700_1305' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln700_1362 = sext i17 %add_ln700_1305 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1347 'sext' 'sext_ln700_1362' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1348 [1/1] (0.93ns)   --->   "%tmpout_52_V = add i24 %sext_ln700_1362, %add_ln700_1304" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1348 'add' 'tmpout_52_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1349 [1/2] (1.23ns)   --->   "%c1_weight_V_159_load = load i8* %c1_weight_V_159_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1349 'load' 'c1_weight_V_159_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1350 [1/1] (0.00ns)   --->   "%sext_ln215_1157 = sext i8 %c1_weight_V_159_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1350 'sext' 'sext_ln215_1157' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1351 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1307)   --->   "%mul_ln1352_1175 = mul i17 %sext_ln215_1024, %sext_ln215_1157" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1351 'mul' 'mul_ln1352_1175' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1352 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1307)   --->   "%sext_ln700_1363 = sext i17 %mul_ln1352_1175 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1352 'sext' 'sext_ln700_1363' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1353 [1/2] (1.23ns)   --->   "%c1_weight_V_160_load = load i8* %c1_weight_V_160_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1353 'load' 'c1_weight_V_160_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln215_1158 = sext i8 %c1_weight_V_160_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1354 'sext' 'sext_ln215_1158' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1355 [1/1] (1.74ns)   --->   "%mul_ln1352_1176 = mul i17 %sext_ln215_1027, %sext_ln215_1158" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1355 'mul' 'mul_ln1352_1176' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/2] (1.23ns)   --->   "%c1_weight_V_161_load = load i7* %c1_weight_V_161_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1356 'load' 'c1_weight_V_161_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln1352_29 = sext i7 %c1_weight_V_161_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1357 'sext' 'sext_ln1352_29' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1358 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1308)   --->   "%mul_ln1352_1177 = mul i16 %sext_ln215_1029, %sext_ln1352_29" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1358 'mul' 'mul_ln1352_1177' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1359 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1308)   --->   "%sext_ln700_1364 = sext i16 %mul_ln1352_1177 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1359 'sext' 'sext_ln700_1364' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1360 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1307 = add i24 %tmpout_53_V_1, %sext_ln700_1363" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1360 'add' 'add_ln700_1307' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1361 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1308 = add i17 %mul_ln1352_1176, %sext_ln700_1364" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1361 'add' 'add_ln700_1308' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1362 [1/1] (0.00ns)   --->   "%sext_ln700_1365 = sext i17 %add_ln700_1308 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1362 'sext' 'sext_ln700_1365' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1363 [1/1] (0.93ns)   --->   "%tmpout_53_V = add i24 %sext_ln700_1365, %add_ln700_1307" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1363 'add' 'tmpout_53_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1364 [1/2] (1.23ns)   --->   "%c1_weight_V_162_load = load i8* %c1_weight_V_162_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1364 'load' 'c1_weight_V_162_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln215_1159 = sext i8 %c1_weight_V_162_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1365 'sext' 'sext_ln215_1159' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1366 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1310)   --->   "%mul_ln1352_1178 = mul i17 %sext_ln215_1024, %sext_ln215_1159" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1366 'mul' 'mul_ln1352_1178' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1367 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1310)   --->   "%sext_ln700_1366 = sext i17 %mul_ln1352_1178 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1367 'sext' 'sext_ln700_1366' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1368 [1/2] (1.23ns)   --->   "%c1_weight_V_163_load = load i8* %c1_weight_V_163_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1368 'load' 'c1_weight_V_163_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln215_1160 = sext i8 %c1_weight_V_163_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1369 'sext' 'sext_ln215_1160' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1370 [1/1] (1.74ns)   --->   "%mul_ln1352_1179 = mul i17 %sext_ln215_1027, %sext_ln215_1160" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1370 'mul' 'mul_ln1352_1179' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1371 [1/2] (1.23ns)   --->   "%c1_weight_V_164_load = load i8* %c1_weight_V_164_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1371 'load' 'c1_weight_V_164_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1372 [1/1] (0.00ns)   --->   "%sext_ln215_1161 = sext i8 %c1_weight_V_164_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1372 'sext' 'sext_ln215_1161' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1373 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1311)   --->   "%mul_ln1352_1180 = mul i17 %sext_ln215_1030, %sext_ln215_1161" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1373 'mul' 'mul_ln1352_1180' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1374 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1310 = add i24 %tmpout_54_V_1, %sext_ln700_1366" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1374 'add' 'add_ln700_1310' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1375 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1311 = add i17 %mul_ln1352_1179, %mul_ln1352_1180" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1375 'add' 'add_ln700_1311' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln700_1367 = sext i17 %add_ln700_1311 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1376 'sext' 'sext_ln700_1367' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.93ns)   --->   "%tmpout_54_V = add i24 %sext_ln700_1367, %add_ln700_1310" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1377 'add' 'tmpout_54_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [1/2] (1.23ns)   --->   "%c1_weight_V_165_load = load i8* %c1_weight_V_165_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1378 'load' 'c1_weight_V_165_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1379 [1/1] (0.00ns)   --->   "%sext_ln215_1162 = sext i8 %c1_weight_V_165_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1379 'sext' 'sext_ln215_1162' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1380 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1313)   --->   "%mul_ln1352_1181 = mul i17 %sext_ln215_1024, %sext_ln215_1162" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1380 'mul' 'mul_ln1352_1181' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1381 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1313)   --->   "%sext_ln700_1368 = sext i17 %mul_ln1352_1181 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1381 'sext' 'sext_ln700_1368' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1382 [1/2] (1.23ns)   --->   "%c1_weight_V_166_load = load i8* %c1_weight_V_166_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1382 'load' 'c1_weight_V_166_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln215_1163 = sext i8 %c1_weight_V_166_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1383 'sext' 'sext_ln215_1163' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1384 [1/1] (1.74ns)   --->   "%mul_ln1352_1182 = mul i17 %sext_ln215_1027, %sext_ln215_1163" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1384 'mul' 'mul_ln1352_1182' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1385 [1/2] (1.23ns)   --->   "%c1_weight_V_167_load = load i7* %c1_weight_V_167_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1385 'load' 'c1_weight_V_167_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln1352_30 = sext i7 %c1_weight_V_167_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1386 'sext' 'sext_ln1352_30' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1314)   --->   "%mul_ln1352_1183 = mul i16 %sext_ln215_1029, %sext_ln1352_30" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1387 'mul' 'mul_ln1352_1183' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1388 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1314)   --->   "%sext_ln700_1369 = sext i16 %mul_ln1352_1183 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1388 'sext' 'sext_ln700_1369' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1389 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1313 = add i24 %tmpout_55_V_1, %sext_ln700_1368" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1389 'add' 'add_ln700_1313' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1390 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1314 = add i17 %mul_ln1352_1182, %sext_ln700_1369" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1390 'add' 'add_ln700_1314' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln700_1370 = sext i17 %add_ln700_1314 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1391 'sext' 'sext_ln700_1370' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1392 [1/1] (0.93ns)   --->   "%tmpout_55_V = add i24 %sext_ln700_1370, %add_ln700_1313" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1392 'add' 'tmpout_55_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1393 [1/2] (1.23ns)   --->   "%c1_weight_V_168_load = load i8* %c1_weight_V_168_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1393 'load' 'c1_weight_V_168_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln215_1164 = sext i8 %c1_weight_V_168_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1394 'sext' 'sext_ln215_1164' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1395 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1316)   --->   "%mul_ln1352_1184 = mul i17 %sext_ln215_1024, %sext_ln215_1164" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1395 'mul' 'mul_ln1352_1184' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1396 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1316)   --->   "%sext_ln700_1371 = sext i17 %mul_ln1352_1184 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1396 'sext' 'sext_ln700_1371' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1397 [1/2] (1.23ns)   --->   "%c1_weight_V_169_load = load i8* %c1_weight_V_169_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1397 'load' 'c1_weight_V_169_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1398 [1/1] (0.00ns)   --->   "%sext_ln215_1165 = sext i8 %c1_weight_V_169_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1398 'sext' 'sext_ln215_1165' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1399 [1/1] (1.74ns)   --->   "%mul_ln1352_1185 = mul i17 %sext_ln215_1027, %sext_ln215_1165" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1399 'mul' 'mul_ln1352_1185' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1400 [1/2] (1.23ns)   --->   "%c1_weight_V_170_load = load i7* %c1_weight_V_170_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1400 'load' 'c1_weight_V_170_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln1352_31 = sext i7 %c1_weight_V_170_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1401 'sext' 'sext_ln1352_31' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1402 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1317)   --->   "%mul_ln1352_1186 = mul i16 %sext_ln215_1029, %sext_ln1352_31" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1402 'mul' 'mul_ln1352_1186' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1403 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1317)   --->   "%sext_ln700_1372 = sext i16 %mul_ln1352_1186 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1403 'sext' 'sext_ln700_1372' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1404 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1316 = add i24 %tmpout_56_V_1, %sext_ln700_1371" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1404 'add' 'add_ln700_1316' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1405 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1317 = add i17 %mul_ln1352_1185, %sext_ln700_1372" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1405 'add' 'add_ln700_1317' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln700_1373 = sext i17 %add_ln700_1317 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1406 'sext' 'sext_ln700_1373' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1407 [1/1] (0.93ns)   --->   "%tmpout_56_V = add i24 %sext_ln700_1373, %add_ln700_1316" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1407 'add' 'tmpout_56_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1408 [1/2] (1.23ns)   --->   "%c1_weight_V_171_load = load i7* %c1_weight_V_171_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1408 'load' 'c1_weight_V_171_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1352_32 = sext i7 %c1_weight_V_171_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1409 'sext' 'sext_ln1352_32' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1410 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1320)   --->   "%mul_ln1352_1187 = mul i16 %sext_ln215, %sext_ln1352_32" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1410 'mul' 'mul_ln1352_1187' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1411 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1320)   --->   "%sext_ln215_1196 = sext i16 %mul_ln1352_1187 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1411 'sext' 'sext_ln215_1196' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1412 [1/2] (1.23ns)   --->   "%c1_weight_V_172_load = load i8* %c1_weight_V_172_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1412 'load' 'c1_weight_V_172_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln215_1166 = sext i8 %c1_weight_V_172_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1413 'sext' 'sext_ln215_1166' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1414 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1319)   --->   "%mul_ln1352_1188 = mul i17 %sext_ln215_1027, %sext_ln215_1166" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1414 'mul' 'mul_ln1352_1188' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1415 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1319)   --->   "%sext_ln700_1374 = sext i17 %mul_ln1352_1188 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1415 'sext' 'sext_ln700_1374' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1416 [1/2] (1.23ns)   --->   "%c1_weight_V_173_load = load i8* %c1_weight_V_173_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1416 'load' 'c1_weight_V_173_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln215_1167 = sext i8 %c1_weight_V_173_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1417 'sext' 'sext_ln215_1167' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1418 [1/1] (1.74ns)   --->   "%mul_ln1352_1189 = mul i17 %sext_ln215_1030, %sext_ln215_1167" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1418 'mul' 'mul_ln1352_1189' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1319 = add i24 %tmpout_57_V_1, %sext_ln700_1374" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1419 'add' 'add_ln700_1319' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1420 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1320 = add i17 %mul_ln1352_1189, %sext_ln215_1196" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1420 'add' 'add_ln700_1320' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln700_1375 = sext i17 %add_ln700_1320 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1421 'sext' 'sext_ln700_1375' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1422 [1/1] (0.93ns)   --->   "%tmpout_57_V = add i24 %sext_ln700_1375, %add_ln700_1319" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1422 'add' 'tmpout_57_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1423 [1/2] (1.23ns)   --->   "%c1_weight_V_174_load = load i8* %c1_weight_V_174_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1423 'load' 'c1_weight_V_174_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1424 [1/1] (0.00ns)   --->   "%sext_ln215_1168 = sext i8 %c1_weight_V_174_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1424 'sext' 'sext_ln215_1168' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1425 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1322)   --->   "%mul_ln1352_1190 = mul i17 %sext_ln215_1024, %sext_ln215_1168" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1425 'mul' 'mul_ln1352_1190' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1426 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1322)   --->   "%sext_ln700_1376 = sext i17 %mul_ln1352_1190 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1426 'sext' 'sext_ln700_1376' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1427 [1/2] (1.23ns)   --->   "%c1_weight_V_175_load = load i8* %c1_weight_V_175_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1427 'load' 'c1_weight_V_175_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1428 [1/1] (0.00ns)   --->   "%sext_ln215_1169 = sext i8 %c1_weight_V_175_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1428 'sext' 'sext_ln215_1169' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1429 [1/1] (1.74ns)   --->   "%mul_ln1352_1191 = mul i17 %sext_ln215_1027, %sext_ln215_1169" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1429 'mul' 'mul_ln1352_1191' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1430 [1/2] (1.23ns)   --->   "%c1_weight_V_176_load = load i8* %c1_weight_V_176_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1430 'load' 'c1_weight_V_176_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln215_1170 = sext i8 %c1_weight_V_176_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1431 'sext' 'sext_ln215_1170' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1432 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1323)   --->   "%mul_ln1352_1192 = mul i17 %sext_ln215_1030, %sext_ln215_1170" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1432 'mul' 'mul_ln1352_1192' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1433 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1322 = add i24 %tmpout_58_V_1, %sext_ln700_1376" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1433 'add' 'add_ln700_1322' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1434 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1323 = add i17 %mul_ln1352_1191, %mul_ln1352_1192" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1434 'add' 'add_ln700_1323' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1435 [1/1] (0.00ns)   --->   "%sext_ln700_1377 = sext i17 %add_ln700_1323 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1435 'sext' 'sext_ln700_1377' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1436 [1/1] (0.93ns)   --->   "%tmpout_58_V = add i24 %sext_ln700_1377, %add_ln700_1322" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1436 'add' 'tmpout_58_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1437 [1/2] (1.23ns)   --->   "%c1_weight_V_177_load = load i8* %c1_weight_V_177_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1437 'load' 'c1_weight_V_177_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln215_1171 = sext i8 %c1_weight_V_177_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1438 'sext' 'sext_ln215_1171' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1439 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1325)   --->   "%mul_ln1352_1193 = mul i17 %sext_ln215_1024, %sext_ln215_1171" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1439 'mul' 'mul_ln1352_1193' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1440 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1325)   --->   "%sext_ln700_1378 = sext i17 %mul_ln1352_1193 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1440 'sext' 'sext_ln700_1378' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1441 [1/2] (1.23ns)   --->   "%c1_weight_V_178_load = load i8* %c1_weight_V_178_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1441 'load' 'c1_weight_V_178_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1442 [1/1] (0.00ns)   --->   "%sext_ln215_1172 = sext i8 %c1_weight_V_178_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1442 'sext' 'sext_ln215_1172' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1443 [1/1] (1.74ns)   --->   "%mul_ln1352_1194 = mul i17 %sext_ln215_1027, %sext_ln215_1172" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1443 'mul' 'mul_ln1352_1194' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1444 [1/2] (1.23ns)   --->   "%c1_weight_V_179_load = load i8* %c1_weight_V_179_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1444 'load' 'c1_weight_V_179_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1445 [1/1] (0.00ns)   --->   "%sext_ln215_1173 = sext i8 %c1_weight_V_179_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1445 'sext' 'sext_ln215_1173' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1446 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1326)   --->   "%mul_ln1352_1195 = mul i17 %sext_ln215_1030, %sext_ln215_1173" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1446 'mul' 'mul_ln1352_1195' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1447 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1325 = add i24 %tmpout_59_V_1, %sext_ln700_1378" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1447 'add' 'add_ln700_1325' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1448 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1326 = add i17 %mul_ln1352_1194, %mul_ln1352_1195" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1448 'add' 'add_ln700_1326' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln700_1379 = sext i17 %add_ln700_1326 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1449 'sext' 'sext_ln700_1379' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1450 [1/1] (0.93ns)   --->   "%tmpout_59_V = add i24 %sext_ln700_1379, %add_ln700_1325" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1450 'add' 'tmpout_59_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1451 [1/2] (1.23ns)   --->   "%c1_weight_V_180_load = load i8* %c1_weight_V_180_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1451 'load' 'c1_weight_V_180_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1452 [1/1] (0.00ns)   --->   "%sext_ln215_1174 = sext i8 %c1_weight_V_180_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1452 'sext' 'sext_ln215_1174' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1453 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1328)   --->   "%mul_ln1352_1196 = mul i17 %sext_ln215_1024, %sext_ln215_1174" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1453 'mul' 'mul_ln1352_1196' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1454 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1328)   --->   "%sext_ln700_1380 = sext i17 %mul_ln1352_1196 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1454 'sext' 'sext_ln700_1380' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1455 [1/2] (1.23ns)   --->   "%c1_weight_V_181_load = load i8* %c1_weight_V_181_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1455 'load' 'c1_weight_V_181_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1456 [1/1] (0.00ns)   --->   "%sext_ln215_1175 = sext i8 %c1_weight_V_181_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1456 'sext' 'sext_ln215_1175' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1457 [1/1] (1.74ns)   --->   "%mul_ln1352_1197 = mul i17 %sext_ln215_1027, %sext_ln215_1175" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1457 'mul' 'mul_ln1352_1197' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1458 [1/2] (1.23ns)   --->   "%c1_weight_V_182_load = load i7* %c1_weight_V_182_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1458 'load' 'c1_weight_V_182_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln1352_33 = sext i7 %c1_weight_V_182_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1459 'sext' 'sext_ln1352_33' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1460 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1329)   --->   "%mul_ln1352_1198 = mul i16 %sext_ln215_1029, %sext_ln1352_33" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1460 'mul' 'mul_ln1352_1198' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1461 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1329)   --->   "%sext_ln700_1381 = sext i16 %mul_ln1352_1198 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1461 'sext' 'sext_ln700_1381' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1462 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1328 = add i24 %tmpout_60_V_1, %sext_ln700_1380" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1462 'add' 'add_ln700_1328' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1463 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1329 = add i17 %mul_ln1352_1197, %sext_ln700_1381" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1463 'add' 'add_ln700_1329' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1464 [1/1] (0.00ns)   --->   "%sext_ln700_1382 = sext i17 %add_ln700_1329 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1464 'sext' 'sext_ln700_1382' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1465 [1/1] (0.93ns)   --->   "%tmpout_60_V = add i24 %sext_ln700_1382, %add_ln700_1328" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1465 'add' 'tmpout_60_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1466 [1/2] (1.23ns)   --->   "%c1_weight_V_183_load = load i8* %c1_weight_V_183_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1466 'load' 'c1_weight_V_183_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln215_1176 = sext i8 %c1_weight_V_183_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1467 'sext' 'sext_ln215_1176' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1468 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1331)   --->   "%mul_ln1352_1199 = mul i17 %sext_ln215_1024, %sext_ln215_1176" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1468 'mul' 'mul_ln1352_1199' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1469 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1331)   --->   "%sext_ln700_1383 = sext i17 %mul_ln1352_1199 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1469 'sext' 'sext_ln700_1383' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1470 [1/2] (1.23ns)   --->   "%c1_weight_V_184_load = load i8* %c1_weight_V_184_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1470 'load' 'c1_weight_V_184_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1471 [1/1] (0.00ns)   --->   "%sext_ln215_1177 = sext i8 %c1_weight_V_184_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1471 'sext' 'sext_ln215_1177' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1472 [1/1] (1.74ns)   --->   "%mul_ln1352_1200 = mul i17 %sext_ln215_1027, %sext_ln215_1177" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1472 'mul' 'mul_ln1352_1200' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1473 [1/2] (1.23ns)   --->   "%c1_weight_V_185_load = load i7* %c1_weight_V_185_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1473 'load' 'c1_weight_V_185_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln1352_34 = sext i7 %c1_weight_V_185_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1474 'sext' 'sext_ln1352_34' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1475 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1332)   --->   "%mul_ln1352_1201 = mul i16 %sext_ln215_1029, %sext_ln1352_34" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1475 'mul' 'mul_ln1352_1201' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1476 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1332)   --->   "%sext_ln700_1384 = sext i16 %mul_ln1352_1201 to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1476 'sext' 'sext_ln700_1384' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1477 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1331 = add i24 %tmpout_61_V_1, %sext_ln700_1383" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1477 'add' 'add_ln700_1331' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1478 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1332 = add i17 %mul_ln1352_1200, %sext_ln700_1384" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1478 'add' 'add_ln700_1332' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1479 [1/1] (0.00ns)   --->   "%sext_ln700_1385 = sext i17 %add_ln700_1332 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1479 'sext' 'sext_ln700_1385' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1480 [1/1] (0.93ns)   --->   "%tmpout_61_V = add i24 %sext_ln700_1385, %add_ln700_1331" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1480 'add' 'tmpout_61_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1481 [1/2] (1.23ns)   --->   "%c1_weight_V_186_load = load i8* %c1_weight_V_186_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1481 'load' 'c1_weight_V_186_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln215_1178 = sext i8 %c1_weight_V_186_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1482 'sext' 'sext_ln215_1178' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1483 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1334)   --->   "%mul_ln1352_1202 = mul i17 %sext_ln215_1024, %sext_ln215_1178" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1483 'mul' 'mul_ln1352_1202' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1334)   --->   "%sext_ln700_1386 = sext i17 %mul_ln1352_1202 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1484 'sext' 'sext_ln700_1386' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1485 [1/2] (1.23ns)   --->   "%c1_weight_V_187_load = load i7* %c1_weight_V_187_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1485 'load' 'c1_weight_V_187_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1352_35 = sext i7 %c1_weight_V_187_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1486 'sext' 'sext_ln1352_35' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1487 [1/1] (1.74ns)   --->   "%mul_ln1352_1203 = mul i16 %sext_ln215_1026, %sext_ln1352_35" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1487 'mul' 'mul_ln1352_1203' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1488 [1/2] (1.23ns)   --->   "%c1_weight_V_188_load = load i7* %c1_weight_V_188_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1488 'load' 'c1_weight_V_188_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1489 [1/1] (0.00ns)   --->   "%sext_ln1352_36 = sext i7 %c1_weight_V_188_load to i16" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1489 'sext' 'sext_ln1352_36' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1490 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1335)   --->   "%mul_ln1352_1204 = mul i16 %sext_ln215_1029, %sext_ln1352_36" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1490 'mul' 'mul_ln1352_1204' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1491 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1334 = add i24 %tmpout_62_V_1, %sext_ln700_1386" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1491 'add' 'add_ln700_1334' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1492 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1335 = add i16 %mul_ln1352_1203, %mul_ln1352_1204" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1492 'add' 'add_ln700_1335' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln700_1387 = sext i16 %add_ln700_1335 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1493 'sext' 'sext_ln700_1387' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1494 [1/1] (0.93ns)   --->   "%tmpout_62_V = add i24 %sext_ln700_1387, %add_ln700_1334" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1494 'add' 'tmpout_62_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/2] (1.23ns)   --->   "%c1_weight_V_189_load = load i8* %c1_weight_V_189_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1495 'load' 'c1_weight_V_189_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln215_1179 = sext i8 %c1_weight_V_189_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1496 'sext' 'sext_ln215_1179' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1497 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1337)   --->   "%mul_ln1352_1205 = mul i17 %sext_ln215_1024, %sext_ln215_1179" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1497 'mul' 'mul_ln1352_1205' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1498 [1/1] (0.00ns) (grouped into DSP with root node add_ln700_1337)   --->   "%sext_ln700_1388 = sext i17 %mul_ln1352_1205 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1498 'sext' 'sext_ln700_1388' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1499 [1/2] (1.23ns)   --->   "%c1_weight_V_190_load = load i8* %c1_weight_V_190_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1499 'load' 'c1_weight_V_190_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%sext_ln215_1180 = sext i8 %c1_weight_V_190_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1500 'sext' 'sext_ln215_1180' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (1.74ns)   --->   "%mul_ln1352_1206 = mul i17 %sext_ln215_1027, %sext_ln215_1180" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1501 'mul' 'mul_ln1352_1206' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 1.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1502 [1/2] (1.23ns)   --->   "%c1_weight_V_191_load = load i8* %c1_weight_V_191_addr, align 1" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1502 'load' 'c1_weight_V_191_load' <Predicate = (!icmp_ln255)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 49> <ROM>
ST_3 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln215_1181 = sext i8 %c1_weight_V_191_load to i17" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1503 'sext' 'sext_ln215_1181' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1504 [1/1] (0.49ns) (grouped into DSP with root node add_ln700_1338)   --->   "%mul_ln1352_1207 = mul i17 %sext_ln215_1030, %sext_ln215_1181" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1504 'mul' 'mul_ln1352_1207' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1505 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1337 = add i24 %tmpout_63_V_1, %sext_ln700_1388" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1505 'add' 'add_ln700_1337' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1506 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700_1338 = add i17 %mul_ln1352_1206, %mul_ln1352_1207" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1506 'add' 'add_ln700_1338' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1507 [1/1] (0.00ns)   --->   "%sext_ln700_1389 = sext i17 %add_ln700_1338 to i24" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1507 'sext' 'sext_ln700_1389' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.93ns)   --->   "%tmpout_63_V = add i24 %sext_ln700_1389, %add_ln700_1337" [resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1508 'add' 'tmpout_63_V' <Predicate = (!icmp_ln255 & and_ln258_2)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1509 [1/1] (0.32ns)   --->   "%tmpout_63_V_2 = select i1 %and_ln258_2, i24 %tmpout_63_V, i24 %tmpout_63_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1509 'select' 'tmpout_63_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.32ns)   --->   "%tmpout_62_V_2 = select i1 %and_ln258_2, i24 %tmpout_62_V, i24 %tmpout_62_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1510 'select' 'tmpout_62_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1511 [1/1] (0.32ns)   --->   "%tmpout_61_V_2 = select i1 %and_ln258_2, i24 %tmpout_61_V, i24 %tmpout_61_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1511 'select' 'tmpout_61_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1512 [1/1] (0.32ns)   --->   "%tmpout_60_V_2 = select i1 %and_ln258_2, i24 %tmpout_60_V, i24 %tmpout_60_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1512 'select' 'tmpout_60_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1513 [1/1] (0.32ns)   --->   "%tmpout_59_V_2 = select i1 %and_ln258_2, i24 %tmpout_59_V, i24 %tmpout_59_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1513 'select' 'tmpout_59_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1514 [1/1] (0.32ns)   --->   "%tmpout_58_V_2 = select i1 %and_ln258_2, i24 %tmpout_58_V, i24 %tmpout_58_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1514 'select' 'tmpout_58_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.32ns)   --->   "%tmpout_57_V_2 = select i1 %and_ln258_2, i24 %tmpout_57_V, i24 %tmpout_57_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1515 'select' 'tmpout_57_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1516 [1/1] (0.32ns)   --->   "%tmpout_56_V_2 = select i1 %and_ln258_2, i24 %tmpout_56_V, i24 %tmpout_56_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1516 'select' 'tmpout_56_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1517 [1/1] (0.32ns)   --->   "%tmpout_55_V_2 = select i1 %and_ln258_2, i24 %tmpout_55_V, i24 %tmpout_55_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1517 'select' 'tmpout_55_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1518 [1/1] (0.32ns)   --->   "%tmpout_54_V_2 = select i1 %and_ln258_2, i24 %tmpout_54_V, i24 %tmpout_54_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1518 'select' 'tmpout_54_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1519 [1/1] (0.32ns)   --->   "%tmpout_53_V_2 = select i1 %and_ln258_2, i24 %tmpout_53_V, i24 %tmpout_53_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1519 'select' 'tmpout_53_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1520 [1/1] (0.32ns)   --->   "%tmpout_52_V_2 = select i1 %and_ln258_2, i24 %tmpout_52_V, i24 %tmpout_52_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1520 'select' 'tmpout_52_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1521 [1/1] (0.32ns)   --->   "%tmpout_51_V_2 = select i1 %and_ln258_2, i24 %tmpout_51_V, i24 %tmpout_51_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1521 'select' 'tmpout_51_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1522 [1/1] (0.32ns)   --->   "%tmpout_50_V_2 = select i1 %and_ln258_2, i24 %tmpout_50_V, i24 %tmpout_50_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1522 'select' 'tmpout_50_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1523 [1/1] (0.32ns)   --->   "%tmpout_49_V_2 = select i1 %and_ln258_2, i24 %tmpout_49_V, i24 %tmpout_49_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1523 'select' 'tmpout_49_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1524 [1/1] (0.32ns)   --->   "%tmpout_48_V_2 = select i1 %and_ln258_2, i24 %tmpout_48_V, i24 %tmpout_48_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1524 'select' 'tmpout_48_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1525 [1/1] (0.32ns)   --->   "%tmpout_47_V_2 = select i1 %and_ln258_2, i24 %tmpout_47_V, i24 %tmpout_47_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1525 'select' 'tmpout_47_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1526 [1/1] (0.32ns)   --->   "%tmpout_46_V_2 = select i1 %and_ln258_2, i24 %tmpout_46_V, i24 %tmpout_46_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1526 'select' 'tmpout_46_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1527 [1/1] (0.32ns)   --->   "%tmpout_45_V_2 = select i1 %and_ln258_2, i24 %tmpout_45_V, i24 %tmpout_45_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1527 'select' 'tmpout_45_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1528 [1/1] (0.32ns)   --->   "%tmpout_44_V_2 = select i1 %and_ln258_2, i24 %tmpout_44_V, i24 %tmpout_44_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1528 'select' 'tmpout_44_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1529 [1/1] (0.32ns)   --->   "%tmpout_43_V_2 = select i1 %and_ln258_2, i24 %tmpout_43_V, i24 %tmpout_43_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1529 'select' 'tmpout_43_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.32ns)   --->   "%tmpout_42_V_2 = select i1 %and_ln258_2, i24 %tmpout_42_V, i24 %tmpout_42_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1530 'select' 'tmpout_42_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1531 [1/1] (0.32ns)   --->   "%tmpout_41_V_2 = select i1 %and_ln258_2, i24 %tmpout_41_V, i24 %tmpout_41_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1531 'select' 'tmpout_41_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1532 [1/1] (0.32ns)   --->   "%tmpout_40_V_2 = select i1 %and_ln258_2, i24 %tmpout_40_V, i24 %tmpout_40_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1532 'select' 'tmpout_40_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1533 [1/1] (0.32ns)   --->   "%tmpout_39_V_2 = select i1 %and_ln258_2, i24 %tmpout_39_V, i24 %tmpout_39_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1533 'select' 'tmpout_39_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1534 [1/1] (0.32ns)   --->   "%tmpout_38_V_2 = select i1 %and_ln258_2, i24 %tmpout_38_V, i24 %tmpout_38_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1534 'select' 'tmpout_38_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.32ns)   --->   "%tmpout_37_V_2 = select i1 %and_ln258_2, i24 %tmpout_37_V, i24 %tmpout_37_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1535 'select' 'tmpout_37_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1536 [1/1] (0.32ns)   --->   "%tmpout_36_V_2 = select i1 %and_ln258_2, i24 %tmpout_36_V, i24 %tmpout_36_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1536 'select' 'tmpout_36_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1537 [1/1] (0.32ns)   --->   "%tmpout_35_V_2 = select i1 %and_ln258_2, i24 %tmpout_35_V, i24 %tmpout_35_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1537 'select' 'tmpout_35_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1538 [1/1] (0.32ns)   --->   "%tmpout_34_V_2 = select i1 %and_ln258_2, i24 %tmpout_34_V, i24 %tmpout_34_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1538 'select' 'tmpout_34_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1539 [1/1] (0.32ns)   --->   "%tmpout_33_V_2 = select i1 %and_ln258_2, i24 %tmpout_33_V, i24 %tmpout_33_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1539 'select' 'tmpout_33_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1540 [1/1] (0.32ns)   --->   "%tmpout_32_V_2 = select i1 %and_ln258_2, i24 %tmpout_32_V, i24 %tmpout_32_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1540 'select' 'tmpout_32_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1541 [1/1] (0.32ns)   --->   "%tmpout_31_V_2 = select i1 %and_ln258_2, i24 %tmpout_31_V, i24 %tmpout_31_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1541 'select' 'tmpout_31_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1542 [1/1] (0.32ns)   --->   "%tmpout_30_V_2 = select i1 %and_ln258_2, i24 %tmpout_30_V, i24 %tmpout_30_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1542 'select' 'tmpout_30_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1543 [1/1] (0.32ns)   --->   "%tmpout_29_V_2 = select i1 %and_ln258_2, i24 %tmpout_29_V, i24 %tmpout_29_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1543 'select' 'tmpout_29_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.32ns)   --->   "%tmpout_28_V_2 = select i1 %and_ln258_2, i24 %tmpout_28_V, i24 %tmpout_28_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1544 'select' 'tmpout_28_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1545 [1/1] (0.32ns)   --->   "%tmpout_27_V_2 = select i1 %and_ln258_2, i24 %tmpout_27_V, i24 %tmpout_27_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1545 'select' 'tmpout_27_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.32ns)   --->   "%tmpout_26_V_2 = select i1 %and_ln258_2, i24 %tmpout_26_V, i24 %tmpout_26_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1546 'select' 'tmpout_26_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1547 [1/1] (0.32ns)   --->   "%tmpout_25_V_2 = select i1 %and_ln258_2, i24 %tmpout_25_V, i24 %tmpout_25_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1547 'select' 'tmpout_25_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.32ns)   --->   "%tmpout_24_V_2 = select i1 %and_ln258_2, i24 %tmpout_24_V, i24 %tmpout_24_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1548 'select' 'tmpout_24_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1549 [1/1] (0.32ns)   --->   "%tmpout_23_V_2 = select i1 %and_ln258_2, i24 %tmpout_23_V, i24 %tmpout_23_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1549 'select' 'tmpout_23_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1550 [1/1] (0.32ns)   --->   "%tmpout_22_V_2 = select i1 %and_ln258_2, i24 %tmpout_22_V, i24 %tmpout_22_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1550 'select' 'tmpout_22_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1551 [1/1] (0.32ns)   --->   "%tmpout_21_V_2 = select i1 %and_ln258_2, i24 %tmpout_21_V, i24 %tmpout_21_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1551 'select' 'tmpout_21_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1552 [1/1] (0.32ns)   --->   "%tmpout_20_V_2 = select i1 %and_ln258_2, i24 %tmpout_20_V, i24 %tmpout_20_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1552 'select' 'tmpout_20_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1553 [1/1] (0.32ns)   --->   "%tmpout_19_V_2 = select i1 %and_ln258_2, i24 %tmpout_19_V, i24 %tmpout_19_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1553 'select' 'tmpout_19_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1554 [1/1] (0.32ns)   --->   "%tmpout_18_V_2 = select i1 %and_ln258_2, i24 %tmpout_18_V, i24 %tmpout_18_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1554 'select' 'tmpout_18_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.32ns)   --->   "%tmpout_17_V_2 = select i1 %and_ln258_2, i24 %tmpout_17_V, i24 %tmpout_17_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1555 'select' 'tmpout_17_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1556 [1/1] (0.32ns)   --->   "%tmpout_16_V_2 = select i1 %and_ln258_2, i24 %tmpout_16_V, i24 %tmpout_16_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1556 'select' 'tmpout_16_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.32ns)   --->   "%tmpout_15_V_2 = select i1 %and_ln258_2, i24 %tmpout_15_V, i24 %tmpout_15_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1557 'select' 'tmpout_15_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1558 [1/1] (0.32ns)   --->   "%tmpout_14_V_2 = select i1 %and_ln258_2, i24 %tmpout_14_V, i24 %tmpout_14_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1558 'select' 'tmpout_14_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1559 [1/1] (0.32ns)   --->   "%tmpout_12_V_2 = select i1 %and_ln258_2, i24 %tmpout_12_V, i24 %tmpout_12_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1559 'select' 'tmpout_12_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1560 [1/1] (0.32ns)   --->   "%tmpout_11_V_2 = select i1 %and_ln258_2, i24 %tmpout_11_V, i24 %tmpout_11_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1560 'select' 'tmpout_11_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1561 [1/1] (0.32ns)   --->   "%tmpout_10_V_2 = select i1 %and_ln258_2, i24 %tmpout_10_V, i24 %tmpout_10_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1561 'select' 'tmpout_10_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1562 [1/1] (0.32ns)   --->   "%tmpout_9_V_2 = select i1 %and_ln258_2, i24 %tmpout_9_V, i24 %tmpout_9_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1562 'select' 'tmpout_9_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1563 [1/1] (0.32ns)   --->   "%tmpout_8_V_2 = select i1 %and_ln258_2, i24 %tmpout_8_V, i24 %tmpout_8_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1563 'select' 'tmpout_8_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1564 [1/1] (0.32ns)   --->   "%tmpout_7_V_2 = select i1 %and_ln258_2, i24 %tmpout_7_V, i24 %tmpout_7_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1564 'select' 'tmpout_7_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1565 [1/1] (0.32ns)   --->   "%tmpout_6_V_2 = select i1 %and_ln258_2, i24 %tmpout_6_V, i24 %tmpout_6_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1565 'select' 'tmpout_6_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1566 [1/1] (0.32ns)   --->   "%tmpout_5_V_2 = select i1 %and_ln258_2, i24 %tmpout_5_V, i24 %tmpout_5_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1566 'select' 'tmpout_5_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.32ns)   --->   "%tmpout_4_V_2 = select i1 %and_ln258_2, i24 %tmpout_4_V, i24 %tmpout_4_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1567 'select' 'tmpout_4_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1568 [1/1] (0.32ns)   --->   "%tmpout_3_V_2 = select i1 %and_ln258_2, i24 %tmpout_3_V, i24 %tmpout_3_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1568 'select' 'tmpout_3_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.32ns)   --->   "%tmpout_2_V_2 = select i1 %and_ln258_2, i24 %tmpout_2_V, i24 %tmpout_2_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1569 'select' 'tmpout_2_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.32ns)   --->   "%tmpout_1_V_2 = select i1 %and_ln258_2, i24 %tmpout_1_V, i24 %tmpout_1_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1570 'select' 'tmpout_1_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1571 [1/1] (0.32ns)   --->   "%tmpout_0_V_2 = select i1 %and_ln258_2, i24 %tmpout_0_V, i24 %tmpout_0_V_1" [resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1571 'select' 'tmpout_0_V_2' <Predicate = (!icmp_ln255)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 1572 [1/1] (0.00ns)   --->   "%empty_708 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_670_i_i)" [resnet50_0.cpp:265->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1572 'specregionend' 'empty_708' <Predicate = (!icmp_ln255)> <Delay = 0.00>
ST_3 : Operation 1573 [1/1] (0.00ns)   --->   "br label %.preheader40.i.i.i.i" [resnet50_0.cpp:256->resnet50_0.cpp:312->resnet50_0.cpp:302]   --->   Operation 1573 'br' <Predicate = (!icmp_ln255)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 1574 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } undef, i24 %tmpout_63_V_1, 0" [resnet50_0.cpp:302]   --->   Operation 1574 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1575 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv, i24 %tmpout_62_V_1, 1" [resnet50_0.cpp:302]   --->   Operation 1575 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1576 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_1, i24 %tmpout_61_V_1, 2" [resnet50_0.cpp:302]   --->   Operation 1576 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1577 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_2, i24 %tmpout_60_V_1, 3" [resnet50_0.cpp:302]   --->   Operation 1577 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1578 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_3, i24 %tmpout_59_V_1, 4" [resnet50_0.cpp:302]   --->   Operation 1578 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1579 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_4, i24 %tmpout_58_V_1, 5" [resnet50_0.cpp:302]   --->   Operation 1579 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1580 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_5, i24 %tmpout_57_V_1, 6" [resnet50_0.cpp:302]   --->   Operation 1580 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1581 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_6, i24 %tmpout_56_V_1, 7" [resnet50_0.cpp:302]   --->   Operation 1581 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1582 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_7, i24 %tmpout_55_V_1, 8" [resnet50_0.cpp:302]   --->   Operation 1582 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1583 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_8, i24 %tmpout_54_V_1, 9" [resnet50_0.cpp:302]   --->   Operation 1583 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1584 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_9, i24 %tmpout_53_V_1, 10" [resnet50_0.cpp:302]   --->   Operation 1584 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1585 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_10, i24 %tmpout_52_V_1, 11" [resnet50_0.cpp:302]   --->   Operation 1585 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1586 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_11, i24 %tmpout_51_V_1, 12" [resnet50_0.cpp:302]   --->   Operation 1586 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1587 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_12, i24 %tmpout_50_V_1, 13" [resnet50_0.cpp:302]   --->   Operation 1587 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1588 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_13, i24 %tmpout_49_V_1, 14" [resnet50_0.cpp:302]   --->   Operation 1588 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1589 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_14, i24 %tmpout_48_V_1, 15" [resnet50_0.cpp:302]   --->   Operation 1589 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1590 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_15, i24 %tmpout_47_V_1, 16" [resnet50_0.cpp:302]   --->   Operation 1590 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1591 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_16, i24 %tmpout_46_V_1, 17" [resnet50_0.cpp:302]   --->   Operation 1591 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1592 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_17, i24 %tmpout_45_V_1, 18" [resnet50_0.cpp:302]   --->   Operation 1592 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1593 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_18, i24 %tmpout_44_V_1, 19" [resnet50_0.cpp:302]   --->   Operation 1593 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1594 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_19, i24 %tmpout_43_V_1, 20" [resnet50_0.cpp:302]   --->   Operation 1594 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1595 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_20, i24 %tmpout_42_V_1, 21" [resnet50_0.cpp:302]   --->   Operation 1595 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1596 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_21, i24 %tmpout_41_V_1, 22" [resnet50_0.cpp:302]   --->   Operation 1596 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1597 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_22, i24 %tmpout_40_V_1, 23" [resnet50_0.cpp:302]   --->   Operation 1597 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1598 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_23, i24 %tmpout_39_V_1, 24" [resnet50_0.cpp:302]   --->   Operation 1598 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1599 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_24, i24 %tmpout_38_V_1, 25" [resnet50_0.cpp:302]   --->   Operation 1599 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1600 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_25, i24 %tmpout_37_V_1, 26" [resnet50_0.cpp:302]   --->   Operation 1600 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1601 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_26, i24 %tmpout_36_V_1, 27" [resnet50_0.cpp:302]   --->   Operation 1601 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1602 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_27, i24 %tmpout_35_V_1, 28" [resnet50_0.cpp:302]   --->   Operation 1602 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1603 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_28, i24 %tmpout_34_V_1, 29" [resnet50_0.cpp:302]   --->   Operation 1603 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1604 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_29, i24 %tmpout_33_V_1, 30" [resnet50_0.cpp:302]   --->   Operation 1604 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1605 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_30, i24 %tmpout_32_V_1, 31" [resnet50_0.cpp:302]   --->   Operation 1605 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1606 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_31, i24 %tmpout_31_V_1, 32" [resnet50_0.cpp:302]   --->   Operation 1606 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1607 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_32, i24 %tmpout_30_V_1, 33" [resnet50_0.cpp:302]   --->   Operation 1607 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1608 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_33, i24 %tmpout_29_V_1, 34" [resnet50_0.cpp:302]   --->   Operation 1608 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1609 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_34, i24 %tmpout_28_V_1, 35" [resnet50_0.cpp:302]   --->   Operation 1609 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1610 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_35, i24 %tmpout_27_V_1, 36" [resnet50_0.cpp:302]   --->   Operation 1610 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1611 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_36, i24 %tmpout_26_V_1, 37" [resnet50_0.cpp:302]   --->   Operation 1611 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1612 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_37, i24 %tmpout_25_V_1, 38" [resnet50_0.cpp:302]   --->   Operation 1612 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1613 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_38, i24 %tmpout_24_V_1, 39" [resnet50_0.cpp:302]   --->   Operation 1613 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1614 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_39, i24 %tmpout_23_V_1, 40" [resnet50_0.cpp:302]   --->   Operation 1614 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1615 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_40, i24 %tmpout_22_V_1, 41" [resnet50_0.cpp:302]   --->   Operation 1615 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1616 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_41, i24 %tmpout_21_V_1, 42" [resnet50_0.cpp:302]   --->   Operation 1616 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1617 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_42, i24 %tmpout_20_V_1, 43" [resnet50_0.cpp:302]   --->   Operation 1617 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1618 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_43, i24 %tmpout_19_V_1, 44" [resnet50_0.cpp:302]   --->   Operation 1618 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1619 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_44, i24 %tmpout_18_V_1, 45" [resnet50_0.cpp:302]   --->   Operation 1619 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1620 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_45, i24 %tmpout_17_V_1, 46" [resnet50_0.cpp:302]   --->   Operation 1620 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1621 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_46, i24 %tmpout_16_V_1, 47" [resnet50_0.cpp:302]   --->   Operation 1621 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1622 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_47, i24 %tmpout_15_V_1, 48" [resnet50_0.cpp:302]   --->   Operation 1622 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1623 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_48, i24 %tmpout_14_V_1, 49" [resnet50_0.cpp:302]   --->   Operation 1623 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1624 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_49, i24 %tmpout_12_V_1, 50" [resnet50_0.cpp:302]   --->   Operation 1624 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1625 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_50, i24 %tmpout_11_V_1, 51" [resnet50_0.cpp:302]   --->   Operation 1625 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1626 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_51, i24 %tmpout_10_V_1, 52" [resnet50_0.cpp:302]   --->   Operation 1626 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1627 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_52, i24 %tmpout_9_V_1, 53" [resnet50_0.cpp:302]   --->   Operation 1627 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1628 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_53, i24 %tmpout_8_V_1, 54" [resnet50_0.cpp:302]   --->   Operation 1628 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1629 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_54, i24 %tmpout_7_V_1, 55" [resnet50_0.cpp:302]   --->   Operation 1629 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1630 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_55, i24 %tmpout_6_V_1, 56" [resnet50_0.cpp:302]   --->   Operation 1630 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1631 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_56, i24 %tmpout_5_V_1, 57" [resnet50_0.cpp:302]   --->   Operation 1631 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1632 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_57, i24 %tmpout_4_V_1, 58" [resnet50_0.cpp:302]   --->   Operation 1632 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1633 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_58, i24 %tmpout_3_V_1, 59" [resnet50_0.cpp:302]   --->   Operation 1633 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1634 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_59, i24 %tmpout_2_V_1, 60" [resnet50_0.cpp:302]   --->   Operation 1634 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1635 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_60, i24 %tmpout_1_V_1, 61" [resnet50_0.cpp:302]   --->   Operation 1635 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1636 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_61, i24 %tmpout_0_V_1, 62" [resnet50_0.cpp:302]   --->   Operation 1636 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 1637 [1/1] (0.00ns)   --->   "ret { i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24, i24 } %mrv_62" [resnet50_0.cpp:302]   --->   Operation 1637 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.84ns
The critical path consists of the following:
	wire read on port 'col_assign' (resnet50_0.cpp:302) [198]  (0 ns)
	fifo write on port 'col_assign_out' (resnet50_0.cpp:302) [202]  (1.84 ns)

 <State 2>: 4.52ns
The critical path consists of the following:
	'phi' operation ('i_0_i_i_i_i', resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302) with incoming values : ('select_ln255_4', resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302) [212]  (0 ns)
	'add' operation ('i', resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302) [293]  (0.673 ns)
	'add' operation ('add_ln258_4', resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302) [299]  (0.673 ns)
	'add' operation ('add_ln258_5', resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302) [301]  (0.765 ns)
	'select' operation ('select_ln255_1', resnet50_0.cpp:255->resnet50_0.cpp:312->resnet50_0.cpp:302) [302]  (0.398 ns)
	'sub' operation ('sub_ln215', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [306]  (0 ns)
	'add' operation ('add_ln215_33', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [332]  (0.778 ns)
	'getelementptr' operation ('input_V_addr', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [334]  (0 ns)
	'load' operation ('input_V_load', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) on array 'input_V' [337]  (1.24 ns)

 <State 3>: 8.54ns
The critical path consists of the following:
	'load' operation ('input_V_load', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) on array 'input_V' [337]  (1.24 ns)
	'select' operation ('select_ln215_4', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [376]  (0 ns)
	'lshr' operation ('lshr_ln215_2', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [381]  (1.53 ns)
	'and' operation ('and_ln215_1', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [383]  (0.738 ns)
	'mul' operation ('mul_ln1352_1206', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [1499]  (1.74 ns)
	'add' operation of DSP[1505] ('add_ln700_1338', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [1505]  (2.04 ns)
	'add' operation ('tmpout[63].V', resnet50_0.cpp:261->resnet50_0.cpp:312->resnet50_0.cpp:302) [1507]  (0.934 ns)
	'select' operation ('tmpout[63].V', resnet50_0.cpp:258->resnet50_0.cpp:312->resnet50_0.cpp:302) [1510]  (0.321 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
