Analysis & Synthesis report for Lab6
Sun May 07 21:10:10 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab6|Tstep_Q
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: Top-level Entity: |Lab6
 15. Parameter Settings for User Entity Instance: regn:Reg_0
 16. Parameter Settings for User Entity Instance: regn:Reg_1
 17. Parameter Settings for User Entity Instance: regn:Reg_2
 18. Parameter Settings for User Entity Instance: regn:Reg_3
 19. Parameter Settings for User Entity Instance: regn:Reg_4
 20. Parameter Settings for User Entity Instance: regn:Reg_5
 21. Parameter Settings for User Entity Instance: regn:Reg_6
 22. Parameter Settings for User Entity Instance: Counter:pc
 23. Parameter Settings for User Entity Instance: regn:Reg_A
 24. Parameter Settings for User Entity Instance: regn:Reg_AF
 25. Parameter Settings for User Entity Instance: regn:Reg_DOUT
 26. Parameter Settings for User Entity Instance: regn:Reg_ADDR
 27. Parameter Settings for User Entity Instance: regn:Reg_IR
 28. Parameter Settings for User Entity Instance: FPU:F1
 29. Parameter Settings for User Entity Instance: regn:Reg_G
 30. Parameter Settings for User Entity Instance: regn:Reg_GF
 31. Port Connectivity Checks: "Multiplexers:MUX"
 32. Port Connectivity Checks: "regn:Reg_GF"
 33. Port Connectivity Checks: "regn:Reg_G"
 34. Port Connectivity Checks: "FPU:F1"
 35. Port Connectivity Checks: "regn:Reg_IR"
 36. Port Connectivity Checks: "regn:Reg_ADDR"
 37. Port Connectivity Checks: "regn:Reg_DOUT"
 38. Port Connectivity Checks: "regn:Reg_AF"
 39. Port Connectivity Checks: "regn:Reg_A"
 40. Port Connectivity Checks: "dec3to8:DecY"
 41. Port Connectivity Checks: "dec3to8:DecX"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 07 21:10:10 2023       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Lab6                                        ;
; Top-level Entity Name           ; Lab6                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 121                                         ;
; Total pins                      ; 32                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Lab6               ; Lab6               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; Lab6.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/Lab6.sv         ;         ;
; regn.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/regn.sv         ;         ;
; PC_counter.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/PC_counter.sv   ;         ;
; dec3to8.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/dec3to8.sv      ;         ;
; Multiplexers.sv                  ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/Multiplexers.sv ;         ;
; D_FF_norst.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/D_FF_norst.sv   ;         ;
; Shifter.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/Shifter.sv      ;         ;
; Normalize.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/Normalize.sv    ;         ;
; FPU.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/HK222/KTS/LAB6/Lab6/FPU.sv          ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 89        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 123       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 10        ;
;     -- 5 input functions                    ; 33        ;
;     -- 4 input functions                    ; 29        ;
;     -- <=3 input functions                  ; 50        ;
;                                             ;           ;
; Dedicated logic registers                   ; 121       ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 121       ;
; Total fan-out                               ; 885       ;
; Average fan-out                             ; 2.87      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                        ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+--------------+--------------+
; |Lab6                      ; 123 (65)            ; 121 (4)                   ; 0                 ; 0          ; 32   ; 0            ; |Lab6                  ; Lab6         ; work         ;
;    |Counter:pc|            ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|Counter:pc       ; Counter      ; work         ;
;    |Multiplexers:MUX|      ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|Multiplexers:MUX ; Multiplexers ; work         ;
;    |regn:Reg_0|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_0       ; regn         ; work         ;
;    |regn:Reg_1|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_1       ; regn         ; work         ;
;    |regn:Reg_2|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_2       ; regn         ; work         ;
;    |regn:Reg_3|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_3       ; regn         ; work         ;
;    |regn:Reg_4|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_4       ; regn         ; work         ;
;    |regn:Reg_5|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_5       ; regn         ; work         ;
;    |regn:Reg_6|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_6       ; regn         ; work         ;
;    |regn:Reg_ADDR|         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_ADDR    ; regn         ; work         ;
;    |regn:Reg_AF|           ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_AF      ; regn         ; work         ;
;    |regn:Reg_A|            ; 0 (0)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_A       ; regn         ; work         ;
;    |regn:Reg_DOUT|         ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_DOUT    ; regn         ; work         ;
;    |regn:Reg_G|            ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_G       ; regn         ; work         ;
;    |regn:Reg_IR|           ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Lab6|regn:Reg_IR      ; regn         ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Lab6|Tstep_Q                                                            ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; Tstep_Q.T5 ; Tstep_Q.T4 ; Tstep_Q.T3 ; Tstep_Q.T2 ; Tstep_Q.T1 ; Tstep_Q.T0 ;
+------------+------------+------------+------------+------------+------------+------------+
; Tstep_Q.T0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; Tstep_Q.T1 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; Tstep_Q.T2 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; Tstep_Q.T3 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; Tstep_Q.T4 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; Tstep_Q.T5 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; Rout[1]                                             ; Selector19          ; yes                    ;
; Rout[3]                                             ; Selector19          ; yes                    ;
; Rout[2]                                             ; Selector19          ; yes                    ;
; Rout[7]                                             ; Selector19          ; yes                    ;
; Rout[4]                                             ; Selector19          ; yes                    ;
; Rout[6]                                             ; Selector19          ; yes                    ;
; Rout[5]                                             ; Selector19          ; yes                    ;
; Rout[0]                                             ; Selector19          ; yes                    ;
; Rin[3]                                              ; Selector6           ; yes                    ;
; Rin[1]                                              ; Selector6           ; yes                    ;
; Rin[2]                                              ; Selector6           ; yes                    ;
; pc_incr                                             ; Selector15          ; yes                    ;
; Rin[7]                                              ; Selector6           ; yes                    ;
; Rin[6]                                              ; Selector6           ; yes                    ;
; Rin[4]                                              ; Selector6           ; yes                    ;
; Rin[5]                                              ; Selector6           ; yes                    ;
; Rin[0]                                              ; Selector6           ; yes                    ;
; Number of user-specified and inferred latches = 17  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; regn:Reg_GF|Q[4..8]                    ; Stuck at GND due to stuck port data_in ;
; regn:Reg_A|Q[6]                        ; Merged with regn:Reg_AF|Q[6]           ;
; regn:Reg_A|Q[7]                        ; Merged with regn:Reg_AF|Q[7]           ;
; regn:Reg_A|Q[5]                        ; Merged with regn:Reg_AF|Q[5]           ;
; regn:Reg_A|Q[4]                        ; Merged with regn:Reg_AF|Q[4]           ;
; Tstep_Q~4                              ; Lost fanout                            ;
; Tstep_Q~5                              ; Lost fanout                            ;
; Tstep_Q~6                              ; Lost fanout                            ;
; Tstep_Q.T4                             ; Stuck at GND due to stuck port data_in ;
; Tstep_Q.T5                             ; Stuck at GND due to stuck port data_in ;
; FlipFlop_withoutreset:Reg_W|Q          ; Stuck at GND due to stuck port data_in ;
; regn:Reg_GF|Q[0..3]                    ; Lost fanout                            ;
; Total Number of Removed Registers = 19 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                        ;
+---------------+---------------------------+----------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------+---------------------------+----------------------------------------+
; Tstep_Q.T4    ; Stuck at GND              ; FlipFlop_withoutreset:Reg_W|Q          ;
;               ; due to stuck port data_in ;                                        ;
+---------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 121   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 13    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 72    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Lab6|Counter:pc|Count[1]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |Lab6|Selector0                    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |Lab6|Multiplexers:MUX|BusWires[8] ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |Lab6|Multiplexers:MUX|BusWires[0] ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; No         ; |Lab6|Selector18                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Lab6 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; n              ; 9     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_0 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_1 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_2 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_3 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_4 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_5 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_6 ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter:pc ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_A ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_AF ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_DOUT ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 9     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_ADDR ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; n              ; 9     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_IR ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: FPU:F1 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; n              ; 9     ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_G ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; n              ; 9     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: regn:Reg_GF ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 9     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------+
; Port Connectivity Checks: "Multiplexers:MUX" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; DINout ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+-----------------------------------------+
; Port Connectivity Checks: "regn:Reg_GF" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; Rin  ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+----------------------------------------+
; Port Connectivity Checks: "regn:Reg_G" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; Rin  ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FPU:F1"                                                                                                                                                                        ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                               ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AddSubF       ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; exp_Diff      ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (9 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND. ;
; smaller_fract ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; larger_fract  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; pre_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; shifted_fract ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; pre_fract     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
; DATAOUT       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "regn:Reg_IR" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; Rin  ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+-------------------------------------------+
; Port Connectivity Checks: "regn:Reg_ADDR" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; Rin  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------+
; Port Connectivity Checks: "regn:Reg_DOUT" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; Rin  ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-----------------------------------------+
; Port Connectivity Checks: "regn:Reg_AF" ;
+------+-------+----------+---------------+
; Port ; Type  ; Severity ; Details       ;
+------+-------+----------+---------------+
; Rin  ; Input ; Info     ; Stuck at VCC  ;
+------+-------+----------+---------------+


+----------------------------------------+
; Port Connectivity Checks: "regn:Reg_A" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; Rin  ; Input ; Info     ; Stuck at VCC ;
+------+-------+----------+--------------+


+------------------------------------------+
; Port Connectivity Checks: "dec3to8:DecY" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; En   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "dec3to8:DecX" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; En   ; Input ; Info     ; Stuck at VCC   ;
+------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 121                         ;
;     CLR               ; 4                           ;
;     ENA               ; 63                          ;
;     ENA CLR SLD       ; 9                           ;
;     plain             ; 45                          ;
; arriav_lcell_comb     ; 125                         ;
;     arith             ; 19                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         4 data inputs ; 9                           ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 105                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 33                          ;
;         6 data inputs ; 10                          ;
; boundary_port         ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.70                        ;
; Average LUT depth     ; 2.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 07 21:10:01 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab6.sv
    Info (12023): Found entity 1: Lab6 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regn.sv
    Info (12023): Found entity 1: regn File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rom.sv
    Info (12023): Found entity 1: ROM File: E:/HK222/KTS/LAB6/Lab6/ROM.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_counter.sv
    Info (12023): Found entity 1: Counter File: E:/HK222/KTS/LAB6/Lab6/PC_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec3to8.sv
    Info (12023): Found entity 1: dec3to8 File: E:/HK222/KTS/LAB6/Lab6/dec3to8.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplexers.sv
    Info (12023): Found entity 1: Multiplexers File: E:/HK222/KTS/LAB6/Lab6/Multiplexers.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper File: E:/HK222/KTS/LAB6/Lab6/wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file d_ff_norst.sv
    Info (12023): Found entity 1: FlipFlop_withoutreset File: E:/HK222/KTS/LAB6/Lab6/D_FF_norst.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_present.sv
    Info (12023): Found entity 1: d_ff_rise File: E:/HK222/KTS/LAB6/Lab6/LED_present.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flipflop.sv
    Info (12023): Found entity 1: flipflop File: E:/HK222/KTS/LAB6/Lab6/flipflop.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shifter.sv
    Info (12023): Found entity 1: Shifter File: E:/HK222/KTS/LAB6/Lab6/Shifter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file normalize.sv
    Info (12023): Found entity 1: Normalize File: E:/HK222/KTS/LAB6/Lab6/Normalize.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fpu.sv
    Info (12023): Found entity 1: FPU File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 1
Info (12127): Elaborating entity "Lab6" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at Lab6.sv(159): incomplete case statement has no default case item File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 159
Warning (10270): Verilog HDL Case Statement warning at Lab6.sv(189): incomplete case statement has no default case item File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 189
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "Rout", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "ADDRin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "pc_incr", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "IRin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "AFin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "Rin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "Done_tick", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "Ain", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "DINout", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "GFin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "AddSubF", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "DOUTin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "W_D", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "AddSub", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "Gin", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (10240): Verilog HDL Always Construct warning at Lab6.sv(82): inferring latch(es) for variable "Gout", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Gout[0]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Gout[1]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Gin" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "AddSub" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "W_D" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "DOUTin" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "AddSubF" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "GFin" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "DINout" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Ain" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Done_tick" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[7]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[6]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[5]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[4]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[3]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[2]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[1]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rin[0]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "AFin" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "IRin" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "pc_incr" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "ADDRin" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[7]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[6]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[5]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[4]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[3]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[2]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[1]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (10041): Inferred latch for "Rout[0]" at Lab6.sv(82) File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Info (12128): Elaborating entity "dec3to8" for hierarchy "dec3to8:DecX" File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 65
Info (12128): Elaborating entity "regn" for hierarchy "regn:Reg_0" File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 222
Info (12128): Elaborating entity "Counter" for hierarchy "Counter:pc" File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 229
Info (12128): Elaborating entity "FlipFlop_withoutreset" for hierarchy "FlipFlop_withoutreset:Reg_W" File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 235
Info (12128): Elaborating entity "FPU" for hierarchy "FPU:F1" File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 236
Warning (10240): Verilog HDL Always Construct warning at FPU.sv(34): inferring latch(es) for variable "shift_amount", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 34
Warning (10240): Verilog HDL Always Construct warning at FPU.sv(34): inferring latch(es) for variable "exp_com", which holds its previous value in one or more paths through the always construct File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 34
Info (10041): Inferred latch for "exp_com[0]" at FPU.sv(62) File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 62
Info (10041): Inferred latch for "exp_com[1]" at FPU.sv(62) File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 62
Info (10041): Inferred latch for "exp_com[2]" at FPU.sv(62) File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 62
Info (10041): Inferred latch for "shift_amount[0]" at FPU.sv(62) File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 62
Info (10041): Inferred latch for "shift_amount[1]" at FPU.sv(62) File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 62
Info (10041): Inferred latch for "shift_amount[2]" at FPU.sv(62) File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 62
Info (12128): Elaborating entity "Shifter" for hierarchy "FPU:F1|Shifter:S1" File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 71
Info (12128): Elaborating entity "Normalize" for hierarchy "FPU:F1|Normalize:N1" File: E:/HK222/KTS/LAB6/Lab6/FPU.sv Line: 84
Info (12128): Elaborating entity "Multiplexers" for hierarchy "Multiplexers:MUX" File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 253
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SumF[8]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[7]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[6]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[5]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
    Warning (12110): Net "SumF[4]" is missing source, defaulting to GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 15
Warning (14025): LATCH primitive "W_D" is permanently disabled File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 24
Warning (14025): LATCH primitive "Gout[1]" is permanently disabled File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (14025): LATCH primitive "Gout[0]" is permanently disabled File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch Rout[1] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rout[3] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rout[2] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rout[7] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rout[4] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rout[6] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rout[5] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rout[0] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rin[3] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rin[1] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rin[2] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch pc_incr has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal Tstep_Q.T3 File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 18
Warning (13012): Latch Rin[7] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rin[6] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rin[4] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rin[5] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13012): Latch Rin[0] has unsafe behavior File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 82
    Warning (13013): Ports D and ENA on the latch are fed by the same signal regn:Reg_IR|Q[8] File: E:/HK222/KTS/LAB6/Lab6/regn.sv Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "W" is stuck at GND File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 8
    Warning (13410): Pin "Done" is stuck at VCC File: E:/HK222/KTS/LAB6/Lab6/Lab6.sv Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/HK222/KTS/LAB6/Lab6/output_files/Lab6.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 257 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 20 output pins
    Info (21061): Implemented 225 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 164 warnings
    Info: Peak virtual memory: 4830 megabytes
    Info: Processing ended: Sun May 07 21:10:10 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/HK222/KTS/LAB6/Lab6/output_files/Lab6.map.smsg.


