#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Jan 20 12:11:00 2018
# Process ID: 7228
# Current directory: E:/Workspace/Vivado_16.4/2018_1_20_AM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2508 E:\Workspace\Vivado_16.4\2018_1_20_AM\AM.xpr
# Log file: E:/Workspace/Vivado_16.4/2018_1_20_AM/vivado.log
# Journal file: E:/Workspace/Vivado_16.4/2018_1_20_AM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Softwares/Vivado/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 810.777 ; gain = 152.371
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Softwares/Vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_AM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/cos_8_1024_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_AM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/ROM/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/cos_make.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_make
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Testbeach/tb_AM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_AM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/MULT/MULT/sim/MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d704a2a7b0e34e98932c1741c97d1ace --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AM_behav xil_defaultlib.tb_AM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port sclk on this module [E:/Workspace/Vivado_16.4/2018_1_20_AM/Testbeach/tb_AM.v:19]
ERROR: [VRFC 10-426] cannot find port sclk on this module [E:/Workspace/Vivado_16.4/2018_1_20_AM/Testbeach/tb_AM.v:20]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-1061] Parsing VHDL file "e:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/MULT/MULT/synth/MULT.vhd" into library xil_defaultlib [e:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/MULT/MULT/synth/MULT.vhd:1]
[Sat Jan 20 12:22:47 2018] Launched synth_1...
Run output will be captured here: E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: TOP
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:12:55 . Memory (MB): peak = 897.957 ; gain = 687.852
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/TOP.v:1]
INFO: [Synth 8-638] synthesizing module 'cos_make' [E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/cos_make.v:1]
	Parameter freq_s bound to: 4294967 - type: integer 
	Parameter freq_c bound to: 42949673 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/Workspace/Vivado_16.4/2018_1_20_AM/.Xil/Vivado-7228-DESKTOP-JC6NIF0/realtime/ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [E:/Workspace/Vivado_16.4/2018_1_20_AM/.Xil/Vivado-7228-DESKTOP-JC6NIF0/realtime/ROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cos_make' (2#1) [E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/cos_make.v:1]
INFO: [Synth 8-638] synthesizing module 'modulate' [E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/modulate.v:1]
INFO: [Synth 8-638] synthesizing module 'MULT' [E:/Workspace/Vivado_16.4/2018_1_20_AM/.Xil/Vivado-7228-DESKTOP-JC6NIF0/realtime/MULT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'MULT' (3#1) [E:/Workspace/Vivado_16.4/2018_1_20_AM/.Xil/Vivado-7228-DESKTOP-JC6NIF0/realtime/MULT_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'modulate' (4#1) [E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/modulate.v:1]
INFO: [Synth 8-256] done synthesizing module 'TOP' (5#1) [E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:47 ; elapsed = 00:12:56 . Memory (MB): peak = 897.957 ; gain = 687.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:48 ; elapsed = 00:12:56 . Memory (MB): peak = 897.957 ; gain = 687.852
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/ROM/ROM/ROM.dcp' for cell 'cos_make_inst0/ROM_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/MULT/MULT/MULT.dcp' for cell 'modulate_indt1/MULT_inst'
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:05 ; elapsed = 00:13:07 . Memory (MB): peak = 1185.520 ; gain = 975.414
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.520 ; gain = 287.563
close_design
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Softwares/Vivado/Vivado/2016.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_AM' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/ROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/cos_8_1024_signed.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_AM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/ROM/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/modulate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/cos_make.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cos_make
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/Code/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Testbeach/tb_AM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_AM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_AM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Workspace/Vivado_16.4/2018_1_20_AM/Design/IP_Core/MULT/MULT/sim/MULT.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MULT
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav'
Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Vivado/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto d704a2a7b0e34e98932c1741c97d1ace --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_5 -L xil_defaultlib -L xbip_utils_v3_0_7 -L xbip_pipe_v3_0_3 -L xbip_bram18k_v3_0_3 -L mult_gen_v12_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_AM_behav xil_defaultlib.tb_AM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port sclk on this module [E:/Workspace/Vivado_16.4/2018_1_20_AM/Testbeach/tb_AM.v:19]
ERROR: [VRFC 10-426] cannot find port sclk on this module [E:/Workspace/Vivado_16.4/2018_1_20_AM/Testbeach/tb_AM.v:20]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2016.4/nightly/2016_12_14_1733598/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Workspace/Vivado_16.4/2018_1_20_AM/AM.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 20 12:27:12 2018...
