Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Fri Dec  4 00:59:42 2020
| Host             : BenjiaH running 64-bit major release  (build 9200)
| Command          : report_power -file mod_cpu_ps_wrapper_power_routed.rpt -pb mod_cpu_ps_wrapper_power_summary_routed.pb -rpx mod_cpu_ps_wrapper_power_routed.rpx
| Design           : mod_cpu_ps_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.607        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.468        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 66.5         |
| Junction Temperature (C) | 43.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.024 |        6 |       --- |             --- |
| Slice Logic             |     0.042 |    10756 |       --- |             --- |
|   LUT as Logic          |     0.033 |     3580 |     53200 |            6.73 |
|   CARRY4                |     0.005 |      768 |     13300 |            5.77 |
|   Register              |     0.004 |     4769 |    106400 |            4.48 |
|   LUT as Shift Register |    <0.001 |      114 |     17400 |            0.66 |
|   Others                |     0.000 |     1166 |       --- |             --- |
| Signals                 |     0.038 |     6539 |       --- |             --- |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| DSPs                    |     0.002 |        3 |       220 |            1.36 |
| PS7                     |     1.256 |        1 |       --- |             --- |
| Static Power            |     0.139 |          |           |                 |
| Total                   |     1.607 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.121 |       0.107 |      0.014 |
| Vccaux    |       1.800 |     0.073 |       0.059 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.676 |       0.647 |      0.029 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------------------------+-----------------+
| Clock              | Domain                                                        | Constraint (ns) |
+--------------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0         | mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0         | mod_cpu_ps_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clkfbout_clk_wiz_0 | NCSSK_top_inst/clock_dist_inst/inst/clkfbout_clk_wiz_0        |            10.0 |
| sys_clk_clk_wiz_0  | NCSSK_top_inst/clock_dist_inst/inst/sys_clk_clk_wiz_0         |            10.0 |
+--------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------+-----------+
| Name                                                                              | Power (W) |
+-----------------------------------------------------------------------------------+-----------+
| mod_cpu_ps_wrapper                                                                |     1.468 |
|   NCSSK_top_inst                                                                  |     0.200 |
|     clock_dist_inst                                                               |     0.107 |
|       inst                                                                        |     0.107 |
|     get_angle_inst                                                                |     0.083 |
|       Mul_module                                                                  |     0.001 |
|         U0                                                                        |     0.001 |
|           i_mult                                                                  |     0.001 |
|             gDSP.gHYBRID.iHYBRID                                                  |     0.001 |
|               one_fabric_mult.bypass_delay                                        |    <0.001 |
|               one_fabric_mult.dsp_based.iDSP                                      |     0.001 |
|               one_fabric_mult.iLUT                                                |    <0.001 |
|       Sub_module                                                                  |    <0.001 |
|         U0                                                                        |    <0.001 |
|           xst_addsub                                                              |    <0.001 |
|             xbip_addsub.i_a_b_nogrowth.not_unsigned_max_width.i_xbip_addsub       |    <0.001 |
|               addsub_usecase.i_addsub                                             |    <0.001 |
|                 i_synth_option.i_synth_model                                      |    <0.001 |
|                   opt_vx7.i_uniwrap                                               |    <0.001 |
|       add                                                                         |    <0.001 |
|         U0                                                                        |    <0.001 |
|           xst_addsub                                                              |    <0.001 |
|             i_baseblox.i_baseblox_addsub                                          |    <0.001 |
|               pipelining.stages[1].slices[1].first.first_stage_adder              |    <0.001 |
|                 i_lut6.i_lut6_addsub                                              |    <0.001 |
|                   i_q.i_simple.qreg                                               |    <0.001 |
|                   i_q_c_out.i_simple.add_q_cout.q_c_outreg                        |     0.000 |
|               pipelining.stages[1].slices[2].first.first_stage_adder              |    <0.001 |
|                 i_lut6.i_lut6_addsub                                              |    <0.001 |
|                   i_q.i_simple.qreg                                               |    <0.001 |
|               pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister |    <0.001 |
|               pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder    |    <0.001 |
|                 i_lut6.i_lut6_addsub                                              |    <0.001 |
|                   i_q.i_simple.qreg                                               |    <0.001 |
|       arctan                                                                      |     0.065 |
|         U0                                                                        |     0.065 |
|           i_synth                                                                 |     0.065 |
|             i_has_aresetn.i_reg_reset                                             |    <0.001 |
|             i_nd_to_rdy                                                           |    <0.001 |
|             i_synth                                                               |     0.065 |
|               gen_cordic.cordic_engine                                            |     0.059 |
|                 gen_para_arch.gen_iteration[0].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[10].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[11].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[12].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[13].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[14].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[15].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[16].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[17].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[18].eng                               |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[19].eng                               |     0.002 |
|                   cntrl                                                           |    <0.001 |
|                     cntrl_vect_dly                                                |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.001 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[20].eng                               |     0.001 |
|                   cntrl                                                           |    <0.001 |
|                     cntrl_vect_dly                                                |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |    <0.001 |
|                     y_plus_x_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[21].eng                               |    <0.001 |
|                   cntrl                                                           |    <0.001 |
|                     cntrl_vect_dly                                                |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |    <0.001 |
|                     phase_plus_atan                                               |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                                |     0.003 |
|                   cntrl                                                           |    <0.001 |
|                     engine_mode_dly                                               |    <0.001 |
|                   data_slice                                                      |     0.002 |
|                     x_plus_y_shift                                                |    <0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                     y_plus_x_shift                                                |     0.001 |
|                       inst                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                           no_pipelining.the_addsub                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                  |    <0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|                   phase_slice                                                     |     0.001 |
|                     phase_plus_atan                                               |     0.001 |
|                       inst                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                              |     0.001 |
|                           no_pipelining.the_addsub                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                  |     0.001 |
|                               i_q.i_simple.qreg                                   |    <0.001 |
|               gen_cordic.input_stage                                              |     0.005 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                        |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                        |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                       |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                      |    <0.001 |
|                           i_q.i_simple.qreg                                       |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                       |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                      |    <0.001 |
|                           i_q.i_simple.qreg                                       |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                               |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                      |    <0.001 |
|                           i_q.i_simple.qreg                                       |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                              |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                      |    <0.001 |
|                           i_q.i_simple.qreg                                       |    <0.001 |
|               gen_cordic.output_stage                                             |     0.002 |
|                 gen_phase_out.round                                               |    <0.001 |
|                   gen_nearest_even.adder                                          |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                             i_q.i_simple.qreg                                     |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                           |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg                   |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                           |    <0.001 |
|                   inst                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_lut6.i_lut6_addsub                                      |    <0.001 |
|                           i_q.i_simple.qreg                                       |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                       |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                      |    <0.001 |
|       sqrt                                                                        |     0.015 |
|         U0                                                                        |     0.015 |
|           i_synth                                                                 |     0.015 |
|             i_has_aresetn.i_reg_reset                                             |    <0.001 |
|             i_synth                                                               |     0.015 |
|               gen_sqrt.square_root                                                |     0.015 |
|                 gen_data_in_int                                                   |    <0.001 |
|                 gen_iterations[12].gen_post_mid.gen_rem                           |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[12].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[13].gen_post_mid.gen_rem                           |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[13].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[14].gen_post_mid.gen_rem                           |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[14].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[15].gen_post_mid.gen_rem                           |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[15].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[16].gen_post_mid.gen_rem                           |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[16].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[17].gen_post_mid.gen_rem                           |     0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[17].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[18].gen_post_mid.gen_rem                           |     0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[18].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[19].gen_post_mid.gen_rem                           |     0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[19].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[20].gen_post_mid.gen_rem                           |     0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[20].gen_pre_mid.gen_rem                            |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem.gen_rem_out                                             |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_iterations[21].gen_last.gen_no_round.gen_sqrt_tmp             |    <0.001 |
|                 gen_iterations[21].gen_last.gen_rem                               |    <0.001 |
|                   gen_data_int                                                    |    <0.001 |
|                   gen_inv_sqrt_out                                                |    <0.001 |
|                   gen_rem_inc                                                     |    <0.001 |
|                     inst                                                          |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                         no_pipelining.the_addsub                                  |    <0.001 |
|                           i_lut6.i_lut6_addsub                                    |    <0.001 |
|                 gen_nd_int                                                        |    <0.001 |
|                 gen_rdy_int                                                       |    <0.001 |
|     get_zero_diff_inst                                                            |     0.009 |
|       div_gen_0_inst                                                              |     0.009 |
|         U0                                                                        |     0.009 |
|           i_synth                                                                 |     0.009 |
|             i_has_aresetn.i_reg_reset                                             |    <0.001 |
|             i_nd_to_rdy                                                           |    <0.001 |
|             i_nonzero_fract.i_synth                                               |     0.009 |
|               i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider                     |     0.009 |
|                 i_sdivider.divider_blk                                            |     0.008 |
|                   div_loop[0].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[0].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[10].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[11].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[11].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[12].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[12].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[13].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[13].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[14].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[14].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[15].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[15].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[16].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[16].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[17].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[17].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[18].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[18].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[19].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[19].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[1].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[1].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[20].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[20].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[21].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[21].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[22].adder_gen.reg_req.adsu_mod                         |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs           |    <0.001 |
|                   div_loop[22].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[23].quot_gen.quot_reg.i_div1.quot_out                  |    <0.001 |
|                   div_loop[2].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[2].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[3].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[3].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[4].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[4].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[5].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[5].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[6].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[6].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[7].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[7].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[8].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[8].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   div_loop[9].adder_gen.reg_req.adsu_mod                          |    <0.001 |
|                     add1                                                          |    <0.001 |
|                       no_pipelining.the_addsub                                    |    <0.001 |
|                         i_q_simple.qreg                                           |    <0.001 |
|                   div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs            |    <0.001 |
|                   div_loop[9].num_stages.numerator_gen.del_numer                  |    <0.001 |
|                   reg_quot_out.reg_quot                                           |    <0.001 |
|                 sgned_input.cmp_dividend                                          |    <0.001 |
|                   twos_comp                                                       |    <0.001 |
|                 sgned_input.cmp_divisor                                           |    <0.001 |
|                   twos_comp                                                       |    <0.001 |
|                 sign_pipeline.i_unrolled.sign_pipe                                |    <0.001 |
|                 signed_output.remd_fract.cmp_remd                                 |    <0.001 |
|                   twos_comp                                                       |    <0.001 |
|       sub                                                                         |    <0.001 |
|         U0                                                                        |    <0.001 |
|           xst_addsub                                                              |    <0.001 |
|             i_baseblox.i_baseblox_addsub                                          |    <0.001 |
|               no_pipelining.the_addsub                                            |    <0.001 |
|                 i_lut6.i_lut6_addsub                                              |    <0.001 |
|                   i_q.i_simple.qreg                                               |    <0.001 |
|     phase_diff_times_kesai_inst                                                   |     0.001 |
|       mult_inst                                                                   |    <0.001 |
|         U0                                                                        |    <0.001 |
|           i_mult                                                                  |    <0.001 |
|             gDSP.gHYBRID.iHYBRID                                                  |    <0.001 |
|               single_mult.dsp_based.iDSP                                          |    <0.001 |
|     zero_point_find_inst                                                          |    <0.001 |
|   mod_cpu_ps_i                                                                    |     1.268 |
|     axi_gpio_angle                                                                |     0.002 |
|       U0                                                                          |     0.002 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|         gpio_core_1                                                               |     0.002 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                             |     0.001 |
|     axi_gpio_angle_valid                                                          |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                             |    <0.001 |
|     axi_gpio_data_in_ena                                                          |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|     axi_gpio_delay_point                                                          |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|     axi_gpio_sys_rst_n                                                            |    <0.001 |
|       U0                                                                          |    <0.001 |
|         AXI_LITE_IPIF_I                                                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                      |    <0.001 |
|             I_DECODER                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I       |    <0.001 |
|         gpio_core_1                                                               |    <0.001 |
|     processing_system7_0                                                          |     1.256 |
|       inst                                                                        |     1.256 |
|     ps7_0_axi_periph                                                              |     0.007 |
|       s00_couplers                                                                |     0.006 |
|         auto_pc                                                                   |     0.006 |
|           inst                                                                    |     0.006 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                  |     0.006 |
|               RD.ar_channel_0                                                     |    <0.001 |
|                 ar_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               RD.r_channel_0                                                      |     0.001 |
|                 rd_data_fifo_0                                                    |    <0.001 |
|                 transaction_fifo_0                                                |    <0.001 |
|               SI_REG                                                              |     0.002 |
|                 ar.ar_pipe                                                        |    <0.001 |
|                 aw.aw_pipe                                                        |    <0.001 |
|                 b.b_pipe                                                          |    <0.001 |
|                 r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                     |     0.001 |
|                 aw_cmd_fsm_0                                                      |    <0.001 |
|                 cmd_translator_0                                                  |    <0.001 |
|                   incr_cmd_0                                                      |    <0.001 |
|                   wrap_cmd_0                                                      |    <0.001 |
|               WR.b_channel_0                                                      |    <0.001 |
|                 bid_fifo_0                                                        |    <0.001 |
|                 bresp_fifo_0                                                      |    <0.001 |
|       xbar                                                                        |     0.001 |
|         inst                                                                      |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                |     0.001 |
|             addr_arbiter_inst                                                     |    <0.001 |
|             gen_decerr.decerr_slave_inst                                          |    <0.001 |
|             reg_slice_r                                                           |    <0.001 |
|             splitter_ar                                                           |    <0.001 |
|             splitter_aw                                                           |    <0.001 |
|     rst_ps7_0_50M                                                                 |    <0.001 |
|       U0                                                                          |    <0.001 |
|         EXT_LPF                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                               |    <0.001 |
|         SEQ                                                                       |    <0.001 |
|           SEQ_COUNTER                                                             |    <0.001 |
+-----------------------------------------------------------------------------------+-----------+


