
UControl_Module.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  000006c0  00000754  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006c0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004a  00800100  00800100  00000754  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000754  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002a0  00000000  00000000  00000784  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000022e2  00000000  00000000  00000a24  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000be2  00000000  00000000  00002d06  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000f22  00000000  00000000  000038e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000678  00000000  00000000  0000480c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000682  00000000  00000000  00004e84  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000013ad  00000000  00000000  00005506  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000002a0  00000000  00000000  000068b3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:

char const _BURN_OK_[]			PROGMEM = "  Hello  world  ";

//****************************************************************************************
void Main_menu_i2c (unsigned int data)
{
   0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
   4:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
	set_i2c_lcd_position(1,1);
   8:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
   c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
	send_i2c_lcd_string_P(_BURN_OK_);
  10:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  14:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
	set_i2c_lcd_position(2,1);
  18:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  1c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
	detect_i2c_string(data);				// ¬Ë‚Ó‰ËÏ Ì‡ ‰ËÒÔÎÂÈ
  20:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
};			//Main_menu
  24:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  28:	0c 94 e4 00 	jmp	0x1c8	; 0x1c8 <__vector_10>
  2c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  30:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  34:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  38:	0c 94 da 00 	jmp	0x1b4	; 0x1b4 <__vector_14>
  3c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  40:	0c 94 b6 00 	jmp	0x16c	; 0x16c <__vector_16>
  44:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  48:	0c 94 c8 02 	jmp	0x590	; 0x590 <__vector_18>
  4c:	0c 94 ec 02 	jmp	0x5d8	; 0x5d8 <__vector_19>
  50:	0c 94 17 03 	jmp	0x62e	; 0x62e <__vector_20>
  54:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  58:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  5c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  60:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  64:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  68:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  6c:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  70:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  74:	0c 94 ee 00 	jmp	0x1dc	; 0x1dc <__vector_29>
  78:	0c 94 5f 00 	jmp	0xbe	; 0xbe <__vector_30>
  7c:	0c 94 84 00 	jmp	0x108	; 0x108 <__vector_31>
  80:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  84:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>
  88:	0c 94 58 00 	jmp	0xb0	; 0xb0 <__bad_interrupt>

0000008c <__ctors_end>:
  8c:	11 24       	eor	r1, r1
  8e:	1f be       	out	0x3f, r1	; 63
  90:	cf ef       	ldi	r28, 0xFF	; 255
  92:	d0 e1       	ldi	r29, 0x10	; 16
  94:	de bf       	out	0x3e, r29	; 62
  96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_clear_bss>:
  98:	21 e0       	ldi	r18, 0x01	; 1
  9a:	a0 e0       	ldi	r26, 0x00	; 0
  9c:	b1 e0       	ldi	r27, 0x01	; 1
  9e:	01 c0       	rjmp	.+2      	; 0xa2 <.do_clear_bss_start>

000000a0 <.do_clear_bss_loop>:
  a0:	1d 92       	st	X+, r1

000000a2 <.do_clear_bss_start>:
  a2:	aa 34       	cpi	r26, 0x4A	; 74
  a4:	b2 07       	cpc	r27, r18
  a6:	e1 f7       	brne	.-8      	; 0xa0 <.do_clear_bss_loop>
  a8:	0e 94 69 01 	call	0x2d2	; 0x2d2 <main>
  ac:	0c 94 5e 03 	jmp	0x6bc	; 0x6bc <_exit>

000000b0 <__bad_interrupt>:
  b0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b4 <init_adc>:
{
	//---------------------------------------------------------------------------------------
	// ADC initialization
	// ADC Clock frequency: 500,000 kHz
	// ADC Voltage Reference: AVCC pin
	ADMUX=ADC_VREF_TYPE & 0xff;
  b4:	80 e4       	ldi	r24, 0x40	; 64
  b6:	87 b9       	out	0x07, r24	; 7
	ADCSRA=0x85;
  b8:	85 e8       	ldi	r24, 0x85	; 133
  ba:	86 b9       	out	0x06, r24	; 6
  bc:	08 95       	ret

000000be <__vector_30>:

#include "buart_1.h"

//****************************************************************************************
ISR(USART1_RX_vect)
{
  be:	1f 92       	push	r1
  c0:	0f 92       	push	r0
  c2:	0f b6       	in	r0, 0x3f	; 63
  c4:	0f 92       	push	r0
  c6:	11 24       	eor	r1, r1
  c8:	2f 93       	push	r18
  ca:	8f 93       	push	r24
  cc:	9f 93       	push	r25
  ce:	ef 93       	push	r30
  d0:	ff 93       	push	r31
	uint8_t byte;
	uint8_t wr = (uart_1_rxwr+1) & UART_BUFEND_1_;
  d2:	e0 91 22 01 	lds	r30, 0x0122
  d6:	81 e0       	ldi	r24, 0x01	; 1
  d8:	8e 0f       	add	r24, r30
  da:	8f 70       	andi	r24, 0x0F	; 15
	byte = UDR1;
  dc:	20 91 9c 00 	lds	r18, 0x009C
	if(wr != uart_1_rxrd)
  e0:	90 91 23 01 	lds	r25, 0x0123
  e4:	89 17       	cp	r24, r25
  e6:	31 f0       	breq	.+12     	; 0xf4 <__vector_30+0x36>
	{
		uart_1_rx[uart_1_rxwr] = byte;
  e8:	f0 e0       	ldi	r31, 0x00	; 0
  ea:	ef 5e       	subi	r30, 0xEF	; 239
  ec:	fe 4f       	sbci	r31, 0xFE	; 254
  ee:	20 83       	st	Z, r18
		uart_1_rxwr = wr;
  f0:	80 93 22 01 	sts	0x0122, r24
	};
};
  f4:	ff 91       	pop	r31
  f6:	ef 91       	pop	r30
  f8:	9f 91       	pop	r25
  fa:	8f 91       	pop	r24
  fc:	2f 91       	pop	r18
  fe:	0f 90       	pop	r0
 100:	0f be       	out	0x3f, r0	; 63
 102:	0f 90       	pop	r0
 104:	1f 90       	pop	r1
 106:	18 95       	reti

00000108 <__vector_31>:
//****************************************************************************************
ISR(USART1_UDRE_vect)
{
 108:	1f 92       	push	r1
 10a:	0f 92       	push	r0
 10c:	0f b6       	in	r0, 0x3f	; 63
 10e:	0f 92       	push	r0
 110:	11 24       	eor	r1, r1
 112:	8f 93       	push	r24
 114:	9f 93       	push	r25
 116:	ef 93       	push	r30
 118:	ff 93       	push	r31
	uint8_t rd = uart_1_txrd;
 11a:	80 91 00 01 	lds	r24, 0x0100
	if(rd != uart_1_txwr)
 11e:	90 91 21 01 	lds	r25, 0x0121
 122:	89 17       	cp	r24, r25
 124:	61 f0       	breq	.+24     	; 0x13e <__vector_31+0x36>
	{
		UDR1 = uart_1_tx[rd];
 126:	e8 2f       	mov	r30, r24
 128:	f0 e0       	ldi	r31, 0x00	; 0
 12a:	ef 5f       	subi	r30, 0xFF	; 255
 12c:	fe 4f       	sbci	r31, 0xFE	; 254
 12e:	90 81       	ld	r25, Z
 130:	90 93 9c 00 	sts	0x009C, r25
		uart_1_txrd = (rd+1) & UART_BUFEND_1_;
 134:	8f 5f       	subi	r24, 0xFF	; 255
 136:	8f 70       	andi	r24, 0x0F	; 15
 138:	80 93 00 01 	sts	0x0100, r24
		return;
 13c:	05 c0       	rjmp	.+10     	; 0x148 <__vector_31+0x40>
	};
	UCSR1B &= ~(1<<UDRIE1);
 13e:	ea e9       	ldi	r30, 0x9A	; 154
 140:	f0 e0       	ldi	r31, 0x00	; 0
 142:	80 81       	ld	r24, Z
 144:	8f 7d       	andi	r24, 0xDF	; 223
 146:	80 83       	st	Z, r24
};
 148:	ff 91       	pop	r31
 14a:	ef 91       	pop	r30
 14c:	9f 91       	pop	r25
 14e:	8f 91       	pop	r24
 150:	0f 90       	pop	r0
 152:	0f be       	out	0x3f, r0	; 63
 154:	0f 90       	pop	r0
 156:	1f 90       	pop	r1
 158:	18 95       	reti

0000015a <uart_1_init>:
	};
};
//****************************************************************************************
void uart_1_init()
{
	UBRR1L = F_CPU/UART_BAUD_RATE_1_/16-1;
 15a:	89 e1       	ldi	r24, 0x19	; 25
 15c:	80 93 99 00 	sts	0x0099, r24
	UBRR1H = (F_CPU/UART_BAUD_RATE_1_/16-1)>>8;
 160:	10 92 98 00 	sts	0x0098, r1
	UCSR1B = (1<<RXCIE1)|(1<<RXEN1)|(1<<TXEN1);
 164:	88 e9       	ldi	r24, 0x98	; 152
 166:	80 93 9a 00 	sts	0x009A, r24
 16a:	08 95       	ret

0000016c <__vector_16>:

//****************************************************************************************
// Timer0 overflow interrupt service routine
//****************************************************************************************
ISR (TIMER0_OVF_vect)
{
 16c:	1f 92       	push	r1
 16e:	0f 92       	push	r0
 170:	0f b6       	in	r0, 0x3f	; 63
 172:	0f 92       	push	r0
 174:	11 24       	eor	r1, r1
 176:	2f 93       	push	r18
 178:	3f 93       	push	r19
 17a:	4f 93       	push	r20
 17c:	5f 93       	push	r21
 17e:	6f 93       	push	r22
 180:	7f 93       	push	r23
 182:	8f 93       	push	r24
 184:	9f 93       	push	r25
 186:	af 93       	push	r26
 188:	bf 93       	push	r27
 18a:	ef 93       	push	r30
 18c:	ff 93       	push	r31
	//---------------------------------------------------------------------------------------
	BUT_Debrief();
 18e:	0e 94 31 03 	call	0x662	; 0x662 <BUT_Debrief>

	//---------------------------------------------------------------------------------------
	return;
};
 192:	ff 91       	pop	r31
 194:	ef 91       	pop	r30
 196:	bf 91       	pop	r27
 198:	af 91       	pop	r26
 19a:	9f 91       	pop	r25
 19c:	8f 91       	pop	r24
 19e:	7f 91       	pop	r23
 1a0:	6f 91       	pop	r22
 1a2:	5f 91       	pop	r21
 1a4:	4f 91       	pop	r20
 1a6:	3f 91       	pop	r19
 1a8:	2f 91       	pop	r18
 1aa:	0f 90       	pop	r0
 1ac:	0f be       	out	0x3f, r0	; 63
 1ae:	0f 90       	pop	r0
 1b0:	1f 90       	pop	r1
 1b2:	18 95       	reti

000001b4 <__vector_14>:
//****************************************************************************************
// Timer1 overflow interrupt service routine
//****************************************************************************************
ISR (TIMER1_OVF_vect)
{
 1b4:	1f 92       	push	r1
 1b6:	0f 92       	push	r0
 1b8:	0f b6       	in	r0, 0x3f	; 63
 1ba:	0f 92       	push	r0
 1bc:	11 24       	eor	r1, r1
// 	TCNT1L=0xDC;
	//---------------------------------------------------------------------------------------

	//---------------------------------------------------------------------------------------
	return;
};
 1be:	0f 90       	pop	r0
 1c0:	0f be       	out	0x3f, r0	; 63
 1c2:	0f 90       	pop	r0
 1c4:	1f 90       	pop	r1
 1c6:	18 95       	reti

000001c8 <__vector_10>:
//****************************************************************************************
// Timer2 overflow interrupt service routine
//****************************************************************************************
ISR (TIMER2_OVF_vect)
{
 1c8:	1f 92       	push	r1
 1ca:	0f 92       	push	r0
 1cc:	0f b6       	in	r0, 0x3f	; 63
 1ce:	0f 92       	push	r0
 1d0:	11 24       	eor	r1, r1
	//---------------------------------------------------------------------------------------

	//---------------------------------------------------------------------------------------
	return;
};
 1d2:	0f 90       	pop	r0
 1d4:	0f be       	out	0x3f, r0	; 63
 1d6:	0f 90       	pop	r0
 1d8:	1f 90       	pop	r1
 1da:	18 95       	reti

000001dc <__vector_29>:
//****************************************************************************************
// Timer3 overflow interrupt service routine
//****************************************************************************************
ISR (TIMER3_OVF_vect)
{
 1dc:	1f 92       	push	r1
 1de:	0f 92       	push	r0
 1e0:	0f b6       	in	r0, 0x3f	; 63
 1e2:	0f 92       	push	r0
 1e4:	11 24       	eor	r1, r1
	//---------------------------------------------------------------------------------------

	//---------------------------------------------------------------------------------------
	return;
};
 1e6:	0f 90       	pop	r0
 1e8:	0f be       	out	0x3f, r0	; 63
 1ea:	0f 90       	pop	r0
 1ec:	1f 90       	pop	r1
 1ee:	18 95       	reti

000001f0 <init_mcu>:
	
// Input/Output Ports initialization
// Port A initialization
// Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=Out Func1=In Func0=Out
// State7=0 State6=0 State5=0 State4=0 State3=0 State2=0 State1=T State0=0
PORTA=0x00;
 1f0:	1b ba       	out	0x1b, r1	; 27
DDRA=0xFD;
 1f2:	8d ef       	ldi	r24, 0xFD	; 253
 1f4:	8a bb       	out	0x1a, r24	; 26

// Port B initialization
// Func7=Out Func6=Out Func5=Out Func4=Out Func3=Out Func2=In Func1=In Func0=In
// State7=0 State6=0 State5=0 State4=0 State3=0 State2=T State1=T State0=T
PORTB=0x00;
 1f6:	18 ba       	out	0x18, r1	; 24
DDRB=0xF8;
 1f8:	88 ef       	ldi	r24, 0xF8	; 248
 1fa:	87 bb       	out	0x17, r24	; 23

// Port C initialization
// Func7=Out Func6=Out Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
// State7=0 State6=1 State5=P State4=P State3=P State2=P State1=P State0=P
PORTC=0x7F;
 1fc:	8f e7       	ldi	r24, 0x7F	; 127
 1fe:	85 bb       	out	0x15, r24	; 21
DDRC=0xC0;
 200:	80 ec       	ldi	r24, 0xC0	; 192
 202:	84 bb       	out	0x14, r24	; 20

// Port D initialization
// Func7=Out Func6=In Func5=Out Func4=In Func3=In Func2=In Func1=In Func0=In
// State7=0 State6=T State5=0 State4=T State3=T State2=T State1=T State0=T
PORTD=0x00;
 204:	12 ba       	out	0x12, r1	; 18
DDRD=0xA0;
 206:	80 ea       	ldi	r24, 0xA0	; 160
 208:	81 bb       	out	0x11, r24	; 17

// Port E initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T
PORTE=0x00;
 20a:	13 b8       	out	0x03, r1	; 3
DDRE=0x00;
 20c:	12 b8       	out	0x02, r1	; 2

// Port F initialization
// Func7=In Func6=Out Func5=In Func4=Out Func3=In Func2=In Func1=In Func0=In
// State7=P State6=0 State5=P State4=0 State3=T State2=T State1=T State0=T
PORTF=0xA0;
 20e:	80 93 62 00 	sts	0x0062, r24
DDRF=0x50;
 212:	80 e5       	ldi	r24, 0x50	; 80
 214:	80 93 61 00 	sts	0x0061, r24


// Port G initialization
// Func4=Out Func3=Out Func2=In Func1=Out Func0=Out
// State4=0 State3=0 State2=T State1=1 State0=1
PORTG=0x03;
 218:	83 e0       	ldi	r24, 0x03	; 3
 21a:	80 93 65 00 	sts	0x0065, r24
DDRG=0x1B;
 21e:	8b e1       	ldi	r24, 0x1B	; 27
 220:	80 93 64 00 	sts	0x0064, r24
// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 62,500 kHz
// Mode: Normal top=0xFF
// OC0 output: Disconnected
ASSR=0x00;
 224:	10 be       	out	0x30, r1	; 48
TCCR0=0x06;
 226:	86 e0       	ldi	r24, 0x06	; 6
 228:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
 22a:	12 be       	out	0x32, r1	; 50
OCR0=0x00;
 22c:	11 be       	out	0x31, r1	; 49
// Timer1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
// Compare C Match Interrupt: Off
TCCR1A=0x00;
 22e:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
 230:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
 232:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
 234:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
 236:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
 238:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
 23a:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
 23c:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
 23e:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
 240:	18 bc       	out	0x28, r1	; 40
OCR1CH=0x00;
 242:	10 92 79 00 	sts	0x0079, r1
OCR1CL=0x00;
 246:	10 92 78 00 	sts	0x0078, r1
// Clock value: 16000,000 kHz
// Mode: Fast PWM top=0xFF
// OC2 output: Non-Inverted PWM
//TCCR2=0x69;

TCCR2=0x00;
 24a:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
 24c:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
 24e:	13 bc       	out	0x23, r1	; 35
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
// Compare C Match Interrupt: Off
//TCCR3A=0x00;
//TCCR3B=0x01;
TCCR3A=0x00;
 250:	10 92 8b 00 	sts	0x008B, r1
TCCR3B=0x00;
 254:	10 92 8a 00 	sts	0x008A, r1
TCNT3H=0x00;
 258:	10 92 89 00 	sts	0x0089, r1
TCNT3L=0x00;
 25c:	10 92 88 00 	sts	0x0088, r1
ICR3H=0x00;
 260:	10 92 81 00 	sts	0x0081, r1
ICR3L=0x00;
 264:	10 92 80 00 	sts	0x0080, r1
OCR3AH=0x00;
 268:	10 92 87 00 	sts	0x0087, r1
OCR3AL=0x00;
 26c:	10 92 86 00 	sts	0x0086, r1
OCR3BH=0x00;
 270:	10 92 85 00 	sts	0x0085, r1
OCR3BL=0x00;
 274:	10 92 84 00 	sts	0x0084, r1
OCR3CH=0x00;
 278:	10 92 83 00 	sts	0x0083, r1
OCR3CL=0x00;
 27c:	10 92 82 00 	sts	0x0082, r1
// INT3: Off
// INT4: Off
// INT5: Off
// INT6: Off
// INT7: Off
EICRA=0x00;
 280:	10 92 6a 00 	sts	0x006A, r1
EICRB=0x00;
 284:	1a be       	out	0x3a, r1	; 58
EIMSK=0x00;
 286:	19 be       	out	0x39, r1	; 57

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x05;//TIMSK=0xC5;
 288:	85 e0       	ldi	r24, 0x05	; 5
 28a:	87 bf       	out	0x37, r24	; 55
ETIMSK=0x04;
 28c:	84 e0       	ldi	r24, 0x04	; 4
 28e:	80 93 7d 00 	sts	0x007D, r24

// USART0 initialization
// USART0 disabled
UCSR0B=0x00;
 292:	1a b8       	out	0x0a, r1	; 10

// USART1 initialization
// USART1 disabled
UCSR1B=0x00;
 294:	10 92 9a 00 	sts	0x009A, r1

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
 298:	80 e8       	ldi	r24, 0x80	; 128
 29a:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
 29c:	10 bc       	out	0x20, r1	; 32

// ADC initialization
// ADC disabled
ADCSRA=0x00;
 29e:	16 b8       	out	0x06, r1	; 6

// SPI initialization
// SPI disabled
SPCR=0x00;
 2a0:	1d b8       	out	0x0d, r1	; 13

// TWI initialization
// TWI disabled
TWCR=0x00;
 2a2:	10 92 74 00 	sts	0x0074, r1
 2a6:	08 95       	ret

000002a8 <init_pwm>:
*   Purpose :       ≤Ì≥ˆ≥‡Î≥Á‡ˆ≥ˇÛ ÿ»Ã
****************************************************************************/
void init_pwm(void)
{
	//---------------------------------------------------------------------------------------
	DDRX_PWM |= (MASK_PWM);
 2a8:	87 b3       	in	r24, 0x17	; 23
 2aa:	80 6e       	ori	r24, 0xE0	; 224
 2ac:	87 bb       	out	0x17, r24	; 23
	PORT_PWM &=~ MASK_PWM;
 2ae:	c5 98       	cbi	0x18, 5	; 24
	// Timer1 Overflow Interrupt: Off
	// Input Capture Interrupt: Off
	// Compare A Match Interrupt: Off
	// Compare B Match Interrupt: Off
	// Compare C Match Interrupt: Off
	TCCR1A=0xAB;
 2b0:	8b ea       	ldi	r24, 0xAB	; 171
 2b2:	8f bd       	out	0x2f, r24	; 47
	TCCR1B=0x09;
 2b4:	89 e0       	ldi	r24, 0x09	; 9
 2b6:	8e bd       	out	0x2e, r24	; 46
	TCNT1H=0x00;
 2b8:	1d bc       	out	0x2d, r1	; 45
	TCNT1L=0x00;
 2ba:	1c bc       	out	0x2c, r1	; 44
	ICR1H=0x00;
 2bc:	17 bc       	out	0x27, r1	; 39
	ICR1L=0x00;
 2be:	16 bc       	out	0x26, r1	; 38
	OCR1AH=0x00;
 2c0:	1b bc       	out	0x2b, r1	; 43
	OCR1AL=0x00;
 2c2:	1a bc       	out	0x2a, r1	; 42
	OCR1BH=0x00;
 2c4:	19 bc       	out	0x29, r1	; 41
	OCR1BL=0x00;
 2c6:	18 bc       	out	0x28, r1	; 40
	OCR1CH=0x00;
 2c8:	10 92 79 00 	sts	0x0079, r1
	OCR1CL=0x00;
 2cc:	10 92 78 00 	sts	0x0078, r1
 2d0:	08 95       	ret

000002d2 <main>:
{
	//---------------------------------------------------------------------------------------
	// Declare your local variables here
	unsigned int cnt = 0;
	//---------------------------------------------------------------------------------------
	init_mcu();
 2d2:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <init_mcu>
	//---------------------------------------------------------------------------------------
	init_adc();
 2d6:	0e 94 5a 00 	call	0xb4	; 0xb4 <init_adc>
	rs485_0_init();
 2da:	0e 94 21 03 	call	0x642	; 0x642 <rs485_0_init>
	uart_1_init();
 2de:	0e 94 ad 00 	call	0x15a	; 0x15a <uart_1_init>
	i2c_lcd_init();
 2e2:	0e 94 7f 02 	call	0x4fe	; 0x4fe <i2c_lcd_init>
	BUT_Init();
 2e6:	0e 94 2a 03 	call	0x654	; 0x654 <BUT_Init>
	init_pwm();
 2ea:	0e 94 54 01 	call	0x2a8	; 0x2a8 <init_pwm>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2ee:	8f e3       	ldi	r24, 0x3F	; 63
 2f0:	9c e9       	ldi	r25, 0x9C	; 156
 2f2:	01 97       	sbiw	r24, 0x01	; 1
 2f4:	f1 f7       	brne	.-4      	; 0x2f2 <main+0x20>
 2f6:	00 c0       	rjmp	.+0      	; 0x2f8 <main+0x26>
 2f8:	00 00       	nop
	_delay_ms(10);
	//---------------------------------------------------------------------------------------
	asm("sei");
 2fa:	78 94       	sei
 2fc:	cf e3       	ldi	r28, 0x3F	; 63
 2fe:	dc e9       	ldi	r29, 0x9C	; 156
 300:	21 97       	sbiw	r28, 0x01	; 1
 302:	f1 f7       	brne	.-4      	; 0x300 <main+0x2e>
 304:	00 c0       	rjmp	.+0      	; 0x306 <main+0x34>
 306:	00 00       	nop
	switch (chanel)
	{
		case pwm_1 :
		{
			//---------------------------------------------------------------------------------------
			OCR1A=val ;
 308:	80 e2       	ldi	r24, 0x20	; 32
 30a:	93 e0       	ldi	r25, 0x03	; 3
 30c:	9b bd       	out	0x2b, r25	; 43
 30e:	8a bd       	out	0x2a, r24	; 42
		};
		break;
		case pwm_2 :
		{
			//---------------------------------------------------------------------------------------
			OCR1B=val;
 310:	89 e1       	ldi	r24, 0x19	; 25
 312:	90 e0       	ldi	r25, 0x00	; 0
 314:	99 bd       	out	0x29, r25	; 41
 316:	88 bd       	out	0x28, r24	; 40
		};
		break;
		case pwm_3 :
		{
			//---------------------------------------------------------------------------------------
			OCR1C=val ;
 318:	8c e1       	ldi	r24, 0x1C	; 28
 31a:	92 e0       	ldi	r25, 0x02	; 2
 31c:	90 93 79 00 	sts	0x0079, r25
 320:	80 93 78 00 	sts	0x0078, r24
//  		uart_1_write (cnt);
 		_delay_ms(10);
		 set_pwm(pwm_1, 800);
		 set_pwm(pwm_2, 25);
		 set_pwm(pwm_3, 540);
 		cnt++;
 324:	81 e0       	ldi	r24, 0x01	; 1
 326:	90 e0       	ldi	r25, 0x00	; 0
	switch (chanel)
	{
		case pwm_1 :
		{
			//---------------------------------------------------------------------------------------
			OCR1A=val ;
 328:	60 e2       	ldi	r22, 0x20	; 32
 32a:	73 e0       	ldi	r23, 0x03	; 3
		};
		break;
		case pwm_2 :
		{
			//---------------------------------------------------------------------------------------
			OCR1B=val;
 32c:	49 e1       	ldi	r20, 0x19	; 25
 32e:	50 e0       	ldi	r21, 0x00	; 0
		};
		break;
		case pwm_3 :
		{
			//---------------------------------------------------------------------------------------
			OCR1C=val ;
 330:	e8 e7       	ldi	r30, 0x78	; 120
 332:	f0 e0       	ldi	r31, 0x00	; 0
 334:	2c e1       	ldi	r18, 0x1C	; 28
 336:	32 e0       	ldi	r19, 0x02	; 2
		 if (cnt>1023)
		 {
			 cnt=1;
 338:	b1 e0       	ldi	r27, 0x01	; 1
 33a:	a0 e0       	ldi	r26, 0x00	; 0
 33c:	02 c0       	rjmp	.+4      	; 0x342 <main+0x70>
 33e:	8b 2f       	mov	r24, r27
 340:	9a 2f       	mov	r25, r26
 342:	cf e3       	ldi	r28, 0x3F	; 63
 344:	dc e9       	ldi	r29, 0x9C	; 156
 346:	21 97       	sbiw	r28, 0x01	; 1
 348:	f1 f7       	brne	.-4      	; 0x346 <main+0x74>
 34a:	00 c0       	rjmp	.+0      	; 0x34c <main+0x7a>
 34c:	00 00       	nop
	switch (chanel)
	{
		case pwm_1 :
		{
			//---------------------------------------------------------------------------------------
			OCR1A=val ;
 34e:	7b bd       	out	0x2b, r23	; 43
 350:	6a bd       	out	0x2a, r22	; 42
		};
		break;
		case pwm_2 :
		{
			//---------------------------------------------------------------------------------------
			OCR1B=val;
 352:	59 bd       	out	0x29, r21	; 41
 354:	48 bd       	out	0x28, r20	; 40
		};
		break;
		case pwm_3 :
		{
			//---------------------------------------------------------------------------------------
			OCR1C=val ;
 356:	31 83       	std	Z+1, r19	; 0x01
 358:	20 83       	st	Z, r18
//  		uart_1_write (cnt);
 		_delay_ms(10);
		 set_pwm(pwm_1, 800);
		 set_pwm(pwm_2, 25);
		 set_pwm(pwm_3, 540);
 		cnt++;
 35a:	01 96       	adiw	r24, 0x01	; 1
		 if (cnt>1023)
 35c:	81 15       	cp	r24, r1
 35e:	d4 e0       	ldi	r29, 0x04	; 4
 360:	9d 07       	cpc	r25, r29
 362:	68 f7       	brcc	.-38     	; 0x33e <main+0x6c>
 364:	ee cf       	rjmp	.-36     	; 0x342 <main+0x70>

00000366 <i2c_init>:
*   Parameters :    ÌÂÚ
*   Purpose :       »ÌËˆË‡ÎËÁ‡ˆËˇ i2c
****************************************************************************/
void i2c_init(void)
{
	(PORT_I2C&=~(1<<SDA));
 366:	90 98       	cbi	0x12, 0	; 18
	(PORT_I2C&=~(1<<SCL));
 368:	91 98       	cbi	0x12, 1	; 18
	(DDR_I2C&=~(1<<SDA));
 36a:	88 98       	cbi	0x11, 0	; 17
	(DDR_I2C&=~(1<<SCL));
 36c:	89 98       	cbi	0x11, 1	; 17
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 36e:	85 e0       	ldi	r24, 0x05	; 5
 370:	8a 95       	dec	r24
 372:	f1 f7       	brne	.-4      	; 0x370 <i2c_init+0xa>
 374:	00 00       	nop
 376:	08 95       	ret

00000378 <i2c_start>:
*   Parameters :    ÌÂÚ
*   Purpose :       —Ú‡Ú i2c
****************************************************************************/
void i2c_start(void)         
{ 
	(DDR_I2C|=(1<<SDA)); _delay_us(pause);
 378:	88 9a       	sbi	0x11, 0	; 17
 37a:	85 e0       	ldi	r24, 0x05	; 5
 37c:	8a 95       	dec	r24
 37e:	f1 f7       	brne	.-4      	; 0x37c <i2c_start+0x4>
 380:	00 00       	nop
	(DDR_I2C|=(1<<SCL)); _delay_us(pause); 
 382:	89 9a       	sbi	0x11, 1	; 17
 384:	85 e0       	ldi	r24, 0x05	; 5
 386:	8a 95       	dec	r24
 388:	f1 f7       	brne	.-4      	; 0x386 <i2c_start+0xe>
 38a:	00 00       	nop
 38c:	08 95       	ret

0000038e <i2c_write>:
*   Returns :       ÌÂÚ
*   Parameters :    ƒ‡ÌÌ˚˝ Ì‡ ÓÚÔ‡‚ÍÛ
*   Purpose :       œÂÂ‰‡˜‡ 1„Ó ·‡ÈÚ‡ ÔÓ i2c
****************************************************************************/
void i2c_write(unsigned char byt)  
{ 
 38e:	27 e0       	ldi	r18, 0x07	; 7
 390:	30 e0       	ldi	r19, 0x00	; 0
    unsigned char k;                       
    for (k = 0; k < 8; k++)    
    { 
		(DDR_I2C|=(1<<SCL));
        if(0x01 & (byt >> (7 - k)))
 392:	90 e0       	ldi	r25, 0x00	; 0
void i2c_write(unsigned char byt)  
{ 
    unsigned char k;                       
    for (k = 0; k < 8; k++)    
    { 
		(DDR_I2C|=(1<<SCL));
 394:	89 9a       	sbi	0x11, 1	; 17
        if(0x01 & (byt >> (7 - k)))
 396:	ac 01       	movw	r20, r24
 398:	02 2e       	mov	r0, r18
 39a:	02 c0       	rjmp	.+4      	; 0x3a0 <i2c_write+0x12>
 39c:	55 95       	asr	r21
 39e:	47 95       	ror	r20
 3a0:	0a 94       	dec	r0
 3a2:	e2 f7       	brpl	.-8      	; 0x39c <i2c_write+0xe>
 3a4:	40 ff       	sbrs	r20, 0
 3a6:	02 c0       	rjmp	.+4      	; 0x3ac <i2c_write+0x1e>
		{
			(DDR_I2C&=~(1<<SDA));
 3a8:	88 98       	cbi	0x11, 0	; 17
 3aa:	01 c0       	rjmp	.+2      	; 0x3ae <i2c_write+0x20>
		}else
		{
			(DDR_I2C|=(1<<SDA));
 3ac:	88 9a       	sbi	0x11, 0	; 17
 3ae:	45 e0       	ldi	r20, 0x05	; 5
 3b0:	4a 95       	dec	r20
 3b2:	f1 f7       	brne	.-4      	; 0x3b0 <i2c_write+0x22>
 3b4:	00 00       	nop
		};
	    _delay_us(pause);   
        (DDR_I2C&=~(1<<SCL));
 3b6:	89 98       	cbi	0x11, 1	; 17
 3b8:	45 e0       	ldi	r20, 0x05	; 5
 3ba:	4a 95       	dec	r20
 3bc:	f1 f7       	brne	.-4      	; 0x3ba <i2c_write+0x2c>
 3be:	00 00       	nop
 3c0:	21 50       	subi	r18, 0x01	; 1
 3c2:	31 09       	sbc	r19, r1
 3c4:	38 f7       	brcc	.-50     	; 0x394 <i2c_write+0x6>
		_delay_us(pause);             
    };
	(DDR_I2C&=~(1<<SDA));
 3c6:	88 98       	cbi	0x11, 0	; 17
	(DDR_I2C|=(1<<SCL));
 3c8:	89 9a       	sbi	0x11, 1	; 17
 3ca:	85 e0       	ldi	r24, 0x05	; 5
 3cc:	8a 95       	dec	r24
 3ce:	f1 f7       	brne	.-4      	; 0x3cc <i2c_write+0x3e>
 3d0:	00 00       	nop
	_delay_us(pause);
	(DDR_I2C&=~(1<<SCL));
 3d2:	89 98       	cbi	0x11, 1	; 17
 3d4:	45 e0       	ldi	r20, 0x05	; 5
 3d6:	4a 95       	dec	r20
 3d8:	f1 f7       	brne	.-4      	; 0x3d6 <i2c_write+0x48>
 3da:	00 00       	nop
	_delay_us(pause);
	(DDR_I2C|=(1<<SCL));
 3dc:	89 9a       	sbi	0x11, 1	; 17
 3de:	08 95       	ret

000003e0 <i2c_stop>:
*   Parameters :    ÌÂÚ
*   Purpose :       —ÚÓÔ i2c
****************************************************************************/
void i2c_stop(void)            
{ 
    (DDR_I2C|=(1<<SDA)); _delay_us(pause);   
 3e0:	88 9a       	sbi	0x11, 0	; 17
 3e2:	85 e0       	ldi	r24, 0x05	; 5
 3e4:	8a 95       	dec	r24
 3e6:	f1 f7       	brne	.-4      	; 0x3e4 <i2c_stop+0x4>
 3e8:	00 00       	nop
    (DDR_I2C&=~(1<<SCL)); _delay_us(pause);           
 3ea:	89 98       	cbi	0x11, 1	; 17
 3ec:	85 e0       	ldi	r24, 0x05	; 5
 3ee:	8a 95       	dec	r24
 3f0:	f1 f7       	brne	.-4      	; 0x3ee <i2c_stop+0xe>
 3f2:	00 00       	nop
    (DDR_I2C&=~(1<<SDA)); _delay_us(pause);                                 
 3f4:	88 98       	cbi	0x11, 0	; 17
 3f6:	85 e0       	ldi	r24, 0x05	; 5
 3f8:	8a 95       	dec	r24
 3fa:	f1 f7       	brne	.-4      	; 0x3f8 <i2c_stop+0x18>
 3fc:	00 00       	nop
 3fe:	08 95       	ret

00000400 <i2c_acknowledge>:
    return (check);      
};

void i2c_acknowledge(void)
{
	(DDR_I2C&=~(1<<SDA));
 400:	88 98       	cbi	0x11, 0	; 17
	//delayMicroseconds(1);
	(DDR_I2C|=(1<<SCL));
 402:	89 9a       	sbi	0x11, 1	; 17
 404:	85 e0       	ldi	r24, 0x05	; 5
 406:	8a 95       	dec	r24
 408:	f1 f7       	brne	.-4      	; 0x406 <i2c_acknowledge+0x6>
 40a:	00 00       	nop
	_delay_us(pause);
	(DDR_I2C&=~(1<<SCL));
 40c:	89 98       	cbi	0x11, 1	; 17
 40e:	08 95       	ret

00000410 <PCF8574_Write>:

#include "i2c_lcd.h"

//****************************************************************************************
void PCF8574_Write(unsigned char data)
{
 410:	cf 93       	push	r28
 412:	c8 2f       	mov	r28, r24
	i2c_start();              //         |-[S]-|  ;Start Condition
 414:	0e 94 bc 01 	call	0x378	; 0x378 <i2c_start>
	i2c_write(PCF8574_ADDR | I2C_WRITE);    //         |---Slave address (PCF8574)--[A2=0,A1=0,A0=0]---|   +    |-R/W-|
 418:	8e e4       	ldi	r24, 0x4E	; 78
 41a:	0e 94 c7 01 	call	0x38e	; 0x38e <i2c_write>
	i2c_acknowledge();        //         |-[A]-|  ;Active LOW
 41e:	0e 94 00 02 	call	0x400	; 0x400 <i2c_acknowledge>
	i2c_write(data);          //         |-------------------data to port-----------------------|
 422:	8c 2f       	mov	r24, r28
 424:	0e 94 c7 01 	call	0x38e	; 0x38e <i2c_write>
	i2c_acknowledge();        //         |-[A]-|  ;Active LOW
 428:	0e 94 00 02 	call	0x400	; 0x400 <i2c_acknowledge>
	i2c_stop();               //         |-[P]-|  ;Stop Condition
 42c:	0e 94 f0 01 	call	0x3e0	; 0x3e0 <i2c_stop>
};
 430:	cf 91       	pop	r28
 432:	08 95       	ret

00000434 <send_i2c_lcd_byte>:
//***************************************************************************************
//Procedure sending LCD byte
//Input: Byte, Kommand/Symbol data
//***************************************************************************************
void send_i2c_lcd_byte(unsigned char lcd_data, unsigned char rs_status ) //bool lcd_command,
{
 434:	df 92       	push	r13
 436:	ef 92       	push	r14
 438:	ff 92       	push	r15
 43a:	0f 93       	push	r16
 43c:	1f 93       	push	r17
 43e:	cf 93       	push	r28
 440:	df 93       	push	r29
	//lcd_data=0x08;
	//---------------------------------------------------------------------------------------
	rs_status=rs_status*2;
 442:	d6 2e       	mov	r13, r22
 444:	dd 0c       	add	r13, r13
	PCF8574_Write(rs_status|E_L|((lcd_data<<1)&0xE0)|((lcd_data>>3)&0x10));
 446:	e8 2e       	mov	r14, r24
 448:	f1 2c       	mov	r15, r1
 44a:	e7 01       	movw	r28, r14
 44c:	cc 0f       	add	r28, r28
 44e:	dd 1f       	adc	r29, r29
 450:	18 2f       	mov	r17, r24
 452:	16 95       	lsr	r17
 454:	16 95       	lsr	r17
 456:	16 95       	lsr	r17
 458:	d1 2f       	mov	r29, r17
 45a:	d0 71       	andi	r29, 0x10	; 16
 45c:	dd 29       	or	r29, r13
 45e:	8c 2f       	mov	r24, r28
 460:	80 7e       	andi	r24, 0xE0	; 224
 462:	d8 2b       	or	r29, r24
 464:	8d 2f       	mov	r24, r29
 466:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 46a:	85 e3       	ldi	r24, 0x35	; 53
 46c:	8a 95       	dec	r24
 46e:	f1 f7       	brne	.-4      	; 0x46c <send_i2c_lcd_byte+0x38>
 470:	00 00       	nop
	_delay_us(10);
	PCF8574_Write(rs_status|E_H|((lcd_data<<1)&0xE0)|((lcd_data>>3)&0x10));
 472:	81 2f       	mov	r24, r17
 474:	80 71       	andi	r24, 0x10	; 16
 476:	8d 29       	or	r24, r13
 478:	88 60       	ori	r24, 0x08	; 8
 47a:	9c 2f       	mov	r25, r28
 47c:	90 7e       	andi	r25, 0xE0	; 224
 47e:	89 2b       	or	r24, r25
 480:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 484:	95 e3       	ldi	r25, 0x35	; 53
 486:	9a 95       	dec	r25
 488:	f1 f7       	brne	.-4      	; 0x486 <send_i2c_lcd_byte+0x52>
 48a:	00 00       	nop
	_delay_us(10);
	PCF8574_Write(rs_status|E_L|((lcd_data<<1)&0xE0)|((lcd_data>>3)&0x10));
 48c:	8d 2f       	mov	r24, r29
 48e:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 492:	85 e3       	ldi	r24, 0x35	; 53
 494:	8a 95       	dec	r24
 496:	f1 f7       	brne	.-4      	; 0x494 <send_i2c_lcd_byte+0x60>
 498:	00 00       	nop
	_delay_us(10);
	PCF8574_Write(rs_status|E_L|((lcd_data<<5)&0xE0)|((lcd_data<<1)&0x10));
 49a:	87 01       	movw	r16, r14
 49c:	00 0f       	add	r16, r16
 49e:	11 1f       	adc	r17, r17
 4a0:	02 95       	swap	r16
 4a2:	12 95       	swap	r17
 4a4:	10 7f       	andi	r17, 0xF0	; 240
 4a6:	10 27       	eor	r17, r16
 4a8:	00 7f       	andi	r16, 0xF0	; 240
 4aa:	10 27       	eor	r17, r16
 4ac:	dd 2d       	mov	r29, r13
 4ae:	d0 2b       	or	r29, r16
 4b0:	8c 2f       	mov	r24, r28
 4b2:	80 71       	andi	r24, 0x10	; 16
 4b4:	d8 2b       	or	r29, r24
 4b6:	8d 2f       	mov	r24, r29
 4b8:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 4bc:	95 e3       	ldi	r25, 0x35	; 53
 4be:	9a 95       	dec	r25
 4c0:	f1 f7       	brne	.-4      	; 0x4be <send_i2c_lcd_byte+0x8a>
 4c2:	00 00       	nop
	_delay_us(10);
	PCF8574_Write(rs_status|E_H|((lcd_data<<5)&0xE0)|((lcd_data<<1)&0x10));
 4c4:	8d 2d       	mov	r24, r13
 4c6:	88 60       	ori	r24, 0x08	; 8
 4c8:	08 2b       	or	r16, r24
 4ca:	8c 2f       	mov	r24, r28
 4cc:	80 71       	andi	r24, 0x10	; 16
 4ce:	80 2b       	or	r24, r16
 4d0:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 4d4:	85 e3       	ldi	r24, 0x35	; 53
 4d6:	8a 95       	dec	r24
 4d8:	f1 f7       	brne	.-4      	; 0x4d6 <send_i2c_lcd_byte+0xa2>
 4da:	00 00       	nop
	_delay_us(10);
	PCF8574_Write(rs_status|E_L|((lcd_data<<5)&0xE0)|((lcd_data<<1)&0x10));
 4dc:	8d 2f       	mov	r24, r29
 4de:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 4e2:	87 ec       	ldi	r24, 0xC7	; 199
 4e4:	90 e0       	ldi	r25, 0x00	; 0
 4e6:	01 97       	sbiw	r24, 0x01	; 1
 4e8:	f1 f7       	brne	.-4      	; 0x4e6 <send_i2c_lcd_byte+0xb2>
 4ea:	00 c0       	rjmp	.+0      	; 0x4ec <send_i2c_lcd_byte+0xb8>
 4ec:	00 00       	nop

	
	
	
	
};
 4ee:	df 91       	pop	r29
 4f0:	cf 91       	pop	r28
 4f2:	1f 91       	pop	r17
 4f4:	0f 91       	pop	r16
 4f6:	ff 90       	pop	r15
 4f8:	ef 90       	pop	r14
 4fa:	df 90       	pop	r13
 4fc:	08 95       	ret

000004fe <i2c_lcd_init>:
void i2c_lcd_init(void)
{
	//---------------------------------------------------------------------------------------
	//init i2c
	//---------------------------------------------------------------------------------------
	i2c_init();
 4fe:	0e 94 b3 01 	call	0x366	; 0x366 <i2c_init>
	//---------------------------------------------------------------------------------------
	PCF8574_Write(0x00);//E = 0 RS= 0 R/W = 0
 502:	80 e0       	ldi	r24, 0x00	; 0
 504:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 508:	8f e9       	ldi	r24, 0x9F	; 159
 50a:	9f e0       	ldi	r25, 0x0F	; 15
 50c:	01 97       	sbiw	r24, 0x01	; 1
 50e:	f1 f7       	brne	.-4      	; 0x50c <i2c_lcd_init+0xe>
 510:	00 c0       	rjmp	.+0      	; 0x512 <i2c_lcd_init+0x14>
 512:	00 00       	nop
	_delay_ms(1);
	//---------------------------------------------------------------------------------------
	//Function Set 3 ????? ?????? D4-D7 ????????????? bus
	PCF8574_Write(0x60);      //1    0x20 + 0x03
 514:	80 e6       	ldi	r24, 0x60	; 96
 516:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 51a:	8f e9       	ldi	r24, 0x9F	; 159
 51c:	9f e0       	ldi	r25, 0x0F	; 15
 51e:	01 97       	sbiw	r24, 0x01	; 1
 520:	f1 f7       	brne	.-4      	; 0x51e <i2c_lcd_init+0x20>
 522:	00 c0       	rjmp	.+0      	; 0x524 <i2c_lcd_init+0x26>
 524:	00 00       	nop
	_delay_ms(1);
	PCF8574_Write(0x40);
 526:	80 e4       	ldi	r24, 0x40	; 64
 528:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 52c:	8f e9       	ldi	r24, 0x9F	; 159
 52e:	9f e0       	ldi	r25, 0x0F	; 15
 530:	01 97       	sbiw	r24, 0x01	; 1
 532:	f1 f7       	brne	.-4      	; 0x530 <i2c_lcd_init+0x32>
 534:	00 c0       	rjmp	.+0      	; 0x536 <i2c_lcd_init+0x38>
 536:	00 00       	nop
	_delay_ms(1);
	PCF8574_Write(E_H|0x40);     //2
 538:	88 e4       	ldi	r24, 0x48	; 72
 53a:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 53e:	8f e9       	ldi	r24, 0x9F	; 159
 540:	9f e0       	ldi	r25, 0x0F	; 15
 542:	01 97       	sbiw	r24, 0x01	; 1
 544:	f1 f7       	brne	.-4      	; 0x542 <i2c_lcd_init+0x44>
 546:	00 c0       	rjmp	.+0      	; 0x548 <i2c_lcd_init+0x4a>
 548:	00 00       	nop
	_delay_ms(1);
	PCF8574_Write(E_L|0x40);
 54a:	80 e4       	ldi	r24, 0x40	; 64
 54c:	0e 94 08 02 	call	0x410	; 0x410 <PCF8574_Write>
 550:	8f e9       	ldi	r24, 0x9F	; 159
 552:	9f e0       	ldi	r25, 0x0F	; 15
 554:	01 97       	sbiw	r24, 0x01	; 1
 556:	f1 f7       	brne	.-4      	; 0x554 <i2c_lcd_init+0x56>
 558:	00 c0       	rjmp	.+0      	; 0x55a <i2c_lcd_init+0x5c>
 55a:	00 00       	nop
	_delay_ms(1);
	//---------------------------------------------------------------------------------------
	send_i2c_lcd_byte(0x28,lcd_kom);			//2 lines, 5*8 pixels, 8bit data
 55c:	60 e0       	ldi	r22, 0x00	; 0
 55e:	88 e2       	ldi	r24, 0x28	; 40
 560:	0e 94 1a 02 	call	0x434	; 0x434 <send_i2c_lcd_byte>
	send_i2c_lcd_byte(0x0C,lcd_kom);			//screen enable,
 564:	60 e0       	ldi	r22, 0x00	; 0
 566:	8c e0       	ldi	r24, 0x0C	; 12
 568:	0e 94 1a 02 	call	0x434	; 0x434 <send_i2c_lcd_byte>
	send_i2c_lcd_byte(0x06,lcd_kom);			//auto shift left enable
 56c:	60 e0       	ldi	r22, 0x00	; 0
 56e:	86 e0       	ldi	r24, 0x06	; 6
 570:	0e 94 1a 02 	call	0x434	; 0x434 <send_i2c_lcd_byte>
	send_i2c_lcd_byte(0x01,lcd_kom);			//0x01 clear screen
 574:	60 e0       	ldi	r22, 0x00	; 0
 576:	81 e0       	ldi	r24, 0x01	; 1
 578:	0e 94 1a 02 	call	0x434	; 0x434 <send_i2c_lcd_byte>
 57c:	9f ef       	ldi	r25, 0xFF	; 255
 57e:	29 ef       	ldi	r18, 0xF9	; 249
 580:	80 e0       	ldi	r24, 0x00	; 0
 582:	91 50       	subi	r25, 0x01	; 1
 584:	20 40       	sbci	r18, 0x00	; 0
 586:	80 40       	sbci	r24, 0x00	; 0
 588:	e1 f7       	brne	.-8      	; 0x582 <i2c_lcd_init+0x84>
 58a:	00 c0       	rjmp	.+0      	; 0x58c <i2c_lcd_init+0x8e>
 58c:	00 00       	nop
 58e:	08 95       	ret

00000590 <__vector_18>:

#include "rs485_0.h"

//****************************************************************************************
ISR(USART0_RX_vect)
{
 590:	1f 92       	push	r1
 592:	0f 92       	push	r0
 594:	0f b6       	in	r0, 0x3f	; 63
 596:	0f 92       	push	r0
 598:	11 24       	eor	r1, r1
 59a:	2f 93       	push	r18
 59c:	8f 93       	push	r24
 59e:	9f 93       	push	r25
 5a0:	ef 93       	push	r30
 5a2:	ff 93       	push	r31
	uint8_t byte;
	uint8_t wr = (uart_0_rxwr+1) & UART_BUFEND_0_;
 5a4:	e0 91 38 01 	lds	r30, 0x0138
 5a8:	81 e0       	ldi	r24, 0x01	; 1
 5aa:	8e 0f       	add	r24, r30
 5ac:	8f 70       	andi	r24, 0x0F	; 15
	byte = UDR0;
 5ae:	2c b1       	in	r18, 0x0c	; 12
	if(wr != uart_0_rxrd)
 5b0:	90 91 39 01 	lds	r25, 0x0139
 5b4:	89 17       	cp	r24, r25
 5b6:	31 f0       	breq	.+12     	; 0x5c4 <__vector_18+0x34>
	{
		uart_0_rx[uart_0_rxwr] = byte;
 5b8:	f0 e0       	ldi	r31, 0x00	; 0
 5ba:	e9 5d       	subi	r30, 0xD9	; 217
 5bc:	fe 4f       	sbci	r31, 0xFE	; 254
 5be:	20 83       	st	Z, r18
		uart_0_rxwr = wr;
 5c0:	80 93 38 01 	sts	0x0138, r24
	};
};
 5c4:	ff 91       	pop	r31
 5c6:	ef 91       	pop	r30
 5c8:	9f 91       	pop	r25
 5ca:	8f 91       	pop	r24
 5cc:	2f 91       	pop	r18
 5ce:	0f 90       	pop	r0
 5d0:	0f be       	out	0x3f, r0	; 63
 5d2:	0f 90       	pop	r0
 5d4:	1f 90       	pop	r1
 5d6:	18 95       	reti

000005d8 <__vector_19>:
//****************************************************************************************
ISR(USART0_UDRE_vect)
{
 5d8:	1f 92       	push	r1
 5da:	0f 92       	push	r0
 5dc:	0f b6       	in	r0, 0x3f	; 63
 5de:	0f 92       	push	r0
 5e0:	11 24       	eor	r1, r1
 5e2:	8f 93       	push	r24
 5e4:	9f 93       	push	r25
 5e6:	ef 93       	push	r30
 5e8:	ff 93       	push	r31
	uint8_t rd = uart_0_txrd;
 5ea:	80 91 37 01 	lds	r24, 0x0137
	if(rd != uart_0_txwr)
 5ee:	90 91 26 01 	lds	r25, 0x0126
 5f2:	89 17       	cp	r24, r25
 5f4:	59 f0       	breq	.+22     	; 0x60c <__vector_19+0x34>
	{
		UDR0 = uart_0_tx[rd];
 5f6:	e8 2f       	mov	r30, r24
 5f8:	f0 e0       	ldi	r31, 0x00	; 0
 5fa:	e6 5c       	subi	r30, 0xC6	; 198
 5fc:	fe 4f       	sbci	r31, 0xFE	; 254
 5fe:	90 81       	ld	r25, Z
 600:	9c b9       	out	0x0c, r25	; 12
		uart_0_txrd = (rd+1) & UART_BUFEND_0_;
 602:	8f 5f       	subi	r24, 0xFF	; 255
 604:	8f 70       	andi	r24, 0x0F	; 15
 606:	80 93 37 01 	sts	0x0137, r24
		return;
 60a:	08 c0       	rjmp	.+16     	; 0x61c <__vector_19+0x44>
	}else
	{

	};
	UCSR0B &= ~(1<<UDRIE0);
 60c:	55 98       	cbi	0x0a, 5	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 60e:	87 ee       	ldi	r24, 0xE7	; 231
 610:	93 e0       	ldi	r25, 0x03	; 3
 612:	01 97       	sbiw	r24, 0x01	; 1
 614:	f1 f7       	brne	.-4      	; 0x612 <__vector_19+0x3a>
 616:	00 c0       	rjmp	.+0      	; 0x618 <__vector_19+0x40>
 618:	00 00       	nop
	_delay_us(250);
	TXD_DISABLE
 61a:	1a 98       	cbi	0x03, 2	; 3
};
 61c:	ff 91       	pop	r31
 61e:	ef 91       	pop	r30
 620:	9f 91       	pop	r25
 622:	8f 91       	pop	r24
 624:	0f 90       	pop	r0
 626:	0f be       	out	0x3f, r0	; 63
 628:	0f 90       	pop	r0
 62a:	1f 90       	pop	r1
 62c:	18 95       	reti

0000062e <__vector_20>:
//****************************************************************************************
ISR(USART0_TX_vect)
{
 62e:	1f 92       	push	r1
 630:	0f 92       	push	r0
 632:	0f b6       	in	r0, 0x3f	; 63
 634:	0f 92       	push	r0
 636:	11 24       	eor	r1, r1
	//TXD_DISABLE
};
 638:	0f 90       	pop	r0
 63a:	0f be       	out	0x3f, r0	; 63
 63c:	0f 90       	pop	r0
 63e:	1f 90       	pop	r1
 640:	18 95       	reti

00000642 <rs485_0_init>:
	};
};
//****************************************************************************************
void rs485_0_init()
{
	(PORT_TXDE&=~(1<<TXDE));
 642:	1a 98       	cbi	0x03, 2	; 3
	(DDR_TXDE|=(1<<TXDE));
 644:	12 9a       	sbi	0x02, 2	; 2
	//UBRR0L = (F_CPU+UART_RATE/8)/(UART_RATE/16)-1;
	//UBRR0H = ((F_CPU+UART_RATE/8)/(UART_RATE/16)-1)>>8;
	UBRR0L = F_CPU/UART_BAUD_RATE_0_/16-1;
 646:	89 e1       	ldi	r24, 0x19	; 25
 648:	89 b9       	out	0x09, r24	; 9
	UBRR0H = (F_CPU/UART_BAUD_RATE_0_/16-1)>>8;
 64a:	10 92 90 00 	sts	0x0090, r1
	UCSR0B = (1<<RXCIE0)|(1<<RXEN0)|(1<<TXEN0);
 64e:	88 e9       	ldi	r24, 0x98	; 152
 650:	8a b9       	out	0x0a, r24	; 10
 652:	08 95       	ret

00000654 <BUT_Init>:
*   Purpose :       –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏—è –ø–æ—Ä—Ç–æ–≤ –≤–≤–æ–¥–∞/–≤—ã–≤–æ–¥–∞
*                   –≤—ã–∑—ã–≤–∞–µ—Ç—Å—è –æ–±—ã—á–Ω–æ –≤ –Ω–∞—á–∞–ª–µ main`a
****************************************************************************/
void BUT_Init(void)
{
	DDRX_BUTTON &= ~(MASK_BUTTON);
 654:	84 b3       	in	r24, 0x14	; 20
 656:	80 7c       	andi	r24, 0xC0	; 192
 658:	84 bb       	out	0x14, r24	; 20
	PORT_BUTTON |= MASK_BUTTON;
 65a:	85 b3       	in	r24, 0x15	; 21
 65c:	8f 63       	ori	r24, 0x3F	; 63
 65e:	85 bb       	out	0x15, r24	; 21
 660:	08 95       	ret

00000662 <BUT_Debrief>:
void BUT_Debrief(void)
{
	//---------------------------------------------------------------------------------------
	unsigned char key;
	//---------------------------------------------------------------------------------------
	if((((PIN_BUTTON)>>(OK))&1)==0)
 662:	98 9b       	sbis	0x13, 0	; 19
 664:	1a c0       	rjmp	.+52     	; 0x69a <BUT_Debrief+0x38>
	{
		key = KEY_OK;
	}else if ((((PIN_BUTTON)>>(UP))&1)==0)
 666:	99 9b       	sbis	0x13, 1	; 19
 668:	1a c0       	rjmp	.+52     	; 0x69e <BUT_Debrief+0x3c>
	{
		key = KEY_DOWN;
	}else if ((((PIN_BUTTON)>>(DOWN))&1)==0)
 66a:	9a 9b       	sbis	0x13, 2	; 19
 66c:	1a c0       	rjmp	.+52     	; 0x6a2 <BUT_Debrief+0x40>
	{
		key = KEY_UP;
	}else if ((((PIN_BUTTON)>>(RIGHT))&1)==0)
 66e:	9b 9b       	sbis	0x13, 3	; 19
 670:	1a c0       	rjmp	.+52     	; 0x6a6 <BUT_Debrief+0x44>
	{
		key = KEY_RIGHT;
	}
	else if ((((PIN_BUTTON)>>(LEFT))&1)==0)
 672:	9c 9b       	sbis	0x13, 4	; 19
 674:	1a c0       	rjmp	.+52     	; 0x6aa <BUT_Debrief+0x48>
	{
		key = KEY_LEFT;
	}
	else if ((((PIN_BUTTON)>>(KEY_ESC))&1)==0)
 676:	9e 9b       	sbis	0x13, 6	; 19
 678:	1a c0       	rjmp	.+52     	; 0x6ae <BUT_Debrief+0x4c>
 67a:	0c c0       	rjmp	.+24     	; 0x694 <BUT_Debrief+0x32>
	{
		//–∏ –µ—Å–ª–∏ –∫–Ω–æ–ø–∫–∞ —É–¥–µ—Ä–∂–∏–≤–∞–µ—Ç—Å—è –¥–æ–ª–≥–æ
		//–∑–∞–ø–∏—Å–∞—Ç—å –µ–µ –Ω–æ–º–µ—Ä –≤ –±—É—Ñ–µ—Ä
		if (comp == THRESHOLD)
		{
			comp = THRESHOLD+10;
 67c:	8f e0       	ldi	r24, 0x0F	; 15
 67e:	80 93 24 01 	sts	0x0124, r24
			pressedKey = key;
 682:	90 93 25 01 	sts	0x0125, r25
			return;
 686:	08 95       	ret
		}
		else if (comp < (THRESHOLD+5))
 688:	8a 30       	cpi	r24, 0x0A	; 10
 68a:	b8 f4       	brcc	.+46     	; 0x6ba <BUT_Debrief+0x58>
		{
			comp++;
 68c:	8f 5f       	subi	r24, 0xFF	; 255
 68e:	80 93 24 01 	sts	0x0124, r24
 692:	08 95       	ret
		};
	}
	else
	{
		comp=0;
 694:	10 92 24 01 	sts	0x0124, r1
 698:	08 95       	ret
	//---------------------------------------------------------------------------------------
	unsigned char key;
	//---------------------------------------------------------------------------------------
	if((((PIN_BUTTON)>>(OK))&1)==0)
	{
		key = KEY_OK;
 69a:	91 e0       	ldi	r25, 0x01	; 1
 69c:	09 c0       	rjmp	.+18     	; 0x6b0 <BUT_Debrief+0x4e>
	}else if ((((PIN_BUTTON)>>(UP))&1)==0)
	{
		key = KEY_DOWN;
 69e:	93 e0       	ldi	r25, 0x03	; 3
 6a0:	07 c0       	rjmp	.+14     	; 0x6b0 <BUT_Debrief+0x4e>
	}else if ((((PIN_BUTTON)>>(DOWN))&1)==0)
	{
		key = KEY_UP;
 6a2:	92 e0       	ldi	r25, 0x02	; 2
 6a4:	05 c0       	rjmp	.+10     	; 0x6b0 <BUT_Debrief+0x4e>
	}else if ((((PIN_BUTTON)>>(RIGHT))&1)==0)
	{
		key = KEY_RIGHT;
 6a6:	94 e0       	ldi	r25, 0x04	; 4
 6a8:	03 c0       	rjmp	.+6      	; 0x6b0 <BUT_Debrief+0x4e>
	}
	else if ((((PIN_BUTTON)>>(LEFT))&1)==0)
	{
		key = KEY_LEFT;
 6aa:	95 e0       	ldi	r25, 0x05	; 5
 6ac:	01 c0       	rjmp	.+2      	; 0x6b0 <BUT_Debrief+0x4e>
	}
	else if ((((PIN_BUTTON)>>(KEY_ESC))&1)==0)
	{
		key = KEY_ESC;
 6ae:	96 e0       	ldi	r25, 0x06	; 6
	//–µ—Å–ª–∏ –≤–æ –≤—Ä–µ–º–µ–Ω–Ω–æ–π –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π —á—Ç–æ-—Ç–æ –µ—Å—Ç—å
	if (key!=0)
	{
		//–∏ –µ—Å–ª–∏ –∫–Ω–æ–ø–∫–∞ —É–¥–µ—Ä–∂–∏–≤–∞–µ—Ç—Å—è –¥–æ–ª–≥–æ
		//–∑–∞–ø–∏—Å–∞—Ç—å –µ–µ –Ω–æ–º–µ—Ä –≤ –±—É—Ñ–µ—Ä
		if (comp == THRESHOLD)
 6b0:	80 91 24 01 	lds	r24, 0x0124
 6b4:	85 30       	cpi	r24, 0x05	; 5
 6b6:	41 f7       	brne	.-48     	; 0x688 <BUT_Debrief+0x26>
 6b8:	e1 cf       	rjmp	.-62     	; 0x67c <BUT_Debrief+0x1a>
 6ba:	08 95       	ret

000006bc <_exit>:
 6bc:	f8 94       	cli

000006be <__stop_program>:
 6be:	ff cf       	rjmp	.-2      	; 0x6be <__stop_program>
