#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7f7a147204b0 .scope module, "DMATestBench" "DMATestBench" 2 15;
 .timescale -12 -12;
v0x7f7a14738380_0 .net *"_ivl_0", 31 0, L_0x7f7a14738fd0;  1 drivers
v0x7f7a14738440_0 .net *"_ivl_10", 31 0, L_0x7f79f4704290;  1 drivers
v0x7f7a147384e0_0 .net *"_ivl_12", 31 0, L_0x7f79f47043f0;  1 drivers
L_0x7f7a180500e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f7a14738570_0 .net/2u *"_ivl_14", 31 0, L_0x7f7a180500e0;  1 drivers
v0x7f7a14738620_0 .net *"_ivl_16", 31 0, L_0x7f79f4704570;  1 drivers
v0x7f7a14738710_0 .net *"_ivl_18", 31 0, L_0x7f79f4704680;  1 drivers
L_0x7f7a18050128 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a147387c0_0 .net *"_ivl_21", 23 0, L_0x7f7a18050128;  1 drivers
L_0x7f7a18050170 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f7a14738870_0 .net/2u *"_ivl_22", 31 0, L_0x7f7a18050170;  1 drivers
v0x7f7a14738920_0 .net *"_ivl_24", 31 0, L_0x7f79f47047e0;  1 drivers
v0x7f7a14738a30_0 .net *"_ivl_26", 31 0, L_0x7f79f4704920;  1 drivers
L_0x7f7a18050008 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a14738ae0_0 .net *"_ivl_3", 21 0, L_0x7f7a18050008;  1 drivers
v0x7f7a14738b90_0 .net *"_ivl_4", 31 0, L_0x7f79f47040f0;  1 drivers
L_0x7f7a18050050 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a14738c40_0 .net *"_ivl_7", 23 0, L_0x7f7a18050050;  1 drivers
L_0x7f7a18050098 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f7a14738cf0_0 .net/2u *"_ivl_8", 31 0, L_0x7f7a18050098;  1 drivers
v0x7f7a14738da0_0 .var "block_size", 9 0;
v0x7f7a14738e50_0 .var "burst_counter", 9 0;
v0x7f7a14738f00_0 .var "burst_size", 7 0;
v0x7f7a14739090_0 .var "busGrants", 0 0;
v0x7f7a14739120_0 .var "busIn_address_data", 31 0;
v0x7f7a147391c0_0 .var "busIn_busy", 0 0;
v0x7f7a14739260_0 .var "busIn_data_valid", 0 0;
v0x7f7a14739300_0 .var "busIn_end_transaction", 0 0;
v0x7f7a147393a0_0 .var "busIn_error", 0 0;
v0x7f7a14739440_0 .var "ciN", 7 0;
v0x7f7a14739500_0 .var "clock", 0 0;
v0x7f7a14739590_0 .net "done", 0 0, L_0x7f79f47056a0;  1 drivers
v0x7f7a14739620_0 .var "memory_start_address", 8 0;
v0x7f7a147396b0_0 .net "nb_transfers", 9 0, L_0x7f79f4704a40;  1 drivers
v0x7f7a14739740_0 .var "reset", 0 0;
v0x7f7a147397d0_0 .net "result", 31 0, L_0x7f79f4705790;  1 drivers
v0x7f7a14739860_0 .var "start", 0 0;
v0x7f7a14739910_0 .var "valueA", 31 0;
v0x7f7a147399c0_0 .var "valueB", 31 0;
L_0x7f7a14738fd0 .concat [ 10 22 0 0], v0x7f7a14738da0_0, L_0x7f7a18050008;
L_0x7f79f47040f0 .concat [ 8 24 0 0], v0x7f7a14738f00_0, L_0x7f7a18050050;
L_0x7f79f4704290 .arith/sum 32, L_0x7f79f47040f0, L_0x7f7a18050098;
L_0x7f79f47043f0 .arith/sum 32, L_0x7f7a14738fd0, L_0x7f79f4704290;
L_0x7f79f4704570 .arith/sub 32, L_0x7f79f47043f0, L_0x7f7a180500e0;
L_0x7f79f4704680 .concat [ 8 24 0 0], v0x7f7a14738f00_0, L_0x7f7a18050128;
L_0x7f79f47047e0 .arith/sum 32, L_0x7f79f4704680, L_0x7f7a18050170;
L_0x7f79f4704920 .arith/div 32, L_0x7f79f4704570, L_0x7f79f47047e0;
L_0x7f79f4704a40 .part L_0x7f79f4704920, 0, 10;
S_0x7f7a14724ee0 .scope module, "DUT" "ramDmaCi" 2 42, 3 1 0, S_0x7f7a147204b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x7f7a147236a0 .param/l "customId" 0 3 1, C4<00000000>;
L_0x7f79f4705160 .functor AND 1, L_0x7f79f4705030, L_0x7f79f4704c10, C4<1>, C4<1>;
L_0x7f79f47052f0 .functor AND 1, L_0x7f79f4705250, L_0x7f79f4705160, C4<1>, C4<1>;
L_0x7f79f47056a0 .functor AND 1, L_0x7f79f4705580, L_0x7f79f4704c10, C4<1>, C4<1>;
L_0x7f7a180501b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a147371b0_0 .net/2u *"_ivl_0", 7 0, L_0x7f7a180501b8;  1 drivers
v0x7f7a14737240_0 .net *"_ivl_10", 31 0, L_0x7f79f4704e50;  1 drivers
L_0x7f7a18050248 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a147372d0_0 .net *"_ivl_13", 9 0, L_0x7f7a18050248;  1 drivers
L_0x7f7a18050290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a14737360_0 .net/2u *"_ivl_14", 31 0, L_0x7f7a18050290;  1 drivers
v0x7f7a14737400_0 .net *"_ivl_16", 0 0, L_0x7f79f4705030;  1 drivers
v0x7f7a147374e0_0 .net *"_ivl_2", 0 0, L_0x7f79f4704b30;  1 drivers
v0x7f7a14737580_0 .net *"_ivl_21", 0 0, L_0x7f79f4705250;  1 drivers
L_0x7f7a180503b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f7a14737630_0 .net/2u *"_ivl_32", 0 0, L_0x7f7a180503b0;  1 drivers
v0x7f7a147376e0_0 .net *"_ivl_34", 0 0, L_0x7f79f4705580;  1 drivers
L_0x7f7a180503f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a147377f0_0 .net/2u *"_ivl_38", 31 0, L_0x7f7a180503f8;  1 drivers
L_0x7f7a18050200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7a147378a0_0 .net/2u *"_ivl_4", 0 0, L_0x7f7a18050200;  1 drivers
v0x7f7a14737950_0 .net *"_ivl_9", 21 0, L_0x7f79f4704d70;  1 drivers
v0x7f7a14737a00_0 .net "ciN", 7 0, v0x7f7a14739440_0;  1 drivers
v0x7f7a14737ab0_0 .net "clock", 0 0, v0x7f7a14739500_0;  1 drivers
v0x7f7a14737b40_0 .net "done", 0 0, L_0x7f79f47056a0;  alias, 1 drivers
v0x7f7a14737be0_0 .net "enWR", 0 0, L_0x7f79f4705160;  1 drivers
v0x7f7a14737c80_0 .var "read_done", 0 0;
v0x7f7a14737e10_0 .net "reset", 0 0, v0x7f7a14739740_0;  1 drivers
v0x7f7a14737ea0_0 .net "result", 31 0, L_0x7f79f4705790;  alias, 1 drivers
v0x7f7a14737f50_0 .net "resultSRAM", 31 0, v0x7f7a14736d20_0;  1 drivers
v0x7f7a14738010_0 .net "s_isMyCi", 0 0, L_0x7f79f4704c10;  1 drivers
v0x7f7a147380a0_0 .net "start", 0 0, v0x7f7a14739860_0;  1 drivers
v0x7f7a14738130_0 .net "valueA", 31 0, v0x7f7a14739910_0;  1 drivers
v0x7f7a147381c0_0 .net "valueB", 31 0, v0x7f7a147399c0_0;  1 drivers
v0x7f7a14738250_0 .net "writeEnableA", 0 0, L_0x7f79f47052f0;  1 drivers
L_0x7f79f4704b30 .cmp/eq 8, v0x7f7a14739440_0, L_0x7f7a180501b8;
L_0x7f79f4704c10 .functor MUXZ 1, L_0x7f7a18050200, v0x7f7a14739860_0, L_0x7f79f4704b30, C4<>;
L_0x7f79f4704d70 .part v0x7f7a14739910_0, 10, 22;
L_0x7f79f4704e50 .concat [ 22 10 0 0], L_0x7f79f4704d70, L_0x7f7a18050248;
L_0x7f79f4705030 .cmp/eq 32, L_0x7f79f4704e50, L_0x7f7a18050290;
L_0x7f79f4705250 .part v0x7f7a14739910_0, 9, 1;
L_0x7f79f4705420 .part v0x7f7a14739910_0, 0, 9;
L_0x7f79f4705580 .functor MUXZ 1, v0x7f7a14737c80_0, L_0x7f7a180503b0, L_0x7f79f47052f0, C4<>;
L_0x7f79f4705790 .functor MUXZ 32, L_0x7f7a180503f8, v0x7f7a14736d20_0, L_0x7f79f47056a0, C4<>;
S_0x7f7a14724830 .scope module, "SSRAM" "dualPortSSRAM" 3 22, 4 1 0, S_0x7f7a14724ee0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x7f7a14728410 .param/l "bitwidth" 0 4 1, +C4<00000000000000000000000000100000>;
P_0x7f7a14728450 .param/l "nrOfEntries" 0 4 2, +C4<00000000000000000000001000000000>;
v0x7f7a147284e0_0 .net "addressA", 8 0, L_0x7f79f4705420;  1 drivers
L_0x7f7a18050320 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a14736a00_0 .net "addressB", 8 0, L_0x7f7a18050320;  1 drivers
v0x7f7a14736aa0_0 .net "clockA", 0 0, v0x7f7a14739500_0;  alias, 1 drivers
v0x7f7a14736b30_0 .net "clockB", 0 0, v0x7f7a14739500_0;  alias, 1 drivers
v0x7f7a14736bc0_0 .net "dataInA", 31 0, v0x7f7a147399c0_0;  alias, 1 drivers
L_0x7f7a18050368 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f7a14736c90_0 .net "dataInB", 31 0, L_0x7f7a18050368;  1 drivers
v0x7f7a14736d20_0 .var "dataOutA", 31 0;
v0x7f7a14736dd0_0 .var "dataOutB", 31 0;
v0x7f7a14736e80 .array "memoryContent", 0 511, 31 0;
v0x7f7a14736f90_0 .net "writeEnableA", 0 0, L_0x7f79f47052f0;  alias, 1 drivers
L_0x7f7a180502d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f7a14737020_0 .net "writeEnableB", 0 0, L_0x7f7a180502d8;  1 drivers
E_0x7f7a14722470 .event posedge, v0x7f7a14736aa0_0;
    .scope S_0x7f7a14724830;
T_0 ;
    %wait E_0x7f7a14722470;
    %load/vec4 v0x7f7a14736f90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7f7a14736bc0_0;
    %load/vec4 v0x7f7a147284e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f7a14736e80, 4, 0;
T_0.0 ;
    %load/vec4 v0x7f7a147284e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f7a14736e80, 4;
    %store/vec4 v0x7f7a14736d20_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7a14724830;
T_1 ;
    %wait E_0x7f7a14722470;
    %load/vec4 v0x7f7a14737020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7f7a14736c90_0;
    %load/vec4 v0x7f7a14736a00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7f7a14736e80, 4, 0;
T_1.0 ;
    %load/vec4 v0x7f7a14736a00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7f7a14736e80, 4;
    %store/vec4 v0x7f7a14736dd0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7a14724ee0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14737c80_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7f7a14724ee0;
T_3 ;
    %wait E_0x7f7a14722470;
    %load/vec4 v0x7f7a14737e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x7f7a14737be0_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %assign/vec4 v0x7f7a14737c80_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7a147204b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739740_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a14739910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a147399c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7a14739440_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739090_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a14739120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a147391c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a147393a0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7f7a14739620_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f7a14738f00_0, 0, 8;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f7a14738da0_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7f7a14738e50_0, 0, 10;
    %end;
    .thread T_4;
    .scope S_0x7f7a147204b0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a14739500_0, 0, 1;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x7f7a14739500_0;
    %inv;
    %store/vec4 v0x7f7a14739500_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x7f7a147204b0;
T_6 ;
    %vpi_call 2 63 "$dumpfile", "dma_tb.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f7a14724ee0 {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7f7a14724830 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f7a14739910_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a14739740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739860_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f7a14722470;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739740_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 5, 0, 32;
T_6.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.3, 5;
    %jmp/1 T_6.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a14739860_0, 0, 1;
    %load/vec4 v0x7f7a14739910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7a14739910_0, 0, 32;
    %vpi_func 2 79 "$random" 32 {0 0 0};
    %pad/s 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f7a147399c0_0, 4, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739860_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 83 "$display", "\012[W_CPU] Write value %0d to address %0d", v0x7f7a147399c0_0, &PV<v0x7f7a14739910_0, 0, 9> {0 0 0};
    %jmp T_6.2;
T_6.3 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
T_6.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.5, 5;
    %jmp/1 T_6.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7f7a14722470;
    %jmp T_6.4;
T_6.5 ;
    %pop/vec4 1;
    %vpi_call 2 88 "$display", "\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a14739910_0, 0, 32;
    %pushi/vec4 5, 0, 32;
T_6.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.7, 5;
    %jmp/1 T_6.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a14739860_0, 0, 1;
    %load/vec4 v0x7f7a14739910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f7a14739910_0, 0, 32;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a14739860_0, 0, 1;
    %vpi_call 2 99 "$display", "[R_CPU] Read value %0d from address %0d", v0x7f7a147397d0_0, &PV<v0x7f7a14739910_0, 0, 9> {0 0 0};
    %delay 10, 0;
    %jmp T_6.6;
T_6.7 ;
    %pop/vec4 1;
    %vpi_call 2 104 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
