TimeQuest Timing Analyzer report for motor
Thu Jun 27 18:31:15 2019
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Controlador_e:b2v_inst|en_count'
 13. Slow 1200mV 85C Model Setup: 'clk_fpga'
 14. Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'
 15. Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 16. Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 17. Slow 1200mV 85C Model Hold: 'clk_fpga'
 18. Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'
 19. Slow 1200mV 85C Model Hold: 'Controlador_e:b2v_inst|en_count'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'Controlador_e:b2v_inst|en_count'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'Controlador_e:b2v_inst|en_count'
 36. Slow 1200mV 0C Model Setup: 'clk_fpga'
 37. Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'
 38. Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 39. Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 40. Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'
 41. Slow 1200mV 0C Model Hold: 'clk_fpga'
 42. Slow 1200mV 0C Model Hold: 'Controlador_e:b2v_inst|en_count'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:b2v_inst|en_count'
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'Controlador_e:b2v_inst|en_count'
 58. Fast 1200mV 0C Model Setup: 'clk_fpga'
 59. Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'
 60. Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'
 61. Fast 1200mV 0C Model Hold: 'clk_fpga'
 62. Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'
 63. Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'
 64. Fast 1200mV 0C Model Hold: 'Controlador_e:b2v_inst|en_count'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:b2v_inst|en_count'
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Report TCCS
 87. Report RSKM
 88. Unconstrained Paths
 89. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; motor                                                             ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE6E22C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk_fpga                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga }                        ;
; Controlador_e:b2v_inst|en_count ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Controlador_e:b2v_inst|en_count } ;
; div_freq:b2v_inst5|clk_1KHz     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:b2v_inst5|clk_1KHz }     ;
; div_freq:b2v_inst5|clk_30KHz    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { div_freq:b2v_inst5|clk_30KHz }    ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                 ;
+------------+-----------------+------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note ;
+------------+-----------------+------------------------------+------+
; 193.69 MHz ; 193.69 MHz      ; clk_fpga                     ;      ;
; 297.71 MHz ; 297.71 MHz      ; div_freq:b2v_inst5|clk_1KHz  ;      ;
; 386.25 MHz ; 386.25 MHz      ; div_freq:b2v_inst5|clk_30KHz ;      ;
+------------+-----------------+------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controlador_e:b2v_inst|en_count ; -5.082 ; -5.082        ;
; clk_fpga                        ; -4.163 ; -107.619      ;
; div_freq:b2v_inst5|clk_1KHz     ; -2.359 ; -21.199       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.589 ; -16.934       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.176 ; -1.408        ;
; clk_fpga                        ; -0.059 ; -0.059        ;
; div_freq:b2v_inst5|clk_1KHz     ; 0.111  ; 0.000         ;
; Controlador_e:b2v_inst|en_count ; 3.430  ; 0.000         ;
+---------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -46.123       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.487 ; -25.279       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.487 ; -16.357       ;
; Controlador_e:b2v_inst|en_count ; 0.417  ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Controlador_e:b2v_inst|en_count'                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                   ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -5.082 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 2.719      ;
; -4.955 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 2.592      ;
; -4.849 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 2.486      ;
; -4.803 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 2.440      ;
; -4.541 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 2.178      ;
; -4.299 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 1.936      ;
; -4.164 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 1.801      ;
; -3.918 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.724     ; 1.554      ;
; -3.897 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.723     ; 1.534      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fpga'                                                                                                      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -4.163 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 5.082      ;
; -4.160 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 5.079      ;
; -4.061 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.981      ;
; -4.052 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.972      ;
; -4.048 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.968      ;
; -4.018 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.937      ;
; -3.984 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.903      ;
; -3.982 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.901      ;
; -3.982 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.901      ;
; -3.980 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.899      ;
; -3.980 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.899      ;
; -3.978 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.897      ;
; -3.976 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.895      ;
; -3.943 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.862      ;
; -3.942 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.861      ;
; -3.941 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.860      ;
; -3.938 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.857      ;
; -3.937 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.856      ;
; -3.897 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.817      ;
; -3.895 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.815      ;
; -3.892 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.811      ;
; -3.890 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.809      ;
; -3.890 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.809      ;
; -3.888 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.807      ;
; -3.886 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.805      ;
; -3.884 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.803      ;
; -3.872 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.792      ;
; -3.870 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.790      ;
; -3.870 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.790      ;
; -3.868 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.788      ;
; -3.866 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.786      ;
; -3.864 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.784      ;
; -3.851 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.770      ;
; -3.850 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.769      ;
; -3.849 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.768      ;
; -3.846 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.765      ;
; -3.845 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.764      ;
; -3.834 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.754      ;
; -3.831 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.751      ;
; -3.830 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.750      ;
; -3.829 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.749      ;
; -3.826 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.746      ;
; -3.825 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.745      ;
; -3.804 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.723      ;
; -3.802 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.576     ; 4.227      ;
; -3.802 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.721      ;
; -3.802 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.721      ;
; -3.800 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.719      ;
; -3.798 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.717      ;
; -3.796 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.715      ;
; -3.776 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.695      ;
; -3.768 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.687      ;
; -3.766 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.686      ;
; -3.764 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.684      ;
; -3.764 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.684      ;
; -3.763 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.682      ;
; -3.762 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.682      ;
; -3.762 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.681      ;
; -3.761 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.680      ;
; -3.760 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.680      ;
; -3.758 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.678      ;
; -3.758 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.677      ;
; -3.757 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.676      ;
; -3.756 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.676      ;
; -3.746 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.666      ;
; -3.742 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.661      ;
; -3.741 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.661      ;
; -3.740 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.659      ;
; -3.740 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.659      ;
; -3.738 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.657      ;
; -3.738 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.658      ;
; -3.737 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.657      ;
; -3.736 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.655      ;
; -3.734 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.653      ;
; -3.725 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.645      ;
; -3.724 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.644      ;
; -3.719 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.639      ;
; -3.717 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.637      ;
; -3.717 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.637      ;
; -3.715 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.635      ;
; -3.713 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.633      ;
; -3.712 ; div_freq:b2v_inst5|c_1KHz[8]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.632      ;
; -3.711 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.631      ;
; -3.709 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.576     ; 4.134      ;
; -3.708 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.576     ; 4.133      ;
; -3.705 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.576     ; 4.130      ;
; -3.705 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.625      ;
; -3.704 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.576     ; 4.129      ;
; -3.701 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.620      ;
; -3.700 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.619      ;
; -3.699 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.618      ;
; -3.696 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.615      ;
; -3.695 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.082     ; 4.614      ;
; -3.678 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.598      ;
; -3.677 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.597      ;
; -3.676 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.596      ;
; -3.674 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.594      ;
; -3.673 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.593      ;
; -3.672 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.592      ;
; -3.656 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.081     ; 4.576      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                    ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.359 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 3.280      ;
; -2.183 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 3.104      ;
; -2.160 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 3.082      ;
; -2.150 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 3.071      ;
; -2.120 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 3.040      ;
; -2.087 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 3.009      ;
; -2.041 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.962      ;
; -2.029 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.949      ;
; -2.027 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.948      ;
; -1.964 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.884      ;
; -1.908 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.829      ;
; -1.908 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.830      ;
; -1.901 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.822      ;
; -1.892 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.813      ;
; -1.890 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.811      ;
; -1.889 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.810      ;
; -1.889 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.810      ;
; -1.888 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.809      ;
; -1.878 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.798      ;
; -1.878 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.799      ;
; -1.869 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.789      ;
; -1.858 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.779      ;
; -1.858 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.778      ;
; -1.853 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.775      ;
; -1.852 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.772      ;
; -1.824 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.744      ;
; -1.823 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.744      ;
; -1.817 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.738      ;
; -1.787 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.709      ;
; -1.787 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.708      ;
; -1.774 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.694      ;
; -1.761 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.682      ;
; -1.756 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.676      ;
; -1.750 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.670      ;
; -1.745 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.665      ;
; -1.729 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.649      ;
; -1.725 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.646      ;
; -1.716 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.637      ;
; -1.714 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.635      ;
; -1.713 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.634      ;
; -1.713 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.634      ;
; -1.702 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.622      ;
; -1.693 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.615      ;
; -1.691 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.613      ;
; -1.690 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.612      ;
; -1.636 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.557      ;
; -1.620 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.542      ;
; -1.618 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.540      ;
; -1.617 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.539      ;
; -1.617 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.539      ;
; -1.613 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.534      ;
; -1.613 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.534      ;
; -1.612 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.532      ;
; -1.610 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.531      ;
; -1.590 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.510      ;
; -1.581 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.502      ;
; -1.579 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.499      ;
; -1.574 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.495      ;
; -1.574 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.494      ;
; -1.572 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.493      ;
; -1.571 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.492      ;
; -1.571 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.492      ;
; -1.561 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.483      ;
; -1.557 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.477      ;
; -1.547 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.468      ;
; -1.542 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.463      ;
; -1.540 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.461      ;
; -1.539 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.460      ;
; -1.532 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.453      ;
; -1.515 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.436      ;
; -1.514 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.435      ;
; -1.498 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.419      ;
; -1.491 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.412      ;
; -1.490 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.411      ;
; -1.486 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.407      ;
; -1.471 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.392      ;
; -1.470 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.391      ;
; -1.439 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.359      ;
; -1.437 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.358      ;
; -1.434 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.354      ;
; -1.414 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.336      ;
; -1.412 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.332      ;
; -1.407 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.327      ;
; -1.341 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.263      ;
; -1.341 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.263      ;
; -1.339 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.260      ;
; -1.320 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.242      ;
; -1.318 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.240      ;
; -1.317 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.079     ; 2.239      ;
; -1.316 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.237      ;
; -1.313 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.234      ;
; -1.295 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.216      ;
; -1.295 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.216      ;
; -1.264 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.184      ;
; -1.261 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.081     ; 2.181      ;
; -1.248 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.169      ;
; -1.248 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.169      ;
; -1.173 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.094      ;
; -1.144 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.065      ;
; -1.142 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.080     ; 2.063      ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -1.589 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.509      ;
; -1.531 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.451      ;
; -1.529 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 2.451      ;
; -1.435 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.356      ;
; -1.427 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.348      ;
; -1.350 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.271      ;
; -1.326 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.247      ;
; -1.296 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.217      ;
; -1.237 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.158      ;
; -1.226 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.147      ;
; -1.204 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.125      ;
; -1.193 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.114      ;
; -1.180 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.101      ;
; -1.163 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.084      ;
; -1.150 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.071      ;
; -1.144 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.065      ;
; -1.139 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.060      ;
; -1.130 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.081     ; 2.050      ;
; -1.097 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.018      ;
; -1.096 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.017      ;
; -1.091 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.012      ;
; -1.080 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 2.001      ;
; -1.060 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.981      ;
; -1.058 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.979      ;
; -1.047 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.968      ;
; -1.041 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.962      ;
; -1.034 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.955      ;
; -1.030 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.951      ;
; -1.017 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.938      ;
; -1.004 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.925      ;
; -1.000 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.921      ;
; -0.971 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.893      ;
; -0.950 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.871      ;
; -0.945 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.866      ;
; -0.937 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.858      ;
; -0.934 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.855      ;
; -0.914 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.835      ;
; -0.914 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.835      ;
; -0.912 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.833      ;
; -0.824 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.745      ;
; -0.818 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.739      ;
; -0.814 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.736      ;
; -0.783 ; Controlador_e:b2v_inst|rt                                                                            ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.704      ;
; -0.782 ; Controlador_e:b2v_inst|load                                                                          ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.703      ;
; -0.753 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.675      ;
; -0.730 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.651      ;
; -0.718 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.639      ;
; -0.584 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.506      ;
; -0.541 ; Controlador_e:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.461      ;
; -0.493 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.415      ;
; -0.482 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.403      ;
; -0.389 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.310      ;
; -0.365 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.286      ;
; -0.361 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.282      ;
; -0.352 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.273      ;
; -0.351 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.272      ;
; -0.348 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.269      ;
; -0.339 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.079     ; 1.261      ;
; -0.335 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.256      ;
; -0.332 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 1.253      ;
; -0.207 ; Controlador_e:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.081     ; 1.127      ;
; -0.009 ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 3.083      ;
; 0.099  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 0.822      ;
; 0.099  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 0.822      ;
; 0.099  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.080     ; 0.822      ;
; 0.360  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 3.214      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.496  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.302      ; 2.578      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
; 0.892  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.302      ; 2.682      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; -0.176 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 2.728      ;
; 0.132  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.421      ; 3.036      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.223  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.627      ;
; 0.454  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; Controlador_e:b2v_inst|load                                                                          ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.454  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.461  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.421      ; 2.865      ;
; 0.745  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.037      ;
; 0.748  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.040      ;
; 0.748  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.040      ;
; 0.749  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.041      ;
; 0.756  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.048      ;
; 0.757  ; Controlador_e:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.079      ; 1.048      ;
; 0.761  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.053      ;
; 0.765  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.057      ;
; 0.767  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.059      ;
; 0.849  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.141      ;
; 0.900  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.193      ;
; 0.991  ; Controlador_e:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.079      ; 1.282      ;
; 0.998  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.290      ;
; 1.048  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.341      ;
; 1.100  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.392      ;
; 1.102  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.394      ;
; 1.109  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.401      ;
; 1.109  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.401      ;
; 1.110  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.402      ;
; 1.110  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.402      ;
; 1.114  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.407      ;
; 1.118  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.410      ;
; 1.119  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.411      ;
; 1.128  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.420      ;
; 1.137  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.429      ;
; 1.176  ; Controlador_e:b2v_inst|rt                                                                            ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.468      ;
; 1.187  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.479      ;
; 1.215  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.507      ;
; 1.217  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.509      ;
; 1.231  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.523      ;
; 1.233  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.525      ;
; 1.241  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.533      ;
; 1.242  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.534      ;
; 1.249  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.541      ;
; 1.250  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.542      ;
; 1.250  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.542      ;
; 1.258  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.550      ;
; 1.262  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.554      ;
; 1.264  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.556      ;
; 1.268  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.560      ;
; 1.277  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.569      ;
; 1.280  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.572      ;
; 1.281  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.574      ;
; 1.309  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.601      ;
; 1.336  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.629      ;
; 1.373  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.665      ;
; 1.381  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.673      ;
; 1.382  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.674      ;
; 1.389  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.681      ;
; 1.398  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.690      ;
; 1.408  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.700      ;
; 1.463  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 1.756      ;
; 1.513  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.805      ;
; 1.529  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.821      ;
; 1.541  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.833      ;
; 1.633  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.080      ; 1.925      ;
; 1.636  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.079      ; 1.927      ;
; 1.879  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.081      ; 2.172      ;
; 1.883  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.079      ; 2.174      ;
; 2.109  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.079      ; 2.400      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fpga'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.059 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 2.617      ; 3.061      ;
; 0.335  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 2.617      ; 2.955      ;
; 0.418  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; 0.000        ; 2.616      ; 3.537      ;
; 0.655  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; -0.500       ; 2.616      ; 3.274      ;
; 1.305  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.598      ;
; 1.305  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.598      ;
; 1.401  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.694      ;
; 1.409  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.702      ;
; 1.599  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 1.912      ;
; 1.645  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.438      ;
; 1.658  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.951      ;
; 1.675  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.968      ;
; 1.678  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 1.971      ;
; 1.690  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.483      ;
; 1.717  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.510      ;
; 1.719  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.512      ;
; 1.726  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.039      ;
; 1.735  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.523      ;
; 1.765  ; div_freq:b2v_inst5|c_1KHz[2]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.059      ;
; 1.770  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.083      ;
; 1.771  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.064      ;
; 1.772  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.065      ;
; 1.774  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.087      ;
; 1.774  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.067      ;
; 1.796  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.089      ;
; 1.798  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[9]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.092      ;
; 1.801  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.114      ;
; 1.809  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.122      ;
; 1.812  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.105      ;
; 1.814  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.108      ;
; 1.818  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.111      ;
; 1.824  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.617      ;
; 1.825  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.118      ;
; 1.825  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.618      ;
; 1.852  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.640      ;
; 1.855  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.148      ;
; 1.880  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.668      ;
; 1.888  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.399     ; 1.701      ;
; 1.907  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.695      ;
; 1.914  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.207      ;
; 1.915  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.208      ;
; 1.917  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.210      ;
; 1.924  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.399     ; 1.737      ;
; 1.924  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.399     ; 1.737      ;
; 1.931  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.224      ;
; 1.948  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.741      ;
; 1.949  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.737      ;
; 1.953  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.266      ;
; 1.961  ; div_freq:b2v_inst5|c_1KHz[3]   ; div_freq:b2v_inst5|c_1KHz[3]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.255      ;
; 1.969  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.399     ; 1.782      ;
; 1.976  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.764      ;
; 1.978  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.771      ;
; 1.980  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.399     ; 1.793      ;
; 1.991  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.304      ;
; 1.992  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.285      ;
; 1.992  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.285      ;
; 1.995  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.288      ;
; 1.997  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.785      ;
; 1.998  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.291      ;
; 2.001  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.789      ;
; 2.003  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.791      ;
; 2.014  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.802      ;
; 2.024  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.812      ;
; 2.027  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.320      ;
; 2.034  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.327      ;
; 2.036  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.329      ;
; 2.038  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.331      ;
; 2.039  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.332      ;
; 2.039  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.332      ;
; 2.049  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[0]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.343      ;
; 2.055  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.348      ;
; 2.071  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.364      ;
; 2.088  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.381      ;
; 2.090  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.883      ;
; 2.110  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.898      ;
; 2.110  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.403      ;
; 2.111  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.899      ;
; 2.112  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.900      ;
; 2.115  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.408      ;
; 2.115  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.408      ;
; 2.115  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.408      ;
; 2.120  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.413      ;
; 2.124  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.417      ;
; 2.129  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.917      ;
; 2.132  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.445      ;
; 2.132  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.425      ;
; 2.140  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.433      ;
; 2.145  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.438      ;
; 2.147  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.581      ; 2.940      ;
; 2.150  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.938      ;
; 2.158  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.946      ;
; 2.161  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.576      ; 2.949      ;
; 2.163  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.457      ;
; 2.163  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.476      ;
; 2.172  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.465      ;
; 2.173  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.082      ; 2.467      ;
; 2.177  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.470      ;
; 2.178  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.491      ;
; 2.178  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.081      ; 2.471      ;
; 2.180  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.101      ; 2.493      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                        ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.111 ; Comparador_e:b2v_inst4|ls      ; dsf_timer:b2v_inst1|buz_output ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz ; -0.500       ; 2.929      ; 2.762      ;
; 0.454 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 0.746      ;
; 0.796 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.088      ;
; 0.797 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.089      ;
; 1.030 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.323      ;
; 1.031 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.324      ;
; 1.155 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.448      ;
; 1.157 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.450      ;
; 1.161 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.454      ;
; 1.162 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.454      ;
; 1.162 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.454      ;
; 1.164 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.456      ;
; 1.252 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.544      ;
; 1.282 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.574      ;
; 1.306 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.598      ;
; 1.488 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.781      ;
; 1.488 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.781      ;
; 1.502 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.794      ;
; 1.505 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.797      ;
; 1.507 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.799      ;
; 1.511 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.803      ;
; 1.523 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.815      ;
; 1.570 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.862      ;
; 1.588 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.880      ;
; 1.593 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.886      ;
; 1.621 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.913      ;
; 1.624 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.916      ;
; 1.633 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.925      ;
; 1.647 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.939      ;
; 1.647 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.939      ;
; 1.653 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.945      ;
; 1.657 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.949      ;
; 1.664 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 1.955      ;
; 1.675 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 1.967      ;
; 1.691 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 1.984      ;
; 1.714 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.007      ;
; 1.718 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.009      ;
; 1.720 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.012      ;
; 1.720 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.011      ;
; 1.730 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.021      ;
; 1.733 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.026      ;
; 1.744 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.036      ;
; 1.746 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.039      ;
; 1.746 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.039      ;
; 1.746 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.039      ;
; 1.746 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.038      ;
; 1.749 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.042      ;
; 1.760 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.052      ;
; 1.768 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.060      ;
; 1.772 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.064      ;
; 1.772 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.064      ;
; 1.785 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.076      ;
; 1.786 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.078      ;
; 1.792 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.084      ;
; 1.797 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.090      ;
; 1.803 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.096      ;
; 1.803 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.096      ;
; 1.803 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.094      ;
; 1.808 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.100      ;
; 1.815 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.106      ;
; 1.817 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.109      ;
; 1.819 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.110      ;
; 1.820 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.112      ;
; 1.821 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.114      ;
; 1.821 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.114      ;
; 1.844 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.135      ;
; 1.851 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.142      ;
; 1.855 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.146      ;
; 1.865 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.156      ;
; 1.869 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.160      ;
; 1.874 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.166      ;
; 1.888 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.180      ;
; 1.903 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.195      ;
; 1.903 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.195      ;
; 1.905 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.197      ;
; 1.905 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.197      ;
; 1.909 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.201      ;
; 1.914 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.206      ;
; 1.920 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.211      ;
; 1.928 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.220      ;
; 1.977 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.268      ;
; 1.986 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.277      ;
; 1.991 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.282      ;
; 1.997 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.288      ;
; 2.001 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.292      ;
; 2.002 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.294      ;
; 2.002 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.294      ;
; 2.005 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.297      ;
; 2.025 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.317      ;
; 2.029 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.321      ;
; 2.029 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.321      ;
; 2.031 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.323      ;
; 2.039 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.331      ;
; 2.042 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.333      ;
; 2.045 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.337      ;
; 2.056 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.079      ; 2.347      ;
; 2.061 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.354      ;
; 2.061 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.354      ;
; 2.068 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.080      ; 2.360      ;
; 2.079 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.081      ; 2.372      ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Controlador_e:b2v_inst|en_count'                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                   ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 3.430 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 1.366      ;
; 3.447 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 1.383      ;
; 3.553 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.575     ; 1.488      ;
; 3.682 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 1.618      ;
; 3.783 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 1.719      ;
; 4.189 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 2.125      ;
; 4.398 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 2.334      ;
; 4.479 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 2.415      ;
; 4.580 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.574     ; 2.516      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'                                                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.273  ; 0.493        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.280  ; 0.500        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.285  ; 0.505        ; 0.220          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.306  ; 0.494        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; 0.311  ; 0.499        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; 0.318  ; 0.506        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; 0.329  ; 0.517        ; 0.188          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[0]|clk        ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.287  ; 0.507        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.443  ; 0.443        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'                                                                   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.133  ; 0.353        ; 0.220          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.402  ; 0.402        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.454  ; 0.642        ; 0.188          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.617  ; 0.617        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Controlador_e:b2v_inst|en_count'                                                        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+
; 0.417 ; 0.417        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac        ;
; 0.425 ; 0.425        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Fall       ; Comparador_e:b2v_inst4|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q       ;
; 0.571 ; 0.571        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Fall       ; Comparador_e:b2v_inst4|ls ;
; 0.579 ; 0.579        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 2.762 ; 3.020 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 4.728 ; 5.028 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 4.244 ; 4.434 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 4.448 ; 4.642 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -2.253 ; -2.489 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; -2.248 ; -2.463 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -1.904 ; -2.189 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -1.988 ; -2.247 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 4.974 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 4.978 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 5.918 ; 5.647 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 5.213 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 4.763 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 7.766 ; 7.675 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 7.973 ; 8.185 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.190 ; 7.948 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 6.525 ; 6.434 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 4.795 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 4.781 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 5.702 ; 5.441 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 5.027 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 4.570 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 7.466 ; 7.376 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 7.662 ; 7.869 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.873 ; 7.638 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 6.275 ; 6.185 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 210.04 MHz ; 210.04 MHz      ; clk_fpga                     ;                                                ;
; 322.06 MHz ; 322.06 MHz      ; div_freq:b2v_inst5|clk_1KHz  ;                                                ;
; 408.33 MHz ; 402.09 MHz      ; div_freq:b2v_inst5|clk_30KHz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controlador_e:b2v_inst|en_count ; -4.593 ; -4.593        ;
; clk_fpga                        ; -3.761 ; -95.005       ;
; div_freq:b2v_inst5|clk_1KHz     ; -2.105 ; -18.605       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.449 ; -14.200       ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; div_freq:b2v_inst5|clk_30KHz    ; -0.059 ; -0.472        ;
; div_freq:b2v_inst5|clk_1KHz     ; -0.013 ; -0.013        ;
; clk_fpga                        ; 0.040  ; 0.000         ;
; Controlador_e:b2v_inst|en_count ; 3.189  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -46.123       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.487 ; -25.279       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.487 ; -16.357       ;
; Controlador_e:b2v_inst|en_count ; 0.434  ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Controlador_e:b2v_inst|en_count'                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                   ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -4.593 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 2.474      ;
; -4.485 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 2.366      ;
; -4.409 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 2.290      ;
; -4.379 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 2.260      ;
; -4.131 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 2.012      ;
; -3.892 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 1.773      ;
; -3.774 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 1.655      ;
; -3.597 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.572     ; 1.477      ;
; -3.522 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -1.571     ; 1.403      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fpga'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -3.761 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.690      ;
; -3.698 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.627      ;
; -3.696 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.626      ;
; -3.643 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.572      ;
; -3.635 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.564      ;
; -3.601 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.531      ;
; -3.544 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.473      ;
; -3.520 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.448      ;
; -3.518 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.446      ;
; -3.517 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.445      ;
; -3.516 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.444      ;
; -3.514 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.442      ;
; -3.512 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.440      ;
; -3.509 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.438      ;
; -3.492 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.422      ;
; -3.484 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.413      ;
; -3.471 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.399      ;
; -3.470 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.400      ;
; -3.469 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.397      ;
; -3.468 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.396      ;
; -3.467 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.395      ;
; -3.465 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.393      ;
; -3.463 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.391      ;
; -3.462 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.391      ;
; -3.462 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.391      ;
; -3.459 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.388      ;
; -3.457 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.386      ;
; -3.435 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.364      ;
; -3.423 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.352      ;
; -3.421 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.350      ;
; -3.420 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.349      ;
; -3.419 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.348      ;
; -3.417 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.346      ;
; -3.415 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.344      ;
; -3.413 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.342      ;
; -3.413 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.342      ;
; -3.410 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.339      ;
; -3.408 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.537     ; 3.873      ;
; -3.408 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.337      ;
; -3.406 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.335      ;
; -3.404 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.333      ;
; -3.403 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.332      ;
; -3.402 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.331      ;
; -3.400 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.329      ;
; -3.398 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.327      ;
; -3.394 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.323      ;
; -3.390 ; div_freq:b2v_inst5|c_1KHz[8]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.320      ;
; -3.390 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.319      ;
; -3.387 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.317      ;
; -3.377 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.306      ;
; -3.370 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.300      ;
; -3.366 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.294      ;
; -3.365 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.295      ;
; -3.365 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.295      ;
; -3.364 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.292      ;
; -3.363 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.291      ;
; -3.362 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.290      ;
; -3.362 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.292      ;
; -3.360 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.288      ;
; -3.360 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.290      ;
; -3.358 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.286      ;
; -3.348 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.278      ;
; -3.348 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.278      ;
; -3.345 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.273      ;
; -3.345 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.275      ;
; -3.343 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.271      ;
; -3.343 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.273      ;
; -3.342 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.270      ;
; -3.341 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.269      ;
; -3.339 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.267      ;
; -3.337 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.074     ; 4.265      ;
; -3.333 ; div_freq:b2v_inst5|c_30KHz[6] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.262      ;
; -3.332 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.261      ;
; -3.330 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.259      ;
; -3.329 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.072     ; 4.259      ;
; -3.315 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.244      ;
; -3.309 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.238      ;
; -3.308 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.237      ;
; -3.308 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.237      ;
; -3.305 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.234      ;
; -3.303 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.232      ;
; -3.298 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.537     ; 3.763      ;
; -3.298 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.537     ; 3.763      ;
; -3.295 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.537     ; 3.760      ;
; -3.293 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.222      ;
; -3.293 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.537     ; 3.758      ;
; -3.292 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.221      ;
; -3.291 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.220      ;
; -3.290 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.219      ;
; -3.290 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.219      ;
; -3.289 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.218      ;
; -3.289 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.218      ;
; -3.288 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.217      ;
; -3.287 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.216      ;
; -3.287 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.216      ;
; -3.286 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.215      ;
; -3.285 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.214      ;
; -3.284 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.213      ;
; -3.284 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.073     ; 4.213      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.105 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 3.035      ;
; -1.960 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.890      ;
; -1.931 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.862      ;
; -1.865 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.795      ;
; -1.844 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.775      ;
; -1.840 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.769      ;
; -1.828 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.758      ;
; -1.802 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.732      ;
; -1.757 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.686      ;
; -1.719 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.648      ;
; -1.682 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.612      ;
; -1.674 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.604      ;
; -1.673 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.603      ;
; -1.671 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.601      ;
; -1.671 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.601      ;
; -1.671 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.601      ;
; -1.654 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.583      ;
; -1.632 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.562      ;
; -1.626 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.555      ;
; -1.622 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.553      ;
; -1.613 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.543      ;
; -1.608 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.537      ;
; -1.603 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.532      ;
; -1.600 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.529      ;
; -1.599 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.529      ;
; -1.597 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.527      ;
; -1.586 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.517      ;
; -1.579 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.510      ;
; -1.542 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.472      ;
; -1.538 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.467      ;
; -1.535 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.464      ;
; -1.531 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.460      ;
; -1.529 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.459      ;
; -1.526 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.455      ;
; -1.526 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.456      ;
; -1.526 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.456      ;
; -1.526 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.456      ;
; -1.521 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.450      ;
; -1.516 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.446      ;
; -1.514 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.444      ;
; -1.513 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.443      ;
; -1.500 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.431      ;
; -1.497 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.428      ;
; -1.497 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.428      ;
; -1.494 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.423      ;
; -1.417 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.347      ;
; -1.416 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.346      ;
; -1.415 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.346      ;
; -1.413 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.344      ;
; -1.410 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.341      ;
; -1.410 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.341      ;
; -1.397 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.327      ;
; -1.396 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.325      ;
; -1.394 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.324      ;
; -1.394 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.324      ;
; -1.394 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.324      ;
; -1.383 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.313      ;
; -1.381 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.311      ;
; -1.374 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.303      ;
; -1.370 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.299      ;
; -1.369 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.298      ;
; -1.365 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.294      ;
; -1.342 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.272      ;
; -1.338 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.268      ;
; -1.337 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.267      ;
; -1.336 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.266      ;
; -1.336 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.266      ;
; -1.333 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.264      ;
; -1.317 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.247      ;
; -1.301 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.231      ;
; -1.296 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.226      ;
; -1.295 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.225      ;
; -1.278 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.208      ;
; -1.271 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.201      ;
; -1.265 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.195      ;
; -1.264 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.194      ;
; -1.262 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.191      ;
; -1.262 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.192      ;
; -1.257 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.186      ;
; -1.254 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.184      ;
; -1.242 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.173      ;
; -1.214 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.143      ;
; -1.213 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.142      ;
; -1.156 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.087      ;
; -1.155 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.086      ;
; -1.148 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.079      ;
; -1.147 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.077      ;
; -1.145 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.076      ;
; -1.145 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.071     ; 2.076      ;
; -1.144 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.074      ;
; -1.140 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.070      ;
; -1.139 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.069      ;
; -1.123 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.053      ;
; -1.108 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.037      ;
; -1.105 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.073     ; 2.034      ;
; -1.076 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.006      ;
; -1.075 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 2.005      ;
; -1.022 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 1.952      ;
; -0.965 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 1.895      ;
; -0.960 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.072     ; 1.890      ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -1.449 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.379      ;
; -1.376 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.072     ; 2.306      ;
; -1.341 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 2.273      ;
; -1.247 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 2.178      ;
; -1.243 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 2.174      ;
; -1.121 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 2.052      ;
; -1.080 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 2.011      ;
; -1.041 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.972      ;
; -1.013 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.944      ;
; -0.999 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.930      ;
; -0.995 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.926      ;
; -0.972 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.903      ;
; -0.967 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.898      ;
; -0.966 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.896      ;
; -0.965 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.896      ;
; -0.954 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.885      ;
; -0.953 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.884      ;
; -0.926 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.857      ;
; -0.915 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.846      ;
; -0.894 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.825      ;
; -0.887 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.818      ;
; -0.877 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.808      ;
; -0.873 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.804      ;
; -0.873 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.804      ;
; -0.869 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.800      ;
; -0.858 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 1.790      ;
; -0.839 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.770      ;
; -0.828 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.759      ;
; -0.823 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.754      ;
; -0.800 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.731      ;
; -0.789 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.720      ;
; -0.784 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.715      ;
; -0.761 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.692      ;
; -0.751 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.682      ;
; -0.747 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.678      ;
; -0.747 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.678      ;
; -0.746 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.677      ;
; -0.743 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.674      ;
; -0.738 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.669      ;
; -0.723 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.654      ;
; -0.718 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.649      ;
; -0.710 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 1.642      ;
; -0.608 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 1.540      ;
; -0.605 ; Controlador_e:b2v_inst|rt                                                                            ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.536      ;
; -0.604 ; Controlador_e:b2v_inst|load                                                                          ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.535      ;
; -0.593 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.524      ;
; -0.557 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.488      ;
; -0.489 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 1.421      ;
; -0.407 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.338      ;
; -0.396 ; Controlador_e:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.326      ;
; -0.389 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 1.321      ;
; -0.251 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.182      ;
; -0.251 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.070     ; 1.183      ;
; -0.231 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.162      ;
; -0.227 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.158      ;
; -0.218 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.149      ;
; -0.217 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.148      ;
; -0.216 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.147      ;
; -0.205 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.136      ;
; -0.202 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 1.133      ;
; -0.111 ; Controlador_e:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.072     ; 1.041      ;
; 0.075  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.772      ;
; 0.186  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 0.745      ;
; 0.186  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.071     ; 0.745      ;
; 0.281  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 3.066      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.509  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 2.095      ; 2.338      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
; 0.794  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 2.095      ; 2.553      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; -0.059 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.589      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.236  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.384      ;
; 0.250  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 2.203      ; 2.898      ;
; 0.403  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; Controlador_e:b2v_inst|load                                                                          ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.669      ;
; 0.424  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 2.203      ; 2.572      ;
; 0.693  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.959      ;
; 0.697  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.963      ;
; 0.699  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.965      ;
; 0.700  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.966      ;
; 0.704  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.970      ;
; 0.704  ; Controlador_e:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.070      ; 0.969      ;
; 0.711  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.977      ;
; 0.714  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.980      ;
; 0.718  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 0.984      ;
; 0.795  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.061      ;
; 0.816  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.083      ;
; 0.881  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.147      ;
; 0.908  ; Controlador_e:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.070      ; 1.173      ;
; 0.933  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.200      ;
; 0.994  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.261      ;
; 1.015  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.281      ;
; 1.016  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.282      ;
; 1.018  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.284      ;
; 1.019  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.285      ;
; 1.021  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.287      ;
; 1.028  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.294      ;
; 1.031  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.297      ;
; 1.032  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.298      ;
; 1.034  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.300      ;
; 1.048  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.314      ;
; 1.091  ; Controlador_e:b2v_inst|rt                                                                            ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.357      ;
; 1.110  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.376      ;
; 1.111  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.377      ;
; 1.118  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.384      ;
; 1.120  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.386      ;
; 1.128  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.394      ;
; 1.136  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.402      ;
; 1.136  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.402      ;
; 1.138  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.404      ;
; 1.141  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.407      ;
; 1.143  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.409      ;
; 1.143  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.409      ;
; 1.150  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.416      ;
; 1.153  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.419      ;
; 1.153  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.419      ;
; 1.154  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.420      ;
; 1.170  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.436      ;
; 1.195  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.462      ;
; 1.196  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.463      ;
; 1.210  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.476      ;
; 1.240  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.506      ;
; 1.250  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.516      ;
; 1.260  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.526      ;
; 1.265  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.531      ;
; 1.275  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.541      ;
; 1.276  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.542      ;
; 1.311  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.578      ;
; 1.362  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.628      ;
; 1.382  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.648      ;
; 1.396  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.662      ;
; 1.507  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.071      ; 1.773      ;
; 1.517  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.070      ; 1.782      ;
; 1.687  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.072      ; 1.954      ;
; 1.710  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.070      ; 1.975      ;
; 1.900  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.070      ; 2.165      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; -0.013 ; Comparador_e:b2v_inst4|ls      ; dsf_timer:b2v_inst1|buz_output ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz ; -0.500       ; 2.765      ; 2.457      ;
; 0.402  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 0.669      ;
; 0.741  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.008      ;
; 0.743  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.010      ;
; 0.911  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.179      ;
; 0.912  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.180      ;
; 1.030  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.298      ;
; 1.031  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.299      ;
; 1.035  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.303      ;
; 1.071  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.338      ;
; 1.072  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.339      ;
; 1.074  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.341      ;
; 1.166  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.433      ;
; 1.197  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.464      ;
; 1.220  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.487      ;
; 1.350  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.618      ;
; 1.350  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.618      ;
; 1.351  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.618      ;
; 1.372  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.639      ;
; 1.383  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.650      ;
; 1.383  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.650      ;
; 1.384  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.651      ;
; 1.392  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.659      ;
; 1.452  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.719      ;
; 1.464  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.732      ;
; 1.475  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.742      ;
; 1.483  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.750      ;
; 1.488  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.755      ;
; 1.494  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.761      ;
; 1.499  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.766      ;
; 1.509  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.775      ;
; 1.514  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.781      ;
; 1.533  ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.801      ;
; 1.534  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.801      ;
; 1.537  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.804      ;
; 1.549  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.817      ;
; 1.553  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.820      ;
; 1.566  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.832      ;
; 1.571  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.837      ;
; 1.573  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.839      ;
; 1.576  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.844      ;
; 1.580  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.847      ;
; 1.581  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.849      ;
; 1.581  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.849      ;
; 1.582  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.850      ;
; 1.584  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.852      ;
; 1.591  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.858      ;
; 1.593  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.860      ;
; 1.599  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.866      ;
; 1.608  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.876      ;
; 1.614  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.880      ;
; 1.615  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.882      ;
; 1.625  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.893      ;
; 1.625  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.893      ;
; 1.630  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.896      ;
; 1.640  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.907      ;
; 1.640  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.907      ;
; 1.647  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.914      ;
; 1.656  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.923      ;
; 1.656  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.923      ;
; 1.657  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.923      ;
; 1.659  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.926      ;
; 1.661  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.927      ;
; 1.671  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.937      ;
; 1.677  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.945      ;
; 1.677  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 1.945      ;
; 1.682  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.948      ;
; 1.687  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.953      ;
; 1.694  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.961      ;
; 1.695  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.961      ;
; 1.705  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.972      ;
; 1.718  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.985      ;
; 1.723  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.989      ;
; 1.727  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 1.994      ;
; 1.733  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.000      ;
; 1.733  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 1.999      ;
; 1.737  ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.004      ;
; 1.743  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.010      ;
; 1.761  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.028      ;
; 1.772  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.039      ;
; 1.787  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.053      ;
; 1.790  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.056      ;
; 1.798  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.064      ;
; 1.823  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.090      ;
; 1.824  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.091      ;
; 1.825  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.092      ;
; 1.827  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.094      ;
; 1.834  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.101      ;
; 1.838  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.104      ;
; 1.845  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.111      ;
; 1.849  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.115      ;
; 1.850  ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.116      ;
; 1.851  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 2.119      ;
; 1.856  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.073      ; 2.124      ;
; 1.871  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.138      ;
; 1.872  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.139      ;
; 1.874  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.141      ;
; 1.881  ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.148      ;
; 1.889  ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.072      ; 2.156      ;
; 1.895  ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.071      ; 2.161      ;
+--------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.040 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 2.406      ; 2.911      ;
; 0.280 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 2.406      ; 2.651      ;
; 0.534 ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; 0.000        ; 2.404      ; 3.403      ;
; 0.550 ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; -0.500       ; 2.404      ; 2.919      ;
; 1.216 ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.484      ;
; 1.216 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.484      ;
; 1.294 ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.562      ;
; 1.305 ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.573      ;
; 1.423 ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 1.710      ;
; 1.468 ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.209      ;
; 1.507 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.248      ;
; 1.541 ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.809      ;
; 1.550 ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.818      ;
; 1.552 ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.284      ;
; 1.555 ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.823      ;
; 1.569 ; div_freq:b2v_inst5|c_1KHz[2]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.837      ;
; 1.570 ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 1.857      ;
; 1.570 ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 1.857      ;
; 1.574 ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 1.861      ;
; 1.576 ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.844      ;
; 1.576 ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.844      ;
; 1.576 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.317      ;
; 1.581 ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.322      ;
; 1.595 ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[9]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.863      ;
; 1.597 ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.865      ;
; 1.602 ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 1.889      ;
; 1.609 ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.877      ;
; 1.609 ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.877      ;
; 1.612 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.880      ;
; 1.618 ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 1.905      ;
; 1.620 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.888      ;
; 1.632 ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.373      ;
; 1.644 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.385      ;
; 1.649 ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.381      ;
; 1.677 ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.945      ;
; 1.679 ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.411      ;
; 1.697 ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.430      ;
; 1.706 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.974      ;
; 1.707 ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.439      ;
; 1.717 ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.381     ; 1.531      ;
; 1.725 ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.458      ;
; 1.731 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 1.999      ;
; 1.736 ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.004      ;
; 1.740 ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.008      ;
; 1.742 ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 2.029      ;
; 1.744 ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.381     ; 1.558      ;
; 1.744 ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.381     ; 1.558      ;
; 1.746 ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.014      ;
; 1.751 ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.492      ;
; 1.753 ; div_freq:b2v_inst5|c_1KHz[3]   ; div_freq:b2v_inst5|c_1KHz[3]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.021      ;
; 1.757 ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.489      ;
; 1.757 ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.498      ;
; 1.776 ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.508      ;
; 1.786 ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.381     ; 1.600      ;
; 1.795 ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.063      ;
; 1.797 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.065      ;
; 1.799 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.067      ;
; 1.803 ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.381     ; 1.617      ;
; 1.804 ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.536      ;
; 1.804 ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.537      ;
; 1.812 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.080      ;
; 1.817 ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 2.104      ;
; 1.817 ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.550      ;
; 1.841 ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[0]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.109      ;
; 1.844 ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.112      ;
; 1.845 ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.113      ;
; 1.853 ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.121      ;
; 1.854 ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.537      ; 2.586      ;
; 1.862 ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.130      ;
; 1.870 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.138      ;
; 1.891 ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.159      ;
; 1.892 ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.625      ;
; 1.893 ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.634      ;
; 1.896 ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 2.183      ;
; 1.897 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.165      ;
; 1.897 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.165      ;
; 1.903 ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.636      ;
; 1.912 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.180      ;
; 1.912 ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.180      ;
; 1.914 ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.647      ;
; 1.921 ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.189      ;
; 1.925 ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.658      ;
; 1.925 ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.658      ;
; 1.928 ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.661      ;
; 1.933 ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.201      ;
; 1.935 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.203      ;
; 1.938 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.206      ;
; 1.939 ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.207      ;
; 1.940 ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.538      ; 2.673      ;
; 1.941 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.209      ;
; 1.942 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.210      ;
; 1.942 ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.546      ; 2.683      ;
; 1.944 ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.212      ;
; 1.954 ; div_freq:b2v_inst5|c_1KHz[4]   ; div_freq:b2v_inst5|c_1KHz[4]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.222      ;
; 1.958 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.226      ;
; 1.965 ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.233      ;
; 1.970 ; div_freq:b2v_inst5|c_1KHz[6]   ; div_freq:b2v_inst5|c_1KHz[6]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.238      ;
; 1.970 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.238      ;
; 1.970 ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.073      ; 2.238      ;
; 1.971 ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.092      ; 2.258      ;
+-------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Controlador_e:b2v_inst|en_count'                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                   ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 3.189 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 1.262      ;
; 3.208 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 1.281      ;
; 3.270 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.438     ; 1.342      ;
; 3.427 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 1.500      ;
; 3.520 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 1.593      ;
; 3.906 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 1.979      ;
; 4.086 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 2.159      ;
; 4.185 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 2.258      ;
; 4.277 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -1.437     ; 2.350      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; 0.228  ; 0.444        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.230  ; 0.446        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.271  ; 0.487        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; 0.326  ; 0.510        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.327  ; 0.511        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; 0.366  ; 0.550        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; 0.368  ; 0.552        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.459  ; 0.459        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[0]|clk        ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.325  ; 0.509        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.481  ; 0.481        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.006  ; 0.222        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.251  ; 0.251        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.251  ; 0.251        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.276  ; 0.276        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.581  ; 0.765        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.581  ; 0.765        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.581  ; 0.765        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.581  ; 0.765        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.582  ; 0.766        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.714  ; 0.714        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.715  ; 0.715        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.739  ; 0.739        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.739  ; 0.739        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:b2v_inst|en_count'                                                         ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac        ;
; 0.450 ; 0.450        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Fall       ; Comparador_e:b2v_inst4|ls ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q       ;
; 0.548 ; 0.548        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Fall       ; Comparador_e:b2v_inst4|ls ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac        ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 2.501 ; 2.572 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 4.380 ; 4.502 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 3.899 ; 3.939 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 4.105 ; 4.135 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -2.042 ; -2.102 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; -2.041 ; -2.080 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -1.679 ; -1.833 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -1.767 ; -1.882 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 4.452 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 4.548 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 5.466 ; 5.044 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 4.768 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 4.244 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 7.139 ; 7.011 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 7.150 ; 7.534 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.538 ; 7.134 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.919 ; 5.789 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 4.271 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 4.349 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 5.246 ; 4.839 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 4.575 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 4.053 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 6.841 ; 6.716 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 6.851 ; 7.221 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 7.225 ; 6.835 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 5.670 ; 5.544 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; Controlador_e:b2v_inst|en_count ; -1.931 ; -1.931        ;
; clk_fpga                        ; -1.191 ; -29.526       ;
; div_freq:b2v_inst5|clk_1KHz     ; -0.380 ; -2.679        ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.130 ; -0.288        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -0.191 ; -0.226        ;
; div_freq:b2v_inst5|clk_30KHz    ; -0.175 ; -1.529        ;
; div_freq:b2v_inst5|clk_1KHz     ; 0.187  ; 0.000         ;
; Controlador_e:b2v_inst|en_count ; 1.776  ; 0.000         ;
+---------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_fpga                        ; -3.000 ; -33.993       ;
; div_freq:b2v_inst5|clk_30KHz    ; -1.000 ; -17.000       ;
; div_freq:b2v_inst5|clk_1KHz     ; -1.000 ; -11.000       ;
; Controlador_e:b2v_inst|en_count ; 0.453  ; 0.000         ;
+---------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Controlador_e:b2v_inst|en_count'                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                   ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; -1.931 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 1.153      ;
; -1.865 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 1.087      ;
; -1.834 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 1.056      ;
; -1.792 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 1.014      ;
; -1.674 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 0.896      ;
; -1.585 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 0.807      ;
; -1.521 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 0.743      ;
; -1.444 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.787     ; 0.665      ;
; -1.422 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; 0.500        ; -0.786     ; 0.644      ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fpga'                                                                                                       ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.191 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.142      ;
; -1.161 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.111      ;
; -1.155 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.106      ;
; -1.148 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.100      ;
; -1.142 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.093      ;
; -1.140 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.091      ;
; -1.138 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.089      ;
; -1.137 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.088      ;
; -1.135 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.085      ;
; -1.133 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.083      ;
; -1.132 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.082      ;
; -1.130 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.080      ;
; -1.128 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.078      ;
; -1.126 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.076      ;
; -1.109 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.060      ;
; -1.101 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.052      ;
; -1.100 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.051      ;
; -1.099 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.051      ;
; -1.099 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.050      ;
; -1.099 ; div_freq:b2v_inst5|c_30KHz[0] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.049      ;
; -1.097 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.048      ;
; -1.096 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.047      ;
; -1.095 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.047      ;
; -1.094 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.046      ;
; -1.094 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.044      ;
; -1.093 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.045      ;
; -1.092 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.043      ;
; -1.092 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.042      ;
; -1.091 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.041      ;
; -1.090 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.041      ;
; -1.089 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.040      ;
; -1.089 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.039      ;
; -1.087 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.038      ;
; -1.087 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.037      ;
; -1.085 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.036      ;
; -1.085 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.036      ;
; -1.085 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.035      ;
; -1.083 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.034      ;
; -1.076 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.028      ;
; -1.060 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.011      ;
; -1.059 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.010      ;
; -1.058 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.009      ;
; -1.057 ; div_freq:b2v_inst5|c_1KHz[5]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 2.009      ;
; -1.056 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.007      ;
; -1.055 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.006      ;
; -1.053 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.003      ;
; -1.051 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.001      ;
; -1.050 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 2.000      ;
; -1.048 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.998      ;
; -1.047 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.797      ;
; -1.046 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.996      ;
; -1.044 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.994      ;
; -1.041 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.993      ;
; -1.039 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.991      ;
; -1.037 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.989      ;
; -1.036 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.988      ;
; -1.034 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.985      ;
; -1.032 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.983      ;
; -1.031 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.982      ;
; -1.029 ; div_freq:b2v_inst5|c_1KHz[6]  ; div_freq:b2v_inst5|clk_1KHz   ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.981      ;
; -1.029 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.980      ;
; -1.029 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.980      ;
; -1.029 ; div_freq:b2v_inst5|c_30KHz[2] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.979      ;
; -1.027 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.979      ;
; -1.027 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.978      ;
; -1.027 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.978      ;
; -1.025 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.977      ;
; -1.025 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.976      ;
; -1.025 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.976      ;
; -1.024 ; div_freq:b2v_inst5|c_1KHz[1]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.975      ;
; -1.024 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.975      ;
; -1.024 ; div_freq:b2v_inst5|c_30KHz[5] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.974      ;
; -1.023 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.975      ;
; -1.022 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.974      ;
; -1.022 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.972      ;
; -1.022 ; div_freq:b2v_inst5|c_30KHz[3] ; div_freq:b2v_inst5|clk_30KHz  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.972      ;
; -1.020 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[7]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.971      ;
; -1.020 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.970      ;
; -1.019 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.969      ;
; -1.018 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[5]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.969      ;
; -1.018 ; div_freq:b2v_inst5|c_1KHz[3]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.969      ;
; -1.017 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[6]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.968      ;
; -1.017 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.967      ;
; -1.015 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[4]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.966      ;
; -1.015 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.965      ;
; -1.013 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[13] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.964      ;
; -1.013 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.963      ;
; -1.011 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[8]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.962      ;
; -1.007 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[0]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.757      ;
; -1.005 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[1]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.755      ;
; -1.003 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[2]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.753      ;
; -1.002 ; div_freq:b2v_inst5|c_1KHz[11] ; div_freq:b2v_inst5|c_1KHz[3]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.237     ; 1.752      ;
; -0.999 ; div_freq:b2v_inst5|c_1KHz[4]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.951      ;
; -0.992 ; div_freq:b2v_inst5|c_1KHz[0]  ; div_freq:b2v_inst5|c_1KHz[10] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.943      ;
; -0.987 ; div_freq:b2v_inst5|c_1KHz[2]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 1.938      ;
; -0.985 ; div_freq:b2v_inst5|c_1KHz[7]  ; div_freq:b2v_inst5|c_1KHz[9]  ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.035     ; 1.937      ;
; -0.985 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.935      ;
; -0.984 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[9] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.934      ;
; -0.983 ; div_freq:b2v_inst5|c_30KHz[1] ; div_freq:b2v_inst5|c_30KHz[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.037     ; 1.933      ;
+--------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                     ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -0.380 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.332      ;
; -0.361 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.312      ;
; -0.347 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.297      ;
; -0.312 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.264      ;
; -0.301 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.254      ;
; -0.297 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.247      ;
; -0.290 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.243      ;
; -0.282 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.233      ;
; -0.268 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.221      ;
; -0.268 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.218      ;
; -0.266 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.219      ;
; -0.254 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.206      ;
; -0.252 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.202      ;
; -0.252 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.204      ;
; -0.246 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.198      ;
; -0.241 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.193      ;
; -0.236 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.188      ;
; -0.234 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.186      ;
; -0.233 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.183      ;
; -0.224 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.175      ;
; -0.222 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.172      ;
; -0.220 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.170      ;
; -0.212 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.164      ;
; -0.212 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.164      ;
; -0.210 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.162      ;
; -0.209 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.161      ;
; -0.206 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.156      ;
; -0.204 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.156      ;
; -0.187 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.137      ;
; -0.184 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.136      ;
; -0.175 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.125      ;
; -0.171 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.123      ;
; -0.160 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.112      ;
; -0.158 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.108      ;
; -0.153 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.103      ;
; -0.147 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.100      ;
; -0.144 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.096      ;
; -0.144 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.096      ;
; -0.142 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.094      ;
; -0.141 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.091      ;
; -0.141 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.093      ;
; -0.141 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.091      ;
; -0.140 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.092      ;
; -0.131 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.084      ;
; -0.129 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.082      ;
; -0.129 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.079      ;
; -0.128 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.081      ;
; -0.127 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.079      ;
; -0.126 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.079      ;
; -0.126 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.079      ;
; -0.126 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.079      ;
; -0.126 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.079      ;
; -0.119 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 1.072      ;
; -0.117 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.069      ;
; -0.112 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.064      ;
; -0.107 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.057      ;
; -0.101 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.053      ;
; -0.091 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.043      ;
; -0.090 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.040      ;
; -0.085 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.035      ;
; -0.082 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.034      ;
; -0.078 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.030      ;
; -0.078 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.030      ;
; -0.076 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.028      ;
; -0.075 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.027      ;
; -0.073 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.025      ;
; -0.073 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.025      ;
; -0.073 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.024      ;
; -0.071 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.023      ;
; -0.070 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.022      ;
; -0.070 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.021      ;
; -0.068 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.019      ;
; -0.063 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 1.014      ;
; -0.062 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 1.012      ;
; -0.062 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 1.014      ;
; -0.041 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.993      ;
; -0.036 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.988      ;
; -0.024 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.974      ;
; -0.019 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.969      ;
; -0.019 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.969      ;
; -0.014 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.964      ;
; -0.012 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 0.965      ;
; -0.012 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 0.965      ;
; -0.007 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.959      ;
; -0.004 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 0.955      ;
; -0.002 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 0.953      ;
; 0.002  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.950      ;
; 0.005  ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 0.948      ;
; 0.021  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 0.932      ;
; 0.023  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 0.930      ;
; 0.024  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.034     ; 0.929      ;
; 0.048  ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.904      ;
; 0.051  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.901      ;
; 0.051  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.901      ;
; 0.056  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.896      ;
; 0.056  ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.035     ; 0.896      ;
; 0.059  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.891      ;
; 0.061  ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.037     ; 0.889      ;
; 0.075  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 0.876      ;
; 0.080  ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz ; div_freq:b2v_inst5|clk_1KHz ; 1.000        ; -0.036     ; 0.871      ;
+--------+--------------------------------+--------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.130 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 1.082      ;
; -0.113 ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 1.063      ;
; -0.020 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.971      ;
; -0.016 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.967      ;
; -0.009 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.960      ;
; -0.007 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.957      ;
; -0.004 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.955      ;
; 0.000  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.951      ;
; 0.033  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.918      ;
; 0.043  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.908      ;
; 0.047  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.904      ;
; 0.048  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.903      ;
; 0.052  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.899      ;
; 0.056  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.895      ;
; 0.057  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.894      ;
; 0.064  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.887      ;
; 0.095  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.856      ;
; 0.101  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.850      ;
; 0.111  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.840      ;
; 0.114  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.837      ;
; 0.115  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.836      ;
; 0.116  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.835      ;
; 0.120  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.831      ;
; 0.121  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.830      ;
; 0.125  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.826      ;
; 0.125  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.826      ;
; 0.128  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.822      ;
; 0.132  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.819      ;
; 0.132  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.819      ;
; 0.133  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.818      ;
; 0.141  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.810      ;
; 0.146  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 0.806      ;
; 0.163  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.788      ;
; 0.169  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.782      ;
; 0.169  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.782      ;
; 0.179  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.772      ;
; 0.192  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 0.760      ;
; 0.193  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.758      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.751      ;
; 0.200  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.751      ;
; 0.201  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.750      ;
; 0.207  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.744      ;
; 0.213  ; Controlador_e:b2v_inst|rt                                                                            ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.738      ;
; 0.221  ; Controlador_e:b2v_inst|load                                                                          ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.730      ;
; 0.245  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.706      ;
; 0.258  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 0.694      ;
; 0.263  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.688      ;
; 0.264  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.371      ;
; 0.306  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 0.646      ;
; 0.316  ; Controlador_e:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.634      ;
; 0.337  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 0.615      ;
; 0.347  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.604      ;
; 0.390  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.561      ;
; 0.399  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.552      ;
; 0.404  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.547      ;
; 0.405  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.546      ;
; 0.405  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.546      ;
; 0.408  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.543      ;
; 0.413  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.538      ;
; 0.417  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.534      ;
; 0.419  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.035     ; 0.533      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.444  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.500        ; 1.033      ; 1.191      ;
; 0.469  ; Controlador_e:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.037     ; 0.481      ;
; 0.601  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; -0.036     ; 0.350      ;
; 0.907  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.228      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
; 1.045  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 1.000        ; 1.033      ; 1.090      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                          ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+
; -0.191 ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; 0.000        ; 1.191      ; 1.219      ;
; -0.035 ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; 0.000        ; 1.186      ; 1.370      ;
; 0.466  ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz   ; div_freq:b2v_inst5|clk_30KHz ; clk_fpga    ; -0.500       ; 1.191      ; 1.376      ;
; 0.520  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.641      ;
; 0.520  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.641      ;
; 0.561  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.682      ;
; 0.574  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.695      ;
; 0.623  ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz    ; div_freq:b2v_inst5|clk_1KHz  ; clk_fpga    ; -0.500       ; 1.186      ; 1.528      ;
; 0.628  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.757      ;
; 0.655  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 0.978      ;
; 0.669  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.790      ;
; 0.679  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.000      ;
; 0.679  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.002      ;
; 0.681  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.004      ;
; 0.681  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.802      ;
; 0.683  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.804      ;
; 0.687  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.808      ;
; 0.687  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.808      ;
; 0.696  ; div_freq:b2v_inst5|c_1KHz[2]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.816      ;
; 0.696  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.825      ;
; 0.697  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.826      ;
; 0.703  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[9]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.823      ;
; 0.704  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.833      ;
; 0.707  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.030      ;
; 0.708  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.829      ;
; 0.711  ; div_freq:b2v_inst5|c_1KHz[14]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.840      ;
; 0.712  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.833      ;
; 0.716  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.836      ;
; 0.719  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.840      ;
; 0.719  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.840      ;
; 0.727  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.856      ;
; 0.728  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.051      ;
; 0.731  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.052      ;
; 0.733  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.854      ;
; 0.747  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.068      ;
; 0.749  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.870      ;
; 0.752  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.075      ;
; 0.753  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.680      ;
; 0.760  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.082      ;
; 0.760  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.881      ;
; 0.761  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.082      ;
; 0.761  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.688      ;
; 0.761  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.688      ;
; 0.774  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.096      ;
; 0.778  ; div_freq:b2v_inst5|c_1KHz[3]   ; div_freq:b2v_inst5|c_1KHz[3]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.898      ;
; 0.780  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.707      ;
; 0.780  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.901      ;
; 0.783  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[1]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.904      ;
; 0.784  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.711      ;
; 0.787  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.110      ;
; 0.787  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.908      ;
; 0.788  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.909      ;
; 0.796  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.925      ;
; 0.799  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.120      ;
; 0.799  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.920      ;
; 0.803  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.924      ;
; 0.805  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.926      ;
; 0.806  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.129      ;
; 0.806  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.927      ;
; 0.806  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.927      ;
; 0.813  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.134      ;
; 0.814  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.935      ;
; 0.814  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.935      ;
; 0.815  ; div_freq:b2v_inst5|c_1KHz[10]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.136      ;
; 0.817  ; div_freq:b2v_inst5|c_1KHz[15]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.946      ;
; 0.826  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.148      ;
; 0.827  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.149      ;
; 0.827  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[7]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.948      ;
; 0.832  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[0]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.952      ;
; 0.833  ; div_freq:b2v_inst5|c_30KHz[9]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.954      ;
; 0.834  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.955      ;
; 0.835  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[0]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.956      ;
; 0.837  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.958      ;
; 0.843  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[2]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.964      ;
; 0.843  ; div_freq:b2v_inst5|c_30KHz[8]  ; div_freq:b2v_inst5|c_30KHz[4]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.964      ;
; 0.845  ; div_freq:b2v_inst5|c_1KHz[1]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.965      ;
; 0.846  ; div_freq:b2v_inst5|c_1KHz[13]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.168      ;
; 0.846  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.967      ;
; 0.847  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.976      ;
; 0.852  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[3]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.973      ;
; 0.857  ; div_freq:b2v_inst5|c_1KHz[11]  ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.986      ;
; 0.858  ; div_freq:b2v_inst5|c_30KHz[5]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.979      ;
; 0.859  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[14]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 0.988      ;
; 0.859  ; div_freq:b2v_inst5|c_30KHz[3]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.980      ;
; 0.860  ; div_freq:b2v_inst5|c_1KHz[0]   ; div_freq:b2v_inst5|c_1KHz[2]   ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.980      ;
; 0.863  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[10]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.036      ; 0.983      ;
; 0.864  ; div_freq:b2v_inst5|c_30KHz[1]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.187      ;
; 0.864  ; div_freq:b2v_inst5|c_30KHz[6]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.985      ;
; 0.866  ; div_freq:b2v_inst5|c_30KHz[7]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.987      ;
; 0.866  ; div_freq:b2v_inst5|c_30KHz[4]  ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.987      ;
; 0.867  ; div_freq:b2v_inst5|c_1KHz[9]   ; div_freq:b2v_inst5|c_1KHz[11]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.237      ; 1.188      ;
; 0.870  ; div_freq:b2v_inst5|c_30KHz[0]  ; div_freq:b2v_inst5|c_30KHz[10] ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.239      ; 1.193      ;
; 0.871  ; div_freq:b2v_inst5|c_30KHz[2]  ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.037      ; 0.992      ;
; 0.873  ; div_freq:b2v_inst5|c_1KHz[12]  ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.045      ; 1.002      ;
; 0.876  ; div_freq:b2v_inst5|c_1KHz[7]   ; div_freq:b2v_inst5|c_1KHz[12]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.198      ;
; 0.879  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[8]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.806      ;
; 0.880  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[5]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.807      ;
; 0.880  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[6]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.807      ;
; 0.880  ; div_freq:b2v_inst5|c_30KHz[10] ; div_freq:b2v_inst5|c_30KHz[9]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; -0.157     ; 0.807      ;
; 0.881  ; div_freq:b2v_inst5|c_1KHz[8]   ; div_freq:b2v_inst5|c_1KHz[15]  ; clk_fpga                     ; clk_fpga    ; 0.000        ; 0.238      ; 1.203      ;
+--------+--------------------------------+--------------------------------+------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                              ; Launch Clock                    ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.175 ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.110      ;
; -0.129 ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 1.086      ; 1.156      ;
; 0.187  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Controlador_e:b2v_inst|load                                                                          ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.294  ; Controlador_e:b2v_inst|rt                                                                            ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.035      ; 0.413      ;
; 0.298  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.420      ;
; 0.301  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.421      ;
; 0.304  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.424      ;
; 0.307  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.428      ;
; 0.347  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.467      ;
; 0.347  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.468      ;
; 0.385  ; Controlador_e:b2v_inst|load                                                                          ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.035      ; 0.504      ;
; 0.392  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.standby                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.512      ;
; 0.410  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.531      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.420  ; Controlador_e:b2v_inst|en_count                                                                      ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.205      ;
; 0.435  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.556      ;
; 0.447  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.567      ;
; 0.448  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.568      ;
; 0.453  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.573      ;
; 0.457  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.577      ;
; 0.458  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.578      ;
; 0.459  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.580      ;
; 0.462  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.582      ;
; 0.465  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; Controlador_e:b2v_inst|rt                                                                            ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.585      ;
; 0.468  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.588      ;
; 0.472  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.592      ;
; 0.485  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.605      ;
; 0.490  ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz ; -0.500       ; 1.086      ; 1.275      ;
; 0.491  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.611      ;
; 0.494  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.614      ;
; 0.507  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.627      ;
; 0.510  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.630      ;
; 0.510  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.630      ;
; 0.511  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.631      ;
; 0.513  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.634      ;
; 0.514  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.634      ;
; 0.516  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.636      ;
; 0.519  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.639      ;
; 0.520  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.641      ;
; 0.523  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.643      ;
; 0.525  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.645      ;
; 0.526  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.646      ;
; 0.531  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.651      ;
; 0.534  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.654      ;
; 0.537  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.657      ;
; 0.575  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|rt                                                                            ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.696      ;
; 0.577  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.697      ;
; 0.580  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.700      ;
; 0.582  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.702      ;
; 0.589  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.709      ;
; 0.592  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.712      ;
; 0.597  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.717      ;
; 0.643  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.763      ;
; 0.652  ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.772      ;
; 0.655  ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.775      ;
; 0.656  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.035      ; 0.775      ;
; 0.674  ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ; Controlador_e:b2v_inst|state_controller.hold                                                         ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.036      ; 0.794      ;
; 0.754  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|load                                                                          ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.037      ; 0.875      ;
; 0.799  ; Controlador_e:b2v_inst|state_controller.hold                                                         ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.035      ; 0.918      ;
; 0.806  ; Controlador_e:b2v_inst|state_controller.standby                                                      ; Controlador_e:b2v_inst|en_count                                                                      ; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz ; 0.000        ; 0.035      ; 0.925      ;
+--------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'div_freq:b2v_inst5|clk_1KHz'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                    ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+
; 0.187 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.307      ;
; 0.325 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.446      ;
; 0.394 ; Comparador_e:b2v_inst4|ls      ; dsf_timer:b2v_inst1|buz_output ; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz ; -0.500       ; 1.253      ; 1.241      ;
; 0.398 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.519      ;
; 0.399 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.520      ;
; 0.446 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.568      ;
; 0.451 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.572      ;
; 0.459 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.579      ;
; 0.511 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.630      ;
; 0.521 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.642      ;
; 0.593 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.713      ;
; 0.612 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.731      ;
; 0.614 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.733      ;
; 0.616 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.737      ;
; 0.619 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.739      ;
; 0.619 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.738      ;
; 0.631 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.751      ;
; 0.634 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.755      ;
; 0.635 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.756      ;
; 0.664 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.784      ;
; 0.664 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.783      ;
; 0.667 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.786      ;
; 0.668 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.787      ;
; 0.672 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.793      ;
; 0.673 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.793      ;
; 0.674 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.793      ;
; 0.676 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.795      ;
; 0.681 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.800      ;
; 0.685 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.804      ;
; 0.688 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.806      ;
; 0.690 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.810      ;
; 0.692 ; dsf_timer:b2v_inst1|buz_output ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.813      ;
; 0.696 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.817      ;
; 0.703 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.821      ;
; 0.721 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.839      ;
; 0.724 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.842      ;
; 0.727 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.846      ;
; 0.728 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.847      ;
; 0.728 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.847      ;
; 0.732 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.851      ;
; 0.736 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.857      ;
; 0.736 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.857      ;
; 0.737 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.856      ;
; 0.738 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.857      ;
; 0.738 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.857      ;
; 0.740 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.858      ;
; 0.745 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.866      ;
; 0.746 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.867      ;
; 0.748 ; dsf_timer:b2v_inst1|counter[7] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.869      ;
; 0.750 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.868      ;
; 0.750 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.869      ;
; 0.753 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.871      ;
; 0.755 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.873      ;
; 0.760 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.880      ;
; 0.761 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.880      ;
; 0.766 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.887      ;
; 0.766 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.884      ;
; 0.766 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.886      ;
; 0.767 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.888      ;
; 0.768 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.886      ;
; 0.769 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.889      ;
; 0.770 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.888      ;
; 0.771 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.890      ;
; 0.772 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.893      ;
; 0.773 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.894      ;
; 0.775 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.893      ;
; 0.780 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.898      ;
; 0.790 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.909      ;
; 0.794 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.913      ;
; 0.800 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[6] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.919      ;
; 0.802 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.920      ;
; 0.805 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.925      ;
; 0.807 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.926      ;
; 0.810 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.928      ;
; 0.811 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.931      ;
; 0.812 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.930      ;
; 0.824 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.036      ; 0.944      ;
; 0.825 ; dsf_timer:b2v_inst1|counter[2] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.943      ;
; 0.826 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|buz_output ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.944      ;
; 0.831 ; dsf_timer:b2v_inst1|counter[4] ; dsf_timer:b2v_inst1|counter[3] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.949      ;
; 0.833 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[0] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.952      ;
; 0.838 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.957      ;
; 0.839 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.958      ;
; 0.841 ; dsf_timer:b2v_inst1|counter[9] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.960      ;
; 0.843 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.962      ;
; 0.844 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[5] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.963      ;
; 0.846 ; dsf_timer:b2v_inst1|counter[6] ; dsf_timer:b2v_inst1|counter[4] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.965      ;
; 0.847 ; dsf_timer:b2v_inst1|counter[5] ; dsf_timer:b2v_inst1|counter[1] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.966      ;
; 0.859 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.978      ;
; 0.862 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.980      ;
; 0.867 ; dsf_timer:b2v_inst1|counter[3] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.988      ;
; 0.869 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[9] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.035      ; 0.988      ;
; 0.872 ; dsf_timer:b2v_inst1|counter[0] ; dsf_timer:b2v_inst1|counter[7] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.990      ;
; 0.877 ; dsf_timer:b2v_inst1|counter[8] ; dsf_timer:b2v_inst1|counter[2] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.037      ; 0.998      ;
; 0.877 ; dsf_timer:b2v_inst1|counter[1] ; dsf_timer:b2v_inst1|counter[8] ; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz ; 0.000        ; 0.034      ; 0.995      ;
+-------+--------------------------------+--------------------------------+---------------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Controlador_e:b2v_inst|en_count'                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                   ; Launch Clock                 ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+
; 1.776 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.565      ;
; 1.787 ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.722     ; 0.575      ;
; 1.787 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.576      ;
; 1.876 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.665      ;
; 1.918 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.707      ;
; 2.075 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.864      ;
; 2.143 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.932      ;
; 2.181 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 0.970      ;
; 2.224 ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ; Comparador_e:b2v_inst4|ls ; div_freq:b2v_inst5|clk_30KHz ; Controlador_e:b2v_inst|en_count ; -0.500       ; -0.721     ; 1.013      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------+------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; -0.092 ; 0.092        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[10] ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[11]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[12]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[14]  ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[15]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[13]  ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[4]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[5]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[6]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[7]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[8]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_1KHz    ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[1]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[2]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[3]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[4]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[5]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[6]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[7]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[8]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[9]  ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; div_freq:b2v_inst5|clk_30KHz   ;
; 0.088  ; 0.088        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[10]|clk      ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[11]|clk       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[12]|clk       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[14]|clk       ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[15]|clk       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[0]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[10]|clk       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[13]|clk       ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[1]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[2]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[3]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[4]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[5]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[6]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[7]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[8]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_1KHz[9]|clk        ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_1KHz|clk         ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[0]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[1]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[2]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[3]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[4]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[5]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[6]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[7]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[8]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|c_30KHz[9]|clk       ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; b2v_inst5|clk_30KHz|clk        ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0] ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i               ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[0]   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[10]  ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[1]   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[2]   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[3]   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_1KHz[9]   ;
; 0.661  ; 0.877        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; div_freq:b2v_inst5|c_30KHz[0]  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_30KHz'                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.266  ; 0.450        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|en_count                                                                      ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|led_door                                                                      ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|load                                                                          ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|rt                                                                            ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.hold                                                         ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.power_engine                                                 ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.set_speed                                                    ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; Controlador_e:b2v_inst|state_controller.standby                                                      ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; dsf_shiftregister:b2v_inst2|speed_register[0]                                                        ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[0] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[1] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[2] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[3] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[4] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[5] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[6] ;
; 0.329  ; 0.545        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; lpm_counter0:b2v_inst10|lpm_counter:LPM_COUNTER_component|cntr_5ei:auto_generated|counter_reg_bit[7] ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.469  ; 0.469        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz|q                                                                                ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|inclk[0]                                                                 ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst5|clk_30KHz~clkctrl|outclk                                                                   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst10|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst2|speed_register[0]|clk                                                                      ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|en_count|clk                                                                                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|led_door|clk                                                                                ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|load|clk                                                                                    ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|rt|clk                                                                                      ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.hold|clk                                                                   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.power_engine|clk                                                           ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.set_speed|clk                                                              ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_30KHz ; Rise       ; b2v_inst|state_controller.standby|clk                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'div_freq:b2v_inst5|clk_1KHz'                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                       ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.204  ; 0.388        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.384  ; 0.384        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[0]      ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[1]      ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[2]      ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[4]      ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[5]      ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[6]      ;
; 0.389  ; 0.605        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[9]      ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|buz_output      ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[3]      ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[7]      ;
; 0.390  ; 0.606        ; 0.216          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; dsf_timer:b2v_inst1|counter[8]      ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz|q                ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|inclk[0] ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst5|clk_1KHz~clkctrl|outclk   ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[0]|clk            ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[1]|clk            ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[2]|clk            ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[4]|clk            ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[5]|clk            ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[6]|clk            ;
; 0.611  ; 0.611        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[9]|clk            ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|buz_output|clk            ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[3]|clk            ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[7]|clk            ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; div_freq:b2v_inst5|clk_1KHz ; Rise       ; b2v_inst1|counter[8]|clk            ;
+--------+--------------+----------------+------------------+-----------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Controlador_e:b2v_inst|en_count'                                                         ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                    ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+
; 0.453 ; 0.453        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Fall       ; Comparador_e:b2v_inst4|ls ;
; 0.456 ; 0.456        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst|en_count|q       ;
; 0.542 ; 0.542        ; 0.000          ; High Pulse Width ; Controlador_e:b2v_inst|en_count ; Rise       ; b2v_inst4|ls|datac        ;
; 0.545 ; 0.545        ; 0.000          ; Low Pulse Width  ; Controlador_e:b2v_inst|en_count ; Fall       ; Comparador_e:b2v_inst4|ls ;
+-------+--------------+----------------+------------------+---------------------------------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 1.297 ; 1.934 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 2.154 ; 2.696 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 1.853 ; 2.487 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 1.943 ; 2.580 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -1.078 ; -1.698 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; -1.074 ; -1.675 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.942 ; -1.510 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -0.965 ; -1.543 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 2.464 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 2.350 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 2.733 ; 2.823 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 2.439 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 2.420 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 3.535 ; 3.578 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 3.832 ; 3.716 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 3.732 ; 3.849 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 3.054 ; 3.096 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 2.386 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 2.264 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 2.644 ; 2.730 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 2.360 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 2.330 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 3.406 ; 3.448 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 3.694 ; 3.580 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 3.597 ; 3.710 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 2.946 ; 2.986 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -5.082   ; -0.191 ; N/A      ; N/A     ; -3.000              ;
;  Controlador_e:b2v_inst|en_count ; -5.082   ; 1.776  ; N/A      ; N/A     ; 0.417               ;
;  clk_fpga                        ; -4.163   ; -0.191 ; N/A      ; N/A     ; -3.000              ;
;  div_freq:b2v_inst5|clk_1KHz     ; -2.359   ; -0.013 ; N/A      ; N/A     ; -1.487              ;
;  div_freq:b2v_inst5|clk_30KHz    ; -1.589   ; -0.176 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                  ; -150.834 ; -1.755 ; 0.0      ; 0.0     ; -87.759             ;
;  Controlador_e:b2v_inst|en_count ; -5.082   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  clk_fpga                        ; -107.619 ; -0.226 ; N/A      ; N/A     ; -46.123             ;
;  div_freq:b2v_inst5|clk_1KHz     ; -21.199  ; -0.013 ; N/A      ; N/A     ; -16.357             ;
;  div_freq:b2v_inst5|clk_30KHz    ; -16.934  ; -1.529 ; N/A      ; N/A     ; -25.279             ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+-------+-------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; 2.762 ; 3.020 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; 4.728 ; 5.028 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; 4.244 ; 4.434 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; 4.448 ; 4.642 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; Data Port ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+-----------+------------------------------+--------+--------+------------+------------------------------+
; door      ; div_freq:b2v_inst5|clk_30KHz ; -1.078 ; -1.698 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; enable    ; div_freq:b2v_inst5|clk_30KHz ; -1.074 ; -1.675 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; local     ; div_freq:b2v_inst5|clk_30KHz ; -0.942 ; -1.510 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
; remote    ; div_freq:b2v_inst5|clk_30KHz ; -0.965 ; -1.543 ; Rise       ; div_freq:b2v_inst5|clk_30KHz ;
+-----------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 4.974 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 4.978 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 5.918 ; 5.647 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 5.213 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 4.763 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 7.766 ; 7.675 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 7.973 ; 8.185 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 8.190 ; 7.948 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 6.525 ; 6.434 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; Data Port  ; Clock Port                      ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+
; in0        ; Controlador_e:b2v_inst|en_count ; 2.386 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ; 2.264 ;       ; Rise       ; Controlador_e:b2v_inst|en_count ;
; duty_cycle ; Controlador_e:b2v_inst|en_count ; 2.644 ; 2.730 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in0        ; Controlador_e:b2v_inst|en_count ;       ; 2.360 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; in1        ; Controlador_e:b2v_inst|en_count ;       ; 2.330 ; Fall       ; Controlador_e:b2v_inst|en_count ;
; buzzer     ; div_freq:b2v_inst5|clk_1KHz     ; 3.406 ; 3.448 ; Rise       ; div_freq:b2v_inst5|clk_1KHz     ;
; in0        ; div_freq:b2v_inst5|clk_30KHz    ; 3.694 ; 3.580 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; in1        ; div_freq:b2v_inst5|clk_30KHz    ; 3.597 ; 3.710 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
; led_door   ; div_freq:b2v_inst5|clk_30KHz    ; 2.946 ; 2.986 ; Rise       ; div_freq:b2v_inst5|clk_30KHz    ;
+------------+---------------------------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; duty_cycle    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; in0           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; buzzer        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_door      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; remote                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; local                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; door                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; duty_cycle    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; in1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; in0           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; buzzer        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_door      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_fpga                        ; clk_fpga                        ; 3173     ; 0        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; Controlador_e:b2v_inst|en_count ; 0        ; 0        ; 12       ; 0        ;
; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz     ; 0        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz     ; 151      ; 0        ; 0        ; 0        ;
; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk_fpga                        ; clk_fpga                        ; 3173     ; 0        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; clk_fpga                        ; 1        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; Controlador_e:b2v_inst|en_count ; 0        ; 0        ; 12       ; 0        ;
; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_1KHz     ; 0        ; 1        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_1KHz     ; div_freq:b2v_inst5|clk_1KHz     ; 151      ; 0        ; 0        ; 0        ;
; Controlador_e:b2v_inst|en_count ; div_freq:b2v_inst5|clk_30KHz    ; 9        ; 9        ; 0        ; 0        ;
; div_freq:b2v_inst5|clk_30KHz    ; div_freq:b2v_inst5|clk_30KHz    ; 75       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 23    ; 23   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 7     ; 7    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Jun 27 18:31:10 2019
Info: Command: quartus_sta motor -c motor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'motor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name div_freq:b2v_inst5|clk_30KHz div_freq:b2v_inst5|clk_30KHz
    Info (332105): create_clock -period 1.000 -name clk_fpga clk_fpga
    Info (332105): create_clock -period 1.000 -name div_freq:b2v_inst5|clk_1KHz div_freq:b2v_inst5|clk_1KHz
    Info (332105): create_clock -period 1.000 -name Controlador_e:b2v_inst|en_count Controlador_e:b2v_inst|en_count
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.082
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.082        -5.082 Controlador_e:b2v_inst|en_count 
    Info (332119):    -4.163      -107.619 clk_fpga 
    Info (332119):    -2.359       -21.199 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):    -1.589       -16.934 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.176
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.176        -1.408 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.059        -0.059 clk_fpga 
    Info (332119):     0.111         0.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     3.430         0.000 Controlador_e:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -46.123 clk_fpga 
    Info (332119):    -1.487       -25.279 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -1.487       -16.357 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.417         0.000 Controlador_e:b2v_inst|en_count 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.593
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.593        -4.593 Controlador_e:b2v_inst|en_count 
    Info (332119):    -3.761       -95.005 clk_fpga 
    Info (332119):    -2.105       -18.605 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):    -1.449       -14.200 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.059
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.059        -0.472 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -0.013        -0.013 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.040         0.000 clk_fpga 
    Info (332119):     3.189         0.000 Controlador_e:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -46.123 clk_fpga 
    Info (332119):    -1.487       -25.279 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -1.487       -16.357 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.434         0.000 Controlador_e:b2v_inst|en_count 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.931
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.931        -1.931 Controlador_e:b2v_inst|en_count 
    Info (332119):    -1.191       -29.526 clk_fpga 
    Info (332119):    -0.380        -2.679 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):    -0.130        -0.288 div_freq:b2v_inst5|clk_30KHz 
Info (332146): Worst-case hold slack is -0.191
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.191        -0.226 clk_fpga 
    Info (332119):    -0.175        -1.529 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):     0.187         0.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     1.776         0.000 Controlador_e:b2v_inst|en_count 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -33.993 clk_fpga 
    Info (332119):    -1.000       -17.000 div_freq:b2v_inst5|clk_30KHz 
    Info (332119):    -1.000       -11.000 div_freq:b2v_inst5|clk_1KHz 
    Info (332119):     0.453         0.000 Controlador_e:b2v_inst|en_count 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 0 megabytes
    Info: Processing ended: Thu Jun 27 18:31:15 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


