
<html><head><title>ATPG Compatible Verilog Netlists</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175855" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="ATPG Compatible Verilog Netlists" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175855" />
<meta name="NextFile" content="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap2_ct_State_Management.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- ATPG Compatible Verilog Netlists" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Netlisting,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="chap2_ct_State_Management.html" title="State Management">State Management</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html" title="Generating ATPG Compatible Verilog Netlists">Generating ATPG Compatible Ver ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_ATPG_Compatible_Verilog_Netlists" title="ATPG Compatible Verilog Netlists"></a><h2>
<a id="pgfId-1139643"></a><a id="20150"></a>ATPG Compatible Verilog Netlists</h2>

<p>
<a id="pgfId-1140823"></a>The primary responsibility of engineers is to deliver scan patterns with complete confidence in their accuracy. Automatic Test Pattern Generation (ATPG) tools are used to generate scan patterns. Scan pattern generation as a process requires three inputs: the netlist of the design, ATPG tool configuration files, and the definition of the library cells used. </p>
<p>
<a id="pgfId-1140955"></a>However, due to limited support for behavioral constructs, usually ATPG tools cannot use Verilog definitions of library cells except Verilog-1995 structural netlists. As a result, the library cells must be defined in a tool-specific language or in a simpler, structural form of Verilog. </p>
<p>
<a id="pgfId-1139696"></a>Virtuoso SystemVerilog Netlister lets you generate netlists of Verilog text files that are compatible with the ATPG technology. These netlists let you find an input or test sequence in Verilog text files. The ATPG functionality within Virtuoso SystemVerilog Netlister has the following main features:</p>
<ul><li>
<a id="pgfId-1139699"></a>All text views must be Verilog constructs. Views created in other languages are not supported.</li><li>
<a id="pgfId-1139700"></a>All nets are defined as <code>wire</code> in the netlist.</li><li>
<a id="pgfId-1139701"></a>All parameters of cells or instances are ignored and are not printed in netlist. </li><li>
<a id="pgfId-1142150"></a>All instance arrays are expanded by default.</li><li>
<a id="pgfId-1142175"></a>Aliases can be printed using <code>tran</code> statements instead of using <code>cds_alias</code>, <code>cds_thru</code>, or <code>assign</code> statements.</li><li>
<a id="pgfId-1139688"></a>Generates a single netlist file. This netlist file contains the Verilog modules created from the schematic and the Verilog modules from the text views. Cells with same names from different libraries and different views are generated in a single netlist file with unique names.</li></ul>






<h4><em>
<a id="pgfId-1143599"></a>Related Topics </em></h4>

<p>
<a id="pgfId-1139885"></a><a href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html#54652">Generating ATPG Compatible Verilog Netlists</a></p>
<p>
<a id="pgfId-1141901"></a><a href="appForms_re_SystemVerilog_Netlister_Options_Form.html#43518">Verilog Tab</a></p>
<p>
<a id="pgfId-1142477"></a><a href="appEnvVars_re_enableVerilogATPG.html#80889">enableVerilogATPG</a></p>
<p>
<a id="pgfId-1141869"></a><a href="appEnvVars_re_useTranForCdsAliasThru.html#10477">useTranForCdsAliasThru</a></p>
<p>
<a id="pgfId-1141892"></a><a href="appEnvVars_re_vlogCompatVersion.html#59851">vlogCompatVersion</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap2_ct_State_Management.html" id="prev" title="State Management">State Management</a></em></b><b><em><a href="chap2_tk_Generating_ATPG_Compatible_Verilog_Netlists.html" id="nex" title="Generating ATPG Compatible Verilog Netlists">Generating ATPG Compatible Ver ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>