module shift_reg(
    input logic clk,
    input logic reset,
    input logic sin,
    output logic [3:0] q
);

always_ff @(posedge clk)
begin
    if (reset)
        q <= 4'b0000;
    else
        q <= {q[2:0], sin};
end

endmodule