// Seed: 2012558929
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    input  supply1 id_2
);
  wire id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output wire id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri0 id_5,
    input uwire id_6,
    output supply0 id_7
);
  wire [1 'b0 : 1] id_9;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_0
  );
  always @(posedge 1 or posedge 1) id_1 = id_3;
  assign id_7 = id_3;
endmodule
