Analysis & Synthesis report for DE2_CCD
Wed May 03 09:54:49 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST
 12. State Machine - |DE2_CCD|train:training_unit|train_state_machine:train_unit|state
 13. State Machine - |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|state
 14. State Machine - |DE2_CCD|sram_controller:SRAM_unit|state
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 21. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 22. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 23. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 24. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 25. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 26. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 27. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 28. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 29. Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 30. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 31. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 32. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 33. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 34. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 35. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 36. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 37. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 38. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 39. Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result
 40. Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 71. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
 72. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 73. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 74. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 75. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 76. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 77. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 78. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 79. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 80. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 81. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 82. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 83. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 84. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram
 85. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 86. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 87. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 88. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 89. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 90. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 91. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 92. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 93. Source assignments for Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
 94. Source assignments for Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
 95. Source assignments for Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
 96. Parameter Settings for User Entity Instance: VGA_Controller:u1
 97. Parameter Settings for User Entity Instance: tristate:tri_SRAM
 98. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component
 99. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component
100. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component
101. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component
102. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component
103. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component
104. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component
105. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component
106. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component
107. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component
108. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component
109. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1|lpm_compare:LPM_COMPARE_component
110. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2|lpm_compare:LPM_COMPARE_component
111. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3|lpm_compare:LPM_COMPARE_component
112. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4|lpm_compare:LPM_COMPARE_component
113. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5|lpm_compare:LPM_COMPARE_component
114. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6|lpm_compare:LPM_COMPARE_component
115. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7|lpm_compare:LPM_COMPARE_component
116. Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8|lpm_compare:LPM_COMPARE_component
117. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component
118. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component
119. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component
120. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component
121. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component
122. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component
123. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component
124. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component
125. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component
126. Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component
127. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
128. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
129. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
130. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
131. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
132. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
133. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
134. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
135. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
136. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
137. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
138. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component
139. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component
140. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component
141. Parameter Settings for Inferred Entity Instance: VGA_Controller:u1|lpm_divide:Mod0
142. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div1
143. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div0
144. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div7
145. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div6
146. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div9
147. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div8
148. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div3
149. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div2
150. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div5
151. Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div4
152. altmult_accum Parameter Settings by Entity Instance
153. altshift_taps Parameter Settings by Entity Instance
154. altpll Parameter Settings by Entity Instance
155. dcfifo Parameter Settings by Entity Instance
156. altsyncram Parameter Settings by Entity Instance
157. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_130"
158. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_96"
159. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_62"
160. Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"
161. Port Connectivity Checks: "I2C_CCD_Config:u7"
162. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"
163. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"
164. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"
165. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
166. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
167. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
168. Port Connectivity Checks: "Sdram_Control_4Port:u6"
169. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"
170. Port Connectivity Checks: "CCD_Capture:u3"
171. Port Connectivity Checks: "SEG7_LUT_8:u5"
172. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma9"
173. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma8"
174. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma7"
175. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma6"
176. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma5"
177. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma4"
178. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma3"
179. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma2"
180. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma1"
181. Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma0"
182. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9"
183. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8"
184. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7"
185. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6"
186. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5"
187. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4"
188. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3"
189. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2"
190. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1"
191. Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0"
192. Port Connectivity Checks: "tristate:tri_SRAM"
193. Port Connectivity Checks: "rdbw:inc_add_SRAM"
194. Port Connectivity Checks: "VGA_Controller:u1"
195. Post-Synthesis Netlist Statistics for Top Partition
196. Elapsed Time Per Partition
197. Analysis & Synthesis Messages
198. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 03 09:54:47 2017      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE2_CCD                                    ;
; Top-level Entity Name              ; DE2_CCD                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 110,208                                    ;
;     Total combinational functions  ; 71,705                                     ;
;     Dedicated logic registers      ; 64,306                                     ;
; Total registers                    ; 64306                                      ;
; Total pins                         ; 427                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 73,944                                     ;
; Embedded Multiplier 9-bit elements ; 40                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_CCD            ; DE2_CCD            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; Helper_modules/CCD_Capture.v              ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/CCD_Capture.v              ;         ;
; DE2_files/DE2_CCD.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_files/DE2_CCD.sv                      ;         ;
; Helper_modules/VGA_Param.h                ; yes             ; User Unspecified File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/VGA_Param.h                ;         ;
; Helper_modules/VGA_Controller.v           ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/VGA_Controller.v           ;         ;
; Helper_modules/Stack_RAM.v                ; yes             ; User Wizard-Generated File   ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/Stack_RAM.v                ;         ;
; Helper_modules/SEG7_LUT_8.v               ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/SEG7_LUT_8.v               ;         ;
; Helper_modules/SEG7_LUT.v                 ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/SEG7_LUT.v                 ;         ;
; Helper_modules/Reset_Delay.v              ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/Reset_Delay.v              ;         ;
; Helper_modules/RAW2RGB.v                  ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/RAW2RGB.v                  ;         ;
; Helper_modules/Mirror_Col.v               ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/Mirror_Col.v               ;         ;
; Helper_modules/Line_Buffer.v              ; yes             ; User Wizard-Generated File   ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/Line_Buffer.v              ;         ;
; Helper_modules/I2C_Controller.v           ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/I2C_Controller.v           ;         ;
; Helper_modules/I2C_CCD_Config.v           ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Helper_modules/I2C_CCD_Config.v           ;         ;
; Neural_network/weights_controller.sv      ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/weights_controller.sv      ;         ;
; Neural_network/tristate.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/tristate.sv                ;         ;
; Neural_network/train_functions.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/train_functions.sv         ;         ;
; Neural_network/test_functions.sv          ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/test_functions.sv          ;         ;
; Neural_network/sram_wr.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/sram_wr.sv                 ;         ;
; Neural_network/sram_controller.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/sram_controller.sv         ;         ;
; Neural_network/mult_accum.v               ; yes             ; User Wizard-Generated File   ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/mult_accum.v               ;         ;
; Neural_network/imageprocessing.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/imageprocessing.sv         ;         ;
; Neural_network/compare.v                  ; yes             ; User Wizard-Generated File   ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Neural_network/compare.v                  ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File   ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_FIFO.v          ;         ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/Sdram_Control_4Port/Sdram_PLL.v           ;         ;
; sdram_control_4port/sdram_params.h        ; yes             ; Auto-Found Unspecified File  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/sdram_control_4port/sdram_params.h        ;         ;
; neural_network/weights.txt                ; yes             ; Auto-Found File              ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/neural_network/weights.txt                ;         ;
; altmult_accum.tdf                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altmult_accum.tdf                           ;         ;
; db/mult_accum_anp2.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/mult_accum_anp2.tdf                    ;         ;
; db/ded_mult_1a81.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/ded_mult_1a81.tdf                      ;         ;
; db/dffpipe_93c.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/dffpipe_93c.tdf                        ;         ;
; db/zaccum_19l.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/zaccum_19l.tdf                         ;         ;
; db/accum_e2l.tdf                          ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/accum_e2l.tdf                          ;         ;
; lpm_compare.tdf                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.tdf                             ;         ;
; comptree.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/comptree.inc                                ;         ;
; altshift.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                ;         ;
; aglobal150.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                              ;         ;
; db/cmpr_igg.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/cmpr_igg.tdf                           ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                           ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                             ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                             ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                            ;         ;
; db/shift_taps_2pn.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/shift_taps_2pn.tdf                     ;         ;
; db/altsyncram_mq81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/altsyncram_mq81.tdf                    ;         ;
; db/cntr_lvf.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/cntr_lvf.tdf                           ;         ;
; db/cmpr_8ic.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/cmpr_8ic.tdf                           ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                  ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                             ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                           ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                           ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf                                  ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                             ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_graycounter.inc                           ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_fefifo.inc                                ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_gray2bin.inc                              ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                 ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                           ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                         ;         ;
; db/dcfifo_87o1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/dcfifo_87o1.tdf                        ;         ;
; db/a_gray2bin_6ib.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/a_gray2bin_6ib.tdf                     ;         ;
; db/a_graycounter_577.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/a_graycounter_577.tdf                  ;         ;
; db/a_graycounter_1lc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/a_graycounter_1lc.tdf                  ;         ;
; db/altsyncram_mf51.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/altsyncram_mf51.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_qld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/alt_synch_pipe_qld.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_rld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/alt_synch_pipe_rld.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_n76.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/cmpr_n76.tdf                           ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; db/altsyncram_rgn1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/altsyncram_rgn1.tdf                    ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                              ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                             ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                         ;         ;
; db/lpm_divide_f9m.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/lpm_divide_f9m.tdf                     ;         ;
; db/sign_div_unsign_4kh.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/sign_div_unsign_4kh.tdf                ;         ;
; db/alt_u_div_s3f.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/alt_u_div_s3f.tdf                      ;         ;
; db/add_sub_7pc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/add_sub_7pc.tdf                        ;         ;
; db/add_sub_8pc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/add_sub_8pc.tdf                        ;         ;
; db/lpm_divide_82p.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/lpm_divide_82p.tdf                     ;         ;
; db/abs_divider_3dg.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/abs_divider_3dg.tdf                    ;         ;
; db/alt_u_div_4af.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/alt_u_div_4af.tdf                      ;         ;
; db/lpm_abs_f0a.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/lpm_abs_f0a.tdf                        ;         ;
; db/lpm_abs_k0a.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/lpm_abs_k0a.tdf                        ;         ;
+-------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 110,208  ;
;                                             ;          ;
; Total combinational functions               ; 71705    ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 43837    ;
;     -- 3 input functions                    ; 1515     ;
;     -- <=2 input functions                  ; 26353    ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 70259    ;
;     -- arithmetic mode                      ; 1446     ;
;                                             ;          ;
; Total registers                             ; 64306    ;
;     -- Dedicated logic registers            ; 64306    ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 427      ;
; Total memory bits                           ; 73944    ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 40       ;
;                                             ;          ;
; Total PLLs                                  ; 1        ;
;     -- PLLs                                 ; 1        ;
;                                             ;          ;
; Maximum fan-out node                        ; CCD_MCLK ;
; Maximum fan-out                             ; 63554    ;
; Total fan-out                               ; 404211   ;
; Average fan-out                             ; 2.95     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                 ; Library Name ;
+-----------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_CCD                                            ; 71705 (3)         ; 64306 (15)    ; 73944       ; 40           ; 0       ; 20        ; 427  ; 0            ; |DE2_CCD                                                                                                                                                                            ; work         ;
;    |CCD_Capture:u3|                                 ; 22 (22)           ; 26 (26)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|CCD_Capture:u3                                                                                                                                                             ; work         ;
;    |I2C_CCD_Config:u7|                              ; 120 (74)          ; 67 (41)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                           ; 46 (46)           ; 26 (26)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                                                        ; work         ;
;    |Mirror_Col:u8|                                  ; 20 (20)           ; 11 (11)       ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8                                                                                                                                                              ; work         ;
;       |Stack_RAM:comb_130|                          ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130                                                                                                                                           ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                                           ; work         ;
;             |altsyncram_rgn1:auto_generated|        ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated                                                                            ; work         ;
;       |Stack_RAM:comb_62|                           ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                                            ; work         ;
;             |altsyncram_rgn1:auto_generated|        ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated                                                                             ; work         ;
;       |Stack_RAM:comb_96|                           ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96                                                                                                                                            ; work         ;
;          |altsyncram:altsyncram_component|          ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                                            ; work         ;
;             |altsyncram_rgn1:auto_generated|        ; 0 (0)             ; 0 (0)         ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated                                                                             ; work         ;
;    |RAW2RGB:u4|                                     ; 88 (72)           ; 62 (51)       ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4                                                                                                                                                                 ; work         ;
;       |Line_Buffer:u0|                              ; 16 (0)            ; 11 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0                                                                                                                                                  ; work         ;
;          |altshift_taps:altshift_taps_component|    ; 16 (0)            ; 11 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                                            ; work         ;
;             |shift_taps_2pn:auto_generated|         ; 16 (0)            ; 11 (0)        ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated                                                                              ; work         ;
;                |altsyncram_mq81:altsyncram2|        ; 0 (0)             ; 0 (0)         ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2                                                  ; work         ;
;                |cntr_lvf:cntr1|                     ; 16 (13)           ; 11 (11)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1                                                               ; work         ;
;                   |cmpr_8ic:cmpr4|                  ; 3 (3)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4                                                ; work         ;
;    |Reset_Delay:u2|                                 ; 33 (33)           ; 25 (25)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Reset_Delay:u2                                                                                                                                                             ; work         ;
;    |SEG7_LUT_8:u5|                                  ; 7 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5                                                                                                                                                              ; work         ;
;       |SEG7_LUT:u0|                                 ; 7 (7)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                  ; work         ;
;    |Sdram_Control_4Port:u6|                         ; 688 (214)         ; 702 (135)     ; 29184       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6                                                                                                                                                     ; work         ;
;       |Sdram_FIFO:read_fifo1|                       ; 83 (0)            ; 116 (0)       ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                                               ; work         ;
;          |dcfifo:dcfifo_component|                  ; 83 (0)            ; 116 (0)       ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                       ; work         ;
;             |dcfifo_87o1:auto_generated|            ; 83 (15)           ; 116 (30)      ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                                            ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|    ; 8 (8)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                            ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|    ; 9 (9)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                            ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|        ; 20 (20)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                ; work         ;
;                |a_graycounter_577:rdptr_g1p|        ; 19 (19)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                                                ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                 ; work         ;
;                   |dffpipe_pe9:dffpipe13|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                           ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                 ; work         ;
;                   |dffpipe_qe9:dffpipe16|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                           ; work         ;
;                |altsyncram_mf51:fifo_ram|           ; 0 (0)             ; 0 (0)         ; 6656        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram                                                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|           ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                                                   ; work         ;
;                |cmpr_n76:wrfull_eq_comp|            ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                                                    ; work         ;
;                |dffpipe_oe9:ws_brp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp                                                         ; work         ;
;                |dffpipe_oe9:ws_bwp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp                                                         ; work         ;
;       |Sdram_FIFO:read_fifo2|                       ; 87 (0)            ; 116 (0)       ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                                               ; work         ;
;          |dcfifo:dcfifo_component|                  ; 87 (0)            ; 116 (0)       ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                       ; work         ;
;             |dcfifo_87o1:auto_generated|            ; 87 (17)           ; 116 (30)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                                            ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|    ; 8 (8)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                            ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|    ; 9 (9)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                            ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|        ; 22 (22)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                ; work         ;
;                |a_graycounter_577:rdptr_g1p|        ; 19 (19)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                                                ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                 ; work         ;
;                   |dffpipe_pe9:dffpipe13|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                           ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                 ; work         ;
;                   |dffpipe_qe9:dffpipe16|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                           ; work         ;
;                |altsyncram_mf51:fifo_ram|           ; 0 (0)             ; 0 (0)         ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram                                                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|           ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                                                   ; work         ;
;                |cmpr_n76:wrfull_eq_comp|            ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                                                    ; work         ;
;                |dffpipe_oe9:ws_brp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp                                                         ; work         ;
;                |dffpipe_oe9:ws_bwp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp                                                         ; work         ;
;       |Sdram_FIFO:write_fifo1|                      ; 89 (0)            ; 116 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                                              ; work         ;
;          |dcfifo:dcfifo_component|                  ; 89 (0)            ; 116 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                      ; work         ;
;             |dcfifo_87o1:auto_generated|            ; 89 (15)           ; 116 (30)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                                           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|    ; 9 (9)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|    ; 9 (9)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|        ; 22 (22)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                                               ; work         ;
;                |a_graycounter_577:rdptr_g1p|        ; 22 (22)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                                               ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                ; work         ;
;                   |dffpipe_pe9:dffpipe13|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                          ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                ; work         ;
;                   |dffpipe_qe9:dffpipe16|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                          ; work         ;
;                |altsyncram_mf51:fifo_ram|           ; 0 (0)             ; 0 (0)         ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram                                                  ; work         ;
;                |cmpr_n76:rdempty_eq_comp|           ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                                                  ; work         ;
;                |cmpr_n76:wrfull_eq_comp|            ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                                                   ; work         ;
;                |dffpipe_oe9:rs_brp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp                                                        ; work         ;
;                |dffpipe_oe9:rs_bwp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp                                                        ; work         ;
;       |Sdram_FIFO:write_fifo2|                      ; 91 (0)            ; 116 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                                              ; work         ;
;          |dcfifo:dcfifo_component|                  ; 91 (0)            ; 116 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                      ; work         ;
;             |dcfifo_87o1:auto_generated|            ; 91 (15)           ; 116 (30)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                                           ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|    ; 9 (9)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                           ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|    ; 9 (9)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                           ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|        ; 24 (24)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                                               ; work         ;
;                |a_graycounter_577:rdptr_g1p|        ; 22 (22)           ; 14 (14)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                                               ; work         ;
;                |alt_synch_pipe_qld:rs_dgwp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                ; work         ;
;                   |dffpipe_pe9:dffpipe13|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                          ; work         ;
;                |alt_synch_pipe_rld:ws_dgrp|         ; 0 (0)             ; 20 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                ; work         ;
;                   |dffpipe_qe9:dffpipe16|           ; 0 (0)             ; 20 (20)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                          ; work         ;
;                |altsyncram_mf51:fifo_ram|           ; 0 (0)             ; 0 (0)         ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram                                                  ; work         ;
;                |cmpr_n76:rdempty_eq_comp|           ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                                                  ; work         ;
;                |cmpr_n76:wrfull_eq_comp|            ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                                                   ; work         ;
;                |dffpipe_oe9:rs_brp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp                                                        ; work         ;
;                |dffpipe_oe9:rs_bwp|                 ; 0 (0)             ; 9 (9)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp                                                        ; work         ;
;       |Sdram_PLL:sdram_pll1|                        ; 0 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                                                ; work         ;
;          |altpll:altpll_component|                  ; 0 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                        ; work         ;
;       |command:command1|                            ; 60 (60)           ; 48 (48)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                                                    ; work         ;
;       |control_interface:control1|                  ; 64 (64)           ; 55 (55)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                                          ; work         ;
;    |VGA_Controller:u1|                              ; 111 (104)         ; 64 (64)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1                                                                                                                                                          ; work         ;
;       |lpm_divide:Mod0|                             ; 7 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1|lpm_divide:Mod0                                                                                                                                          ; work         ;
;          |lpm_divide_f9m:auto_generated|            ; 7 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1|lpm_divide:Mod0|lpm_divide_f9m:auto_generated                                                                                                            ; work         ;
;             |sign_div_unsign_4kh:divider|           ; 7 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1|lpm_divide:Mod0|lpm_divide_f9m:auto_generated|sign_div_unsign_4kh:divider                                                                                ; work         ;
;                |alt_u_div_s3f:divider|              ; 7 (7)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1|lpm_divide:Mod0|lpm_divide_f9m:auto_generated|sign_div_unsign_4kh:divider|alt_u_div_s3f:divider                                                          ; work         ;
;    |imageprocess:image_unit|                        ; 22 (20)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|imageprocess:image_unit                                                                                                                                                    ; work         ;
;       |gray2bw:black_unit|                          ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|imageprocess:image_unit|gray2bw:black_unit                                                                                                                                 ; work         ;
;    |multiply:multiplication_unit|                   ; 567 (0)           ; 342 (0)       ; 0           ; 20           ; 0       ; 10        ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit                                                                                                                                               ; work         ;
;       |matmux10:multiply_unit|                      ; 567 (40)          ; 342 (182)     ; 0           ; 20           ; 0       ; 10        ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit                                                                                                                        ; work         ;
;          |largest_reg:comparator_unit|              ; 367 (223)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit                                                                                            ; work         ;
;             |compare:c0|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c1|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c2|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c3|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c4|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c5|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c6|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c7|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;             |compare:c8|                            ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8                                                                                 ; work         ;
;                |lpm_compare:LPM_COMPARE_component|  ; 16 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8|lpm_compare:LPM_COMPARE_component                                               ; work         ;
;                   |cmpr_igg:auto_generated|         ; 16 (16)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated                       ; work         ;
;          |mult_accum:ma0|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma1|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma2|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma3|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma4|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma5|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma6|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma7|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma8|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;          |mult_accum:ma9|                           ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9                                                                                                         ; work         ;
;             |altmult_accum:altmult_accum_component| ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component                                                                   ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 16 (0)            ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                    ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1            ; work         ;
;                   |zaccum_19l:zaccum2|              ; 16 (0)            ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                 ; work         ;
;                      |accum_e2l:accum|              ; 16 (16)           ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum ; work         ;
;    |sram_controller:SRAM_unit|                      ; 3 (3)             ; 4 (4)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|sram_controller:SRAM_unit                                                                                                                                                  ; work         ;
;    |train:training_unit|                            ; 2416 (0)          ; 260 (0)       ; 0           ; 20           ; 0       ; 10        ; 0    ; 0            ; |DE2_CCD|train:training_unit                                                                                                                                                        ; work         ;
;       |MSE_derivative:computer_derivative|          ; 130 (130)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|MSE_derivative:computer_derivative                                                                                                                     ; work         ;
;       |SW_b_to_dec:switch_unit|                     ; 10 (10)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|SW_b_to_dec:switch_unit                                                                                                                                ; work         ;
;       |train_state_machine:train_unit|              ; 2276 (128)        ; 260 (100)     ; 0           ; 20           ; 0       ; 10        ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit                                                                                                                         ; work         ;
;          |lpm_divide:Div0|                          ; 215 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div0                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 215 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div0|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 215 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 22 (22)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div0|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div1|                          ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div1                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div1|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 214 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div1|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div1|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div1|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div2|                          ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div2                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div2|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 214 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div2|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div2|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div2|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div3|                          ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div3                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div3|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 214 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div3|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div3|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div3|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div4|                          ; 217 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div4                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 217 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div4|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 217 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div4|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div4|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 24 (24)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div4|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div5|                          ; 215 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div5                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 215 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div5|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 215 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div5|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div5|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 22 (22)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div5|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div6|                          ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div6                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div6|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 214 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div6|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div6|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div6|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div7|                          ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div7                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div7|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 214 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div7|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div7|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div7|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div8|                          ; 217 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div8                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 217 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div8|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 217 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div8|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div8|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 24 (24)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div8|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |lpm_divide:Div9|                          ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div9                                                                                                         ; work         ;
;             |lpm_divide_82p:auto_generated|         ; 214 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div9|lpm_divide_82p:auto_generated                                                                           ; work         ;
;                |abs_divider_3dg:divider|            ; 214 (16)          ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div9|lpm_divide_82p:auto_generated|abs_divider_3dg:divider                                                   ; work         ;
;                   |alt_u_div_4af:divider|           ; 177 (177)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div9|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|alt_u_div_4af:divider                             ; work         ;
;                   |lpm_abs_k0a:my_abs_num|          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|lpm_divide:Div9|lpm_divide_82p:auto_generated|abs_divider_3dg:divider|lpm_abs_k0a:my_abs_num                            ; work         ;
;          |mult_accum:ma0|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma1|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma2|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma3|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma4|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma5|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma6|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma7|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma8|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;          |mult_accum:ma9|                           ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9                                                                                                          ; work         ;
;             |altmult_accum:altmult_accum_component| ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component                                                                    ; work         ;
;                |mult_accum_anp2:auto_generated|     ; 0 (0)             ; 16 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated                                     ; work         ;
;                   |ded_mult_1a81:ded_mult1|         ; 0 (0)             ; 0 (0)         ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1             ; work         ;
;                   |zaccum_19l:zaccum2|              ; 0 (0)             ; 16 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2                  ; work         ;
;                      |accum_e2l:accum|              ; 0 (0)             ; 16 (16)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum  ; work         ;
;    |tristate:tri_SRAM|                              ; 0 (0)             ; 8 (8)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|tristate:tri_SRAM                                                                                                                                                          ; work         ;
;    |weights_controller:weight|                      ; 67605 (67605)     ; 62720 (62720) ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|weights_controller:weight                                                                                                                                                  ; work         ;
+-----------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 20          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 40          ;
; Signed Embedded Multipliers           ; 20          ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                    ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance                                                                                     ; IP Include File             ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7 ; Neural_network/compare.v    ;
; Altera ; LPM_COMPARE         ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8 ; Neural_network/compare.v    ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9                         ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma0                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma1                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma2                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma3                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma4                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma5                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma6                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma7                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma8                          ; Neural_network/mult_accum.v ;
; Altera ; ALTMULT_ACCUM (MAC) ; 15.0    ; N/A          ; N/A          ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|mult_accum:ma9                          ; Neural_network/mult_accum.v ;
+--------+---------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CCD|train:training_unit|train_state_machine:train_unit|state                                           ;
+------------------+-----------------+------------+------------+--------------+------------------+---------------+------------+
; Name             ; state.FIRST_PIX ; state.WAIT ; state.DONE ; state.UPDATE ; state.MULTIPLY_3 ; state.WAIT_IM ; state.REST ;
+------------------+-----------------+------------+------------+--------------+------------------+---------------+------------+
; state.REST       ; 0               ; 0          ; 0          ; 0            ; 0                ; 0             ; 0          ;
; state.WAIT_IM    ; 0               ; 0          ; 0          ; 0            ; 0                ; 1             ; 1          ;
; state.MULTIPLY_3 ; 0               ; 0          ; 0          ; 0            ; 1                ; 0             ; 1          ;
; state.UPDATE     ; 0               ; 0          ; 0          ; 1            ; 0                ; 0             ; 1          ;
; state.DONE       ; 0               ; 0          ; 1          ; 0            ; 0                ; 0             ; 1          ;
; state.WAIT       ; 0               ; 1          ; 0          ; 0            ; 0                ; 0             ; 1          ;
; state.FIRST_PIX  ; 1               ; 0          ; 0          ; 0            ; 0                ; 0             ; 1          ;
+------------------+-----------------+------------+------------+--------------+------------------+---------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|state                                   ;
+----------------------+---------------+------------+----------------------+----------------+-------------+------------+
; Name                 ; state.COMPARE ; state.DONE ; state.MULTIPLY_DELAY ; state.MULTIPLY ; state.WAIT2 ; state.WAIT ;
+----------------------+---------------+------------+----------------------+----------------+-------------+------------+
; state.WAIT           ; 0             ; 0          ; 0                    ; 0              ; 0           ; 0          ;
; state.WAIT2          ; 0             ; 0          ; 0                    ; 0              ; 1           ; 1          ;
; state.MULTIPLY       ; 0             ; 0          ; 0                    ; 1              ; 0           ; 1          ;
; state.MULTIPLY_DELAY ; 0             ; 0          ; 1                    ; 0              ; 0           ; 1          ;
; state.DONE           ; 0             ; 1          ; 0                    ; 0              ; 0           ; 1          ;
; state.COMPARE        ; 1             ; 0          ; 0                    ; 0              ; 0           ; 1          ;
+----------------------+---------------+------------+----------------------+----------------+-------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |DE2_CCD|sram_controller:SRAM_unit|state               ;
+----------------+------------+------------+----------------+------------+
; Name           ; state.WR_1 ; state.WR_0 ; state.GET_DATA ; state.WAIT ;
+----------------+------------+------------+----------------+------------+
; state.WAIT     ; 0          ; 0          ; 0              ; 0          ;
; state.GET_DATA ; 0          ; 0          ; 1              ; 1          ;
; state.WR_0     ; 0          ; 1          ; 0              ; 1          ;
; state.WR_1     ; 1          ; 0          ; 0              ; 1          ;
+----------------+------------+------------+----------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mDATAOUT[0,1,15]                                                                                                                                                    ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                     ; Stuck at VCC due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg                                    ; Stuck at GND due to stuck port data_in                                 ;
; tristate:tri_SRAM|a[8..15]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|CKE                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                                ; Stuck at VCC due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg                               ; Stuck at GND due to stuck port data_in                                 ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31]  ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum|acc_ffa[16..31] ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[19..21]                                                                                                                                                        ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19..21]                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                              ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                             ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                             ; Lost fanout                                                            ;
; hold_pixel[0,2..7]                                                                                                                                                                         ; Merged with hold_pixel[1]                                              ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..6]                                                                                                                                                     ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..6]                                                                                                                                                     ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..6]                                                                                                                                                     ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..6]                                                                                                                                                     ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                                                                                       ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                          ;
; Sdram_Control_4Port:u6|mADDR[0..6]                                                                                                                                                         ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..6]                                                                                                                              ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[14,15]                                                                                                                                              ; Merged with I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]                 ;
; I2C_CCD_Config:u7|mI2C_DATA[14,15]                                                                                                                                                         ; Merged with I2C_CCD_Config:u7|mI2C_DATA[12]                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mSetup_ST~9                                                                                                                                                              ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mSetup_ST~10                                                                                                                                                             ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|state~2                                                                                                                                 ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|state~3                                                                                                                                 ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|state~4                                                                                                                                 ; Lost fanout                                                            ;
; train:training_unit|train_state_machine:train_unit|state~5                                                                                                                                 ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|state~2                                                                                                                                ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|state~3                                                                                                                                ; Lost fanout                                                            ;
; multiply:multiplication_unit|matmux10:multiply_unit|state~4                                                                                                                                ; Lost fanout                                                            ;
; sram_controller:SRAM_unit|state~4                                                                                                                                                          ; Lost fanout                                                            ;
; sram_controller:SRAM_unit|state~5                                                                                                                                                          ; Lost fanout                                                            ;
; CCD_Capture:u3|Y_Cont[1..10]                                                                                                                                                               ; Lost fanout                                                            ;
; Total Number of Removed Registers = 522                                                                                                                                                    ;                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                                                   ; Stuck at VCC              ; Sdram_Control_4Port:u6|mLENGTH[7], Sdram_Control_4Port:u6|mADDR[7],                                                                                          ;
;                                                                                                                                                         ; due to stuck port data_in ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7],                                                                                                  ;
;                                                                                                                                                         ;                           ; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                                                            ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                                             ; Stuck at VCC              ; Sdram_Control_4Port:u6|CKE                                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg  ; Stuck at VCC              ; train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg  ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_reg ; Stuck at GND              ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|accum_sload_pipe_reg ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                                         ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                                         ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[21]                                                                                                                         ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[20]                                                                                                                         ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[19]                                                                                                                         ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                                         ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                                         ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                                         ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                                                   ;
;                                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 64306 ;
; Number of registers using Synchronous Clear  ; 108   ;
; Number of registers using Synchronous Load   ; 112   ;
; Number of registers using Asynchronous Clear ; 977   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 63454 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                       ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                       ; 16      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                       ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                       ; 14      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                       ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                       ; 11      ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 8       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                ; 2       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                 ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 2       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 8       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 5       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                 ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 3       ;
; Total number of inverted registers = 25                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[8]                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[1]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|command_done                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|X_Cont[1]                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|Y_Cont[0]                                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[14]                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[10]                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|VGA_Controller:u1|oVGA_B[2]                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|mADDR[21]                                                       ;
; 64:1               ; 3 bits    ; 126 LEs       ; 18 LEs               ; 108 LEs                ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[7]                                                         ;
; 64:1               ; 5 bits    ; 210 LEs       ; 50 LEs               ; 160 LEs                ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[0]                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|CMD[1]                                                          ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|WR_MASK[0]                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|RD_MASK[0]                                                      ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|ST[0]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|Mux72  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|Mux121 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|Mux103 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|state                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE2_CCD|multiply:multiplication_unit|matmux10:multiply_unit|state                              ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|state                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_CCD|train:training_unit|train_state_machine:train_unit|state                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                          ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                           ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
; ACT_H_MAX      ; 640   ; Signed Integer                        ;
; ACT_V_MAX      ; 480   ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tristate:tri_SRAM ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                         ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                      ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                      ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                      ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                      ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                      ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                      ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                      ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                      ;
; COEF0_0                              ; 0               ; Untyped                                                                                      ;
; COEF0_1                              ; 0               ; Untyped                                                                                      ;
; COEF0_2                              ; 0               ; Untyped                                                                                      ;
; COEF0_3                              ; 0               ; Untyped                                                                                      ;
; COEF0_4                              ; 0               ; Untyped                                                                                      ;
; COEF0_5                              ; 0               ; Untyped                                                                                      ;
; COEF0_6                              ; 0               ; Untyped                                                                                      ;
; COEF0_7                              ; 0               ; Untyped                                                                                      ;
; COEF1_0                              ; 0               ; Untyped                                                                                      ;
; COEF1_1                              ; 0               ; Untyped                                                                                      ;
; COEF1_2                              ; 0               ; Untyped                                                                                      ;
; COEF1_3                              ; 0               ; Untyped                                                                                      ;
; COEF1_4                              ; 0               ; Untyped                                                                                      ;
; COEF1_5                              ; 0               ; Untyped                                                                                      ;
; COEF1_6                              ; 0               ; Untyped                                                                                      ;
; COEF1_7                              ; 0               ; Untyped                                                                                      ;
; COEF2_0                              ; 0               ; Untyped                                                                                      ;
; COEF2_1                              ; 0               ; Untyped                                                                                      ;
; COEF2_2                              ; 0               ; Untyped                                                                                      ;
; COEF2_3                              ; 0               ; Untyped                                                                                      ;
; COEF2_4                              ; 0               ; Untyped                                                                                      ;
; COEF2_5                              ; 0               ; Untyped                                                                                      ;
; COEF2_6                              ; 0               ; Untyped                                                                                      ;
; COEF2_7                              ; 0               ; Untyped                                                                                      ;
; COEF3_0                              ; 0               ; Untyped                                                                                      ;
; COEF3_1                              ; 0               ; Untyped                                                                                      ;
; COEF3_2                              ; 0               ; Untyped                                                                                      ;
; COEF3_3                              ; 0               ; Untyped                                                                                      ;
; COEF3_4                              ; 0               ; Untyped                                                                                      ;
; COEF3_5                              ; 0               ; Untyped                                                                                      ;
; COEF3_6                              ; 0               ; Untyped                                                                                      ;
; COEF3_7                              ; 0               ; Untyped                                                                                      ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                      ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                      ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                      ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                      ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                      ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                      ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                      ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                      ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                      ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                      ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                      ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                      ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                      ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                      ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                      ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                      ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                      ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                      ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                      ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                      ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                      ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                      ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                      ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                      ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                      ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                      ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                      ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                      ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                      ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                      ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                      ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                      ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                      ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                      ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                      ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                               ;
; WIDTH_C                              ; 22              ; Untyped                                                                                      ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                      ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                               ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                      ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                      ;
+--------------------------------------+-----------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c1|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c2|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c3|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c4|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c5|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c6|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c7|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c8|lpm_compare:LPM_COMPARE_component ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                              ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 16           ; Signed Integer                                                                                                                    ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                           ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                           ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                           ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                           ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                              ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                           ;
; CBXI_PARAMETER         ; cmpr_igg     ; Untyped                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                    ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value           ; Type                                                                                        ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                      ; ADD             ; Untyped                                                                                     ;
; ACCUM_ROUND_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_ROUND_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_ROUND_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_ACLR                ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_ACLR       ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SATURATION_PIPELINE_REG        ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SATURATION_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_ACLR                     ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_ACLR            ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_PIPELINE_REG             ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_REG                      ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_ACLR          ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_ACLR ; ACLR0           ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_PIPELINE_REG  ; CLOCK0          ; Untyped                                                                                     ;
; ACCUM_SLOAD_UPPER_DATA_REG           ; CLOCK0          ; Untyped                                                                                     ;
; ACCUMULATOR_ROUNDING                 ; NO              ; Untyped                                                                                     ;
; ACCUMULATOR_SATURATION               ; NO              ; Untyped                                                                                     ;
; ADDNSUB_ACLR                         ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_ACLR                ; ACLR3           ; Untyped                                                                                     ;
; ADDNSUB_PIPELINE_REG                 ; CLOCK0          ; Untyped                                                                                     ;
; ADDNSUB_REG                          ; CLOCK0          ; Untyped                                                                                     ;
; COEF0_0                              ; 0               ; Untyped                                                                                     ;
; COEF0_1                              ; 0               ; Untyped                                                                                     ;
; COEF0_2                              ; 0               ; Untyped                                                                                     ;
; COEF0_3                              ; 0               ; Untyped                                                                                     ;
; COEF0_4                              ; 0               ; Untyped                                                                                     ;
; COEF0_5                              ; 0               ; Untyped                                                                                     ;
; COEF0_6                              ; 0               ; Untyped                                                                                     ;
; COEF0_7                              ; 0               ; Untyped                                                                                     ;
; COEF1_0                              ; 0               ; Untyped                                                                                     ;
; COEF1_1                              ; 0               ; Untyped                                                                                     ;
; COEF1_2                              ; 0               ; Untyped                                                                                     ;
; COEF1_3                              ; 0               ; Untyped                                                                                     ;
; COEF1_4                              ; 0               ; Untyped                                                                                     ;
; COEF1_5                              ; 0               ; Untyped                                                                                     ;
; COEF1_6                              ; 0               ; Untyped                                                                                     ;
; COEF1_7                              ; 0               ; Untyped                                                                                     ;
; COEF2_0                              ; 0               ; Untyped                                                                                     ;
; COEF2_1                              ; 0               ; Untyped                                                                                     ;
; COEF2_2                              ; 0               ; Untyped                                                                                     ;
; COEF2_3                              ; 0               ; Untyped                                                                                     ;
; COEF2_4                              ; 0               ; Untyped                                                                                     ;
; COEF2_5                              ; 0               ; Untyped                                                                                     ;
; COEF2_6                              ; 0               ; Untyped                                                                                     ;
; COEF2_7                              ; 0               ; Untyped                                                                                     ;
; COEF3_0                              ; 0               ; Untyped                                                                                     ;
; COEF3_1                              ; 0               ; Untyped                                                                                     ;
; COEF3_2                              ; 0               ; Untyped                                                                                     ;
; COEF3_3                              ; 0               ; Untyped                                                                                     ;
; COEF3_4                              ; 0               ; Untyped                                                                                     ;
; COEF3_5                              ; 0               ; Untyped                                                                                     ;
; COEF3_6                              ; 0               ; Untyped                                                                                     ;
; COEF3_7                              ; 0               ; Untyped                                                                                     ;
; COEFSEL0_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL0_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL1_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL1_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL2_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL2_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; COEFSEL3_ACLR                        ; ACLR0           ; Untyped                                                                                     ;
; COEFSEL3_REGISTER                    ; CLOCK0          ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY       ; AUTO            ; Untyped                                                                                     ;
; DOUBLE_ACCUM                         ; NO              ; Untyped                                                                                     ;
; DSP_BLOCK_BALANCING                  ; AUTO            ; Untyped                                                                                     ;
; EXTRA_ACCUMULATOR_LATENCY            ; 0               ; Untyped                                                                                     ;
; EXTRA_MULTIPLIER_LATENCY             ; 0               ; Untyped                                                                                     ;
; INPUT_ACLR_A                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_B                         ; ACLR3           ; Untyped                                                                                     ;
; INPUT_ACLR_C0                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C1                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C2                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_ACLR_C3                        ; ACLR0           ; Untyped                                                                                     ;
; INPUT_REG_A                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REG_B                          ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C0                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C1                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C2                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_REGISTER_C3                    ; CLOCK0          ; Untyped                                                                                     ;
; INPUT_SOURCE_A                       ; DATAA           ; Untyped                                                                                     ;
; INPUT_SOURCE_B                       ; DATAB           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_ACLR               ; ACLR0           ; Untyped                                                                                     ;
; LOADCONST_CONTROL_REGISTER           ; CLOCK0          ; Untyped                                                                                     ;
; LOADCONST_VALUE                      ; 64              ; Untyped                                                                                     ;
; MULT_ROUND_ACLR                      ; ACLR0           ; Untyped                                                                                     ;
; MULT_ROUND_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULT_SATURATION_ACLR                 ; ACLR0           ; Untyped                                                                                     ;
; MULT_SATURATION_REG                  ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER1_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER3_DIRECTION                ; ADD             ; Untyped                                                                                     ;
; MULTIPLIER_ACLR                      ; ACLR3           ; Untyped                                                                                     ;
; MULTIPLIER_REG                       ; CLOCK0          ; Untyped                                                                                     ;
; MULTIPLIER_ROUNDING                  ; NO              ; Untyped                                                                                     ;
; MULTIPLIER_SATURATION                ; NO              ; Untyped                                                                                     ;
; NUMBER_OF_MULTIPLIERS                ; 1               ; Untyped                                                                                     ;
; OUTPUT_ACLR                          ; ACLR3           ; Untyped                                                                                     ;
; OUTPUT_REG                           ; CLOCK0          ; Untyped                                                                                     ;
; PORT_ACCUM_IS_SATURATED              ; UNUSED          ; Untyped                                                                                     ;
; PORT_ADDNSUB                         ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_MULT_IS_SATURATED               ; UNUSED          ; Untyped                                                                                     ;
; PORT_SIGNA                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PORT_SIGNB                           ; PORT_UNUSED     ; Untyped                                                                                     ;
; PREADDER_DIRECTION_0                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_1                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_2                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_DIRECTION_3                 ; ADD             ; Untyped                                                                                     ;
; PREADDER_MODE                        ; SIMPLE          ; Untyped                                                                                     ;
; REPRESENTATION_A                     ; SIGNED          ; Untyped                                                                                     ;
; REPRESENTATION_B                     ; SIGNED          ; Untyped                                                                                     ;
; SIGN_ACLR_A                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_ACLR_B                          ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_A                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_ACLR_B                 ; ACLR3           ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_A                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_PIPELINE_REG_B                  ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_A                           ; CLOCK0          ; Untyped                                                                                     ;
; SIGN_REG_B                           ; CLOCK0          ; Untyped                                                                                     ;
; SYSTOLIC_ACLR1                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_ACLR3                       ; ACLR0           ; Untyped                                                                                     ;
; SYSTOLIC_DELAY1                      ; UNREGISTERED    ; Untyped                                                                                     ;
; SYSTOLIC_DELAY3                      ; UNREGISTERED    ; Untyped                                                                                     ;
; WIDTH_A                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_B                              ; 16              ; Signed Integer                                                                              ;
; WIDTH_C                              ; 22              ; Untyped                                                                                     ;
; WIDTH_COEF                           ; 18              ; Untyped                                                                                     ;
; WIDTH_RESULT                         ; 32              ; Signed Integer                                                                              ;
; WIDTH_UPPER_DATA                     ; 1               ; Untyped                                                                                     ;
; CBXI_PARAMETER                       ; mult_accum_anp2 ; Untyped                                                                                     ;
+--------------------------------------+-----------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                             ;
; WIDTH          ; 10             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_2pn ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                     ;
; I2C_Freq       ; 20000    ; Signed Integer                     ;
; LUT_SIZE       ; 17       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_rgn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_rgn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 10                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_rgn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_Controller:u1|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 3              ; Untyped                                  ;
; LPM_WIDTHD             ; 2              ; Untyped                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_f9m ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div7 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div6 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div9 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div8 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div3 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div5 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: train:training_unit|train_state_machine:train_unit|lpm_divide:Div4 ;
+------------------------+----------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                      ;
+------------------------+----------------+---------------------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                                   ;
; LPM_WIDTHD             ; 11             ; Untyped                                                                   ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                   ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_82p ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                            ;
+------------------------+----------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_accum Parameter Settings by Entity Instance                                                                                              ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                    ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 20                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9|altmult_accum:altmult_accum_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma0|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma1|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma2|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma3|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma4|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma5|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma6|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma7|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma8|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
; Entity Instance                       ; train:training_unit|train_state_machine:train_unit|mult_accum:ma9|altmult_accum:altmult_accum_component  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                     ;
;     -- PORT_SIGNA                     ; PORT_UNUSED                                                                                              ;
;     -- PORT_SIGNB                     ; PORT_UNUSED                                                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                                                   ;
;     -- WIDTH_A                        ; 16                                                                                                       ;
;     -- WIDTH_B                        ; 16                                                                                                       ;
;     -- WIDTH_RESULT                   ; 32                                                                                                       ;
+---------------------------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                            ;
;     -- WIDTH               ; 10                                                              ;
+----------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_130"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_96"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_62"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7"       ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; iExposure[15..13] ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..15]" will be connected to GND.                               ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u5"     ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; iDIG[31..4] ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma9"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma8"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma7"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma6"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma5"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma4"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma3"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma2"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma1"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "train:training_unit|train_state_machine:train_unit|mult_accum:ma0"                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at GND                                                                        ;
; enable_clk     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma9"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma8"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma7"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma6"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma5"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma4"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma3"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma2"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma1"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0"                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; datab[15..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; accum_start    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tristate:tri_SRAM"                                                                                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                  ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; OE        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; In[15..8] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; Out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rdbw:inc_add_SRAM"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bw_rdaddr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                                                                           ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; oVGA_R     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; oVGA_G     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; oVGA_B     ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 427                         ;
; cycloneiii_ff         ; 64306                       ;
;     CLR               ; 433                         ;
;     CLR SCLR          ; 36                          ;
;     CLR SLD           ; 160                         ;
;     ENA               ; 63034                       ;
;     ENA CLR           ; 310                         ;
;     ENA CLR SCLR      ; 22                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 10                          ;
;     SCLR SLD          ; 24                          ;
;     SLD               ; 16                          ;
;     plain             ; 173                         ;
; cycloneiii_io_obuf    ; 159                         ;
; cycloneiii_lcell_comb ; 71708                       ;
;     arith             ; 1446                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 430                         ;
;         3 data inputs ; 1014                        ;
;     normal            ; 70262                       ;
;         0 data inputs ; 87                          ;
;         1 data inputs ; 24971                       ;
;         2 data inputs ; 866                         ;
;         3 data inputs ; 501                         ;
;         4 data inputs ; 43837                       ;
; cycloneiii_mac_mult   ; 20                          ;
; cycloneiii_mac_out    ; 20                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 107                         ;
;                       ;                             ;
; Max LUT depth         ; 27.20                       ;
; Average LUT depth     ; 8.88                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Wed May 03 09:51:39 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file de2_files/de2_ccd.sv
    Info (12023): Found entity 1: DE2_CCD
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/stack_ram.v
    Info (12023): Found entity 1: Stack_RAM
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/mirror_col.v
    Info (12023): Found entity 1: Mirror_Col
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file helper_modules/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file neural_network/weights_controller.sv
    Info (12023): Found entity 1: weights_controller
Info (12021): Found 1 design units, including 1 entities, in source file neural_network/tristate.sv
    Info (12023): Found entity 1: tristate
Info (12021): Found 4 design units, including 4 entities, in source file neural_network/train_functions.sv
    Info (12023): Found entity 1: train
    Info (12023): Found entity 2: SW_b_to_dec
    Info (12023): Found entity 3: MSE_derivative
    Info (12023): Found entity 4: train_state_machine
Info (12021): Found 3 design units, including 3 entities, in source file neural_network/test_functions.sv
    Info (12023): Found entity 1: multiply
    Info (12023): Found entity 2: matmux10
    Info (12023): Found entity 3: largest_reg
Info (12021): Found 1 design units, including 1 entities, in source file neural_network/sram_wr.sv
    Info (12023): Found entity 1: rdbw
Info (12021): Found 1 design units, including 1 entities, in source file neural_network/sram_controller.sv
    Info (12023): Found entity 1: sram_controller
Info (12021): Found 1 design units, including 1 entities, in source file neural_network/mult_accum.v
    Info (12023): Found entity 1: mult_accum
Info (12021): Found 3 design units, including 3 entities, in source file neural_network/imageprocessing.sv
    Info (12023): Found entity 1: shiftpixel
    Info (12023): Found entity 2: gray2bw
    Info (12023): Found entity 3: imageprocess
Info (12021): Found 1 design units, including 1 entities, in source file neural_network/compare.v
    Info (12023): Found entity 1: compare
Info (12021): Found 1 design units, including 1 entities, in source file test_files/train_test.sv
    Info (12023): Found entity 1: train_test
Info (12021): Found 1 design units, including 1 entities, in source file test_files/pixel_counter_sim.sv
    Info (12023): Found entity 1: pix_sim
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Warning (10236): Verilog HDL Implicit Net warning at VGA_Controller.v(64): created implicit net for "truncated_area"
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name
Info (12127): Elaborating entity "DE2_CCD" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_CCD.sv(468): truncated value with size 32 to match size of target (1)
Warning (10034): Output port "LEDG" at DE2_CCD.sv(194) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_CCD.sv(217) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_CCD.sv(224) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_CCD.sv(232) has no driver
Warning (10034): Output port "UART_TXD" at DE2_CCD.sv(197) has no driver
Warning (10034): Output port "IRDA_TXD" at DE2_CCD.sv(200) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_CCD.sv(218) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_CCD.sv(219) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_CCD.sv(220) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_CCD.sv(221) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_CCD.sv(233) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_CCD.sv(234) has no driver
Warning (10034): Output port "OTG_WR_N" at DE2_CCD.sv(235) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_CCD.sv(236) has no driver
Warning (10034): Output port "OTG_FSPEED" at DE2_CCD.sv(237) has no driver
Warning (10034): Output port "OTG_LSPEED" at DE2_CCD.sv(238) has no driver
Warning (10034): Output port "OTG_DACK0_N" at DE2_CCD.sv(243) has no driver
Warning (10034): Output port "OTG_DACK1_N" at DE2_CCD.sv(244) has no driver
Warning (10034): Output port "LCD_RW" at DE2_CCD.sv(249) has no driver
Warning (10034): Output port "LCD_EN" at DE2_CCD.sv(250) has no driver
Warning (10034): Output port "LCD_RS" at DE2_CCD.sv(251) has no driver
Warning (10034): Output port "SD_CLK" at DE2_CCD.sv(256) has no driver
Warning (10034): Output port "TDO" at DE2_CCD.sv(267) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_CCD.sv(259) has no driver
Warning (10034): Output port "ENET_CMD" at DE2_CCD.sv(279) has no driver
Warning (10034): Output port "ENET_CS_N" at DE2_CCD.sv(280) has no driver
Warning (10034): Output port "ENET_WR_N" at DE2_CCD.sv(281) has no driver
Warning (10034): Output port "ENET_RD_N" at DE2_CCD.sv(282) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2_CCD.sv(283) has no driver
Warning (10034): Output port "ENET_CLK" at DE2_CCD.sv(285) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_CCD.sv(290) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_CCD.sv(292) has no driver
Info (12128): Elaborating entity "imageprocess" for hierarchy "imageprocess:image_unit"
Warning (10230): Verilog HDL assignment warning at imageprocessing.sv(50): truncated value with size 10 to match size of target (8)
Info (12128): Elaborating entity "gray2bw" for hierarchy "imageprocess:image_unit|gray2bw:black_unit"
Info (12128): Elaborating entity "shiftpixel" for hierarchy "shiftpixel:RGB_unit"
Warning (10230): Verilog HDL assignment warning at imageprocessing.sv(14): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at imageprocessing.sv(15): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at imageprocessing.sv(16): truncated value with size 10 to match size of target (8)
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(64): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(67): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(83): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(91): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(112): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(180): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(211): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(238): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "sram_controller" for hierarchy "sram_controller:SRAM_unit"
Info (12128): Elaborating entity "rdbw" for hierarchy "rdbw:inc_add_SRAM"
Warning (10230): Verilog HDL assignment warning at sram_wr.sv(17): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "tristate" for hierarchy "tristate:tri_SRAM"
Info (12128): Elaborating entity "weights_controller" for hierarchy "weights_controller:weight"
Warning (10230): Verilog HDL assignment warning at weights_controller.sv(19): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "multiply" for hierarchy "multiply:multiplication_unit"
Info (12128): Elaborating entity "matmux10" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit"
Info (10264): Verilog HDL Case Statement information at test_functions.sv(61): all case item expressions in this case statement are onehot
Warning (10270): Verilog HDL Case Statement warning at test_functions.sv(140): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at test_functions.sv(140): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "mult_accum" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0"
Info (12128): Elaborating entity "altmult_accum" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component"
Info (12130): Elaborated megafunction instantiation "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component"
Info (12133): Instantiated megafunction "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "addnsub_aclr" = "ACLR3"
    Info (12134): Parameter "addnsub_pipeline_aclr" = "ACLR3"
    Info (12134): Parameter "addnsub_pipeline_reg" = "CLOCK0"
    Info (12134): Parameter "addnsub_reg" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a" = "ACLR3"
    Info (12134): Parameter "input_aclr_b" = "ACLR3"
    Info (12134): Parameter "input_reg_a" = "CLOCK0"
    Info (12134): Parameter "input_reg_b" = "CLOCK0"
    Info (12134): Parameter "input_source_a" = "DATAA"
    Info (12134): Parameter "input_source_b" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altmult_accum"
    Info (12134): Parameter "multiplier_aclr" = "ACLR3"
    Info (12134): Parameter "multiplier_reg" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR3"
    Info (12134): Parameter "output_reg" = "CLOCK0"
    Info (12134): Parameter "port_addnsub" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "SIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "sign_aclr_a" = "ACLR3"
    Info (12134): Parameter "sign_aclr_b" = "ACLR3"
    Info (12134): Parameter "sign_pipeline_aclr_a" = "ACLR3"
    Info (12134): Parameter "sign_pipeline_aclr_b" = "ACLR3"
    Info (12134): Parameter "sign_pipeline_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_pipeline_reg_b" = "CLOCK0"
    Info (12134): Parameter "sign_reg_a" = "CLOCK0"
    Info (12134): Parameter "sign_reg_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_accum_anp2.tdf
    Info (12023): Found entity 1: mult_accum_anp2
Info (12128): Elaborating entity "mult_accum_anp2" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_1a81.tdf
    Info (12023): Found entity 1: ded_mult_1a81
Info (12128): Elaborating entity "ded_mult_1a81" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|ded_mult_1a81:ded_mult1|dffpipe_93c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file db/zaccum_19l.tdf
    Info (12023): Found entity 1: zaccum_19l
Info (12128): Elaborating entity "zaccum_19l" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2"
Info (12021): Found 1 design units, including 1 entities, in source file db/accum_e2l.tdf
    Info (12023): Found entity 1: accum_e2l
Info (12128): Elaborating entity "accum_e2l" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|mult_accum:ma0|altmult_accum:altmult_accum_component|mult_accum_anp2:auto_generated|zaccum_19l:zaccum2|accum_e2l:accum"
Info (12128): Elaborating entity "largest_reg" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit"
Warning (10230): Verilog HDL assignment warning at test_functions.sv(201): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_functions.sv(202): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_functions.sv(203): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_functions.sv(204): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test_functions.sv(205): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "compare" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component"
Info (12130): Elaborated megafunction instantiation "multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component"
Info (12133): Instantiated megafunction "multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component" with the following parameter:
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_COMPARE"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_igg.tdf
    Info (12023): Found entity 1: cmpr_igg
Info (12128): Elaborating entity "cmpr_igg" for hierarchy "multiply:multiplication_unit|matmux10:multiply_unit|largest_reg:comparator_unit|compare:c0|lpm_compare:LPM_COMPARE_component|cmpr_igg:auto_generated"
Info (12128): Elaborating entity "train" for hierarchy "train:training_unit"
Info (12128): Elaborating entity "SW_b_to_dec" for hierarchy "train:training_unit|SW_b_to_dec:switch_unit"
Warning (10270): Verilog HDL Case Statement warning at train_functions.sv(63): incomplete case statement has no default case item
Info (12128): Elaborating entity "MSE_derivative" for hierarchy "train:training_unit|MSE_derivative:computer_derivative"
Info (12128): Elaborating entity "train_state_machine" for hierarchy "train:training_unit|train_state_machine:train_unit"
Warning (10036): Verilog HDL or VHDL warning at train_functions.sv(115): object "done" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at train_functions.sv(133): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at train_functions.sv(168): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at train_functions.sv(231): incomplete case statement has no default case item
Info (10264): Verilog HDL Case Statement information at train_functions.sv(231): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_2pn.tdf
    Info (12023): Found entity 1: shift_taps_2pn
Info (12128): Elaborating entity "shift_taps_2pn" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf
    Info (12023): Found entity 1: altsyncram_mq81
Info (12128): Elaborating entity "altsyncram_mq81" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(406)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(406)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_87o1.tdf
    Info (12023): Found entity 1: dcfifo_87o1
Info (12128): Elaborating entity "dcfifo_87o1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mf51.tdf
    Info (12023): Found entity 1: altsyncram_mf51
Info (12128): Elaborating entity "altsyncram_mf51" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u8"
Info (12128): Elaborating entity "Stack_RAM" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf
    Info (12023): Found entity 1: altsyncram_rgn1
Info (12128): Elaborating entity "altsyncram_rgn1" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "weights_controller:weight|weights_matrix" is uninferred due to asynchronous read logic
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File "C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/db/DE2_CCD.ram0_weights_controller_8578500a.hdl.mif" -- setting initial value for remaining addresses to 0
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "VGA_Controller:u1|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div8"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "train:training_unit|train_state_machine:train_unit|Div4"
Info (12130): Elaborated megafunction instantiation "VGA_Controller:u1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "VGA_Controller:u1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "3"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_f9m.tdf
    Info (12023): Found entity 1: lpm_divide_f9m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4kh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s3f.tdf
    Info (12023): Found entity 1: alt_u_div_s3f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "train:training_unit|train_state_machine:train_unit|lpm_divide:Div1"
Info (12133): Instantiated megafunction "train:training_unit|train_state_machine:train_unit|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf
    Info (12023): Found entity 1: lpm_divide_82p
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf
    Info (12023): Found entity 1: abs_divider_3dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf
    Info (12023): Found entity 1: alt_u_div_4af
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf
    Info (12023): Found entity 1: lpm_abs_f0a
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf
    Info (12023): Found entity 1: lpm_abs_k0a
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 150 buffer(s)
    Info (13016): Ignored 150 CARRY_SUM buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver
    Warning (13040): bidirectional pin "SD_DAT3" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "tristate:tri_SRAM|Data[0]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[1]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[2]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[3]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[4]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[5]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[6]~synth"
    Warning (13010): Node "tristate:tri_SRAM|Data[7]~synth"
    Warning (13010): Node "GPIO_1[11]~synth"
    Warning (13010): Node "GPIO_1[14]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at VCC
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "IRDA_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at VCC
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 352 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "LCD_test" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity LCD_test -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity LCD_test -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_CCD.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
Info (21057): Implemented 110812 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 48 input pins
    Info (21059): Implemented 220 output pins
    Info (21060): Implemented 159 bidirectional pins
    Info (21061): Implemented 110237 logic cells
    Info (21064): Implemented 107 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 40 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 387 warnings
    Info: Peak virtual memory: 1326 megabytes
    Info: Processing ended: Wed May 03 09:54:50 2017
    Info: Elapsed time: 00:03:11
    Info: Total CPU time (on all processors): 00:03:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mchong6/new_ece385/ECE385/Final/SV_code/DE2_CCD.map.smsg.


