Source Block: hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@70:80@HdlIdDef
  input [13:0] channel_enable,

  output processing_resetn
);

reg [3:0] count = 'h00;

assign overflow = dma_wr_overflow;
assign processing_resetn = dma_wr_xfer_req;

always @(posedge clk) begin

Diff Content:
- 75 reg [3:0] count = 'h00;
+ 75   reg [3:0] count = 'h00;
+ 75   assign overflow = dma_wr_overflow;
+ 75   assign processing_resetn = dma_wr_xfer_req;
+ 75   always @(posedge clk) begin
+ 75     if (processing_resetn == 1'b0) begin
+ 75       count <= 'h0;
+ 75     end else begin
+ 75       case (count)
+ 75         'h0: if (phase_valid) count <= count + 1;
+ 75         'h1: if (data_valid) count <= count + 1;
+ 75         'h2: if (data_filtered_valid) count <= count + 1;
+ 75         'h3: if (i_q_valid) count <= count + 1;
+ 75         'h4: if (i_q_valid) count <= count + 1;
+ 75         'h5: if (i_q_filtered_valid) count <= count + 1;
+ 75         'h6: if (i_q_filtered_valid) count <= count + 1;
+ 75         'h7: if (phase_valid) count <= count + 1;
+ 75         'h8: if (data_valid) count <= count + 1;
+ 75         'h9: if (data_filtered_valid) count <= count + 1;
+ 75         'ha: if (i_q_valid) count <= count + 1;
+ 75         'hb: if (i_q_valid) count <= count + 1;
+ 75         'hc: if (i_q_filtered_valid) count <= count + 1;
+ 75         'hd: if (i_q_filtered_valid) count <= 'h00;
+ 75       endcase
+ 75     end
+ 75   end
+ 75   always @(posedge clk) begin
+ 75     case (count)
+ 75       'h0: dma_wr_data <= phase;
+ 75       'h1: dma_wr_data <= {8'h00,data[23:0]};
+ 75       'h2: dma_wr_data <= data_filtered;
+ 75       'h3: dma_wr_data <= i_q;
+ 75       'h4: dma_wr_data <= i_q;
+ 75       'h5: dma_wr_data <= i_q_filtered;
+ 75       'h6: dma_wr_data <= i_q_filtered;
+ 75       'h7: dma_wr_data <= phase;
+ 75       'h8: dma_wr_data <= {8'h00,data[23:0]};
+ 75       'h9: dma_wr_data <= data_filtered;
+ 75       'ha: dma_wr_data <= i_q;
+ 75       'hb: dma_wr_data <= i_q;
+ 75       'hc: dma_wr_data <= i_q_filtered;
+ 75       'hd: dma_wr_data <= i_q_filtered;
+ 75     endcase
+ 75   end

Clone Blocks:
Clone Blocks 1:
hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@72:82
  output processing_resetn
);

reg [3:0] count = 'h00;

assign overflow = dma_wr_overflow;
assign processing_resetn = dma_wr_xfer_req;

always @(posedge clk) begin
  if (processing_resetn == 1'b0) begin
    count <= 'h0;

Clone Blocks 2:
hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@73:83
);

reg [3:0] count = 'h00;

assign overflow = dma_wr_overflow;
assign processing_resetn = dma_wr_xfer_req;

always @(posedge clk) begin
  if (processing_resetn == 1'b0) begin
    count <= 'h0;
  end else begin

