<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>analiser on Awesome resources for Hardware Description</title>
    <link>https://hdl.github.io/awesome/tags/analiser/</link>
    <description>Recent content in analiser on Awesome resources for Hardware Description</description>
    <generator>Hugo -- gohugo.io</generator><atom:link href="https://hdl.github.io/awesome/tags/analiser/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>ghdl-yosys-plugin</title>
      <link>https://hdl.github.io/awesome/items/ghdl-yosys-plugin/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://hdl.github.io/awesome/items/ghdl-yosys-plugin/</guid>
      <description>&lt;p&gt;This is a long description&amp;hellip;&lt;/p&gt;</description>
    </item>
    
    <item>
      <title>verilator</title>
      <link>https://hdl.github.io/awesome/items/verilator/</link>
      <pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate>
      
      <guid>https://hdl.github.io/awesome/items/verilator/</guid>
      <description>&lt;p&gt;Verilator is &amp;ldquo;the fastest free Verilog HDL simulator&amp;rdquo;. From a verification
perspective it supports &lt;em&gt;line coverage&lt;/em&gt;, &lt;em&gt;signal toggle coverage&lt;/em&gt; and limited
specification of &lt;em&gt;functional coverage&lt;/em&gt; using SystemVerilog Assertions.
It also allows one to write testbenches in C++ or SystemC.&lt;/p&gt;</description>
    </item>
    
  </channel>
</rss>
