

================================================================
== Vitis HLS Report for 'uppol2'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.917 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  8.000 ns|  8.000 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%plt2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt2" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 3 'read' 'plt2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%plt1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt1" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 4 'read' 'plt1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%plt_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %plt" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 5 'read' 'plt_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln570 = sext i32 %plt_read" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 6 'sext' 'sext_ln570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln570_1 = sext i32 %plt1_read" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 7 'sext' 'sext_ln570_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.17ns)   --->   "%mul_ln570 = mul i64 %sext_ln570_1, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 8 'mul' 'mul_ln570' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln570, i32 63" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 9 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln574 = sext i32 %plt2_read" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 10 'sext' 'sext_ln574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.17ns)   --->   "%mul_ln574 = mul i64 %sext_ln574, i64 %sext_ln570" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 11 'mul' 'mul_ln574' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln574, i32 63" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 12 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.91>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:19]   --->   Operation 13 'specpipeline' 'specpipeline_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%al2_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %al2" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 14 'read' 'al2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%al1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %al1" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 15 'read' 'al1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%wd2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %al1_read, i2 0" [data/benchmarks/adpcm/adpcm.c:569]   --->   Operation 16 'bitconcatenate' 'wd2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln566 = sext i18 %wd2" [data/benchmarks/adpcm/adpcm.c:566]   --->   Operation 17 'sext' 'sext_ln566' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.79ns)   --->   "%sub_ln571 = sub i19 0, i19 %sext_ln566" [data/benchmarks/adpcm/adpcm.c:571]   --->   Operation 18 'sub' 'sub_ln571' <Predicate = (!tmp_2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %al1_read, i32 5, i32 15" [data/benchmarks/adpcm/adpcm.c:572]   --->   Operation 19 'partselect' 'tmp' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln572 = sext i11 %tmp" [data/benchmarks/adpcm/adpcm.c:572]   --->   Operation 20 'sext' 'sext_ln572' <Predicate = (tmp_2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i19.i32.i32, i19 %sub_ln571, i32 7, i32 18" [data/benchmarks/adpcm/adpcm.c:572]   --->   Operation 21 'partselect' 'tmp_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln570 = select i1 %tmp_2, i12 %sext_ln572, i12 %tmp_1" [data/benchmarks/adpcm/adpcm.c:570]   --->   Operation 22 'select' 'select_ln570' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln574_1 = sext i12 %select_ln570" [data/benchmarks/adpcm/adpcm.c:574]   --->   Operation 23 'sext' 'sext_ln574_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln580 = sext i15 %al2_read" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 24 'sext' 'sext_ln580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %al2_read, i7 0" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 25 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln580_1 = sext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 26 'sext' 'sext_ln580_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%sub_ln580 = sub i23 %sext_ln580_1, i23 %sext_ln580" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 27 'sub' 'sub_ln580' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln580, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 28 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln580_2 = sext i16 %trunc_ln1" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 29 'sext' 'sext_ln580_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.30ns)   --->   "%select_ln580 = select i1 %tmp_3, i17 130944, i17 128" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 30 'select' 'select_ln580' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln580 = add i17 %sext_ln580_2, i17 %select_ln580" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 31 'add' 'add_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%apl2 = add i17 %add_ln580, i17 %sext_ln574_1" [data/benchmarks/adpcm/adpcm.c:580]   --->   Operation 32 'add' 'apl2' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln583 = icmp_sgt  i17 %apl2, i17 12288" [data/benchmarks/adpcm/adpcm.c:583]   --->   Operation 33 'icmp' 'icmp_ln583' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.26ns)   --->   "%apl2_1 = select i1 %icmp_ln583, i17 12288, i17 %apl2" [data/benchmarks/adpcm/adpcm.c:583]   --->   Operation 34 'select' 'apl2_1' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln567 = trunc i17 %apl2_1" [data/benchmarks/adpcm/adpcm.c:567]   --->   Operation 35 'trunc' 'trunc_ln567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln585 = icmp_slt  i17 %apl2_1, i17 118784" [data/benchmarks/adpcm/adpcm.c:585]   --->   Operation 36 'icmp' 'icmp_ln585' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.29ns)   --->   "%apl2_2 = select i1 %icmp_ln585, i15 20480, i15 %trunc_ln567" [data/benchmarks/adpcm/adpcm.c:585]   --->   Operation 37 'select' 'apl2_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln588 = ret i15 %apl2_2" [data/benchmarks/adpcm/adpcm.c:588]   --->   Operation 38 'ret' 'ret_ln588' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ al1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ al2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plt2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
plt2_read         (read          ) [ 000]
plt1_read         (read          ) [ 000]
plt_read          (read          ) [ 000]
sext_ln570        (sext          ) [ 000]
sext_ln570_1      (sext          ) [ 000]
mul_ln570         (mul           ) [ 000]
tmp_2             (bitselect     ) [ 001]
sext_ln574        (sext          ) [ 000]
mul_ln574         (mul           ) [ 000]
tmp_3             (bitselect     ) [ 001]
specpipeline_ln19 (specpipeline  ) [ 000]
al2_read          (read          ) [ 000]
al1_read          (read          ) [ 000]
wd2               (bitconcatenate) [ 000]
sext_ln566        (sext          ) [ 000]
sub_ln571         (sub           ) [ 000]
tmp               (partselect    ) [ 000]
sext_ln572        (sext          ) [ 000]
tmp_1             (partselect    ) [ 000]
select_ln570      (select        ) [ 000]
sext_ln574_1      (sext          ) [ 000]
sext_ln580        (sext          ) [ 000]
shl_ln            (bitconcatenate) [ 000]
sext_ln580_1      (sext          ) [ 000]
sub_ln580         (sub           ) [ 000]
trunc_ln1         (partselect    ) [ 000]
sext_ln580_2      (sext          ) [ 000]
select_ln580      (select        ) [ 000]
add_ln580         (add           ) [ 000]
apl2              (add           ) [ 000]
icmp_ln583        (icmp          ) [ 000]
apl2_1            (select        ) [ 000]
trunc_ln567       (trunc         ) [ 000]
icmp_ln585        (icmp          ) [ 000]
apl2_2            (select        ) [ 000]
ret_ln588         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="al1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="al2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="al2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="plt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plt1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plt2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plt2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="plt2_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt2_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="plt1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="plt_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plt_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="al2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="15" slack="0"/>
<pin id="84" dir="0" index="1" bw="15" slack="0"/>
<pin id="85" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="al2_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="al1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="al1_read/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="mul_ln570_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln570/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mul_ln574_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln574/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln570_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln570/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln570_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln570_1/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_2_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="0"/>
<pin id="116" dir="0" index="2" bw="7" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="sext_ln574_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln574/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="0" index="2" bw="7" slack="0"/>
<pin id="130" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="wd2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="18" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="wd2/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="sext_ln566_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="18" slack="0"/>
<pin id="144" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln566/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln571_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="18" slack="0"/>
<pin id="149" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln571/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="5" slack="0"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sext_ln572_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln572/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="19" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="6" slack="0"/>
<pin id="171" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="select_ln570_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="0" index="2" bw="12" slack="0"/>
<pin id="180" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln570/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="sext_ln574_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="0"/>
<pin id="185" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln574_1/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="sext_ln580_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln580/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="22" slack="0"/>
<pin id="193" dir="0" index="1" bw="15" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln580_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="22" slack="0"/>
<pin id="201" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln580_1/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln580_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="22" slack="0"/>
<pin id="205" dir="0" index="1" bw="15" slack="0"/>
<pin id="206" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln580/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="trunc_ln1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="0" index="1" bw="23" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="0" index="3" bw="6" slack="0"/>
<pin id="214" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln580_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln580_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln580_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln580/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln580_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln580/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="apl2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="17" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="apl2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln583_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="17" slack="0"/>
<pin id="244" dir="0" index="1" bw="15" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln583/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="apl2_1_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="15" slack="0"/>
<pin id="251" dir="0" index="2" bw="17" slack="0"/>
<pin id="252" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl2_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln567_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="0"/>
<pin id="258" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln567/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln585_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="17" slack="0"/>
<pin id="262" dir="0" index="1" bw="15" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln585/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="apl2_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="15" slack="0"/>
<pin id="269" dir="0" index="2" bw="15" slack="0"/>
<pin id="270" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="apl2_2/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="1"/>
<pin id="276" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp_3_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="105"><net_src comp="76" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="107"><net_src comp="102" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="94" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="124"><net_src comp="64" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="98" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="88" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="142" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="88" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="165"><net_src comp="152" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="146" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="44" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="181"><net_src comp="162" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="166" pin="4"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="82" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="82" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="48" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="191" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="187" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="50" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="222"><net_src comp="209" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="219" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="183" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="58" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="236" pin="2"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="248" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="256" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="113" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="282"><net_src comp="126" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="223" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: uppol2 : al1 | {2 }
	Port: uppol2 : al2 | {2 }
	Port: uppol2 : plt | {1 }
	Port: uppol2 : plt1 | {1 }
	Port: uppol2 : plt2 | {1 }
  - Chain level:
	State 1
		mul_ln570 : 1
		tmp_2 : 2
		mul_ln574 : 1
		tmp_3 : 2
	State 2
		sext_ln566 : 1
		sub_ln571 : 2
		sext_ln572 : 1
		tmp_1 : 3
		select_ln570 : 4
		sext_ln574_1 : 5
		sext_ln580_1 : 1
		sub_ln580 : 2
		trunc_ln1 : 3
		sext_ln580_2 : 4
		add_ln580 : 5
		apl2 : 6
		icmp_ln583 : 7
		apl2_1 : 8
		trunc_ln567 : 9
		icmp_ln585 : 9
		apl2_2 : 10
		ret_ln588 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln571_fu_146   |    0    |    0    |    25   |
|          |   sub_ln580_fu_203   |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln570_fu_176 |    0    |    0    |    12   |
|  select  |  select_ln580_fu_223 |    0    |    0    |    9    |
|          |     apl2_1_fu_248    |    0    |    0    |    17   |
|          |     apl2_2_fu_266    |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln570_fu_94   |    4    |    0    |    20   |
|          |    mul_ln574_fu_98   |    4    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln583_fu_242  |    0    |    0    |    24   |
|          |   icmp_ln585_fu_260  |    0    |    0    |    24   |
|----------|----------------------|---------|---------|---------|
|    add   |   add_ln580_fu_230   |    0    |    0    |    16   |
|          |      apl2_fu_236     |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          | plt2_read_read_fu_64 |    0    |    0    |    0    |
|          | plt1_read_read_fu_70 |    0    |    0    |    0    |
|   read   |  plt_read_read_fu_76 |    0    |    0    |    0    |
|          |  al2_read_read_fu_82 |    0    |    0    |    0    |
|          |  al1_read_read_fu_88 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln570_fu_102  |    0    |    0    |    0    |
|          |  sext_ln570_1_fu_108 |    0    |    0    |    0    |
|          |   sext_ln574_fu_121  |    0    |    0    |    0    |
|          |   sext_ln566_fu_142  |    0    |    0    |    0    |
|   sext   |   sext_ln572_fu_162  |    0    |    0    |    0    |
|          |  sext_ln574_1_fu_183 |    0    |    0    |    0    |
|          |   sext_ln580_fu_187  |    0    |    0    |    0    |
|          |  sext_ln580_1_fu_199 |    0    |    0    |    0    |
|          |  sext_ln580_2_fu_219 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_113     |    0    |    0    |    0    |
|          |     tmp_3_fu_126     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      wd2_fu_134      |    0    |    0    |    0    |
|          |     shl_ln_fu_191    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_152      |    0    |    0    |    0    |
|partselect|     tmp_1_fu_166     |    0    |    0    |    0    |
|          |   trunc_ln1_fu_209   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln567_fu_256  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    8    |    0    |   228   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|tmp_2_reg_274|    1   |
|tmp_3_reg_279|    1   |
+-------------+--------+
|    Total    |    2   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    8   |    0   |   228  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    2   |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |    2   |   228  |
+-----------+--------+--------+--------+
