#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x38b02080 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x38b02210 .scope module, "ram_tb" "ram_tb" 3 1;
 .timescale 0 0;
v0x38b158b0_0 .var "address", 9 0;
v0x38b15990_0 .var "clk", 0 0;
v0x38b15a60_0 .var "data_in", 7 0;
v0x38b15b60_0 .net "data_out", 7 0, v0x38b15560_0;  1 drivers
v0x38b15c30_0 .var "write_enable", 0 0;
S_0x38adc580 .scope module, "uut" "ram" 3 9, 4 1 0, S_0x38b02210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 10 "address";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0x38adc760_0 .net "address", 9 0, v0x38b158b0_0;  1 drivers
v0x38b153b0_0 .net "clk", 0 0, v0x38b15990_0;  1 drivers
v0x38b15470_0 .net "data_in", 7 0, v0x38b15a60_0;  1 drivers
v0x38b15560_0 .var "data_out", 7 0;
v0x38b15640 .array "ram_block", 1023 0, 7 0;
v0x38b15750_0 .net "write_enable", 0 0, v0x38b15c30_0;  1 drivers
E_0x38b035c0 .event posedge, v0x38b153b0_0;
    .scope S_0x38adc580;
T_0 ;
    %wait E_0x38b035c0;
    %load/vec4 v0x38b15750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x38b15470_0;
    %load/vec4 v0x38adc760_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x38b15640, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x38adc760_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x38b15640, 4;
    %assign/vec4 v0x38b15560_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x38b02210;
T_1 ;
    %vpi_call/w 3 12 "$dumpfile", "ram.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x38b15990_0, 0, 1;
    %pushi/vec4 86, 0, 8;
    %store/vec4 v0x38b15a60_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x38b15c30_0, 0, 1;
    %pushi/vec4 55, 0, 10;
    %store/vec4 v0x38b158b0_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x38b15c30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x38b15c30_0, 0, 1;
    %pushi/vec4 66, 0, 10;
    %store/vec4 v0x38b158b0_0, 0, 10;
    %pushi/vec4 54, 0, 8;
    %store/vec4 v0x38b15a60_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x38b15c30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x38b15c30_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 55, 0, 10;
    %store/vec4 v0x38b158b0_0, 0, 10;
    %delay 20, 0;
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x38b02210;
T_2 ;
    %delay 10, 0;
    %load/vec4 v0x38b15990_0;
    %inv;
    %store/vec4 v0x38b15990_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
