

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      16 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                          128 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx1080Ti_to_volta.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1455.0:1455.0:1455.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 256
addr_dec_mask[CHIP]  = 0000000000007f00 	high:15 low:8
addr_dec_mask[BK]    = 0000000000388000 	high:22 low:15
addr_dec_mask[ROW]   = 00000007ffc00000 	high:35 low:22
addr_dec_mask[COL]   = 00000000000700ff 	high:19 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000008000
GPGPU-Sim uArch: clock freqs: 1455000000.000000:1455000000.000000:1455000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000068728522337:0.00000000068728522337:0.00000000068728522337:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 16
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95
GPGPU-Sim uArch:   96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111
GPGPU-Sim uArch:  112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
GPGPU-Sim uArch:  128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
GPGPU-Sim uArch:  144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
GPGPU-Sim uArch:  160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
GPGPU-Sim uArch:  176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
GPGPU-Sim uArch:  192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
GPGPU-Sim uArch:  208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
GPGPU-Sim uArch:  224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
GPGPU-Sim uArch:  240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
GPGPU-Sim uArch:  256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 16
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79
GPGPU-Sim uArch:   80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95
GPGPU-Sim uArch:   96  97  98  99 100 101 102 103 104 105 106 107 108 109 110 111
GPGPU-Sim uArch:  112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127
GPGPU-Sim uArch:  128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
GPGPU-Sim uArch:  144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159
GPGPU-Sim uArch:  160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175
GPGPU-Sim uArch:  176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191
GPGPU-Sim uArch:  192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207
GPGPU-Sim uArch:  208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223
GPGPU-Sim uArch:  224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239
GPGPU-Sim uArch:  240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255
GPGPU-Sim uArch:  256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271
acfad532b36bf3d6bee3aca2b2068a7d  /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting PTX file and ptxas options    1: backprop.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Running md5sum using "md5sum /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop "
self exe links to: /home/seongguk/rodinia_3.1_dev/bin/linux/cuda/backprop
Extracting specific PTX file named backprop.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402350, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing backprop.1.sm_30.ptx
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17647_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17648_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file backprop.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from backprop.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=21, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=14, lmem=0, smem=1088, cmem=360
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402270, fat_cubin_handle = 1
Random number generator seed: 7
Input layer size : 65536
Starting training kernel
Performing GPU computation
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced998..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced988..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced980..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcaced97c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcaced978..

GPGPU-Sim PTX: cudaLaunch for 0x0x402270 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (backprop.1.sm_30.ptx:48) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x098 (backprop.1.sm_30.ptx:57) cvta.to.global.u64 %rd1, %rd4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x150 (backprop.1.sm_30.ptx:80) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (backprop.1.sm_30.ptx:93) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200 (backprop.1.sm_30.ptx:108) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x220 (backprop.1.sm_30.ptx:112) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (backprop.1.sm_30.ptx:115) setp.eq.s32%p1, %r4, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x248 (backprop.1.sm_30.ptx:119) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290 (backprop.1.sm_30.ptx:132) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x250 (backprop.1.sm_30.ptx:120) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258 (backprop.1.sm_30.ptx:123) cvta.to.global.u64 %rd10, %rd5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 112KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 71362
gpu_sim_insn = 104923136
gpu_ipc =    1470.2942
gpu_tot_sim_cycle = 71362
gpu_tot_sim_insn = 104923136
gpu_tot_ipc =    1470.2942
gpu_tot_issued_cta = 4096
gpu_occupancy = 98.9711% 
gpu_tot_occupancy = 98.9711% 
max_total_param_size = 0
gpu_stall_dramfull = 488
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.9321
partiton_level_parallism_total  =       4.9321
partiton_level_parallism_util =       8.2982
partiton_level_parallism_util_total  =       8.2982
L2_BW  =     230.0375 GB/Sec
L2_BW_total  =     230.0375 GB/Sec
gpu_total_sim_rate=199095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2203648
	L1I_total_cache_misses = 9115
	L1I_total_cache_miss_rate = 0.0041
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 38514
L1D_cache:
	L1D_cache_core[0]: Access = 25088, Miss = 16145, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[1]: Access = 25088, Miss = 16139, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 329
	L1D_cache_core[2]: Access = 25088, Miss = 16141, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 108
	L1D_cache_core[3]: Access = 25088, Miss = 16139, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 376
	L1D_cache_core[4]: Access = 25088, Miss = 16149, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 112
	L1D_cache_core[5]: Access = 25088, Miss = 16140, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 381
	L1D_cache_core[6]: Access = 25088, Miss = 16140, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 133
	L1D_cache_core[7]: Access = 25088, Miss = 16127, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 203
	L1D_cache_core[8]: Access = 25088, Miss = 16144, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 288
	L1D_cache_core[9]: Access = 25088, Miss = 16147, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[10]: Access = 25088, Miss = 16140, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 262
	L1D_cache_core[11]: Access = 25088, Miss = 16148, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 252
	L1D_cache_core[12]: Access = 25088, Miss = 16146, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 241
	L1D_cache_core[13]: Access = 25088, Miss = 16139, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 159
	L1D_cache_core[14]: Access = 25088, Miss = 16149, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 206
	L1D_cache_core[15]: Access = 25088, Miss = 16149, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 214
	L1D_total_cache_accesses = 401408
	L1D_total_cache_misses = 258282
	L1D_total_cache_miss_rate = 0.6434
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 3690
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.017
L1C_cache:
	L1C_total_cache_accesses = 131072
	L1C_total_cache_misses = 2048
	L1C_total_cache_miss_rate = 0.0156
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 31516
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 107524
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3690
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97254
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 129024
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 31516
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 51092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2412
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2194533
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9115
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 38514
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 204800
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2203648

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3690
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31516
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 38514
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 2384, 1856, 2032, 1856, 2208, 1856, 2032, 1856, 
gpgpu_n_tot_thrd_icount = 131727360
gpgpu_n_tot_w_icount = 4116480
gpgpu_n_stall_shd_mem = 302881
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155136
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 32
gpgpu_n_load_insn  = 1114112
gpgpu_n_store_insn = 1114112
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4194304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 31516
gpgpu_stall_shd_mem[c_mem][resource_stall] = 31516
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1029
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 270336
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313249	W0_Idle:753430	W0_Scoreboard:3930569	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675840	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3014656
single_issue_nums: WS0:1175552	WS1:950272	WS2:1040384	WS3:950272	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1241088 {8:155136,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1536 {8:192,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6205440 {40:155136,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
traffic_breakdown_memtocore[INST_ACC_R] = 30720 {40:768,}
maxmflatency = 594 
max_icnt2mem_latency = 402 
maxmrqlatency = 45 
max_icnt2sh_latency = 184 
averagemflatency = 174 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 7 
mrq_lat_table:7 	3 	3 	0 	9 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	333713 	18069 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	107 	28509 	143842 	111467 	50485 	15121 	2437 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	346386 	4724 	646 	9 	8 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       784         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2169         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3563         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[32]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[33]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[34]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[35]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[36]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[37]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[38]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[39]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[40]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[41]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[42]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[43]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[44]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[45]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[46]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[47]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[48]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[49]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[50]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[51]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[52]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[53]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[54]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[55]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[56]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[57]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[58]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[59]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[60]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[61]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[62]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[63]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[64]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[65]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[66]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[67]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[68]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[69]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[70]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[71]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[72]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[73]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[74]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[75]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[76]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[77]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[78]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[79]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[80]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[81]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[82]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[83]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[84]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[85]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[86]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[87]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[88]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[89]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[90]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[91]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[92]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[93]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[94]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[95]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[96]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[97]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[98]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[99]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[100]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[101]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[102]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[103]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[104]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[105]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[106]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[107]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[108]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[109]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[110]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[111]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[112]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[113]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[114]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[115]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[116]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[117]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[118]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[119]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[120]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[121]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[122]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[123]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[124]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[125]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[126]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[127]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 26/5 = 5.200000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 26
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6550    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       6091    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6495    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[32]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[33]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[34]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[35]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[36]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[37]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[38]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[39]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[40]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[41]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[42]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[43]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[44]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[45]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[46]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[47]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[48]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[49]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[50]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[51]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[52]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[53]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[54]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[55]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[56]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[57]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[58]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[59]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[60]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[61]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[62]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[63]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[64]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[65]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[66]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[67]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[68]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[69]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[70]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[71]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[72]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[73]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[74]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[75]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[76]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[77]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[78]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[79]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[80]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[81]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[82]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[83]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[84]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[85]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[86]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[87]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[88]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[89]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[90]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[91]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[92]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[93]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[94]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[95]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[96]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[97]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[98]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[99]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[100]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[101]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[102]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[103]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[104]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[105]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[106]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[107]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[108]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[109]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[110]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[111]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[112]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[113]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[114]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[115]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[116]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[117]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[118]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[119]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[120]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[121]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[122]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[123]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[124]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[125]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[126]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[127]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        413       466       453       350       204       224       225       202       207       251       205       190       213       229       246       262
dram[1]:        582       473       594       347       207       227       194       208       197       197       185       191       210       226       256       259
dram[2]:        518       476       449       323       204       269       198       213       213       199       191       187       209       224       249       227
dram[3]:        441       458       450       330       219       268       200       226       204       205       196       210       220       237       253       224
dram[4]:        437       448       451       329       214       264       194       234       224       208       245       232       223       242       245       201
dram[5]:        441       461       456       278       222       265       204       221       223       205       244       221       220       224       229       199
dram[6]:        444       465       468       282       228       263       203       189       215       201       249       236       222       227       234       203
dram[7]:        448       458       478       284       227       260       230       189       211       228       255       241       231       224       237       206
dram[8]:        409       434       474       292       214       250       229       206       229       227       258       240       230       227       221       210
dram[9]:        414       438       463       297       221       255       233       214       215       207       255       225       227       206       231       212
dram[10]:        443       436       465       294       233       259       244       223       220       205       207       222       197       212       236       212
dram[11]:        426       455       464       299       234       290       252       231       227       208       216       213       195       218       231       208
dram[12]:        421       460       458       275       218       274       244       234       233       211       228       215       213       217       192       228
dram[13]:        420       460       449       301       220       284       207       216       191       215       227       220       210       185       269       227
dram[14]:        428       469       440       300       199       288       202       213       187       190       192       225       207       183       282       220
dram[15]:        434       477       441       289       205       287       205       199       194       192       201       227       210       175       295       225
dram[16]:        436       434       445       296       214       214       204       192       216       203       200       225       213       228       301       227
dram[17]:        442       442       446       299       219       221       210       191       215       209       231       221       202       228       300       247
dram[18]:        451       441       403       296       222       226       213       196       225       209       228       208       196       231       242       247
dram[19]:        452       437       485       263       226       302       212       196       208       195       219       206       202       234       258       250
dram[20]:        443       443       496       329       247       302       232       221       211       202       238       215       231       237       249       247
dram[21]:        388       449       502       310       229       297       229       225       267       225       236       263       207       252       251       225
dram[22]:        393       413       497       315       241       311       220       219       259       219       206       209       230       247       259       199
dram[23]:        404       447       463       315       254       314       236       189       272       217       205       215       230       220       265       193
dram[24]:        411       447       451       318       253       239       244       219       278       220       192       218       229       239       268       212
dram[25]:        408       449       441       334       235       236       226       226       277       217       227       261       215       243       253       205
dram[26]:        411       434       439       331       241       240       237       224       203       210       226       220       214       216       263       212
dram[27]:        473       450       446       313       244       237       243       229       203       217       217       236       216       213       276       218
dram[28]:        432       430       454       317       250       233       249       235       207       229       227       248       210       219       278       241
dram[29]:        425       453       459       319       251       212       259       238       209       224       227       255       219       219       235       255
dram[30]:        433       465       459       270       250       244       258       220       184       206       236       211       213       239       240       261
dram[31]:        439       459       463       274       242       241       210       222       201       212       229       222       212       219       246       266
dram[32]:        444       434       447       276       242       228       207       217       193       215       232       221       209       229       252       268
dram[33]:        439       436       450       343       250       229       209       228       213       219       214       210       205       232       251       228
dram[34]:        420       468       458       345       247       234       244       229       212       228       206       207       202       235       206       221
dram[35]:        425       446       444       350       245       213       250       228       247       225       206       208       220       221       218       226
dram[36]:        429       450       453       356       215       272       256       225       209       206       208       205       209       219       218       228
dram[37]:        431       433       440       355       264       264       262       224       213       214       192       212       226       233       227       251
dram[38]:        405       427       445       295       265       259       265       210       218       213       189       223       238       231       227       255
dram[39]:        413       435       427       294       279       252       235       213       217       217       197       229       244       207       226       258
dram[40]:        417       443       438       256       292       273       232       212       201       219       208       238       246       214       205       262
dram[41]:        419       445       448       302       302       270       235       211       205       224       211       246       248       221       217       264
dram[42]:        461       448       443       299       303       257       232       210       226       228       209       245       228       219       213       255
dram[43]:        464       453       442       305       225       262       254       205       225       265       199       228       214       224       217       254
dram[44]:        424       451       450       311       234       268       256       219       214       211       188       220       217       226       214       200
dram[45]:        431       458       449       314       237       262       261       216       232       224       192       208       220       231       206       199
dram[46]:        427       463       447       322       210       242       265       218       236       232       200       193       205       233       208       201
dram[47]:        430       464       446       353       209       244       264       190       222       244       199       178       208       200       257       206
dram[48]:        436       427       444       352       217       245       245       181       223       198       203       204       214       198       270       210
dram[49]:        441       429       452       347       223       251       251       201       213       206       214       182       212       200       284       207
dram[50]:        440       457       449       356       223       254       263       200       213       205       225       178       214       211       296       190
dram[51]:        394       460       451       359       258       257       244       197       221       204       232       192       213       203       291       191
dram[52]:        401       431       443       356       233       246       246       203       249       201       195       191       215       193       248       193
dram[53]:        408       443       432       243       241       258       249       206       225       202       199       197       220       213       254       195
dram[54]:        383       438       437       235       285       255       252       203       235       203       204       203       224       213       257       198
dram[55]:        370       446       442       287       275       258       217       245       237       229       231       240       221       210       249       213
dram[56]:        405       424       447       303       280       253       238       196       239       228       228       224       199       207       255       214
dram[57]:        400       442       454       261       286       251       244       213       202       232       232       229       203       209       269       227
dram[58]:        410       414       456       264       285       227       249       219       204       238       240       235       208       214       275       230
dram[59]:        424       422       467       317       246       235       254       225       204       240       243       234       217       218       255       233
dram[60]:        442       431       474       269       245       247       253       228       191       237       213       226       260       223       228       193
dram[61]:        266       443       478       324       247       261       241       193       214       215       219       223       238       227       230       207
dram[62]:        460       308       469       277       238       273       242       207       211       212       216       195       229       232       229       214
dram[63]:        435       314       445       333       241       272       241       213       211       211       213       206       235       236       217       216
dram[64]:        424       418       445       338       246       210       231       217       208       210       201       214       240       235       219       202
dram[65]:        427       423       444       339       252       216       231       215       217       211       196       189       214       201       213       199
dram[66]:        436       453       417       342       258       215       237       191       216       222       185       198       191       215       201       229
dram[67]:        433       464       299       333       261       209       240       194       206       228       196       201       230       227       223       228
dram[68]:        407       389       320       330       260       212       243       198       208       231       193       200       214       258       213       209
dram[69]:        405       468       297       341       266       201       225       195       218       198       198       202       220       251       225       222
dram[70]:        290       476       325       275       269       211       228       197       215       195       189       204       227       252       238       228
dram[71]:        445       456       314       288       266       217       212       199       207       201       200       202       229       250       268       241
dram[72]:        457       458       353       319       238       216       202       201       237       202       207       194       226       247       262       255
dram[73]:        471       371       346       318       251       254       199       203       233       202       196       191       233       231       267       252
dram[74]:        481       386       302       315       258       219       200       216       239       199       198       195       205       223       269       195
dram[75]:        489       385       358       340       279       216       205       219       245       199       202       199       212       229       267       212
dram[76]:        413       324       361       349       283       234       207       223       244       202       231       204       216       231       228       207
dram[77]:        326       335       352       354       286       233       234       225       252       199       230       215       215       212       231       206
dram[78]:        323       351       356       358       290       192       218       213       251       208       215       217       214       211       215       194
dram[79]:        331       357       361       360       292       189       224       198       225       213       229       228       217       206       212       202
dram[80]:        429       354       336       305       238       199       232       197       226       216       234       231       218       213       216       245
dram[81]:        435       366       332       305       235       209       229       229       231       221       229       214       221       199       231       237
dram[82]:        427       382       333       311       239       212       231       221       228       224       201       236       205       187       210       208
dram[83]:        333       393       343       317       244       218       250       217       181       203       200       210       209       226       250       240
dram[84]:        359       351       351       320       249       221       249       226       193       234       186       214       222       223       254       235
dram[85]:        351       364       340       317       251       247       234       236       196       216       190       211       221       223       257       214
dram[86]:        416       379       337       285       256       267       228       214       193       222       187       198       214       237       261       217
dram[87]:        379       423       359       296       258       286       208       219       196       225       190       204       212       240       263       224
dram[88]:        372       409       364       292       256       280       248       219       207       231       193       209       205       229       265       221
dram[89]:        368       355       363       290       254       299       250       213       203       215       188       215       201       229       262       176
dram[90]:        380       436       332       331       241       292       256       200       226       219       205       223       232       221       239       192
dram[91]:        390       381       336       334       231       238       267       207       214       216       204       205       219       192       243       205
dram[92]:        402       378       337       337       272       246       270       218       226       218       204       208       225       200       250       186
dram[93]:        364       393       313       341       248       243       185       236       259       215       210       196       230       212       245       176
dram[94]:        385       414       350       343       252       240       195       241       256       202       209       197       226       200       230       185
dram[95]:        391       400       338       268       251       243       194       243       237       204       213       202       217       206       236       190
dram[96]:        397       409       297       343       254       245       201       248       253       216       217       206       222       213       239       197
dram[97]:        389       420       335       337       238       249       199       250       261       211       214       208       220       231       236       194
dram[98]:        358       425       342       325       241       248       227       231       247       223       201       196       208       213       202       205
dram[99]:        364       346       347       331       196       210       221       221       243       230       207       209       208       233       185       216
dram[100]:        379       407       336       345       216       216       226       211       234       234       212       196       217       236       221       219
dram[101]:        381       421       338       349       215       225       227       214       242       233       218       201       212       240       218       224
dram[102]:        368       426       334       346       214       234       228       211       250       220       204       206       200       201       216       223
dram[103]:        378       310       341       248       209       231       203       209       242       208       208       210       197       207       222       234
dram[104]:        385       466       346       245       211       227       208       210       216       207       211       209       184       210       228       244
dram[105]:        435       400       322       351       216       230       210       216       220       213       188       184       190       228       234       259
dram[106]:        440       405       305       307       217       213       206       230       217       224       243       190       208       227       234       261
dram[107]:        445       418       351       316       246       202       213       253       225       223       242       195       207       202       244       256
dram[108]:        393       434       301       322       253       203       212       198       232       204       222       197       213       223       248       203
dram[109]:        430       431       298       330       256       206       207       237       244       213       236       192       219       234       221       201
dram[110]:        442       443       325       309       256       240       202       234       251       221       245       186       218       228       206       197
dram[111]:        462       441       362       307       247       234       208       256       245       218       244       210       216       199       209       199
dram[112]:        334       426       281       316       244       231       184       253       244       204       217       208       221       207       217       203
dram[113]:        355       442       306       328       234       234       183       243       250       210       222       192       225       199       215       205
dram[114]:        368       446       309       326       240       242       220       242       256       215       224       190       240       211       252       225
dram[115]:        413       418       313       337       241       230       224       250       259       263       218       188       237       208       258       222
dram[116]:        390       423       315       336       211       196       227       214       256       241       218       195       215       220       240       219
dram[117]:        394       427       317       304       192       209       232       198       219       257       221       185       224       217       243       227
dram[118]:        438       430       297       293       198       214       220       210       213       265       226       200       228       211       251       237
dram[119]:        443       402       317       294       218       211       216       216       225       268       229       203       219       241       252       241
dram[120]:        443       447       330       291       229       207       196       233       223       215       207       221       237       238       261       246
dram[121]:        445       440       344       241       241       209       196       219       237       212       199       227       220       230       261       250
dram[122]:        444       440       355       314       282       212       222       190       249       207       191       234       223       239       264       249
dram[123]:        452       418       359       309       269       217       215       268       248       210       195       235       239       236       219       252
dram[124]:        456       420       361       314       279       221       181       263       257       207       200       237       233       206       265       229
dram[125]:        457       414       366       323       283       223       191       245       249       201       172       194       187       212       264       233
dram[126]:        450       439       370       327       282       229       215       261       254       207       182       198       209       215       242       241
dram[127]:        461       449       367       303       234       233       200       269       254       210       188       201       212       195       259       249
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41674 n_act=3 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002399
n_activity=144 dram_eff=0.06944
bk0: 10a 41622i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 41689 
util_bw = 10 
Wasted_Col = 43 
Wasted_Row = 24 
Idle = 41612 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41674 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00323826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41680 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001919
n_activity=59 dram_eff=0.1356
bk0: 8a 41672i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 41689 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 41664 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41680 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000959486
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41680 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001919
n_activity=59 dram_eff=0.1356
bk0: 8a 41671i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000192 
total_CMD = 41689 
util_bw = 8 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 41663 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41680 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000192 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00100746
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 32: 
Cache L2_bank_064:
MSHR contents

Cache L2_bank_065:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[32]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 33: 
Cache L2_bank_066:
MSHR contents

Cache L2_bank_067:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[33]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 34: 
Cache L2_bank_068:
MSHR contents

Cache L2_bank_069:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[34]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 35: 
Cache L2_bank_070:
MSHR contents

Cache L2_bank_071:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[35]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 36: 
Cache L2_bank_072:
MSHR contents

Cache L2_bank_073:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[36]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 37: 
Cache L2_bank_074:
MSHR contents

Cache L2_bank_075:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[37]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 38: 
Cache L2_bank_076:
MSHR contents

Cache L2_bank_077:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[38]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 39: 
Cache L2_bank_078:
MSHR contents

Cache L2_bank_079:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[39]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 40: 
Cache L2_bank_080:
MSHR contents

Cache L2_bank_081:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[40]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 41: 
Cache L2_bank_082:
MSHR contents

Cache L2_bank_083:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[41]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 42: 
Cache L2_bank_084:
MSHR contents

Cache L2_bank_085:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[42]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 43: 
Cache L2_bank_086:
MSHR contents

Cache L2_bank_087:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[43]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 44: 
Cache L2_bank_088:
MSHR contents

Cache L2_bank_089:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[44]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 45: 
Cache L2_bank_090:
MSHR contents

Cache L2_bank_091:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[45]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 46: 
Cache L2_bank_092:
MSHR contents

Cache L2_bank_093:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[46]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 47: 
Cache L2_bank_094:
MSHR contents

Cache L2_bank_095:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[47]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 48: 
Cache L2_bank_096:
MSHR contents

Cache L2_bank_097:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[48]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 49: 
Cache L2_bank_098:
MSHR contents

Cache L2_bank_099:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[49]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 50: 
Cache L2_bank_100:
MSHR contents

Cache L2_bank_101:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[50]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 51: 
Cache L2_bank_102:
MSHR contents

Cache L2_bank_103:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[51]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 52: 
Cache L2_bank_104:
MSHR contents

Cache L2_bank_105:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[52]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 53: 
Cache L2_bank_106:
MSHR contents

Cache L2_bank_107:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[53]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 54: 
Cache L2_bank_108:
MSHR contents

Cache L2_bank_109:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[54]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 55: 
Cache L2_bank_110:
MSHR contents

Cache L2_bank_111:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[55]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 56: 
Cache L2_bank_112:
MSHR contents

Cache L2_bank_113:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[56]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 57: 
Cache L2_bank_114:
MSHR contents

Cache L2_bank_115:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[57]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 58: 
Cache L2_bank_116:
MSHR contents

Cache L2_bank_117:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[58]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 59: 
Cache L2_bank_118:
MSHR contents

Cache L2_bank_119:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[59]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 60: 
Cache L2_bank_120:
MSHR contents

Cache L2_bank_121:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[60]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 61: 
Cache L2_bank_122:
MSHR contents

Cache L2_bank_123:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[61]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 62: 
Cache L2_bank_124:
MSHR contents

Cache L2_bank_125:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[62]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 63: 
Cache L2_bank_126:
MSHR contents

Cache L2_bank_127:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[63]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 64: 
Cache L2_bank_128:
MSHR contents

Cache L2_bank_129:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[64]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 65: 
Cache L2_bank_130:
MSHR contents

Cache L2_bank_131:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[65]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 66: 
Cache L2_bank_132:
MSHR contents

Cache L2_bank_133:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[66]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 67: 
Cache L2_bank_134:
MSHR contents

Cache L2_bank_135:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[67]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 68: 
Cache L2_bank_136:
MSHR contents

Cache L2_bank_137:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[68]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 69: 
Cache L2_bank_138:
MSHR contents

Cache L2_bank_139:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[69]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 70: 
Cache L2_bank_140:
MSHR contents

Cache L2_bank_141:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[70]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 71: 
Cache L2_bank_142:
MSHR contents

Cache L2_bank_143:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[71]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 72: 
Cache L2_bank_144:
MSHR contents

Cache L2_bank_145:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[72]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 73: 
Cache L2_bank_146:
MSHR contents

Cache L2_bank_147:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[73]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 74: 
Cache L2_bank_148:
MSHR contents

Cache L2_bank_149:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[74]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 75: 
Cache L2_bank_150:
MSHR contents

Cache L2_bank_151:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[75]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 76: 
Cache L2_bank_152:
MSHR contents

Cache L2_bank_153:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[76]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 77: 
Cache L2_bank_154:
MSHR contents

Cache L2_bank_155:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[77]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 78: 
Cache L2_bank_156:
MSHR contents

Cache L2_bank_157:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[78]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 79: 
Cache L2_bank_158:
MSHR contents

Cache L2_bank_159:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[79]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 80: 
Cache L2_bank_160:
MSHR contents

Cache L2_bank_161:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[80]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 81: 
Cache L2_bank_162:
MSHR contents

Cache L2_bank_163:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[81]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 82: 
Cache L2_bank_164:
MSHR contents

Cache L2_bank_165:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[82]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 83: 
Cache L2_bank_166:
MSHR contents

Cache L2_bank_167:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[83]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 84: 
Cache L2_bank_168:
MSHR contents

Cache L2_bank_169:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[84]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 85: 
Cache L2_bank_170:
MSHR contents

Cache L2_bank_171:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[85]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 86: 
Cache L2_bank_172:
MSHR contents

Cache L2_bank_173:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[86]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 87: 
Cache L2_bank_174:
MSHR contents

Cache L2_bank_175:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[87]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 88: 
Cache L2_bank_176:
MSHR contents

Cache L2_bank_177:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[88]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 89: 
Cache L2_bank_178:
MSHR contents

Cache L2_bank_179:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[89]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 90: 
Cache L2_bank_180:
MSHR contents

Cache L2_bank_181:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[90]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 91: 
Cache L2_bank_182:
MSHR contents

Cache L2_bank_183:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[91]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 92: 
Cache L2_bank_184:
MSHR contents

Cache L2_bank_185:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[92]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 93: 
Cache L2_bank_186:
MSHR contents

Cache L2_bank_187:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[93]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 94: 
Cache L2_bank_188:
MSHR contents

Cache L2_bank_189:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[94]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 95: 
Cache L2_bank_190:
MSHR contents

Cache L2_bank_191:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[95]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 96: 
Cache L2_bank_192:
MSHR contents

Cache L2_bank_193:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[96]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 97: 
Cache L2_bank_194:
MSHR contents

Cache L2_bank_195:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[97]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 98: 
Cache L2_bank_196:
MSHR contents

Cache L2_bank_197:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[98]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 99: 
Cache L2_bank_198:
MSHR contents

Cache L2_bank_199:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[99]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 100: 
Cache L2_bank_200:
MSHR contents

Cache L2_bank_201:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[100]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 101: 
Cache L2_bank_202:
MSHR contents

Cache L2_bank_203:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[101]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 102: 
Cache L2_bank_204:
MSHR contents

Cache L2_bank_205:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[102]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 103: 
Cache L2_bank_206:
MSHR contents

Cache L2_bank_207:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[103]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 104: 
Cache L2_bank_208:
MSHR contents

Cache L2_bank_209:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[104]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 105: 
Cache L2_bank_210:
MSHR contents

Cache L2_bank_211:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[105]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 106: 
Cache L2_bank_212:
MSHR contents

Cache L2_bank_213:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[106]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 107: 
Cache L2_bank_214:
MSHR contents

Cache L2_bank_215:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[107]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 108: 
Cache L2_bank_216:
MSHR contents

Cache L2_bank_217:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[108]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 109: 
Cache L2_bank_218:
MSHR contents

Cache L2_bank_219:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[109]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 110: 
Cache L2_bank_220:
MSHR contents

Cache L2_bank_221:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[110]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 111: 
Cache L2_bank_222:
MSHR contents

Cache L2_bank_223:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[111]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 112: 
Cache L2_bank_224:
MSHR contents

Cache L2_bank_225:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[112]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 113: 
Cache L2_bank_226:
MSHR contents

Cache L2_bank_227:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[113]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 114: 
Cache L2_bank_228:
MSHR contents

Cache L2_bank_229:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[114]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 115: 
Cache L2_bank_230:
MSHR contents

Cache L2_bank_231:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[115]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 116: 
Cache L2_bank_232:
MSHR contents

Cache L2_bank_233:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[116]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 117: 
Cache L2_bank_234:
MSHR contents

Cache L2_bank_235:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[117]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 118: 
Cache L2_bank_236:
MSHR contents

Cache L2_bank_237:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[118]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 119: 
Cache L2_bank_238:
MSHR contents

Cache L2_bank_239:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[119]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 120: 
Cache L2_bank_240:
MSHR contents

Cache L2_bank_241:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[120]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 121: 
Cache L2_bank_242:
MSHR contents

Cache L2_bank_243:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[121]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 122: 
Cache L2_bank_244:
MSHR contents

Cache L2_bank_245:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[122]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 123: 
Cache L2_bank_246:
MSHR contents

Cache L2_bank_247:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[123]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 124: 
Cache L2_bank_248:
MSHR contents

Cache L2_bank_249:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[124]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 125: 
Cache L2_bank_250:
MSHR contents

Cache L2_bank_251:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[125]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 126: 
Cache L2_bank_252:
MSHR contents

Cache L2_bank_253:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[126]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 127: 
Cache L2_bank_254:
MSHR contents

Cache L2_bank_255:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[127]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=41689 n_nop=41689 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 41689i bk1: 0a 41689i bk2: 0a 41689i bk3: 0a 41689i bk4: 0a 41689i bk5: 0a 41689i bk6: 0a 41689i bk7: 0a 41689i bk8: 0a 41689i bk9: 0a 41689i bk10: 0a 41689i bk11: 0a 41689i bk12: 0a 41689i bk13: 0a 41689i bk14: 0a 41689i bk15: 0a 41689i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 41689 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 41689 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 41689 
n_nop = 41689 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1695, Miss = 138, Miss_rate = 0.081, Pending_hits = 30, Reservation_fails = 458
L2_cache_bank[1]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1632, Miss = 136, Miss_rate = 0.083, Pending_hits = 24, Reservation_fails = 231
L2_cache_bank[3]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1631, Miss = 136, Miss_rate = 0.083, Pending_hits = 24, Reservation_fails = 250
L2_cache_bank[5]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1370, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[64]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[65]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[66]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[67]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[68]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[69]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[70]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[71]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[72]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[73]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[74]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[75]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[76]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[77]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[78]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[79]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[80]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[81]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[82]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[83]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[84]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[85]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[86]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[87]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[88]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[89]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[90]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[91]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[92]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[93]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[94]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[95]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[96]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[97]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[98]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[99]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[100]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[101]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[102]: Access = 1370, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[103]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[104]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[105]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[106]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[107]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[108]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[109]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[110]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[111]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[112]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[113]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[114]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[115]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[116]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[117]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[118]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[119]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[120]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[121]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[122]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[123]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[124]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[125]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[126]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[127]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[128]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[129]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[130]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[131]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[132]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[133]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[134]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[135]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[136]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[137]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[138]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[139]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[140]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[141]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[142]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[143]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[144]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[145]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[146]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[147]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[148]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[149]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[150]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[151]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[152]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[153]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[154]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[155]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[156]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[157]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[158]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[159]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[160]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[161]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[162]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[163]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[164]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[165]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[166]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[167]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[168]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[169]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[170]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[171]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[172]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[173]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[174]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[175]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[176]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[177]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[178]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[179]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[180]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[181]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[182]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[183]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[184]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[185]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[186]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[187]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[188]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[189]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[190]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[191]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[192]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[193]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[194]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[195]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[196]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[197]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[198]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[199]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[200]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[201]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[202]: Access = 1370, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[203]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[204]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[205]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[206]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[207]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[208]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[209]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[210]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[211]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[212]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[213]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[214]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[215]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[216]: Access = 1371, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[217]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[218]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[219]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[220]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[221]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[222]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[223]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[224]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[225]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[226]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[227]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[228]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[229]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[230]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[231]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[232]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[233]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[234]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[235]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[236]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[237]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[238]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[239]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[240]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[241]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[242]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[243]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[244]: Access = 1372, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[245]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[246]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[247]: Access = 1373, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[248]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[249]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[250]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[251]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[252]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[253]: Access = 1375, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[254]: Access = 1376, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[255]: Access = 1374, Miss = 128, Miss_rate = 0.093, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 352576
L2_total_cache_misses = 32794
L2_total_cache_miss_rate = 0.0930
L2_total_cache_pending_hits = 78
L2_total_cache_reservation_fails = 939
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 155136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 163840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 672
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 72
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 777
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155136
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 768
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 777
L2_cache_data_port_util = 0.018
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=352576
icnt_total_pkts_simt_to_mem=351968
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 20.8821
	minimum = 5
	maximum = 297
Network latency average = 5.9388
	minimum = 5
	maximum = 182
Slowest packet = 31
Flit latency average = 5.9388
	minimum = 5
	maximum = 182
Slowest flit = 40022
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0362971
	minimum = 0.0191979 (at node 35)
	maximum = 0.308399 (at node 1)
Accepted packet rate average = 0.0362971
	minimum = 0.0191979 (at node 35)
	maximum = 0.308932 (at node 1)
Injected flit rate average = 0.0362971
	minimum = 0.0191979 (at node 35)
	maximum = 0.308399 (at node 1)
Accepted flit rate average= 0.0362971
	minimum = 0.0191979 (at node 35)
	maximum = 0.308932 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.8821 (1 samples)
	minimum = 5 (1 samples)
	maximum = 297 (1 samples)
Network latency average = 5.9388 (1 samples)
	minimum = 5 (1 samples)
	maximum = 182 (1 samples)
Flit latency average = 5.9388 (1 samples)
	minimum = 5 (1 samples)
	maximum = 182 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0362971 (1 samples)
	minimum = 0.0191979 (1 samples)
	maximum = 0.308399 (1 samples)
Accepted packet rate average = 0.0362971 (1 samples)
	minimum = 0.0191979 (1 samples)
	maximum = 0.308932 (1 samples)
Injected flit rate average = 0.0362971 (1 samples)
	minimum = 0.0191979 (1 samples)
	maximum = 0.308399 (1 samples)
Accepted flit rate average = 0.0362971 (1 samples)
	minimum = 0.0191979 (1 samples)
	maximum = 0.308932 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 47 sec (527 sec)
gpgpu_simulation_rate = 199095 (inst/sec)
gpgpu_simulation_rate = 135 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced998..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcaced994..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced988..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdcaced990..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced980..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdcaced978..

GPGPU-Sim PTX: cudaLaunch for 0x0x402350 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x438 (backprop.1.sm_30.ptx:204) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f8 (backprop.1.sm_30.ptx:231) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,4096,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 43863
gpu_sim_insn = 56623456
gpu_ipc =    1290.9161
gpu_tot_sim_cycle = 115225
gpu_tot_sim_insn = 161546592
gpu_tot_ipc =    1402.0099
gpu_tot_issued_cta = 8192
gpu_occupancy = 94.5867% 
gpu_tot_occupancy = 97.3060% 
max_total_param_size = 0
gpu_stall_dramfull = 620
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.3039
partiton_level_parallism_total  =       8.4997
partiton_level_parallism_util =      14.9458
partiton_level_parallism_util_total  =      11.6048
L2_BW  =     666.3962 GB/Sec
L2_BW_total  =     396.1473 GB/Sec
gpu_total_sim_rate=175403

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3121163
	L1I_total_cache_misses = 15259
	L1I_total_cache_miss_rate = 0.0049
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 80878
L1D_cache:
	L1D_cache_core[0]: Access = 93964, Miss = 42241, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 26558
	L1D_cache_core[1]: Access = 93160, Miss = 41939, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 24919
	L1D_cache_core[2]: Access = 94500, Miss = 42435, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 29100
	L1D_cache_core[3]: Access = 93696, Miss = 42129, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 27576
	L1D_cache_core[4]: Access = 93964, Miss = 42253, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 20761
	L1D_cache_core[5]: Access = 93964, Miss = 42232, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 23266
	L1D_cache_core[6]: Access = 93696, Miss = 42140, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 18803
	L1D_cache_core[7]: Access = 93428, Miss = 42029, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 33079
	L1D_cache_core[8]: Access = 93160, Miss = 41942, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 27706
	L1D_cache_core[9]: Access = 93160, Miss = 41941, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 29284
	L1D_cache_core[10]: Access = 93160, Miss = 41944, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 24224
	L1D_cache_core[11]: Access = 93985, Miss = 42244, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 20367
	L1D_cache_core[12]: Access = 94500, Miss = 42438, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 23023
	L1D_cache_core[13]: Access = 93964, Miss = 42253, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 22791
	L1D_cache_core[14]: Access = 93160, Miss = 41959, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 39206
	L1D_cache_core[15]: Access = 93696, Miss = 42153, Miss_rate = 0.450, Pending_hits = 0, Reservation_fails = 32666
	L1D_total_cache_accesses = 1499157
	L1D_total_cache_misses = 674272
	L1D_total_cache_miss_rate = 0.4498
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 423329
	L1D_cache_data_port_util = 0.056
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 294912
	L1C_total_cache_misses = 2048
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 31516
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 394445
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 317155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 169916
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 263263
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2048
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 31516
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 430440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 86270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 253413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7584
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3105904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 15259
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 80878
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 974863
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3121163

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 169916
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 31516
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 253413
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 80878
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3194, 2666, 2842, 2666, 3018, 2666, 2842, 2666, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 3248, 2720, 2896, 2720, 3072, 2720, 2896, 2720, 
gpgpu_n_tot_thrd_icount = 188351200
gpgpu_n_tot_w_icount = 5885975
gpgpu_n_stall_shd_mem = 1370619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 454733
gpgpu_n_mem_write_global = 524294
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 32
gpgpu_n_load_insn  = 8454224
gpgpu_n_store_insn = 3211296
gpgpu_n_shmem_insn = 8323072
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9437184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 31516
gpgpu_stall_shd_mem[c_mem][resource_stall] = 31516
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 265937
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1073166
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:701870	W0_Idle:1003561	W0_Scoreboard:7102710	W1:0	W2:425984	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:675863	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4784128
single_issue_nums: WS0:1617943	WS1:1392640	WS2:1482752	WS3:1392640	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3637864 {8:454733,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 20971760 {40:524294,}
traffic_breakdown_coretomem[INST_ACC_R] = 2560 {8:320,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2560 {40:64,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18189320 {40:454733,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194352 {8:524294,}
traffic_breakdown_memtocore[INST_ACC_R] = 51200 {40:1280,}
maxmflatency = 742 
max_icnt2mem_latency = 916 
maxmrqlatency = 45 
max_icnt2sh_latency = 184 
averagemflatency = 368 
avg_icnt2mem_latency = 239 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	9 	5 	0 	15 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	354984 	399204 	224903 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	108 	29936 	147229 	117017 	61635 	81152 	524913 	17389 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	958381 	18995 	1615 	37 	22 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	106 	71 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       784         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2169         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      3563         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       800         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      2810         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.333333      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[32]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[33]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[34]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[35]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[36]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[37]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[38]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[39]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[40]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[41]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[42]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[43]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[44]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[45]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[46]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[47]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[48]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[49]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[50]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[51]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[52]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[53]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[54]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[55]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[56]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[57]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[58]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[59]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[60]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[61]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[62]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[63]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[64]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[65]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[66]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[67]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[68]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[69]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[70]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[71]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[72]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[73]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[74]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[75]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[76]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[77]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[78]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[79]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[80]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[81]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[82]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[83]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[84]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[85]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[86]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[87]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[88]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[89]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[90]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[91]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[92]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[93]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[94]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[95]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[96]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[97]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[98]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[99]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[100]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[101]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[102]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[103]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[104]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[105]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[106]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[107]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[108]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[109]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[110]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[111]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[112]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[113]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[114]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[115]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[116]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[117]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[118]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[119]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[120]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[121]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[122]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[123]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[124]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[125]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[126]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[127]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 42/7 = 6.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 42
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[32]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[33]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[34]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[35]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[36]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[37]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[38]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[39]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[40]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[41]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[42]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[43]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[44]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[45]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[46]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[47]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[48]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[49]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[50]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[51]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[52]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[53]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[54]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[55]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[56]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[57]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[58]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[59]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[60]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[61]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[62]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[63]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[64]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[65]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[66]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[67]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[68]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[69]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[70]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[71]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[72]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[73]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[74]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[75]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[76]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[77]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[78]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[79]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[80]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[81]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[82]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[83]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[84]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[85]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[86]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[87]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[88]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[89]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[90]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[91]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[92]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[93]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[94]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[95]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[96]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[97]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[98]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[99]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[100]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[101]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[102]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[103]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[104]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[105]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[106]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[107]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[108]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[109]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[110]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[111]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[112]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[113]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[114]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[115]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[116]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[117]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[118]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[119]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[120]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[121]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[122]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[123]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[124]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[125]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[126]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[127]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      25179    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      29621    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      30109    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      30133    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      30130    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[32]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[33]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[34]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[35]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[36]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[37]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[38]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[39]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[40]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[41]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[42]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[43]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[44]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[45]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[46]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[47]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[48]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[49]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[50]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[51]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[52]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[53]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[54]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[55]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[56]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[57]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[58]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[59]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[60]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[61]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[62]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[63]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[64]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[65]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[66]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[67]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[68]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[69]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[70]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[71]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[72]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[73]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[74]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[75]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[76]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[77]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[78]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[79]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[80]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[81]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[82]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[83]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[84]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[85]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[86]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[87]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[88]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[89]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[90]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[91]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[92]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[93]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[94]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[95]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[96]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[97]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[98]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[99]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[100]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[101]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[102]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[103]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[104]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[105]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[106]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[107]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[108]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[109]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[110]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[111]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[112]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[113]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[114]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[115]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[116]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[117]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[118]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[119]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[120]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[121]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[122]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[123]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[124]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[125]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[126]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[127]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        672       736       617       700       598       593       614       619       671       651       641       678       644       654       656       659
dram[1]:        676       742       670       637       611       604       635       616       668       657       656       624       658       661       651       661
dram[2]:        674       738       682       681       579       606       649       608       677       674       655       621       650       687       638       659
dram[3]:        690       741       681       713       580       606       662       606       679       671       649       611       654       693       634       651
dram[4]:        689       740       681       719       607       636       665       608       682       669       640       621       638       686       641       653
dram[5]:        686       657       680       705       593       643       665       606       660       665       699       692       621       686       646       651
dram[6]:        686       708       673       720       615       641       662       675       673       684       696       698       666       683       656       647
dram[7]:        686       726       621       704       615       646       647       668       676       677       691       697       633       670       656       647
dram[8]:        686       734       569       717       637       662       640       684       682       652       686       705       632       651       656       647
dram[9]:        693       734       573       710       591       667       649       692       690       631       686       699       695       650       626       656
dram[10]:        695       730       680       701       588       679       651       664       698       648       684       708       692       658       619       661
dram[11]:        693       644       681       694       597       685       645       674       706       647       682       706       690       685       616       671
dram[12]:        691       682       685       698       597       675       638       685       705       646       655       688       659       693       621       680
dram[13]:        657       685       701       687       595       614       651       685       698       620       630       706       660       702       625       677
dram[14]:        656       687       710       648       634       615       671       680       677       624       625       714       626       696       628       669
dram[15]:        652       688       634       679       659       607       684       656       674       665       660       711       621       674       636       666
dram[16]:        661       687       619       692       654       604       672       660       634       677       615       637       624       674       614       692
dram[17]:        662       689       656       696       684       620       656       660       636       674       618       612       614       676       609       691
dram[18]:        656       689       649       696       687       622       654       657       660       666       636       611       600       645       614       685
dram[19]:        667       689       562       699       675       617       659       676       655       656       638       610       641       651       618       688
dram[20]:        660       687       605       704       676       621       660       685       678       614       641       616       645       645       624       687
dram[21]:        638       695       654       723       672       671       654       695       691       656       652       647       652       673       700       643
dram[22]:        623       675       676       723       616       670       660       692       694       646       654       693       654       695       713       657
dram[23]:        621       673       680       723       553       573       654       692       690       648       668       692       673       693       713       687
dram[24]:        619       657       694       729       614       571       645       649       675       651       666       657       671       712       678       609
dram[25]:        618       669       690       731       614       597       622       615       660       658       672       620       706       713       687       609
dram[26]:        650       666       686       730       619       594       621       629       639       699       674       634       707       710       681       608
dram[27]:        658       656       699       677       619       615       626       612       686       700       678       640       710       710       662       613
dram[28]:        663       657       713       689       621       613       650       611       688       700       676       640       710       704       684       625
dram[29]:        665       658       725       696       621       597       634       619       688       677       683       638       698       624       682       632
dram[30]:        652       679       732       690       605       572       661       622       688       679       686       632       698       634       668       635
dram[31]:        679       679       651       663       603       560       669       609       684       595       670       651       668       633       670       673
dram[32]:        681       677       661       679       616       582       679       617       689       602       680       648       662       665       668       681
dram[33]:        701       688       659       680       603       602       681       630       687       615       692       625       642       606       663       680
dram[34]:        698       685       607       669       602       601       679       627       689       614       700       593       637       620       663       647
dram[35]:        651       688       584       684       648       612       633       601       663       617       701       590       611       652       654       662
dram[36]:        651       694       587       681       624       610       633       608       686       643       684       652       613       660       691       669
dram[37]:        673       700       686       676       641       622       631       622       690       640       682       656       620       690       690       687
dram[38]:        686       696       702       683       645       619       605       649       692       646       709       704       655       694       685       641
dram[39]:        693       686       718       683       651       606       603       648       691       681       704       702       655       717       663       677
dram[40]:        707       667       740       682       586       603       601       605       678       690       674       717       668       716       676       677
dram[41]:        705       666       740       663       602       601       606       619       659       689       673       716       673       714       669       673
dram[42]:        647       659       666       666       601       593       617       622       648       644       664       711       678       711       674       673
dram[43]:        643       661       665       677       586       587       624       625       658       728       669       718       648       692       673       661
dram[44]:        714       671       599       676       613       579       629       641       661       727       679       697       673       680       677       669
dram[45]:        640       687       607       659       628       581       618       655       662       698       686       690       672       682       677       683
dram[46]:        649       684       618       653       638       580       657       666       662       706       694       640       672       682       684       690
dram[47]:        636       686       633       669       640       585       657       624       667       712       704       621       673       643       691       690
dram[48]:        636       683       562       677       644       595       656       621       673       707       608       613       676       652       683       697
dram[49]:        653       695       586       684       642       583       656       623       659       698       618       619       669       621       699       647
dram[50]:        641       687       613       677       629       570       675       601       672       708       661       620       647       602       709       634
dram[51]:        642       706       666       650       622       595       673       607       612       716       665       682       644       641       707       663
dram[52]:        665       714       672       654       599       598       667       620       620       721       679       689       621       619       697       672
dram[53]:        664       714       679       674       581       601       677       629       627       717       672       689       652       644       618       656
dram[54]:        660       680       688       690       578       608       679       651       671       686       682       683       651       648       625       666
dram[55]:        653       705       687       680       633       631       685       664       678       688       688       710       662       667       666       665
dram[56]:        651       703       684       688       644       628       696       661       668       687       688       735       661       658       678       668
dram[57]:        644       689       677       692       645       623       694       603       671       680       660       738       647       664       680       666
dram[58]:        652       638       666       701       637       631       692       659       674       676       662       728       655       696       687       668
dram[59]:        706       638       672       683       630       638       680       685       657       633       624       736       654       694       686       668
dram[60]:        712       674       686       675       600       635       668       691       640       671       638       729       634       671       668       665
dram[61]:        707       668       691       686       594       598       660       694       640       692       649       626       640       664       632       679
dram[62]:        717       647       691       685       596       575       620       680       648       691       699       628       642       635       631       672
dram[63]:        719       667       673       684       595       616       613       636       663       686       703       628       641       633       661       676
dram[64]:        630       664       678       688       595       626       606       633       645       629       707       639       661       638       654       677
dram[65]:        686       642       687       685       590       629       613       633       652       623       708       636       663       631       651       677
dram[66]:        622       627       693       631       568       635       613       671       657       657       700       611       664       649       652       657
dram[67]:        649       699       691       630       581       644       607       656       695       670       695       605       672       663       665       612
dram[68]:        648       648       679       628       614       560       628       649       692       668       678       650       674       656       679       622
dram[69]:        648       648       647       638       618       567       649       600       689       675       674       654       668       645       710       628
dram[70]:        646       646       657       641       618       572       648       643       689       672       644       644       714       650       711       633
dram[71]:        644       645       660       651       611       595       647       650       689       669       651       669       704       654       711       660
dram[72]:        695       674       662       658       621       587       656       652       649       647       652       670       701       653       711       691
dram[73]:        690       673       673       594       571       629       659       647       617       671       651       646       713       650       705       690
dram[74]:        663       692       673       613       573       625       656       646       659       663       651       589       714       637       684       690
dram[75]:        662       690       651       622       596       637       624       612       655       658       635       618       670       653       688       691
dram[76]:        650       668       640       636       597       645       629       632       658       661       646       621       676       658       688       695
dram[77]:        643       668       638       652       596       636       622       657       658       660       641       639       671       657       688       653
dram[78]:        644       663       623       658       590       581       633       665       658       658       635       651       671       636       687       655
dram[79]:        665       656       627       678       585       593       643       673       657       691       648       665       670       643       688       645
dram[80]:        662       658       626       671       577       641       722       680       653       689       638       674       673       656       676       633
dram[81]:        669       657       570       654       576       642       724       656       660       685       643       678       684       661       690       633
dram[82]:        659       646       570       652       578       639       733       687       654       697       650       682       714       629       691       655
dram[83]:        674       669       575       618       575       637       738       687       656       669       648       675       711       635       707       664
dram[84]:        680       666       655       617       618       634       740       704       666       665       652       669       661       631       715       663
dram[85]:        680       695       654       658       639       622       640       704       661       616       607       682       661       637       708       686
dram[86]:        688       690       619       694       641       623       649       682       667       663       621       687       657       647       641       675
dram[87]:        684       681       611       691       650       624       647       664       665       662       631       669       641       658       651       684
dram[88]:        687       681       615       665       652       628       612       655       669       657       630       695       646       656       644       692
dram[89]:        699       683       572       665       658       602       613       651       666       666       627       642       651       661       691       696
dram[90]:        695       685       589       665       614       589       648       603       633       672       650       664       671       660       660       696
dram[91]:        694       676       631       658       604       586       649       597       651       670       658       643       687       670       690       692
dram[92]:        677       678       645       621       602       559       648       607       664       678       657       652       626       667       694       690
dram[93]:        704       694       651       636       612       578       648       609       667       676       659       650       614       649       700       671
dram[94]:        696       690       649       678       627       593       647       602       668       689       698       660       645       688       712       651
dram[95]:        696       688       655       684       634       651       613       648       670       705       639       649       642       694       719       661
dram[96]:        699       692       642       684       633       653       613       646       662       700       621       670       655       694       643       659
dram[97]:        697       688       637       678       626       639       621       652       667       677       631       676       653       694       649       659
dram[98]:        696       643       631       676       625       583       618       669       672       670       634       674       655       684       653       667
dram[99]:        646       642       639       607       623       590       642       636       683       662       625       653       663       664       651       644
dram[100]:        693       666       652       606       606       597       643       635       682       670       617       645       655       650       707       624
dram[101]:        686       664       654       625       627       600       632       629       669       623       607       610       648       644       709       673
dram[102]:        704       671       664       631       624       610       648       628       577       650       618       615       624       658       709       681
dram[103]:        711       655       699       636       595       610       651       622       641       684       638       618       624       658       673       675
dram[104]:        720       655       704       634       604       611       663       636       717       672       655       622       621       677       690       656
dram[105]:        703       674       715       620       608       613       671       652       717       688       663       640       602       684       696       647
dram[106]:        692       642       721       614       611       621       662       656       715       687       662       640       627       680       705       631
dram[107]:        700       647       700       616       604       616       655       663       723       655       662       646       623       724       703       638
dram[108]:        681       657       664       632       588       582       651       661       709       647       662       661       695       726       657       621
dram[109]:        696       671       652       650       590       577       632       654       651       643       658       669       700       723       657       612
dram[110]:        692       658       649       680       622       576       709       677       653       655       643       658       714       708       655       620
dram[111]:        664       653       649       678       624       576       702       692       659       658       651       649       721       695       683       627
dram[112]:        673       626       659       660       633       583       663       699       657       659       644       651       717       663       680       648
dram[113]:        704       684       697       651       632       593       664       701       655       663       658       652       638       670       681       655
dram[114]:        702       673       702       640       622       590       655       697       611       674       643       622       640       712       691       654
dram[115]:        668       670       712       647       618       616       689       690       649       692       650       632       644       722       628       690
dram[116]:        682       654       712       676       596       617       698       673       659       698       689       631       644       719       675       706
dram[117]:        681       663       712       681       625       627       693       676       661       695       660       652       641       640       680       726
dram[118]:        687       666       660       678       623       628       663       667       678       651       666       658       641       648       689       726
dram[119]:        693       663       658       693       619       676       677       629       687       654       672       664       661       685       720       709
dram[120]:        654       665       684       686       622       682       695       632       701       633       674       673       672       684       718       642
dram[121]:        648       669       697       677       612       688       693       648       698       647       668       676       687       663       699       659
dram[122]:        663       670       685       669       639       675       697       667       693       650       656       649       693       664       699       673
dram[123]:        668       668       632       655       639       671       695       676       674       653       649       669       714       635       681       681
dram[124]:        672       668       629       671       611       638       689       682       680       657       638       673       718       629       705       687
dram[125]:        670       674       633       674       654       594       625       682       681       664       627       675       712       643       715       679
dram[126]:        655       667       646       635       650       593       627       675       676       669       658       681       632       642       670       663
dram[127]:        661       655       701       634       629       600       621       672       653       653       643       626       641       634       662       660
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67298 n_act=3 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001486
n_activity=144 dram_eff=0.06944
bk0: 10a 67246i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000149 
total_CMD = 67313 
util_bw = 10 
Wasted_Col = 43 
Wasted_Row = 24 
Idle = 67236 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67298 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 10 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000149 
Either_Row_CoL_Bus_Util = 0.000223 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00200556
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67304 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=59 dram_eff=0.1356
bk0: 8a 67296i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 67313 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 67288 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67304 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000594239
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67304 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=59 dram_eff=0.1356
bk0: 8a 67295i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 67313 
util_bw = 8 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 67287 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67304 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000623951
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67304 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=59 dram_eff=0.1356
bk0: 8a 67295i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 67313 
util_bw = 8 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 67287 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67304 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000623951
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67304 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001188
n_activity=59 dram_eff=0.1356
bk0: 8a 67296i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000119 
total_CMD = 67313 
util_bw = 8 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 67288 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67304 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000134 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000594239
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 32: 
Cache L2_bank_064:
MSHR contents

Cache L2_bank_065:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[32]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 33: 
Cache L2_bank_066:
MSHR contents

Cache L2_bank_067:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[33]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 34: 
Cache L2_bank_068:
MSHR contents

Cache L2_bank_069:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[34]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 35: 
Cache L2_bank_070:
MSHR contents

Cache L2_bank_071:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[35]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 36: 
Cache L2_bank_072:
MSHR contents

Cache L2_bank_073:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[36]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 37: 
Cache L2_bank_074:
MSHR contents

Cache L2_bank_075:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[37]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 38: 
Cache L2_bank_076:
MSHR contents

Cache L2_bank_077:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[38]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 39: 
Cache L2_bank_078:
MSHR contents

Cache L2_bank_079:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[39]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 40: 
Cache L2_bank_080:
MSHR contents

Cache L2_bank_081:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[40]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 41: 
Cache L2_bank_082:
MSHR contents

Cache L2_bank_083:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[41]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 42: 
Cache L2_bank_084:
MSHR contents

Cache L2_bank_085:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[42]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 43: 
Cache L2_bank_086:
MSHR contents

Cache L2_bank_087:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[43]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 44: 
Cache L2_bank_088:
MSHR contents

Cache L2_bank_089:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[44]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 45: 
Cache L2_bank_090:
MSHR contents

Cache L2_bank_091:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[45]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 46: 
Cache L2_bank_092:
MSHR contents

Cache L2_bank_093:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[46]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 47: 
Cache L2_bank_094:
MSHR contents

Cache L2_bank_095:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[47]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 48: 
Cache L2_bank_096:
MSHR contents

Cache L2_bank_097:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[48]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 49: 
Cache L2_bank_098:
MSHR contents

Cache L2_bank_099:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[49]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 50: 
Cache L2_bank_100:
MSHR contents

Cache L2_bank_101:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[50]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 51: 
Cache L2_bank_102:
MSHR contents

Cache L2_bank_103:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[51]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 52: 
Cache L2_bank_104:
MSHR contents

Cache L2_bank_105:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[52]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 53: 
Cache L2_bank_106:
MSHR contents

Cache L2_bank_107:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[53]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 54: 
Cache L2_bank_108:
MSHR contents

Cache L2_bank_109:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[54]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 55: 
Cache L2_bank_110:
MSHR contents

Cache L2_bank_111:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[55]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 56: 
Cache L2_bank_112:
MSHR contents

Cache L2_bank_113:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[56]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 57: 
Cache L2_bank_114:
MSHR contents

Cache L2_bank_115:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[57]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 58: 
Cache L2_bank_116:
MSHR contents

Cache L2_bank_117:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[58]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 59: 
Cache L2_bank_118:
MSHR contents

Cache L2_bank_119:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[59]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 60: 
Cache L2_bank_120:
MSHR contents

Cache L2_bank_121:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[60]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 61: 
Cache L2_bank_122:
MSHR contents

Cache L2_bank_123:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[61]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 62: 
Cache L2_bank_124:
MSHR contents

Cache L2_bank_125:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[62]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 63: 
Cache L2_bank_126:
MSHR contents

Cache L2_bank_127:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[63]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 64: 
Cache L2_bank_128:
MSHR contents

Cache L2_bank_129:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[64]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 65: 
Cache L2_bank_130:
MSHR contents

Cache L2_bank_131:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[65]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 66: 
Cache L2_bank_132:
MSHR contents

Cache L2_bank_133:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[66]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 67: 
Cache L2_bank_134:
MSHR contents

Cache L2_bank_135:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[67]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 68: 
Cache L2_bank_136:
MSHR contents

Cache L2_bank_137:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[68]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 69: 
Cache L2_bank_138:
MSHR contents

Cache L2_bank_139:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[69]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 70: 
Cache L2_bank_140:
MSHR contents

Cache L2_bank_141:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[70]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 71: 
Cache L2_bank_142:
MSHR contents

Cache L2_bank_143:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[71]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 72: 
Cache L2_bank_144:
MSHR contents

Cache L2_bank_145:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[72]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 73: 
Cache L2_bank_146:
MSHR contents

Cache L2_bank_147:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[73]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 74: 
Cache L2_bank_148:
MSHR contents

Cache L2_bank_149:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[74]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 75: 
Cache L2_bank_150:
MSHR contents

Cache L2_bank_151:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[75]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 76: 
Cache L2_bank_152:
MSHR contents

Cache L2_bank_153:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[76]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 77: 
Cache L2_bank_154:
MSHR contents

Cache L2_bank_155:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[77]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 78: 
Cache L2_bank_156:
MSHR contents

Cache L2_bank_157:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[78]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 79: 
Cache L2_bank_158:
MSHR contents

Cache L2_bank_159:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[79]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 80: 
Cache L2_bank_160:
MSHR contents

Cache L2_bank_161:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[80]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 81: 
Cache L2_bank_162:
MSHR contents

Cache L2_bank_163:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[81]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 82: 
Cache L2_bank_164:
MSHR contents

Cache L2_bank_165:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[82]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 83: 
Cache L2_bank_166:
MSHR contents

Cache L2_bank_167:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[83]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 84: 
Cache L2_bank_168:
MSHR contents

Cache L2_bank_169:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[84]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 85: 
Cache L2_bank_170:
MSHR contents

Cache L2_bank_171:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[85]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 86: 
Cache L2_bank_172:
MSHR contents

Cache L2_bank_173:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[86]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 87: 
Cache L2_bank_174:
MSHR contents

Cache L2_bank_175:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[87]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 88: 
Cache L2_bank_176:
MSHR contents

Cache L2_bank_177:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[88]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 89: 
Cache L2_bank_178:
MSHR contents

Cache L2_bank_179:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[89]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 90: 
Cache L2_bank_180:
MSHR contents

Cache L2_bank_181:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[90]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 91: 
Cache L2_bank_182:
MSHR contents

Cache L2_bank_183:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[91]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 92: 
Cache L2_bank_184:
MSHR contents

Cache L2_bank_185:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[92]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 93: 
Cache L2_bank_186:
MSHR contents

Cache L2_bank_187:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[93]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 94: 
Cache L2_bank_188:
MSHR contents

Cache L2_bank_189:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[94]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 95: 
Cache L2_bank_190:
MSHR contents

Cache L2_bank_191:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[95]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 96: 
Cache L2_bank_192:
MSHR contents

Cache L2_bank_193:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[96]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 97: 
Cache L2_bank_194:
MSHR contents

Cache L2_bank_195:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[97]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 98: 
Cache L2_bank_196:
MSHR contents

Cache L2_bank_197:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[98]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 99: 
Cache L2_bank_198:
MSHR contents

Cache L2_bank_199:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[99]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 100: 
Cache L2_bank_200:
MSHR contents

Cache L2_bank_201:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[100]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 101: 
Cache L2_bank_202:
MSHR contents

Cache L2_bank_203:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[101]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 102: 
Cache L2_bank_204:
MSHR contents

Cache L2_bank_205:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[102]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 103: 
Cache L2_bank_206:
MSHR contents

Cache L2_bank_207:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[103]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 104: 
Cache L2_bank_208:
MSHR contents

Cache L2_bank_209:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[104]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 105: 
Cache L2_bank_210:
MSHR contents

Cache L2_bank_211:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[105]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 106: 
Cache L2_bank_212:
MSHR contents

Cache L2_bank_213:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[106]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 107: 
Cache L2_bank_214:
MSHR contents

Cache L2_bank_215:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[107]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 108: 
Cache L2_bank_216:
MSHR contents

Cache L2_bank_217:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[108]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 109: 
Cache L2_bank_218:
MSHR contents

Cache L2_bank_219:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[109]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 110: 
Cache L2_bank_220:
MSHR contents

Cache L2_bank_221:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[110]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 111: 
Cache L2_bank_222:
MSHR contents

Cache L2_bank_223:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[111]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 112: 
Cache L2_bank_224:
MSHR contents

Cache L2_bank_225:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[112]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 113: 
Cache L2_bank_226:
MSHR contents

Cache L2_bank_227:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[113]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 114: 
Cache L2_bank_228:
MSHR contents

Cache L2_bank_229:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[114]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 115: 
Cache L2_bank_230:
MSHR contents

Cache L2_bank_231:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[115]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 116: 
Cache L2_bank_232:
MSHR contents

Cache L2_bank_233:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[116]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 117: 
Cache L2_bank_234:
MSHR contents

Cache L2_bank_235:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[117]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 118: 
Cache L2_bank_236:
MSHR contents

Cache L2_bank_237:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[118]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 119: 
Cache L2_bank_238:
MSHR contents

Cache L2_bank_239:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[119]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 120: 
Cache L2_bank_240:
MSHR contents

Cache L2_bank_241:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[120]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 121: 
Cache L2_bank_242:
MSHR contents

Cache L2_bank_243:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[121]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 122: 
Cache L2_bank_244:
MSHR contents

Cache L2_bank_245:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[122]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 123: 
Cache L2_bank_246:
MSHR contents

Cache L2_bank_247:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[123]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 124: 
Cache L2_bank_248:
MSHR contents

Cache L2_bank_249:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[124]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 125: 
Cache L2_bank_250:
MSHR contents

Cache L2_bank_251:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[125]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 126: 
Cache L2_bank_252:
MSHR contents

Cache L2_bank_253:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[126]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 127: 
Cache L2_bank_254:
MSHR contents

Cache L2_bank_255:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[127]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=67313 n_nop=67313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 67313i bk1: 0a 67313i bk2: 0a 67313i bk3: 0a 67313i bk4: 0a 67313i bk5: 0a 67313i bk6: 0a 67313i bk7: 0a 67313i bk8: 0a 67313i bk9: 0a 67313i bk10: 0a 67313i bk11: 0a 67313i bk12: 0a 67313i bk13: 0a 67313i bk14: 0a 67313i bk15: 0a 67313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 67313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 67313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 67313 
n_nop = 67313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4144, Miss = 138, Miss_rate = 0.033, Pending_hits = 30, Reservation_fails = 458
L2_cache_bank[1]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4083, Miss = 136, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 231
L2_cache_bank[3]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4090, Miss = 136, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 250
L2_cache_bank[5]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4177, Miss = 136, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 206
L2_cache_bank[7]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4085, Miss = 136, Miss_rate = 0.033, Pending_hits = 16, Reservation_fails = 23
L2_cache_bank[9]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3818, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3829, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3830, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[64]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[65]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[66]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[67]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[68]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[69]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[70]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[71]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[72]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[73]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[74]: Access = 3832, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[75]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[76]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[77]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[78]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[79]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[80]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[81]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[82]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[83]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[84]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[85]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[86]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[87]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[88]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[89]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[90]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[91]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[92]: Access = 3832, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[93]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[94]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[95]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[96]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[97]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[98]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[99]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[100]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[101]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[102]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[103]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[104]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[105]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[106]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[107]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[108]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[109]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[110]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[111]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[112]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[113]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[114]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[115]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[116]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[117]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[118]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[119]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[120]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[121]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[122]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[123]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[124]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[125]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[126]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[127]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[128]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[129]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[130]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[131]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[132]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[133]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[134]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[135]: Access = 3818, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[136]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[137]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[138]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[139]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[140]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[141]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[142]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[143]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[144]: Access = 3817, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[145]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[146]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[147]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[148]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[149]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[150]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[151]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[152]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[153]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[154]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[155]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[156]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[157]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[158]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[159]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[160]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[161]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[162]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[163]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[164]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[165]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[166]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[167]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[168]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[169]: Access = 3818, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[170]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[171]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[172]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[173]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[174]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[175]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[176]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[177]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[178]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[179]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[180]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[181]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[182]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[183]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[184]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[185]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[186]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[187]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[188]: Access = 3818, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[189]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[190]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[191]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[192]: Access = 3817, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[193]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[194]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[195]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[196]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[197]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[198]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[199]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[200]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[201]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[202]: Access = 3818, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[203]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[204]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[205]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[206]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[207]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[208]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[209]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[210]: Access = 3814, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[211]: Access = 3829, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[212]: Access = 3818, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[213]: Access = 3830, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[214]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[215]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[216]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[217]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[218]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[219]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[220]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[221]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[222]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[223]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[224]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[225]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[226]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[227]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[228]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[229]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[230]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[231]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[232]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[233]: Access = 3827, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[234]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[235]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[236]: Access = 3828, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[237]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[238]: Access = 3819, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[239]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[240]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[241]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[242]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[243]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[244]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[245]: Access = 3826, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[246]: Access = 3822, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[247]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[248]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[249]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[250]: Access = 3821, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[251]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[252]: Access = 3820, Miss = 128, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[253]: Access = 3824, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[254]: Access = 3825, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[255]: Access = 3823, Miss = 128, Miss_rate = 0.033, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 980371
L2_total_cache_misses = 32810
L2_total_cache_miss_rate = 0.0335
L2_total_cache_pending_hits = 118
L2_total_cache_reservation_fails = 1168
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 454733
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 56
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 162
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 491526
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 30720
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1128
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1006
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 454733
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524294
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1280
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1006
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=980371
icnt_total_pkts_simt_to_mem=979379
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 168.28
	minimum = 5
	maximum = 560
Network latency average = 97.4174
	minimum = 5
	maximum = 316
Slowest packet = 704572
Flit latency average = 97.4174
	minimum = 5
	maximum = 316
Slowest flit = 1056834
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.105208
	minimum = 0.0556961 (at node 226)
	maximum = 0.904863 (at node 2)
Accepted packet rate average = 0.105208
	minimum = 0.0556961 (at node 226)
	maximum = 0.90541 (at node 2)
Injected flit rate average = 0.105208
	minimum = 0.0556961 (at node 226)
	maximum = 0.904863 (at node 2)
Accepted flit rate average= 0.105208
	minimum = 0.0556961 (at node 226)
	maximum = 0.90541 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 94.5811 (2 samples)
	minimum = 5 (2 samples)
	maximum = 428.5 (2 samples)
Network latency average = 51.6781 (2 samples)
	minimum = 5 (2 samples)
	maximum = 249 (2 samples)
Flit latency average = 51.6781 (2 samples)
	minimum = 5 (2 samples)
	maximum = 249 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0707524 (2 samples)
	minimum = 0.037447 (2 samples)
	maximum = 0.606631 (2 samples)
Accepted packet rate average = 0.0707524 (2 samples)
	minimum = 0.037447 (2 samples)
	maximum = 0.607171 (2 samples)
Injected flit rate average = 0.0707524 (2 samples)
	minimum = 0.037447 (2 samples)
	maximum = 0.606631 (2 samples)
Accepted flit rate average = 0.0707524 (2 samples)
	minimum = 0.037447 (2 samples)
	maximum = 0.607171 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 15 min, 21 sec (921 sec)
gpgpu_simulation_rate = 175403 (inst/sec)
gpgpu_simulation_rate = 125 (cycle/sec)
Training done
GPGPU-Sim: *** exit detected ***
