$date
	Fri Nov 19 08:45:37 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test $end
$var wire 1 ! expose_finished $end
$var wire 1 " expose $end
$var reg 1 # clk $end
$var reg 6 $ exposeCycles_pixel [5:0] $end
$var reg 1 % expose_enable $end
$var reg 1 & frame_reset $end
$scope module e1 $end
$var wire 1 # clk $end
$var wire 1 % expose_enable $end
$var wire 6 ' exposecycles [5:0] $end
$var wire 1 & reset $end
$var wire 1 ( anaBias1 $end
$var reg 6 ) count [5:0] $end
$var reg 1 " expose $end
$var reg 1 ! expose_finished $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
0(
b101 '
0&
0%
b101 $
0#
x"
x!
$end
#5000
x(
1#
#10000
0(
0#
1&
#15000
x(
1#
0&
#20000
0(
0#
1%
#25000
0!
1"
b1 )
1(
1#
#30000
0(
0#
#35000
b10 )
1(
1#
#40000
0(
0#
#45000
b11 )
1(
1#
#50000
0(
0#
#55000
b100 )
1(
1#
#60000
0(
0#
#65000
b101 )
1(
1#
#70000
0(
0#
#75000
1!
0"
0(
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
