{"Source Block": ["hdl/library/prcfg/bist/prcfg_dac.v@76:86@HdlIdDef", "\n  reg               dst_dac_dunf   = 0;\n  reg     [31:0]    dst_dac_ddata  = 0;\n  reg               src_dac_drd    = 0;\n\n  reg     [31:0]    dac_prbs       = 0;\n\n  reg     [ 2:0]    counter        = 0;\n  reg               pattern        = 0;\n  reg     [15:0]    sin_tone       = 0;\n  reg     [15:0]    cos_tone       = 0;\n"], "Clone Blocks": [["hdl/library/prcfg/bist/prcfg_dac.v@78:88", "  reg     [31:0]    dst_dac_ddata  = 0;\n  reg               src_dac_drd    = 0;\n\n  reg     [31:0]    dac_prbs       = 0;\n\n  reg     [ 2:0]    counter        = 0;\n  reg               pattern        = 0;\n  reg     [15:0]    sin_tone       = 0;\n  reg     [15:0]    cos_tone       = 0;\n\n  wire    [ 3:0]    mode;\n"], ["hdl/library/prcfg/bist/prcfg_dac.v@79:89", "  reg               src_dac_drd    = 0;\n\n  reg     [31:0]    dac_prbs       = 0;\n\n  reg     [ 2:0]    counter        = 0;\n  reg               pattern        = 0;\n  reg     [15:0]    sin_tone       = 0;\n  reg     [15:0]    cos_tone       = 0;\n\n  wire    [ 3:0]    mode;\n\n"], ["hdl/library/prcfg/bist/prcfg_dac.v@81:91", "  reg     [31:0]    dac_prbs       = 0;\n\n  reg     [ 2:0]    counter        = 0;\n  reg               pattern        = 0;\n  reg     [15:0]    sin_tone       = 0;\n  reg     [15:0]    cos_tone       = 0;\n\n  wire    [ 3:0]    mode;\n\n  wire    [31:0]    dac_data_mode0;\n  wire    [31:0]    dac_data_mode1;\n"], ["hdl/library/prcfg/bist/prcfg_dac.v@80:90", "\n  reg     [31:0]    dac_prbs       = 0;\n\n  reg     [ 2:0]    counter        = 0;\n  reg               pattern        = 0;\n  reg     [15:0]    sin_tone       = 0;\n  reg     [15:0]    cos_tone       = 0;\n\n  wire    [ 3:0]    mode;\n\n  wire    [31:0]    dac_data_mode0;\n"]], "Diff Content": {"Delete": [[81, "  reg     [31:0]    dac_prbs       = 0;\n"]], "Add": [[81, "  reg     [31:0]    dac_prbs       = 32'hA2F19C;\n"]]}}