<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Reinforcement Learning based Illumination Controller (RLIC): IOMUXC_SNVS_GPR Register Masks</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Reinforcement Learning based Illumination Controller (RLIC)
   &#160;<span id="projectnumber">v1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">IOMUXC_SNVS_GPR Register Masks<div class="ingroups"><a class="el" href="group__Mapping__Information.html">Mapping Information</a> &raquo; <a class="el" href="group__edma__request.html">Edma_request</a> &raquo; <a class="el" href="group__iomuxc__pads.html">Iomuxc_pads</a> &raquo; <a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__IOMUXC__SNVS__GPR__Peripheral__Access__Layer.html">IOMUXC_SNVS_GPR Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for IOMUXC_SNVS_GPR Register Masks:</div>
<div class="dyncontent">
<div class="center"><img src="group__IOMUXC__SNVS__GPR__Register__Masks.png" border="0" usemap="#agroup____IOMUXC____SNVS____GPR____Register____Masks" alt=""/></div>
<map name="agroup____IOMUXC____SNVS____GPR____Register____Masks" id="agroup____IOMUXC____SNVS____GPR____Register____Masks">
<area shape="rect" title=" " alt="" coords="275,5,484,45"/>
<area shape="rect" href="group__IOMUXC__SNVS__GPR__Peripheral__Access__Layer.html" title=" " alt="" coords="5,5,227,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPR3 - GPR3 General Purpose Register</h2></td></tr>
<tr class="memitem:ga41b7a21fbf40c6d42b6573175e0e28da"><td class="memItemLeft" align="right" valign="top"><a id="ga41b7a21fbf40c6d42b6573175e0e28da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK</b>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="separator:ga41b7a21fbf40c6d42b6573175e0e28da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e0d342238511304da853b0127b0804"><td class="memItemLeft" align="right" valign="top"><a id="ga88e0d342238511304da853b0127b0804"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga88e0d342238511304da853b0127b0804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8451bab51e5a3e0cdc94a74acba46f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga8451bab51e5a3e0cdc94a74acba46f28">IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK)</td></tr>
<tr class="separator:ga8451bab51e5a3e0cdc94a74acba46f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106690e7073a18d94a12ba690c46c255"><td class="memItemLeft" align="right" valign="top"><a id="ga106690e7073a18d94a12ba690c46c255"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK</b>&#160;&#160;&#160;(0x2U)</td></tr>
<tr class="separator:ga106690e7073a18d94a12ba690c46c255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a973d8e3c17662a33910c3d3278380"><td class="memItemLeft" align="right" valign="top"><a id="ga29a973d8e3c17662a33910c3d3278380"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga29a973d8e3c17662a33910c3d3278380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c8549aa121e6dccaa29dc8ba65b402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga85c8549aa121e6dccaa29dc8ba65b402">IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK)</td></tr>
<tr class="separator:ga85c8549aa121e6dccaa29dc8ba65b402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3052dc7a2496d9a08f72f4b74947d1cd"><td class="memItemLeft" align="right" valign="top"><a id="ga3052dc7a2496d9a08f72f4b74947d1cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK</b>&#160;&#160;&#160;(0xCU)</td></tr>
<tr class="separator:ga3052dc7a2496d9a08f72f4b74947d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0493f33310129a0d324307506e468762"><td class="memItemLeft" align="right" valign="top"><a id="ga0493f33310129a0d324307506e468762"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0493f33310129a0d324307506e468762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf90dac2266f8a84c7c2f8578c36177"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga7cf90dac2266f8a84c7c2f8578c36177">IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK)</td></tr>
<tr class="separator:ga7cf90dac2266f8a84c7c2f8578c36177"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82c01e1c45a76c2aebf6530d5740f49"><td class="memItemLeft" align="right" valign="top"><a id="gad82c01e1c45a76c2aebf6530d5740f49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK</b>&#160;&#160;&#160;(0x10000U)</td></tr>
<tr class="separator:gad82c01e1c45a76c2aebf6530d5740f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d3c02ef14a746d1a3c6cf5ff3e7f76f"><td class="memItemLeft" align="right" valign="top"><a id="ga4d3c02ef14a746d1a3c6cf5ff3e7f76f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga4d3c02ef14a746d1a3c6cf5ff3e7f76f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b785afb43d0a7b498c5b25028d2a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga28b785afb43d0a7b498c5b25028d2a5a">IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK)</td></tr>
<tr class="separator:ga28b785afb43d0a7b498c5b25028d2a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8498aaab143793b17f3bc8f8d5cb080"><td class="memItemLeft" align="right" valign="top"><a id="gab8498aaab143793b17f3bc8f8d5cb080"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK</b>&#160;&#160;&#160;(0x20000U)</td></tr>
<tr class="separator:gab8498aaab143793b17f3bc8f8d5cb080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31493f936aab85b08081464e0b14e0e7"><td class="memItemLeft" align="right" valign="top"><a id="ga31493f936aab85b08081464e0b14e0e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga31493f936aab85b08081464e0b14e0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df6d8050b7020e8f41247f6b33cf251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga1df6d8050b7020e8f41247f6b33cf251">IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK)</td></tr>
<tr class="separator:ga1df6d8050b7020e8f41247f6b33cf251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd59e7d534b8db7abd4f395521f60b"><td class="memItemLeft" align="right" valign="top"><a id="gae0dd59e7d534b8db7abd4f395521f60b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK</b>&#160;&#160;&#160;(0x40000U)</td></tr>
<tr class="separator:gae0dd59e7d534b8db7abd4f395521f60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f31060713812f2ca8dc99d4f3887f8"><td class="memItemLeft" align="right" valign="top"><a id="gaa8f31060713812f2ca8dc99d4f3887f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaa8f31060713812f2ca8dc99d4f3887f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf614c1f675cbc569af7469a4fa007da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#gaf614c1f675cbc569af7469a4fa007da6">IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK)</td></tr>
<tr class="separator:gaf614c1f675cbc569af7469a4fa007da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab20c0e41b5731d56e98add931a564952"><td class="memItemLeft" align="right" valign="top"><a id="gab20c0e41b5731d56e98add931a564952"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK</b>&#160;&#160;&#160;(0x80000U)</td></tr>
<tr class="separator:gab20c0e41b5731d56e98add931a564952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933d1d1d99d8ba8173abacaf6bf230ac"><td class="memItemLeft" align="right" valign="top"><a id="ga933d1d1d99d8ba8173abacaf6bf230ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga933d1d1d99d8ba8173abacaf6bf230ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6dfca4ced939ed5dc4cd1a5ab67fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__IOMUXC__GPR__Register__Masks.html#ga9e6dfca4ced939ed5dc4cd1a5ab67fc0">IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK</a>(x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK)</td></tr>
<tr class="separator:ga9e6dfca4ced939ed5dc4cd1a5ab67fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga28b785afb43d0a7b498c5b25028d2a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28b785afb43d0a7b498c5b25028d2a5a">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_IN_LOW_VOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_IN_LOW_VOL 0b0..DCDC_IN is ok 0b1..DCDC_IN is too low </p>

</div>
</div>
<a id="ga1df6d8050b7020e8f41247f6b33cf251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df6d8050b7020e8f41247f6b33cf251">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_CUR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_OVER_CUR 0b0..No over current detected 0b1..Over current detected </p>

</div>
</div>
<a id="gaf614c1f675cbc569af7469a4fa007da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf614c1f675cbc569af7469a4fa007da6">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_OVER_VOL_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_OVER_VOL 0b0..No over voltage detected 0b1..Over voltage detected </p>

</div>
</div>
<a id="ga85c8549aa121e6dccaa29dc8ba65b402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c8549aa121e6dccaa29dc8ba65b402">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STATUS_CAPT_CLR_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_STATUS_CAPT_CLR - DCDC captured status clear </p>

</div>
</div>
<a id="ga9e6dfca4ced939ed5dc4cd1a5ab67fc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9e6dfca4ced939ed5dc4cd1a5ab67fc0">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_DCDC_STS_DC_OK_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DCDC_STS_DC_OK 0b0..DCDC is ramping up and not ready 0b1..DCDC is ready </p>

</div>
</div>
<a id="ga8451bab51e5a3e0cdc94a74acba46f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8451bab51e5a3e0cdc94a74acba46f28">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_LPSR_MODE_ENABLE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LPSR_MODE_ENABLE 0b0..SNVS domain will reset when system reset happens 0b1..SNVS domain will only reset with SNVS POR </p>

</div>
</div>
<a id="ga7cf90dac2266f8a84c7c2f8578c36177"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cf90dac2266f8a84c7c2f8578c36177">&#9670;&nbsp;</a></span>IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_SHIFT)) &amp; IOMUXC_SNVS_GPR_GPR3_POR_PULL_TYPE_MASK)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>POR_PULL_TYPE 0b00..100 Ohm pull up enabled for POR_B always 0b01..Disable pull in SNVS mode, 100 Ohm pull up enabled otherwise 0b10..Disable pull of POR_B always 0b11..100 Ohm pull down enabled in SNVS mode, 100 Ohm pull up enabled otherwise </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
