# soc1

miscellaneous Verilog sources collected for flow-testing purposes.   Please go to
the original repositories here for anything useful:

  * https://github.com/filipecalasans/soc_picoblaze_based
  * https://github.com/jasonf-hou/RISCV_CPU
  * https://github.com/kristianpaul/gnss-sdr-ru
  * https://github.com/austinhle/openpiton-victim-cache
  * https://github.com/Cosmos-OpenSSD/Cosmos-plus-OpenSSD
