
Ultrasonic_internal_flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005af0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08005c80  08005c80  00006c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d5c  08005d5c  000070ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005d5c  08005d5c  00006d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d64  08005d64  000070ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d64  08005d64  00006d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005d68  08005d68  00006d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08005d6c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  200000ac  08005e18  000070ac  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000304  08005e18  00007304  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070ac  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010b3e  00000000  00000000  000070dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002509  00000000  00000000  00017c1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fa0  00000000  00000000  0001a128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c3b  00000000  00000000  0001b0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000273d6  00000000  00000000  0001bd03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012270  00000000  00000000  000430d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3f12  00000000  00000000  00055349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014925b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000480c  00000000  00000000  001492a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0014daac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c68 	.word	0x08005c68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	08005c68 	.word	0x08005c68

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b988 	b.w	8000d84 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9d08      	ldr	r5, [sp, #32]
 8000a92:	468e      	mov	lr, r1
 8000a94:	4604      	mov	r4, r0
 8000a96:	4688      	mov	r8, r1
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d14a      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9c:	428a      	cmp	r2, r1
 8000a9e:	4617      	mov	r7, r2
 8000aa0:	d962      	bls.n	8000b68 <__udivmoddi4+0xdc>
 8000aa2:	fab2 f682 	clz	r6, r2
 8000aa6:	b14e      	cbz	r6, 8000abc <__udivmoddi4+0x30>
 8000aa8:	f1c6 0320 	rsb	r3, r6, #32
 8000aac:	fa01 f806 	lsl.w	r8, r1, r6
 8000ab0:	fa20 f303 	lsr.w	r3, r0, r3
 8000ab4:	40b7      	lsls	r7, r6
 8000ab6:	ea43 0808 	orr.w	r8, r3, r8
 8000aba:	40b4      	lsls	r4, r6
 8000abc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ac0:	fa1f fc87 	uxth.w	ip, r7
 8000ac4:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ac8:	0c23      	lsrs	r3, r4, #16
 8000aca:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ace:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad2:	fb01 f20c 	mul.w	r2, r1, ip
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d909      	bls.n	8000aee <__udivmoddi4+0x62>
 8000ada:	18fb      	adds	r3, r7, r3
 8000adc:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ae0:	f080 80ea 	bcs.w	8000cb8 <__udivmoddi4+0x22c>
 8000ae4:	429a      	cmp	r2, r3
 8000ae6:	f240 80e7 	bls.w	8000cb8 <__udivmoddi4+0x22c>
 8000aea:	3902      	subs	r1, #2
 8000aec:	443b      	add	r3, r7
 8000aee:	1a9a      	subs	r2, r3, r2
 8000af0:	b2a3      	uxth	r3, r4
 8000af2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000af6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000afa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000afe:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b02:	459c      	cmp	ip, r3
 8000b04:	d909      	bls.n	8000b1a <__udivmoddi4+0x8e>
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b0c:	f080 80d6 	bcs.w	8000cbc <__udivmoddi4+0x230>
 8000b10:	459c      	cmp	ip, r3
 8000b12:	f240 80d3 	bls.w	8000cbc <__udivmoddi4+0x230>
 8000b16:	443b      	add	r3, r7
 8000b18:	3802      	subs	r0, #2
 8000b1a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b1e:	eba3 030c 	sub.w	r3, r3, ip
 8000b22:	2100      	movs	r1, #0
 8000b24:	b11d      	cbz	r5, 8000b2e <__udivmoddi4+0xa2>
 8000b26:	40f3      	lsrs	r3, r6
 8000b28:	2200      	movs	r2, #0
 8000b2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d905      	bls.n	8000b42 <__udivmoddi4+0xb6>
 8000b36:	b10d      	cbz	r5, 8000b3c <__udivmoddi4+0xb0>
 8000b38:	e9c5 0100 	strd	r0, r1, [r5]
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	4608      	mov	r0, r1
 8000b40:	e7f5      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b42:	fab3 f183 	clz	r1, r3
 8000b46:	2900      	cmp	r1, #0
 8000b48:	d146      	bne.n	8000bd8 <__udivmoddi4+0x14c>
 8000b4a:	4573      	cmp	r3, lr
 8000b4c:	d302      	bcc.n	8000b54 <__udivmoddi4+0xc8>
 8000b4e:	4282      	cmp	r2, r0
 8000b50:	f200 8105 	bhi.w	8000d5e <__udivmoddi4+0x2d2>
 8000b54:	1a84      	subs	r4, r0, r2
 8000b56:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	4690      	mov	r8, r2
 8000b5e:	2d00      	cmp	r5, #0
 8000b60:	d0e5      	beq.n	8000b2e <__udivmoddi4+0xa2>
 8000b62:	e9c5 4800 	strd	r4, r8, [r5]
 8000b66:	e7e2      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	f000 8090 	beq.w	8000c8e <__udivmoddi4+0x202>
 8000b6e:	fab2 f682 	clz	r6, r2
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	f040 80a4 	bne.w	8000cc0 <__udivmoddi4+0x234>
 8000b78:	1a8a      	subs	r2, r1, r2
 8000b7a:	0c03      	lsrs	r3, r0, #16
 8000b7c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b80:	b280      	uxth	r0, r0
 8000b82:	b2bc      	uxth	r4, r7
 8000b84:	2101      	movs	r1, #1
 8000b86:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b8a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b8e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b92:	fb04 f20c 	mul.w	r2, r4, ip
 8000b96:	429a      	cmp	r2, r3
 8000b98:	d907      	bls.n	8000baa <__udivmoddi4+0x11e>
 8000b9a:	18fb      	adds	r3, r7, r3
 8000b9c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ba0:	d202      	bcs.n	8000ba8 <__udivmoddi4+0x11c>
 8000ba2:	429a      	cmp	r2, r3
 8000ba4:	f200 80e0 	bhi.w	8000d68 <__udivmoddi4+0x2dc>
 8000ba8:	46c4      	mov	ip, r8
 8000baa:	1a9b      	subs	r3, r3, r2
 8000bac:	fbb3 f2fe 	udiv	r2, r3, lr
 8000bb0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000bb4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000bb8:	fb02 f404 	mul.w	r4, r2, r4
 8000bbc:	429c      	cmp	r4, r3
 8000bbe:	d907      	bls.n	8000bd0 <__udivmoddi4+0x144>
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000bc6:	d202      	bcs.n	8000bce <__udivmoddi4+0x142>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f200 80ca 	bhi.w	8000d62 <__udivmoddi4+0x2d6>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	1b1b      	subs	r3, r3, r4
 8000bd2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bd6:	e7a5      	b.n	8000b24 <__udivmoddi4+0x98>
 8000bd8:	f1c1 0620 	rsb	r6, r1, #32
 8000bdc:	408b      	lsls	r3, r1
 8000bde:	fa22 f706 	lsr.w	r7, r2, r6
 8000be2:	431f      	orrs	r7, r3
 8000be4:	fa0e f401 	lsl.w	r4, lr, r1
 8000be8:	fa20 f306 	lsr.w	r3, r0, r6
 8000bec:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bf0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bf4:	4323      	orrs	r3, r4
 8000bf6:	fa00 f801 	lsl.w	r8, r0, r1
 8000bfa:	fa1f fc87 	uxth.w	ip, r7
 8000bfe:	fbbe f0f9 	udiv	r0, lr, r9
 8000c02:	0c1c      	lsrs	r4, r3, #16
 8000c04:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c08:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c0c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c10:	45a6      	cmp	lr, r4
 8000c12:	fa02 f201 	lsl.w	r2, r2, r1
 8000c16:	d909      	bls.n	8000c2c <__udivmoddi4+0x1a0>
 8000c18:	193c      	adds	r4, r7, r4
 8000c1a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c1e:	f080 809c 	bcs.w	8000d5a <__udivmoddi4+0x2ce>
 8000c22:	45a6      	cmp	lr, r4
 8000c24:	f240 8099 	bls.w	8000d5a <__udivmoddi4+0x2ce>
 8000c28:	3802      	subs	r0, #2
 8000c2a:	443c      	add	r4, r7
 8000c2c:	eba4 040e 	sub.w	r4, r4, lr
 8000c30:	fa1f fe83 	uxth.w	lr, r3
 8000c34:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c38:	fb09 4413 	mls	r4, r9, r3, r4
 8000c3c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c40:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c44:	45a4      	cmp	ip, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x1ce>
 8000c48:	193c      	adds	r4, r7, r4
 8000c4a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c4e:	f080 8082 	bcs.w	8000d56 <__udivmoddi4+0x2ca>
 8000c52:	45a4      	cmp	ip, r4
 8000c54:	d97f      	bls.n	8000d56 <__udivmoddi4+0x2ca>
 8000c56:	3b02      	subs	r3, #2
 8000c58:	443c      	add	r4, r7
 8000c5a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c5e:	eba4 040c 	sub.w	r4, r4, ip
 8000c62:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c66:	4564      	cmp	r4, ip
 8000c68:	4673      	mov	r3, lr
 8000c6a:	46e1      	mov	r9, ip
 8000c6c:	d362      	bcc.n	8000d34 <__udivmoddi4+0x2a8>
 8000c6e:	d05f      	beq.n	8000d30 <__udivmoddi4+0x2a4>
 8000c70:	b15d      	cbz	r5, 8000c8a <__udivmoddi4+0x1fe>
 8000c72:	ebb8 0203 	subs.w	r2, r8, r3
 8000c76:	eb64 0409 	sbc.w	r4, r4, r9
 8000c7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000c7e:	fa22 f301 	lsr.w	r3, r2, r1
 8000c82:	431e      	orrs	r6, r3
 8000c84:	40cc      	lsrs	r4, r1
 8000c86:	e9c5 6400 	strd	r6, r4, [r5]
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	e74f      	b.n	8000b2e <__udivmoddi4+0xa2>
 8000c8e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c92:	0c01      	lsrs	r1, r0, #16
 8000c94:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c98:	b280      	uxth	r0, r0
 8000c9a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c9e:	463b      	mov	r3, r7
 8000ca0:	4638      	mov	r0, r7
 8000ca2:	463c      	mov	r4, r7
 8000ca4:	46b8      	mov	r8, r7
 8000ca6:	46be      	mov	lr, r7
 8000ca8:	2620      	movs	r6, #32
 8000caa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cae:	eba2 0208 	sub.w	r2, r2, r8
 8000cb2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000cb6:	e766      	b.n	8000b86 <__udivmoddi4+0xfa>
 8000cb8:	4601      	mov	r1, r0
 8000cba:	e718      	b.n	8000aee <__udivmoddi4+0x62>
 8000cbc:	4610      	mov	r0, r2
 8000cbe:	e72c      	b.n	8000b1a <__udivmoddi4+0x8e>
 8000cc0:	f1c6 0220 	rsb	r2, r6, #32
 8000cc4:	fa2e f302 	lsr.w	r3, lr, r2
 8000cc8:	40b7      	lsls	r7, r6
 8000cca:	40b1      	lsls	r1, r6
 8000ccc:	fa20 f202 	lsr.w	r2, r0, r2
 8000cd0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cda:	b2bc      	uxth	r4, r7
 8000cdc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ce0:	0c11      	lsrs	r1, r2, #16
 8000ce2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce6:	fb08 f904 	mul.w	r9, r8, r4
 8000cea:	40b0      	lsls	r0, r6
 8000cec:	4589      	cmp	r9, r1
 8000cee:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cf2:	b280      	uxth	r0, r0
 8000cf4:	d93e      	bls.n	8000d74 <__udivmoddi4+0x2e8>
 8000cf6:	1879      	adds	r1, r7, r1
 8000cf8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000cfc:	d201      	bcs.n	8000d02 <__udivmoddi4+0x276>
 8000cfe:	4589      	cmp	r9, r1
 8000d00:	d81f      	bhi.n	8000d42 <__udivmoddi4+0x2b6>
 8000d02:	eba1 0109 	sub.w	r1, r1, r9
 8000d06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d0a:	fb09 f804 	mul.w	r8, r9, r4
 8000d0e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d12:	b292      	uxth	r2, r2
 8000d14:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d18:	4542      	cmp	r2, r8
 8000d1a:	d229      	bcs.n	8000d70 <__udivmoddi4+0x2e4>
 8000d1c:	18ba      	adds	r2, r7, r2
 8000d1e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d22:	d2c4      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d24:	4542      	cmp	r2, r8
 8000d26:	d2c2      	bcs.n	8000cae <__udivmoddi4+0x222>
 8000d28:	f1a9 0102 	sub.w	r1, r9, #2
 8000d2c:	443a      	add	r2, r7
 8000d2e:	e7be      	b.n	8000cae <__udivmoddi4+0x222>
 8000d30:	45f0      	cmp	r8, lr
 8000d32:	d29d      	bcs.n	8000c70 <__udivmoddi4+0x1e4>
 8000d34:	ebbe 0302 	subs.w	r3, lr, r2
 8000d38:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d3c:	3801      	subs	r0, #1
 8000d3e:	46e1      	mov	r9, ip
 8000d40:	e796      	b.n	8000c70 <__udivmoddi4+0x1e4>
 8000d42:	eba7 0909 	sub.w	r9, r7, r9
 8000d46:	4449      	add	r1, r9
 8000d48:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d4c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d50:	fb09 f804 	mul.w	r8, r9, r4
 8000d54:	e7db      	b.n	8000d0e <__udivmoddi4+0x282>
 8000d56:	4673      	mov	r3, lr
 8000d58:	e77f      	b.n	8000c5a <__udivmoddi4+0x1ce>
 8000d5a:	4650      	mov	r0, sl
 8000d5c:	e766      	b.n	8000c2c <__udivmoddi4+0x1a0>
 8000d5e:	4608      	mov	r0, r1
 8000d60:	e6fd      	b.n	8000b5e <__udivmoddi4+0xd2>
 8000d62:	443b      	add	r3, r7
 8000d64:	3a02      	subs	r2, #2
 8000d66:	e733      	b.n	8000bd0 <__udivmoddi4+0x144>
 8000d68:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d6c:	443b      	add	r3, r7
 8000d6e:	e71c      	b.n	8000baa <__udivmoddi4+0x11e>
 8000d70:	4649      	mov	r1, r9
 8000d72:	e79c      	b.n	8000cae <__udivmoddi4+0x222>
 8000d74:	eba1 0109 	sub.w	r1, r1, r9
 8000d78:	46c4      	mov	ip, r8
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	e7c4      	b.n	8000d0e <__udivmoddi4+0x282>

08000d84 <__aeabi_idiv0>:
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop

08000d88 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PIN GPIO_PIN_15
#define TRIG_PORT GPIOB


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	7f1b      	ldrb	r3, [r3, #28]
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	f040 8083 	bne.w	8000ea0 <HAL_TIM_IC_CaptureCallback+0x118>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8000d9a:	4b45      	ldr	r3, [pc, #276]	@ (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d11a      	bne.n	8000dd8 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000da2:	2100      	movs	r1, #0
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f003 fa11 	bl	80041cc <HAL_TIM_ReadCapturedValue>
 8000daa:	4603      	mov	r3, r0
 8000dac:	4a41      	ldr	r2, [pc, #260]	@ (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000dae:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8000db0:	4b3f      	ldr	r3, [pc, #252]	@ (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	6a1a      	ldr	r2, [r3, #32]
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	f022 020a 	bic.w	r2, r2, #10
 8000dc4:	621a      	str	r2, [r3, #32]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	6a1a      	ldr	r2, [r3, #32]
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f042 0202 	orr.w	r2, r2, #2
 8000dd4:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8000dd6:	e063      	b.n	8000ea0 <HAL_TIM_IC_CaptureCallback+0x118>
		else if (Is_First_Captured==1)   // if the first is already captured
 8000dd8:	4b35      	ldr	r3, [pc, #212]	@ (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000dda:	781b      	ldrb	r3, [r3, #0]
 8000ddc:	2b01      	cmp	r3, #1
 8000dde:	d15f      	bne.n	8000ea0 <HAL_TIM_IC_CaptureCallback+0x118>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000de0:	2100      	movs	r1, #0
 8000de2:	6878      	ldr	r0, [r7, #4]
 8000de4:	f003 f9f2 	bl	80041cc <HAL_TIM_ReadCapturedValue>
 8000de8:	4603      	mov	r3, r0
 8000dea:	4a33      	ldr	r2, [pc, #204]	@ (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000dec:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	2200      	movs	r2, #0
 8000df4:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1)
 8000df6:	4b30      	ldr	r3, [pc, #192]	@ (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	d907      	bls.n	8000e12 <HAL_TIM_IC_CaptureCallback+0x8a>
				Difference = IC_Val2-IC_Val1;
 8000e02:	4b2d      	ldr	r3, [pc, #180]	@ (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	4b2b      	ldr	r3, [pc, #172]	@ (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	4a2b      	ldr	r2, [pc, #172]	@ (8000ebc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e0e:	6013      	str	r3, [r2, #0]
 8000e10:	e00f      	b.n	8000e32 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (IC_Val1 > IC_Val2)
 8000e12:	4b28      	ldr	r3, [pc, #160]	@ (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e14:	681a      	ldr	r2, [r3, #0]
 8000e16:	4b28      	ldr	r3, [pc, #160]	@ (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d909      	bls.n	8000e32 <HAL_TIM_IC_CaptureCallback+0xaa>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8000e1e:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	4b24      	ldr	r3, [pc, #144]	@ (8000eb4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	1ad3      	subs	r3, r2, r3
 8000e28:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8000e2c:	33ff      	adds	r3, #255	@ 0xff
 8000e2e:	4a23      	ldr	r2, [pc, #140]	@ (8000ebc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e30:	6013      	str	r3, [r2, #0]
			Distance = Difference * .034/2;
 8000e32:	4b22      	ldr	r3, [pc, #136]	@ (8000ebc <HAL_TIM_IC_CaptureCallback+0x134>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4618      	mov	r0, r3
 8000e38:	f7ff fb64 	bl	8000504 <__aeabi_ui2d>
 8000e3c:	a31a      	add	r3, pc, #104	@ (adr r3, 8000ea8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e42:	f7ff fbd9 	bl	80005f8 <__aeabi_dmul>
 8000e46:	4602      	mov	r2, r0
 8000e48:	460b      	mov	r3, r1
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000e56:	f7ff fcf9 	bl	800084c <__aeabi_ddiv>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	4610      	mov	r0, r2
 8000e60:	4619      	mov	r1, r3
 8000e62:	f7ff fddb 	bl	8000a1c <__aeabi_d2uiz>
 8000e66:	4603      	mov	r3, r0
 8000e68:	b29a      	uxth	r2, r3
 8000e6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ec0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8000e6c:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 8000e6e:	4b10      	ldr	r3, [pc, #64]	@ (8000eb0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	6a1a      	ldr	r2, [r3, #32]
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f022 020a 	bic.w	r2, r2, #10
 8000e82:	621a      	str	r2, [r3, #32]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	6a12      	ldr	r2, [r2, #32]
 8000e8e:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8000e90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	68da      	ldr	r2, [r3, #12]
 8000e96:	4b0b      	ldr	r3, [pc, #44]	@ (8000ec4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f022 0202 	bic.w	r2, r2, #2
 8000e9e:	60da      	str	r2, [r3, #12]
}
 8000ea0:	bf00      	nop
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	b020c49c 	.word	0xb020c49c
 8000eac:	3fa16872 	.word	0x3fa16872
 8000eb0:	200001ac 	.word	0x200001ac
 8000eb4:	200001a0 	.word	0x200001a0
 8000eb8:	200001a4 	.word	0x200001a4
 8000ebc:	200001a8 	.word	0x200001a8
 8000ec0:	200001ae 	.word	0x200001ae
 8000ec4:	200000c8 	.word	0x200000c8

08000ec8 <HCSR04_Read>:

uint16_t HCSR04_Read(void)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b082      	sub	sp, #8
 8000ecc:	af00      	add	r7, sp, #0
    uint32_t timeout = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	607b      	str	r3, [r7, #4]

    // Send 10us pulse
    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET);
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ed8:	481b      	ldr	r0, [pc, #108]	@ (8000f48 <HCSR04_Read+0x80>)
 8000eda:	f001 faf9 	bl	80024d0 <HAL_GPIO_WritePin>

    // crude ~10us delay (assuming 80 MHz core, 100 iterations  1 us)
    for (volatile int i = 0; i < 800; i++);
 8000ede:	2300      	movs	r3, #0
 8000ee0:	603b      	str	r3, [r7, #0]
 8000ee2:	e002      	b.n	8000eea <HCSR04_Read+0x22>
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	603b      	str	r3, [r7, #0]
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 8000ef0:	dbf8      	blt.n	8000ee4 <HCSR04_Read+0x1c>

    HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ef8:	4813      	ldr	r0, [pc, #76]	@ (8000f48 <HCSR04_Read+0x80>)
 8000efa:	f001 fae9 	bl	80024d0 <HAL_GPIO_WritePin>

    // enable capture interrupt
    __HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 8000efe:	4b13      	ldr	r3, [pc, #76]	@ (8000f4c <HCSR04_Read+0x84>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	68da      	ldr	r2, [r3, #12]
 8000f04:	4b11      	ldr	r3, [pc, #68]	@ (8000f4c <HCSR04_Read+0x84>)
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f042 0202 	orr.w	r2, r2, #2
 8000f0c:	60da      	str	r2, [r3, #12]

    // wait for measurement to complete or timeout (~30 ms max)
    timeout = HAL_GetTick();
 8000f0e:	f000 fd5f 	bl	80019d0 <HAL_GetTick>
 8000f12:	6078      	str	r0, [r7, #4]
    while (Is_First_Captured || Distance == 0)
 8000f14:	e00a      	b.n	8000f2c <HCSR04_Read+0x64>
    {
        if ((HAL_GetTick() - timeout) > 30) // 30 ms timeout
 8000f16:	f000 fd5b 	bl	80019d0 <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	2b1e      	cmp	r3, #30
 8000f22:	d903      	bls.n	8000f2c <HCSR04_Read+0x64>
        {
            Distance = 0; // no object detected
 8000f24:	4b0a      	ldr	r3, [pc, #40]	@ (8000f50 <HCSR04_Read+0x88>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	801a      	strh	r2, [r3, #0]
            break;
 8000f2a:	e007      	b.n	8000f3c <HCSR04_Read+0x74>
    while (Is_First_Captured || Distance == 0)
 8000f2c:	4b09      	ldr	r3, [pc, #36]	@ (8000f54 <HCSR04_Read+0x8c>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1f0      	bne.n	8000f16 <HCSR04_Read+0x4e>
 8000f34:	4b06      	ldr	r3, [pc, #24]	@ (8000f50 <HCSR04_Read+0x88>)
 8000f36:	881b      	ldrh	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d0ec      	beq.n	8000f16 <HCSR04_Read+0x4e>
        }
    }

    return Distance;  // in cm
 8000f3c:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <HCSR04_Read+0x88>)
 8000f3e:	881b      	ldrh	r3, [r3, #0]
}
 8000f40:	4618      	mov	r0, r3
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	48000400 	.word	0x48000400
 8000f4c:	200000c8 	.word	0x200000c8
 8000f50:	200001ae 	.word	0x200001ae
 8000f54:	200001ac 	.word	0x200001ac

08000f58 <Flash_WriteString>:
	HAL_FLASH_Lock();
}
uint32_t flash_write_addr = FLASH_USER_START_ADDR;  // start address

void Flash_WriteString(const char *str)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08e      	sub	sp, #56	@ 0x38
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
    HAL_FLASH_Unlock();
 8000f60:	f000 fee4 	bl	8001d2c <HAL_FLASH_Unlock>

    uint32_t slot_addr = FLASH_USER_START_ADDR + (log_index * LOG_SLOT_SIZE);
 8000f64:	4b48      	ldr	r3, [pc, #288]	@ (8001088 <Flash_WriteString+0x130>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	f503 2300 	add.w	r3, r3, #524288	@ 0x80000
 8000f6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8000f70:	021b      	lsls	r3, r3, #8
 8000f72:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint64_t data64;
    uint32_t i = 0;
 8000f74:	2300      	movs	r3, #0
 8000f76:	637b      	str	r3, [r7, #52]	@ 0x34
    int b = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	633b      	str	r3, [r7, #48]	@ 0x30

    // erase the slot before writing
    FLASH_EraseInitTypeDef eraseInit;
    uint32_t pageError;
    eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	613b      	str	r3, [r7, #16]
    eraseInit.Banks = FLASH_BANK_2;
 8000f80:	2302      	movs	r3, #2
 8000f82:	617b      	str	r3, [r7, #20]
    eraseInit.Page  = 256 + log_index;   // adjust page number
 8000f84:	4b40      	ldr	r3, [pc, #256]	@ (8001088 <Flash_WriteString+0x130>)
 8000f86:	781b      	ldrb	r3, [r3, #0]
 8000f88:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8000f8c:	61bb      	str	r3, [r7, #24]
    eraseInit.NbPages = 1;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	61fb      	str	r3, [r7, #28]
    HAL_FLASHEx_Erase(&eraseInit, &pageError);
 8000f92:	f107 020c 	add.w	r2, r7, #12
 8000f96:	f107 0310 	add.w	r3, r7, #16
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f000 ffa9 	bl	8001ef4 <HAL_FLASHEx_Erase>

    uint32_t write_addr = slot_addr;
 8000fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    while (str[i] != '\0') {
 8000fa6:	e038      	b.n	800101a <Flash_WriteString+0xc2>
        data64 = 0xFFFFFFFFFFFFFFFF;
 8000fa8:	f04f 32ff 	mov.w	r2, #4294967295
 8000fac:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb0:	e9c7 2308 	strd	r2, r3, [r7, #32]

        for (b = 0; b < 8 && str[i] != '\0'; b++, i++) {
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fb8:	e00e      	b.n	8000fd8 <Flash_WriteString+0x80>
            ((uint8_t*)&data64)[b] = str[i];
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fbe:	441a      	add	r2, r3
 8000fc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fc2:	f107 0120 	add.w	r1, r7, #32
 8000fc6:	440b      	add	r3, r1
 8000fc8:	7812      	ldrb	r2, [r2, #0]
 8000fca:	701a      	strb	r2, [r3, #0]
        for (b = 0; b < 8 && str[i] != '\0'; b++, i++) {
 8000fcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fce:	3301      	adds	r3, #1
 8000fd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8000fd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	637b      	str	r3, [r7, #52]	@ 0x34
 8000fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fda:	2b07      	cmp	r3, #7
 8000fdc:	dc05      	bgt.n	8000fea <Flash_WriteString+0x92>
 8000fde:	687a      	ldr	r2, [r7, #4]
 8000fe0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fe2:	4413      	add	r3, r2
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1e7      	bne.n	8000fba <Flash_WriteString+0x62>
        }
        if(str[i] == '\0' && b <= 7) {
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000fee:	4413      	add	r3, r2
 8000ff0:	781b      	ldrb	r3, [r3, #0]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d108      	bne.n	8001008 <Flash_WriteString+0xb0>
 8000ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ff8:	2b07      	cmp	r3, #7
 8000ffa:	dc05      	bgt.n	8001008 <Flash_WriteString+0xb0>
            ((uint8_t*)&data64)[b] = '\0';
 8000ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ffe:	f107 0220 	add.w	r2, r7, #32
 8001002:	4413      	add	r3, r2
 8001004:	2200      	movs	r2, #0
 8001006:	701a      	strb	r2, [r3, #0]
        }

        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, write_addr, data64);
 8001008:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800100c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800100e:	2000      	movs	r0, #0
 8001010:	f000 fe20 	bl	8001c54 <HAL_FLASH_Program>
        write_addr += 8;
 8001014:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001016:	3308      	adds	r3, #8
 8001018:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (str[i] != '\0') {
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800101e:	4413      	add	r3, r2
 8001020:	781b      	ldrb	r3, [r3, #0]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1c0      	bne.n	8000fa8 <Flash_WriteString+0x50>
    }

    // store terminator if needed
    if (b > 8) {
 8001026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001028:	2b08      	cmp	r3, #8
 800102a:	dd0f      	ble.n	800104c <Flash_WriteString+0xf4>
        data64 = 0xFFFFFFFFFFFFFFFF;
 800102c:	f04f 32ff 	mov.w	r2, #4294967295
 8001030:	f04f 33ff 	mov.w	r3, #4294967295
 8001034:	e9c7 2308 	strd	r2, r3, [r7, #32]
        ((uint8_t*)&data64)[0] = '\0';
 8001038:	f107 0320 	add.w	r3, r7, #32
 800103c:	2200      	movs	r2, #0
 800103e:	701a      	strb	r2, [r3, #0]
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, write_addr, data64);
 8001040:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001044:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001046:	2000      	movs	r0, #0
 8001048:	f000 fe04 	bl	8001c54 <HAL_FLASH_Program>
    }

    HAL_FLASH_Lock();
 800104c:	f000 fe90 	bl	8001d70 <HAL_FLASH_Lock>

    // move to next slot
    log_index = (log_index + 1) % MAX_LOGS;
 8001050:	4b0d      	ldr	r3, [pc, #52]	@ (8001088 <Flash_WriteString+0x130>)
 8001052:	781b      	ldrb	r3, [r3, #0]
 8001054:	1c5a      	adds	r2, r3, #1
 8001056:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <Flash_WriteString+0x134>)
 8001058:	fb83 1302 	smull	r1, r3, r3, r2
 800105c:	1099      	asrs	r1, r3, #2
 800105e:	17d3      	asrs	r3, r2, #31
 8001060:	1ac9      	subs	r1, r1, r3
 8001062:	460b      	mov	r3, r1
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	440b      	add	r3, r1
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	1ad1      	subs	r1, r2, r3
 800106c:	b2ca      	uxtb	r2, r1
 800106e:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <Flash_WriteString+0x130>)
 8001070:	701a      	strb	r2, [r3, #0]
    if (log_index == 0) log_full = 1;
 8001072:	4b05      	ldr	r3, [pc, #20]	@ (8001088 <Flash_WriteString+0x130>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d102      	bne.n	8001080 <Flash_WriteString+0x128>
 800107a:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <Flash_WriteString+0x138>)
 800107c:	2201      	movs	r2, #1
 800107e:	701a      	strb	r2, [r3, #0]
}
 8001080:	bf00      	nop
 8001082:	3738      	adds	r7, #56	@ 0x38
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	2000019c 	.word	0x2000019c
 800108c:	66666667 	.word	0x66666667
 8001090:	2000019d 	.word	0x2000019d

08001094 <Flash_ReadString>:


void Flash_ReadString(uint32_t StartAddr, char *outBuf, uint32_t maxLen)
{
 8001094:	b480      	push	{r7}
 8001096:	b08b      	sub	sp, #44	@ 0x2c
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
    uint32_t i = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i < maxLen - 1) {
 80010a4:	e02e      	b.n	8001104 <Flash_ReadString+0x70>
        uint64_t data64 = *(uint64_t*)StartAddr;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
        for (int b = 0; b < 8 && i < maxLen - 1; b++) {
 80010b0:	2300      	movs	r3, #0
 80010b2:	623b      	str	r3, [r7, #32]
 80010b4:	e01b      	b.n	80010ee <Flash_ReadString+0x5a>
            char c = ((uint8_t*)&data64)[b];
 80010b6:	6a3b      	ldr	r3, [r7, #32]
 80010b8:	f107 0210 	add.w	r2, r7, #16
 80010bc:	4413      	add	r3, r2
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	77fb      	strb	r3, [r7, #31]
            if (c == '\0' || c == (char)0xFF) {
 80010c2:	7ffb      	ldrb	r3, [r7, #31]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d002      	beq.n	80010ce <Flash_ReadString+0x3a>
 80010c8:	7ffb      	ldrb	r3, [r7, #31]
 80010ca:	2bff      	cmp	r3, #255	@ 0xff
 80010cc:	d105      	bne.n	80010da <Flash_ReadString+0x46>
                outBuf[i] = '\0';
 80010ce:	68ba      	ldr	r2, [r7, #8]
 80010d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010d2:	4413      	add	r3, r2
 80010d4:	2200      	movs	r2, #0
 80010d6:	701a      	strb	r2, [r3, #0]
 80010d8:	e01e      	b.n	8001118 <Flash_ReadString+0x84>
                return;
            }
            outBuf[i++] = c;
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	1c5a      	adds	r2, r3, #1
 80010de:	627a      	str	r2, [r7, #36]	@ 0x24
 80010e0:	68ba      	ldr	r2, [r7, #8]
 80010e2:	4413      	add	r3, r2
 80010e4:	7ffa      	ldrb	r2, [r7, #31]
 80010e6:	701a      	strb	r2, [r3, #0]
        for (int b = 0; b < 8 && i < maxLen - 1; b++) {
 80010e8:	6a3b      	ldr	r3, [r7, #32]
 80010ea:	3301      	adds	r3, #1
 80010ec:	623b      	str	r3, [r7, #32]
 80010ee:	6a3b      	ldr	r3, [r7, #32]
 80010f0:	2b07      	cmp	r3, #7
 80010f2:	dc04      	bgt.n	80010fe <Flash_ReadString+0x6a>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d3db      	bcc.n	80010b6 <Flash_ReadString+0x22>
        }
        StartAddr += 8;
 80010fe:	68fb      	ldr	r3, [r7, #12]
 8001100:	3308      	adds	r3, #8
 8001102:	60fb      	str	r3, [r7, #12]
    while (i < maxLen - 1) {
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	3b01      	subs	r3, #1
 8001108:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800110a:	429a      	cmp	r2, r3
 800110c:	d3cb      	bcc.n	80010a6 <Flash_ReadString+0x12>
    }
    outBuf[i] = '\0';
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001112:	4413      	add	r3, r2
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
}
 8001118:	372c      	adds	r7, #44	@ 0x2c
 800111a:	46bd      	mov	sp, r7
 800111c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001120:	4770      	bx	lr
	...

08001124 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001124:	b5b0      	push	{r4, r5, r7, lr}
 8001126:	b096      	sub	sp, #88	@ 0x58
 8001128:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800112a:	f000 fbe8 	bl	80018fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800112e:	f000 f891 	bl	8001254 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001132:	f000 f96b 	bl	800140c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001136:	f000 f939 	bl	80013ac <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800113a:	f000 f8dd 	bl	80012f8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //printf("ultasonic sensor sending signals:");
  uint8_t msg[]="initial data in flash:\r\n";
 800113e:	4b3d      	ldr	r3, [pc, #244]	@ (8001234 <main+0x110>)
 8001140:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8001144:	461d      	mov	r5, r3
 8001146:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001148:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800114a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800114e:	c403      	stmia	r4!, {r0, r1}
 8001150:	7022      	strb	r2, [r4, #0]
  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg), 100);
 8001152:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff f83a 	bl	80001d0 <strlen>
 800115c:	4603      	mov	r3, r0
 800115e:	b29a      	uxth	r2, r3
 8001160:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001164:	2364      	movs	r3, #100	@ 0x64
 8001166:	4834      	ldr	r0, [pc, #208]	@ (8001238 <main+0x114>)
 8001168:	f003 fb80 	bl	800486c <HAL_UART_Transmit>

  DumpAllFlash();
 800116c:	f000 f9de 	bl	800152c <DumpAllFlash>

  //EraseFlash();

  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001170:	2100      	movs	r1, #0
 8001172:	4832      	ldr	r0, [pc, #200]	@ (800123c <main+0x118>)
 8001174:	f002 fd3c 	bl	8003bf0 <HAL_TIM_IC_Start_IT>

  //HAL_UART_Transmit(&huart2,str,strlen((char*)str), 100);
  int cnt=0;
 8001178:	2300      	movs	r3, #0
 800117a:	657b      	str	r3, [r7, #84]	@ 0x54
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
      Distance = HCSR04_Read();
 800117c:	f7ff fea4 	bl	8000ec8 <HCSR04_Read>
 8001180:	4603      	mov	r3, r0
 8001182:	461a      	mov	r2, r3
 8001184:	4b2e      	ldr	r3, [pc, #184]	@ (8001240 <main+0x11c>)
 8001186:	801a      	strh	r2, [r3, #0]
      uint16_t d;
      if (Distance > 0 && Distance < 150)  // object detected within 150 cm
 8001188:	4b2d      	ldr	r3, [pc, #180]	@ (8001240 <main+0x11c>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d025      	beq.n	80011dc <main+0xb8>
 8001190:	4b2b      	ldr	r3, [pc, #172]	@ (8001240 <main+0x11c>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	2b95      	cmp	r3, #149	@ 0x95
 8001196:	d821      	bhi.n	80011dc <main+0xb8>
      {
          if (object_present == 0)  // just entered range
 8001198:	4b2a      	ldr	r3, [pc, #168]	@ (8001244 <main+0x120>)
 800119a:	881b      	ldrh	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d118      	bne.n	80011d2 <main+0xae>
          {
              //HAL_UART_Transmit(&huart2, first, strlen((char*)first), 100);

              char msg[50];
              sprintf(msg, "%s Distance=%u cm\r\n",(char*)first, Distance);
 80011a0:	4b27      	ldr	r3, [pc, #156]	@ (8001240 <main+0x11c>)
 80011a2:	881b      	ldrh	r3, [r3, #0]
 80011a4:	1d38      	adds	r0, r7, #4
 80011a6:	4a28      	ldr	r2, [pc, #160]	@ (8001248 <main+0x124>)
 80011a8:	4928      	ldr	r1, [pc, #160]	@ (800124c <main+0x128>)
 80011aa:	f004 f8bd 	bl	8005328 <siprintf>
              HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80011ae:	1d3b      	adds	r3, r7, #4
 80011b0:	4618      	mov	r0, r3
 80011b2:	f7ff f80d 	bl	80001d0 <strlen>
 80011b6:	4603      	mov	r3, r0
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	1d39      	adds	r1, r7, #4
 80011bc:	2364      	movs	r3, #100	@ 0x64
 80011be:	481e      	ldr	r0, [pc, #120]	@ (8001238 <main+0x114>)
 80011c0:	f003 fb54 	bl	800486c <HAL_UART_Transmit>
              //Flash_WriteString((char*)first);
              Flash_WriteString(msg);
 80011c4:	1d3b      	adds	r3, r7, #4
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fec6 	bl	8000f58 <Flash_WriteString>

              object_present = 1;  // mark as present
 80011cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001244 <main+0x120>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	801a      	strh	r2, [r3, #0]
          }
          d=Distance;
 80011d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001240 <main+0x11c>)
 80011d4:	881b      	ldrh	r3, [r3, #0]
 80011d6:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80011da:	e01f      	b.n	800121c <main+0xf8>
          // else: do nothing, object still in range
      }
      else  // no object or out of range
      {
          if (object_present == 1)  // just removed
 80011dc:	4b19      	ldr	r3, [pc, #100]	@ (8001244 <main+0x120>)
 80011de:	881b      	ldrh	r3, [r3, #0]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d11b      	bne.n	800121c <main+0xf8>
          {
        	  cnt++;
 80011e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011e6:	3301      	adds	r3, #1
 80011e8:	657b      	str	r3, [r7, #84]	@ 0x54
        	  char msg[50];
			   sprintf(msg, "%s Distance=%u cm\r\n",(char*)second, d);
 80011ea:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80011ee:	1d38      	adds	r0, r7, #4
 80011f0:	4a17      	ldr	r2, [pc, #92]	@ (8001250 <main+0x12c>)
 80011f2:	4916      	ldr	r1, [pc, #88]	@ (800124c <main+0x128>)
 80011f4:	f004 f898 	bl	8005328 <siprintf>
			   HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80011f8:	1d3b      	adds	r3, r7, #4
 80011fa:	4618      	mov	r0, r3
 80011fc:	f7fe ffe8 	bl	80001d0 <strlen>
 8001200:	4603      	mov	r3, r0
 8001202:	b29a      	uxth	r2, r3
 8001204:	1d39      	adds	r1, r7, #4
 8001206:	2364      	movs	r3, #100	@ 0x64
 8001208:	480b      	ldr	r0, [pc, #44]	@ (8001238 <main+0x114>)
 800120a:	f003 fb2f 	bl	800486c <HAL_UART_Transmit>
              Flash_WriteString(msg);
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fea1 	bl	8000f58 <Flash_WriteString>
              object_present = 0;  // mark as removed
 8001216:	4b0b      	ldr	r3, [pc, #44]	@ (8001244 <main+0x120>)
 8001218:	2200      	movs	r2, #0
 800121a:	801a      	strh	r2, [r3, #0]
          }
          // else: do nothing, still no object
      }

      HAL_Delay(200); // small delay to reduce trigger spam
 800121c:	20c8      	movs	r0, #200	@ 0xc8
 800121e:	f000 fbe3 	bl	80019e8 <HAL_Delay>
      if(cnt==MAX_LOGS)
 8001222:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001224:	2b0a      	cmp	r3, #10
 8001226:	d1a9      	bne.n	800117c <main+0x58>
      {
    	  DumpAllFlash();
 8001228:	f000 f980 	bl	800152c <DumpAllFlash>
    	  cnt=0;
 800122c:	2300      	movs	r3, #0
 800122e:	657b      	str	r3, [r7, #84]	@ 0x54
  {
 8001230:	e7a4      	b.n	800117c <main+0x58>
 8001232:	bf00      	nop
 8001234:	08005c94 	.word	0x08005c94
 8001238:	20000114 	.word	0x20000114
 800123c:	200000c8 	.word	0x200000c8
 8001240:	200001ae 	.word	0x200001ae
 8001244:	200001b0 	.word	0x200001b0
 8001248:	20000000 	.word	0x20000000
 800124c:	08005c80 	.word	0x08005c80
 8001250:	2000001c 	.word	0x2000001c

08001254 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b096      	sub	sp, #88	@ 0x58
 8001258:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800125a:	f107 0314 	add.w	r3, r7, #20
 800125e:	2244      	movs	r2, #68	@ 0x44
 8001260:	2100      	movs	r1, #0
 8001262:	4618      	mov	r0, r3
 8001264:	f004 f882 	bl	800536c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001268:	463b      	mov	r3, r7
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
 8001274:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001276:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800127a:	f001 f94f 	bl	800251c <HAL_PWREx_ControlVoltageScaling>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001284:	f000 f9be 	bl	8001604 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001288:	2302      	movs	r3, #2
 800128a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800128c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001290:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001292:	2310      	movs	r3, #16
 8001294:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001296:	2302      	movs	r3, #2
 8001298:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800129a:	2302      	movs	r3, #2
 800129c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800129e:	2301      	movs	r3, #1
 80012a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80012a2:	230a      	movs	r3, #10
 80012a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80012a6:	2307      	movs	r3, #7
 80012a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80012aa:	2302      	movs	r3, #2
 80012ac:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80012ae:	2302      	movs	r3, #2
 80012b0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012b2:	f107 0314 	add.w	r3, r7, #20
 80012b6:	4618      	mov	r0, r3
 80012b8:	f001 f986 	bl	80025c8 <HAL_RCC_OscConfig>
 80012bc:	4603      	mov	r3, r0
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012c2:	f000 f99f 	bl	8001604 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012c6:	230f      	movs	r3, #15
 80012c8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ca:	2303      	movs	r3, #3
 80012cc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012ce:	2300      	movs	r3, #0
 80012d0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012d2:	2300      	movs	r3, #0
 80012d4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012d6:	2300      	movs	r3, #0
 80012d8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012da:	463b      	mov	r3, r7
 80012dc:	2104      	movs	r1, #4
 80012de:	4618      	mov	r0, r3
 80012e0:	f001 fd4e 	bl	8002d80 <HAL_RCC_ClockConfig>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012ea:	f000 f98b 	bl	8001604 <Error_Handler>
  }
}
 80012ee:	bf00      	nop
 80012f0:	3758      	adds	r7, #88	@ 0x58
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
	...

080012f8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b088      	sub	sp, #32
 80012fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012fe:	f107 0314 	add.w	r3, r7, #20
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800130a:	1d3b      	adds	r3, r7, #4
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001316:	4b23      	ldr	r3, [pc, #140]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001318:	4a23      	ldr	r2, [pc, #140]	@ (80013a8 <MX_TIM1_Init+0xb0>)
 800131a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 80-1;
 800131c:	4b21      	ldr	r3, [pc, #132]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800131e:	224f      	movs	r2, #79	@ 0x4f
 8001320:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001322:	4b20      	ldr	r3, [pc, #128]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001324:	2200      	movs	r2, #0
 8001326:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535-1;
 8001328:	4b1e      	ldr	r3, [pc, #120]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800132a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800132e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001330:	4b1c      	ldr	r3, [pc, #112]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001332:	2200      	movs	r2, #0
 8001334:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001336:	4b1b      	ldr	r3, [pc, #108]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001338:	2200      	movs	r2, #0
 800133a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133c:	4b19      	ldr	r3, [pc, #100]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8001342:	4818      	ldr	r0, [pc, #96]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001344:	f002 fbfc 	bl	8003b40 <HAL_TIM_IC_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800134e:	f000 f959 	bl	8001604 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001352:	2300      	movs	r3, #0
 8001354:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	61bb      	str	r3, [r7, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800135a:	2300      	movs	r3, #0
 800135c:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800135e:	f107 0314 	add.w	r3, r7, #20
 8001362:	4619      	mov	r1, r3
 8001364:	480f      	ldr	r0, [pc, #60]	@ (80013a4 <MX_TIM1_Init+0xac>)
 8001366:	f003 f98d 	bl	8004684 <HAL_TIMEx_MasterConfigSynchronization>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001370:	f000 f948 	bl	8001604 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001374:	2300      	movs	r3, #0
 8001376:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001378:	2301      	movs	r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8001380:	2300      	movs	r3, #0
 8001382:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	2200      	movs	r2, #0
 8001388:	4619      	mov	r1, r3
 800138a:	4806      	ldr	r0, [pc, #24]	@ (80013a4 <MX_TIM1_Init+0xac>)
 800138c:	f002 fe81 	bl	8004092 <HAL_TIM_IC_ConfigChannel>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8001396:	f000 f935 	bl	8001604 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	3720      	adds	r7, #32
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	200000c8 	.word	0x200000c8
 80013a8:	40012c00 	.word	0x40012c00

080013ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013b0:	4b14      	ldr	r3, [pc, #80]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013b2:	4a15      	ldr	r2, [pc, #84]	@ (8001408 <MX_USART2_UART_Init+0x5c>)
 80013b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013b6:	4b13      	ldr	r3, [pc, #76]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013be:	4b11      	ldr	r3, [pc, #68]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013c4:	4b0f      	ldr	r3, [pc, #60]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013d0:	4b0c      	ldr	r3, [pc, #48]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013d2:	220c      	movs	r2, #12
 80013d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d6:	4b0b      	ldr	r3, [pc, #44]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013dc:	4b09      	ldr	r3, [pc, #36]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013de:	2200      	movs	r2, #0
 80013e0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013e2:	4b08      	ldr	r3, [pc, #32]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013e8:	4b06      	ldr	r3, [pc, #24]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013ee:	4805      	ldr	r0, [pc, #20]	@ (8001404 <MX_USART2_UART_Init+0x58>)
 80013f0:	f003 f9ee 	bl	80047d0 <HAL_UART_Init>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80013fa:	f000 f903 	bl	8001604 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013fe:	bf00      	nop
 8001400:	bd80      	pop	{r7, pc}
 8001402:	bf00      	nop
 8001404:	20000114 	.word	0x20000114
 8001408:	40004400 	.word	0x40004400

0800140c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	@ 0x28
 8001410:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001412:	f107 0314 	add.w	r3, r7, #20
 8001416:	2200      	movs	r2, #0
 8001418:	601a      	str	r2, [r3, #0]
 800141a:	605a      	str	r2, [r3, #4]
 800141c:	609a      	str	r2, [r3, #8]
 800141e:	60da      	str	r2, [r3, #12]
 8001420:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001422:	4b3f      	ldr	r3, [pc, #252]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001426:	4a3e      	ldr	r2, [pc, #248]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001428:	f043 0304 	orr.w	r3, r3, #4
 800142c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800142e:	4b3c      	ldr	r3, [pc, #240]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001432:	f003 0304 	and.w	r3, r3, #4
 8001436:	613b      	str	r3, [r7, #16]
 8001438:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800143a:	4b39      	ldr	r3, [pc, #228]	@ (8001520 <MX_GPIO_Init+0x114>)
 800143c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800143e:	4a38      	ldr	r2, [pc, #224]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001444:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001446:	4b36      	ldr	r3, [pc, #216]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001448:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800144a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001452:	4b33      	ldr	r3, [pc, #204]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001454:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001456:	4a32      	ldr	r2, [pc, #200]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800145e:	4b30      	ldr	r3, [pc, #192]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	60bb      	str	r3, [r7, #8]
 8001468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800146a:	4b2d      	ldr	r3, [pc, #180]	@ (8001520 <MX_GPIO_Init+0x114>)
 800146c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800146e:	4a2c      	ldr	r2, [pc, #176]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001470:	f043 0302 	orr.w	r3, r3, #2
 8001474:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001476:	4b2a      	ldr	r3, [pc, #168]	@ (8001520 <MX_GPIO_Init+0x114>)
 8001478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	607b      	str	r3, [r7, #4]
 8001480:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001482:	2200      	movs	r2, #0
 8001484:	2120      	movs	r1, #32
 8001486:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800148a:	f001 f821 	bl	80024d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800148e:	2200      	movs	r2, #0
 8001490:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001494:	4823      	ldr	r0, [pc, #140]	@ (8001524 <MX_GPIO_Init+0x118>)
 8001496:	f001 f81b 	bl	80024d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800149a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800149e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80014a0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80014a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	4619      	mov	r1, r3
 80014b0:	481d      	ldr	r0, [pc, #116]	@ (8001528 <MX_GPIO_Init+0x11c>)
 80014b2:	f000 fe63 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80014b6:	2320      	movs	r3, #32
 80014b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ba:	2301      	movs	r3, #1
 80014bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014be:	2300      	movs	r3, #0
 80014c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c2:	2300      	movs	r3, #0
 80014c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80014c6:	f107 0314 	add.w	r3, r7, #20
 80014ca:	4619      	mov	r1, r3
 80014cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014d0:	f000 fe54 	bl	800217c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80014d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80014d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014da:	2301      	movs	r3, #1
 80014dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e6:	f107 0314 	add.w	r3, r7, #20
 80014ea:	4619      	mov	r1, r3
 80014ec:	480d      	ldr	r0, [pc, #52]	@ (8001524 <MX_GPIO_Init+0x118>)
 80014ee:	f000 fe45 	bl	800217c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014f2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f8:	2302      	movs	r3, #2
 80014fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001500:	2300      	movs	r3, #0
 8001502:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001504:	2301      	movs	r3, #1
 8001506:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001508:	f107 0314 	add.w	r3, r7, #20
 800150c:	4619      	mov	r1, r3
 800150e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001512:	f000 fe33 	bl	800217c <HAL_GPIO_Init>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001516:	bf00      	nop
 8001518:	3728      	adds	r7, #40	@ 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40021000 	.word	0x40021000
 8001524:	48000400 	.word	0x48000400
 8001528:	48000800 	.word	0x48000800

0800152c <DumpAllFlash>:

/* USER CODE BEGIN 4 */
void DumpAllFlash(void)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b096      	sub	sp, #88	@ 0x58
 8001530:	af00      	add	r7, sp, #0
    char buffer[64];
    uint32_t start_index;

    HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n--- FLASH LOG ---\r\n", 21, 100);
 8001532:	2364      	movs	r3, #100	@ 0x64
 8001534:	2215      	movs	r2, #21
 8001536:	492c      	ldr	r1, [pc, #176]	@ (80015e8 <DumpAllFlash+0xbc>)
 8001538:	482c      	ldr	r0, [pc, #176]	@ (80015ec <DumpAllFlash+0xc0>)
 800153a:	f003 f997 	bl	800486c <HAL_UART_Transmit>

    // If wrapped, oldest = log_index, else oldest = 0
    if (log_full)
 800153e:	4b2c      	ldr	r3, [pc, #176]	@ (80015f0 <DumpAllFlash+0xc4>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d003      	beq.n	800154e <DumpAllFlash+0x22>
        start_index = log_index;
 8001546:	4b2b      	ldr	r3, [pc, #172]	@ (80015f4 <DumpAllFlash+0xc8>)
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	657b      	str	r3, [r7, #84]	@ 0x54
 800154c:	e001      	b.n	8001552 <DumpAllFlash+0x26>
    else
        start_index = 0;
 800154e:	2300      	movs	r3, #0
 8001550:	657b      	str	r3, [r7, #84]	@ 0x54

    uint32_t count = log_full ? MAX_LOGS : log_index;
 8001552:	4b27      	ldr	r3, [pc, #156]	@ (80015f0 <DumpAllFlash+0xc4>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d102      	bne.n	8001560 <DumpAllFlash+0x34>
 800155a:	4b26      	ldr	r3, [pc, #152]	@ (80015f4 <DumpAllFlash+0xc8>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	e000      	b.n	8001562 <DumpAllFlash+0x36>
 8001560:	230a      	movs	r3, #10
 8001562:	64fb      	str	r3, [r7, #76]	@ 0x4c

    for (uint32_t i = 0; i < count; i++) {
 8001564:	2300      	movs	r3, #0
 8001566:	653b      	str	r3, [r7, #80]	@ 0x50
 8001568:	e030      	b.n	80015cc <DumpAllFlash+0xa0>
        uint32_t slot = (start_index + i) % MAX_LOGS;
 800156a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800156c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800156e:	441a      	add	r2, r3
 8001570:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <DumpAllFlash+0xcc>)
 8001572:	fba3 1302 	umull	r1, r3, r3, r2
 8001576:	08d9      	lsrs	r1, r3, #3
 8001578:	460b      	mov	r3, r1
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	440b      	add	r3, r1
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	64bb      	str	r3, [r7, #72]	@ 0x48
        uint32_t addr = FLASH_USER_START_ADDR + (slot * LOG_SLOT_SIZE);
 8001584:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001586:	f503 2300 	add.w	r3, r3, #524288	@ 0x80000
 800158a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800158e:	021b      	lsls	r3, r3, #8
 8001590:	647b      	str	r3, [r7, #68]	@ 0x44

        Flash_ReadString(addr, buffer, sizeof(buffer));
 8001592:	1d3b      	adds	r3, r7, #4
 8001594:	2240      	movs	r2, #64	@ 0x40
 8001596:	4619      	mov	r1, r3
 8001598:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800159a:	f7ff fd7b 	bl	8001094 <Flash_ReadString>

        if (buffer[0] != '\0') {
 800159e:	793b      	ldrb	r3, [r7, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d010      	beq.n	80015c6 <DumpAllFlash+0x9a>
            HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80015a4:	1d3b      	adds	r3, r7, #4
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7fe fe12 	bl	80001d0 <strlen>
 80015ac:	4603      	mov	r3, r0
 80015ae:	b29a      	uxth	r2, r3
 80015b0:	1d39      	adds	r1, r7, #4
 80015b2:	2364      	movs	r3, #100	@ 0x64
 80015b4:	480d      	ldr	r0, [pc, #52]	@ (80015ec <DumpAllFlash+0xc0>)
 80015b6:	f003 f959 	bl	800486c <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart2, (uint8_t*)"\r\n", 2, 100);
 80015ba:	2364      	movs	r3, #100	@ 0x64
 80015bc:	2202      	movs	r2, #2
 80015be:	490f      	ldr	r1, [pc, #60]	@ (80015fc <DumpAllFlash+0xd0>)
 80015c0:	480a      	ldr	r0, [pc, #40]	@ (80015ec <DumpAllFlash+0xc0>)
 80015c2:	f003 f953 	bl	800486c <HAL_UART_Transmit>
    for (uint32_t i = 0; i < count; i++) {
 80015c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80015c8:	3301      	adds	r3, #1
 80015ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80015cc:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80015ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d3ca      	bcc.n	800156a <DumpAllFlash+0x3e>
        }
    }

    HAL_UART_Transmit(&huart2, (uint8_t*)"--- END LOG ---\r\n", 18, 100);
 80015d4:	2364      	movs	r3, #100	@ 0x64
 80015d6:	2212      	movs	r2, #18
 80015d8:	4909      	ldr	r1, [pc, #36]	@ (8001600 <DumpAllFlash+0xd4>)
 80015da:	4804      	ldr	r0, [pc, #16]	@ (80015ec <DumpAllFlash+0xc0>)
 80015dc:	f003 f946 	bl	800486c <HAL_UART_Transmit>
}
 80015e0:	bf00      	nop
 80015e2:	3758      	adds	r7, #88	@ 0x58
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	08005cb0 	.word	0x08005cb0
 80015ec:	20000114 	.word	0x20000114
 80015f0:	2000019d 	.word	0x2000019d
 80015f4:	2000019c 	.word	0x2000019c
 80015f8:	cccccccd 	.word	0xcccccccd
 80015fc:	08005cc8 	.word	0x08005cc8
 8001600:	08005ccc 	.word	0x08005ccc

08001604 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001608:	b672      	cpsid	i
}
 800160a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800160c:	bf00      	nop
 800160e:	e7fd      	b.n	800160c <Error_Handler+0x8>

08001610 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <HAL_MspInit+0x44>)
 8001618:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800161a:	4a0e      	ldr	r2, [pc, #56]	@ (8001654 <HAL_MspInit+0x44>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6613      	str	r3, [r2, #96]	@ 0x60
 8001622:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <HAL_MspInit+0x44>)
 8001624:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <HAL_MspInit+0x44>)
 8001630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001632:	4a08      	ldr	r2, [pc, #32]	@ (8001654 <HAL_MspInit+0x44>)
 8001634:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001638:	6593      	str	r3, [r2, #88]	@ 0x58
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <HAL_MspInit+0x44>)
 800163c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800163e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001642:	603b      	str	r3, [r7, #0]
 8001644:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001646:	bf00      	nop
 8001648:	370c      	adds	r7, #12
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000

08001658 <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b08a      	sub	sp, #40	@ 0x28
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001660:	f107 0314 	add.w	r3, r7, #20
 8001664:	2200      	movs	r2, #0
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	605a      	str	r2, [r3, #4]
 800166a:	609a      	str	r2, [r3, #8]
 800166c:	60da      	str	r2, [r3, #12]
 800166e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM1)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a1c      	ldr	r2, [pc, #112]	@ (80016e8 <HAL_TIM_IC_MspInit+0x90>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d131      	bne.n	80016de <HAL_TIM_IC_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800167a:	4b1c      	ldr	r3, [pc, #112]	@ (80016ec <HAL_TIM_IC_MspInit+0x94>)
 800167c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800167e:	4a1b      	ldr	r2, [pc, #108]	@ (80016ec <HAL_TIM_IC_MspInit+0x94>)
 8001680:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001684:	6613      	str	r3, [r2, #96]	@ 0x60
 8001686:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <HAL_TIM_IC_MspInit+0x94>)
 8001688:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800168a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800168e:	613b      	str	r3, [r7, #16]
 8001690:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001692:	4b16      	ldr	r3, [pc, #88]	@ (80016ec <HAL_TIM_IC_MspInit+0x94>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	4a15      	ldr	r2, [pc, #84]	@ (80016ec <HAL_TIM_IC_MspInit+0x94>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800169e:	4b13      	ldr	r3, [pc, #76]	@ (80016ec <HAL_TIM_IC_MspInit+0x94>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	60fb      	str	r3, [r7, #12]
 80016a8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80016aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80016ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b4:	2300      	movs	r3, #0
 80016b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	2300      	movs	r3, #0
 80016ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80016bc:	2301      	movs	r3, #1
 80016be:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c0:	f107 0314 	add.w	r3, r7, #20
 80016c4:	4619      	mov	r1, r3
 80016c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ca:	f000 fd57 	bl	800217c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2100      	movs	r1, #0
 80016d2:	201b      	movs	r0, #27
 80016d4:	f000 fa87 	bl	8001be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80016d8:	201b      	movs	r0, #27
 80016da:	f000 faa0 	bl	8001c1e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	@ 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40012c00 	.word	0x40012c00
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b0ac      	sub	sp, #176	@ 0xb0
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	2288      	movs	r2, #136	@ 0x88
 800170e:	2100      	movs	r1, #0
 8001710:	4618      	mov	r0, r3
 8001712:	f003 fe2b 	bl	800536c <memset>
  if(huart->Instance==USART2)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a21      	ldr	r2, [pc, #132]	@ (80017a0 <HAL_UART_MspInit+0xb0>)
 800171c:	4293      	cmp	r3, r2
 800171e:	d13b      	bne.n	8001798 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001720:	2302      	movs	r3, #2
 8001722:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001724:	2300      	movs	r3, #0
 8001726:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	4618      	mov	r0, r3
 800172e:	f001 fd4b 	bl	80031c8 <HAL_RCCEx_PeriphCLKConfig>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001738:	f7ff ff64 	bl	8001604 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800173c:	4b19      	ldr	r3, [pc, #100]	@ (80017a4 <HAL_UART_MspInit+0xb4>)
 800173e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001740:	4a18      	ldr	r2, [pc, #96]	@ (80017a4 <HAL_UART_MspInit+0xb4>)
 8001742:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001746:	6593      	str	r3, [r2, #88]	@ 0x58
 8001748:	4b16      	ldr	r3, [pc, #88]	@ (80017a4 <HAL_UART_MspInit+0xb4>)
 800174a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001750:	613b      	str	r3, [r7, #16]
 8001752:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001754:	4b13      	ldr	r3, [pc, #76]	@ (80017a4 <HAL_UART_MspInit+0xb4>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001758:	4a12      	ldr	r2, [pc, #72]	@ (80017a4 <HAL_UART_MspInit+0xb4>)
 800175a:	f043 0301 	orr.w	r3, r3, #1
 800175e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001760:	4b10      	ldr	r3, [pc, #64]	@ (80017a4 <HAL_UART_MspInit+0xb4>)
 8001762:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001764:	f003 0301 	and.w	r3, r3, #1
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800176c:	230c      	movs	r3, #12
 800176e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001772:	2302      	movs	r3, #2
 8001774:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800177e:	2303      	movs	r3, #3
 8001780:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001784:	2307      	movs	r3, #7
 8001786:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800178e:	4619      	mov	r1, r3
 8001790:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001794:	f000 fcf2 	bl	800217c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001798:	bf00      	nop
 800179a:	37b0      	adds	r7, #176	@ 0xb0
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	40004400 	.word	0x40004400
 80017a4:	40021000 	.word	0x40021000

080017a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017ac:	bf00      	nop
 80017ae:	e7fd      	b.n	80017ac <NMI_Handler+0x4>

080017b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <HardFault_Handler+0x4>

080017b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017bc:	bf00      	nop
 80017be:	e7fd      	b.n	80017bc <MemManage_Handler+0x4>

080017c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c4:	bf00      	nop
 80017c6:	e7fd      	b.n	80017c4 <BusFault_Handler+0x4>

080017c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017cc:	bf00      	nop
 80017ce:	e7fd      	b.n	80017cc <UsageFault_Handler+0x4>

080017d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017d0:	b480      	push	{r7}
 80017d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d4:	bf00      	nop
 80017d6:	46bd      	mov	sp, r7
 80017d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017dc:	4770      	bx	lr

080017de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017de:	b480      	push	{r7}
 80017e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017e2:	bf00      	nop
 80017e4:	46bd      	mov	sp, r7
 80017e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ea:	4770      	bx	lr

080017ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017fa:	b580      	push	{r7, lr}
 80017fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017fe:	f000 f8d3 	bl	80019a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800180c:	4802      	ldr	r0, [pc, #8]	@ (8001818 <TIM1_CC_IRQHandler+0x10>)
 800180e:	f002 fb39 	bl	8003e84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200000c8 	.word	0x200000c8

0800181c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b086      	sub	sp, #24
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001824:	4a14      	ldr	r2, [pc, #80]	@ (8001878 <_sbrk+0x5c>)
 8001826:	4b15      	ldr	r3, [pc, #84]	@ (800187c <_sbrk+0x60>)
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001830:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <_sbrk+0x64>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d102      	bne.n	800183e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001838:	4b11      	ldr	r3, [pc, #68]	@ (8001880 <_sbrk+0x64>)
 800183a:	4a12      	ldr	r2, [pc, #72]	@ (8001884 <_sbrk+0x68>)
 800183c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800183e:	4b10      	ldr	r3, [pc, #64]	@ (8001880 <_sbrk+0x64>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4413      	add	r3, r2
 8001846:	693a      	ldr	r2, [r7, #16]
 8001848:	429a      	cmp	r2, r3
 800184a:	d207      	bcs.n	800185c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800184c:	f003 fd96 	bl	800537c <__errno>
 8001850:	4603      	mov	r3, r0
 8001852:	220c      	movs	r2, #12
 8001854:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
 800185a:	e009      	b.n	8001870 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800185c:	4b08      	ldr	r3, [pc, #32]	@ (8001880 <_sbrk+0x64>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001862:	4b07      	ldr	r3, [pc, #28]	@ (8001880 <_sbrk+0x64>)
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4413      	add	r3, r2
 800186a:	4a05      	ldr	r2, [pc, #20]	@ (8001880 <_sbrk+0x64>)
 800186c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800186e:	68fb      	ldr	r3, [r7, #12]
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	20018000 	.word	0x20018000
 800187c:	00000400 	.word	0x00000400
 8001880:	200001b4 	.word	0x200001b4
 8001884:	20000308 	.word	0x20000308

08001888 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001888:	b480      	push	{r7}
 800188a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800188c:	4b06      	ldr	r3, [pc, #24]	@ (80018a8 <SystemInit+0x20>)
 800188e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001892:	4a05      	ldr	r2, [pc, #20]	@ (80018a8 <SystemInit+0x20>)
 8001894:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001898:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800189c:	bf00      	nop
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018e4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018b0:	f7ff ffea 	bl	8001888 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018b4:	480c      	ldr	r0, [pc, #48]	@ (80018e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80018b6:	490d      	ldr	r1, [pc, #52]	@ (80018ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80018b8:	4a0d      	ldr	r2, [pc, #52]	@ (80018f0 <LoopForever+0xe>)
  movs r3, #0
 80018ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018bc:	e002      	b.n	80018c4 <LoopCopyDataInit>

080018be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018c2:	3304      	adds	r3, #4

080018c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018c8:	d3f9      	bcc.n	80018be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ca:	4a0a      	ldr	r2, [pc, #40]	@ (80018f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018cc:	4c0a      	ldr	r4, [pc, #40]	@ (80018f8 <LoopForever+0x16>)
  movs r3, #0
 80018ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d0:	e001      	b.n	80018d6 <LoopFillZerobss>

080018d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018d4:	3204      	adds	r2, #4

080018d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018d8:	d3fb      	bcc.n	80018d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018da:	f003 fd55 	bl	8005388 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018de:	f7ff fc21 	bl	8001124 <main>

080018e2 <LoopForever>:

LoopForever:
    b LoopForever
 80018e2:	e7fe      	b.n	80018e2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018e4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80018e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018ec:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80018f0:	08005d6c 	.word	0x08005d6c
  ldr r2, =_sbss
 80018f4:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80018f8:	20000304 	.word	0x20000304

080018fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018fc:	e7fe      	b.n	80018fc <ADC1_2_IRQHandler>

080018fe <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b082      	sub	sp, #8
 8001902:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001904:	2300      	movs	r3, #0
 8001906:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001908:	2003      	movs	r0, #3
 800190a:	f000 f961 	bl	8001bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800190e:	200f      	movs	r0, #15
 8001910:	f000 f80e 	bl	8001930 <HAL_InitTick>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d002      	beq.n	8001920 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	71fb      	strb	r3, [r7, #7]
 800191e:	e001      	b.n	8001924 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001920:	f7ff fe76 	bl	8001610 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001924:	79fb      	ldrb	r3, [r7, #7]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3708      	adds	r7, #8
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
	...

08001930 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b084      	sub	sp, #16
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800193c:	4b17      	ldr	r3, [pc, #92]	@ (800199c <HAL_InitTick+0x6c>)
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d023      	beq.n	800198c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001944:	4b16      	ldr	r3, [pc, #88]	@ (80019a0 <HAL_InitTick+0x70>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	4b14      	ldr	r3, [pc, #80]	@ (800199c <HAL_InitTick+0x6c>)
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	4619      	mov	r1, r3
 800194e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001952:	fbb3 f3f1 	udiv	r3, r3, r1
 8001956:	fbb2 f3f3 	udiv	r3, r2, r3
 800195a:	4618      	mov	r0, r3
 800195c:	f000 f96d 	bl	8001c3a <HAL_SYSTICK_Config>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10f      	bne.n	8001986 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2b0f      	cmp	r3, #15
 800196a:	d809      	bhi.n	8001980 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800196c:	2200      	movs	r2, #0
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	f04f 30ff 	mov.w	r0, #4294967295
 8001974:	f000 f937 	bl	8001be6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001978:	4a0a      	ldr	r2, [pc, #40]	@ (80019a4 <HAL_InitTick+0x74>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6013      	str	r3, [r2, #0]
 800197e:	e007      	b.n	8001990 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	73fb      	strb	r3, [r7, #15]
 8001984:	e004      	b.n	8001990 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001986:	2301      	movs	r3, #1
 8001988:	73fb      	strb	r3, [r7, #15]
 800198a:	e001      	b.n	8001990 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001990:	7bfb      	ldrb	r3, [r7, #15]
}
 8001992:	4618      	mov	r0, r3
 8001994:	3710      	adds	r7, #16
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000038 	.word	0x20000038
 80019a0:	20000030 	.word	0x20000030
 80019a4:	20000034 	.word	0x20000034

080019a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019ac:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <HAL_IncTick+0x20>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	461a      	mov	r2, r3
 80019b2:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <HAL_IncTick+0x24>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4413      	add	r3, r2
 80019b8:	4a04      	ldr	r2, [pc, #16]	@ (80019cc <HAL_IncTick+0x24>)
 80019ba:	6013      	str	r3, [r2, #0]
}
 80019bc:	bf00      	nop
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	20000038 	.word	0x20000038
 80019cc:	200001b8 	.word	0x200001b8

080019d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return uwTick;
 80019d4:	4b03      	ldr	r3, [pc, #12]	@ (80019e4 <HAL_GetTick+0x14>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	200001b8 	.word	0x200001b8

080019e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019f0:	f7ff ffee 	bl	80019d0 <HAL_GetTick>
 80019f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a00:	d005      	beq.n	8001a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a02:	4b0a      	ldr	r3, [pc, #40]	@ (8001a2c <HAL_Delay+0x44>)
 8001a04:	781b      	ldrb	r3, [r3, #0]
 8001a06:	461a      	mov	r2, r3
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	4413      	add	r3, r2
 8001a0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a0e:	bf00      	nop
 8001a10:	f7ff ffde 	bl	80019d0 <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	68fa      	ldr	r2, [r7, #12]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d8f7      	bhi.n	8001a10 <HAL_Delay+0x28>
  {
  }
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	20000038 	.word	0x20000038

08001a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b085      	sub	sp, #20
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	f003 0307 	and.w	r3, r3, #7
 8001a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a40:	4b0c      	ldr	r3, [pc, #48]	@ (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a42:	68db      	ldr	r3, [r3, #12]
 8001a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a62:	4a04      	ldr	r2, [pc, #16]	@ (8001a74 <__NVIC_SetPriorityGrouping+0x44>)
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	60d3      	str	r3, [r2, #12]
}
 8001a68:	bf00      	nop
 8001a6a:	3714      	adds	r7, #20
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a72:	4770      	bx	lr
 8001a74:	e000ed00 	.word	0xe000ed00

08001a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a7c:	4b04      	ldr	r3, [pc, #16]	@ (8001a90 <__NVIC_GetPriorityGrouping+0x18>)
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	0a1b      	lsrs	r3, r3, #8
 8001a82:	f003 0307 	and.w	r3, r3, #7
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	e000ed00 	.word	0xe000ed00

08001a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a94:	b480      	push	{r7}
 8001a96:	b083      	sub	sp, #12
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	db0b      	blt.n	8001abe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f003 021f 	and.w	r2, r3, #31
 8001aac:	4907      	ldr	r1, [pc, #28]	@ (8001acc <__NVIC_EnableIRQ+0x38>)
 8001aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ab2:	095b      	lsrs	r3, r3, #5
 8001ab4:	2001      	movs	r0, #1
 8001ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000e100 	.word	0xe000e100

08001ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	6039      	str	r1, [r7, #0]
 8001ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	db0a      	blt.n	8001afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	b2da      	uxtb	r2, r3
 8001ae8:	490c      	ldr	r1, [pc, #48]	@ (8001b1c <__NVIC_SetPriority+0x4c>)
 8001aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aee:	0112      	lsls	r2, r2, #4
 8001af0:	b2d2      	uxtb	r2, r2
 8001af2:	440b      	add	r3, r1
 8001af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001af8:	e00a      	b.n	8001b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	4908      	ldr	r1, [pc, #32]	@ (8001b20 <__NVIC_SetPriority+0x50>)
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	f003 030f 	and.w	r3, r3, #15
 8001b06:	3b04      	subs	r3, #4
 8001b08:	0112      	lsls	r2, r2, #4
 8001b0a:	b2d2      	uxtb	r2, r2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	761a      	strb	r2, [r3, #24]
}
 8001b10:	bf00      	nop
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr
 8001b1c:	e000e100 	.word	0xe000e100
 8001b20:	e000ed00 	.word	0xe000ed00

08001b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b089      	sub	sp, #36	@ 0x24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	f1c3 0307 	rsb	r3, r3, #7
 8001b3e:	2b04      	cmp	r3, #4
 8001b40:	bf28      	it	cs
 8001b42:	2304      	movcs	r3, #4
 8001b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	3304      	adds	r3, #4
 8001b4a:	2b06      	cmp	r3, #6
 8001b4c:	d902      	bls.n	8001b54 <NVIC_EncodePriority+0x30>
 8001b4e:	69fb      	ldr	r3, [r7, #28]
 8001b50:	3b03      	subs	r3, #3
 8001b52:	e000      	b.n	8001b56 <NVIC_EncodePriority+0x32>
 8001b54:	2300      	movs	r3, #0
 8001b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b58:	f04f 32ff 	mov.w	r2, #4294967295
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b62:	43da      	mvns	r2, r3
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	401a      	ands	r2, r3
 8001b68:	697b      	ldr	r3, [r7, #20]
 8001b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	fa01 f303 	lsl.w	r3, r1, r3
 8001b76:	43d9      	mvns	r1, r3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b7c:	4313      	orrs	r3, r2
         );
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3724      	adds	r7, #36	@ 0x24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b88:	4770      	bx	lr
	...

08001b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	3b01      	subs	r3, #1
 8001b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b9c:	d301      	bcc.n	8001ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e00f      	b.n	8001bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8001bcc <SysTick_Config+0x40>)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001baa:	210f      	movs	r1, #15
 8001bac:	f04f 30ff 	mov.w	r0, #4294967295
 8001bb0:	f7ff ff8e 	bl	8001ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bb4:	4b05      	ldr	r3, [pc, #20]	@ (8001bcc <SysTick_Config+0x40>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bba:	4b04      	ldr	r3, [pc, #16]	@ (8001bcc <SysTick_Config+0x40>)
 8001bbc:	2207      	movs	r2, #7
 8001bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3708      	adds	r7, #8
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	bf00      	nop
 8001bcc:	e000e010 	.word	0xe000e010

08001bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b082      	sub	sp, #8
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bd8:	6878      	ldr	r0, [r7, #4]
 8001bda:	f7ff ff29 	bl	8001a30 <__NVIC_SetPriorityGrouping>
}
 8001bde:	bf00      	nop
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b086      	sub	sp, #24
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	4603      	mov	r3, r0
 8001bee:	60b9      	str	r1, [r7, #8]
 8001bf0:	607a      	str	r2, [r7, #4]
 8001bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bf8:	f7ff ff3e 	bl	8001a78 <__NVIC_GetPriorityGrouping>
 8001bfc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bfe:	687a      	ldr	r2, [r7, #4]
 8001c00:	68b9      	ldr	r1, [r7, #8]
 8001c02:	6978      	ldr	r0, [r7, #20]
 8001c04:	f7ff ff8e 	bl	8001b24 <NVIC_EncodePriority>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff ff5d 	bl	8001ad0 <__NVIC_SetPriority>
}
 8001c16:	bf00      	nop
 8001c18:	3718      	adds	r7, #24
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	4603      	mov	r3, r0
 8001c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff ff31 	bl	8001a94 <__NVIC_EnableIRQ>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f7ff ffa2 	bl	8001b8c <SysTick_Config>
 8001c48:	4603      	mov	r3, r0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3708      	adds	r7, #8
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
	...

08001c54 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;
  uint32_t prog_bit = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001c66:	4b2f      	ldr	r3, [pc, #188]	@ (8001d24 <HAL_FLASH_Program+0xd0>)
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	d101      	bne.n	8001c72 <HAL_FLASH_Program+0x1e>
 8001c6e:	2302      	movs	r3, #2
 8001c70:	e053      	b.n	8001d1a <HAL_FLASH_Program+0xc6>
 8001c72:	4b2c      	ldr	r3, [pc, #176]	@ (8001d24 <HAL_FLASH_Program+0xd0>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001c78:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001c7c:	f000 f888 	bl	8001d90 <FLASH_WaitForLastOperation>
 8001c80:	4603      	mov	r3, r0
 8001c82:	75fb      	strb	r3, [r7, #23]

  if(status == HAL_OK)
 8001c84:	7dfb      	ldrb	r3, [r7, #23]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d143      	bne.n	8001d12 <HAL_FLASH_Program+0xbe>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001c8a:	4b26      	ldr	r3, [pc, #152]	@ (8001d24 <HAL_FLASH_Program+0xd0>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	605a      	str	r2, [r3, #4]

    /* Deactivate the data cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001c90:	4b25      	ldr	r3, [pc, #148]	@ (8001d28 <HAL_FLASH_Program+0xd4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d009      	beq.n	8001cb0 <HAL_FLASH_Program+0x5c>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001c9c:	4b22      	ldr	r3, [pc, #136]	@ (8001d28 <HAL_FLASH_Program+0xd4>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a21      	ldr	r2, [pc, #132]	@ (8001d28 <HAL_FLASH_Program+0xd4>)
 8001ca2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001ca6:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001ca8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d24 <HAL_FLASH_Program+0xd0>)
 8001caa:	2202      	movs	r2, #2
 8001cac:	771a      	strb	r2, [r3, #28]
 8001cae:	e002      	b.n	8001cb6 <HAL_FLASH_Program+0x62>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001cb0:	4b1c      	ldr	r3, [pc, #112]	@ (8001d24 <HAL_FLASH_Program+0xd0>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	771a      	strb	r2, [r3, #28]
    }

    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d107      	bne.n	8001ccc <HAL_FLASH_Program+0x78>
    {
      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8001cbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cc0:	68b8      	ldr	r0, [r7, #8]
 8001cc2:	f000 f8bb 	bl	8001e3c <FLASH_Program_DoubleWord>
      prog_bit = FLASH_CR_PG;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	e010      	b.n	8001cee <HAL_FLASH_Program+0x9a>
    }
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d002      	beq.n	8001cd8 <HAL_FLASH_Program+0x84>
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2b02      	cmp	r3, #2
 8001cd6:	d10a      	bne.n	8001cee <HAL_FLASH_Program+0x9a>
    {
      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	68b8      	ldr	r0, [r7, #8]
 8001cde:	f000 f8d3 	bl	8001e88 <FLASH_Program_Fast>

      /* If it is the last row, the bit will be cleared at the end of the operation */
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2b02      	cmp	r3, #2
 8001ce6:	d102      	bne.n	8001cee <HAL_FLASH_Program+0x9a>
      {
        prog_bit = FLASH_CR_FSTPG;
 8001ce8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001cec:	613b      	str	r3, [r7, #16]
    {
      /* Nothing to do */
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001cee:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001cf2:	f000 f84d 	bl	8001d90 <FLASH_WaitForLastOperation>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    if (prog_bit != 0U)
 8001cfa:	693b      	ldr	r3, [r7, #16]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d006      	beq.n	8001d0e <HAL_FLASH_Program+0xba>
    {
      CLEAR_BIT(FLASH->CR, prog_bit);
 8001d00:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <HAL_FLASH_Program+0xd4>)
 8001d02:	695a      	ldr	r2, [r3, #20]
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	43db      	mvns	r3, r3
 8001d08:	4907      	ldr	r1, [pc, #28]	@ (8001d28 <HAL_FLASH_Program+0xd4>)
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	614b      	str	r3, [r1, #20]
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001d0e:	f000 f9eb 	bl	80020e8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001d12:	4b04      	ldr	r3, [pc, #16]	@ (8001d24 <HAL_FLASH_Program+0xd0>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	701a      	strb	r2, [r3, #0]

  return status;
 8001d18:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	2000003c 	.word	0x2000003c
 8001d28:	40022000 	.word	0x40022000

08001d2c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b083      	sub	sp, #12
 8001d30:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001d32:	2300      	movs	r3, #0
 8001d34:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001d36:	4b0b      	ldr	r3, [pc, #44]	@ (8001d64 <HAL_FLASH_Unlock+0x38>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	da0b      	bge.n	8001d56 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001d3e:	4b09      	ldr	r3, [pc, #36]	@ (8001d64 <HAL_FLASH_Unlock+0x38>)
 8001d40:	4a09      	ldr	r2, [pc, #36]	@ (8001d68 <HAL_FLASH_Unlock+0x3c>)
 8001d42:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001d44:	4b07      	ldr	r3, [pc, #28]	@ (8001d64 <HAL_FLASH_Unlock+0x38>)
 8001d46:	4a09      	ldr	r2, [pc, #36]	@ (8001d6c <HAL_FLASH_Unlock+0x40>)
 8001d48:	609a      	str	r2, [r3, #8]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8001d4a:	4b06      	ldr	r3, [pc, #24]	@ (8001d64 <HAL_FLASH_Unlock+0x38>)
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	da01      	bge.n	8001d56 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001d52:	2301      	movs	r3, #1
 8001d54:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001d56:	79fb      	ldrb	r3, [r7, #7]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	40022000 	.word	0x40022000
 8001d68:	45670123 	.word	0x45670123
 8001d6c:	cdef89ab 	.word	0xcdef89ab

08001d70 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <HAL_FLASH_Lock+0x1c>)
 8001d76:	695b      	ldr	r3, [r3, #20]
 8001d78:	4a04      	ldr	r2, [pc, #16]	@ (8001d8c <HAL_FLASH_Lock+0x1c>)
 8001d7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001d7e:	6153      	str	r3, [r2, #20]

  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr
 8001d8c:	40022000 	.word	0x40022000

08001d90 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t tickstart = HAL_GetTick();
 8001d98:	f7ff fe1a 	bl	80019d0 <HAL_GetTick>
 8001d9c:	60f8      	str	r0, [r7, #12]
  uint32_t error;

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001d9e:	e00d      	b.n	8001dbc <FLASH_WaitForLastOperation+0x2c>
  {
    if(Timeout != HAL_MAX_DELAY)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da6:	d009      	beq.n	8001dbc <FLASH_WaitForLastOperation+0x2c>
    {
      if((HAL_GetTick() - tickstart) >= Timeout)
 8001da8:	f7ff fe12 	bl	80019d0 <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d801      	bhi.n	8001dbc <FLASH_WaitForLastOperation+0x2c>
      {
        return HAL_TIMEOUT;
 8001db8:	2303      	movs	r3, #3
 8001dba:	e036      	b.n	8001e2a <FLASH_WaitForLastOperation+0x9a>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8001dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d1eb      	bne.n	8001da0 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }

  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 8001dc8:	4b1a      	ldr	r3, [pc, #104]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001dca:	691a      	ldr	r2, [r3, #16]
 8001dcc:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	60bb      	str	r3, [r7, #8]

  if(error != 0u)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d01d      	beq.n	8001e16 <FLASH_WaitForLastOperation+0x86>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8001dda:	4b17      	ldr	r3, [pc, #92]	@ (8001e38 <FLASH_WaitForLastOperation+0xa8>)
 8001ddc:	685a      	ldr	r2, [r3, #4]
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	4313      	orrs	r3, r2
 8001de2:	4a15      	ldr	r2, [pc, #84]	@ (8001e38 <FLASH_WaitForLastOperation+0xa8>)
 8001de4:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 8001de6:	68bb      	ldr	r3, [r7, #8]
 8001de8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001dec:	d307      	bcc.n	8001dfe <FLASH_WaitForLastOperation+0x6e>
 8001dee:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001df0:	699a      	ldr	r2, [r3, #24]
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8001df8:	490e      	ldr	r1, [pc, #56]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	618b      	str	r3, [r1, #24]
 8001dfe:	68bb      	ldr	r3, [r7, #8]
 8001e00:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d004      	beq.n	8001e12 <FLASH_WaitForLastOperation+0x82>
 8001e08:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001e10:	6113      	str	r3, [r2, #16]

    return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e009      	b.n	8001e2a <FLASH_WaitForLastOperation+0x9a>
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001e16:	4b07      	ldr	r3, [pc, #28]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d002      	beq.n	8001e28 <FLASH_WaitForLastOperation+0x98>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001e22:	4b04      	ldr	r3, [pc, #16]	@ (8001e34 <FLASH_WaitForLastOperation+0xa4>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	611a      	str	r2, [r3, #16]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3710      	adds	r7, #16
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40022000 	.word	0x40022000
 8001e38:	2000003c 	.word	0x2000003c

08001e3c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001e48:	4b0e      	ldr	r3, [pc, #56]	@ (8001e84 <FLASH_Program_DoubleWord+0x48>)
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <FLASH_Program_DoubleWord+0x48>)
 8001e4e:	f043 0301 	orr.w	r3, r3, #1
 8001e52:	6153      	str	r3, [r2, #20]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	683a      	ldr	r2, [r7, #0]
 8001e58:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8001e5a:	f3bf 8f6f 	isb	sy
}
 8001e5e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 8001e60:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	000a      	movs	r2, r1
 8001e6e:	2300      	movs	r3, #0
 8001e70:	68f9      	ldr	r1, [r7, #12]
 8001e72:	3104      	adds	r1, #4
 8001e74:	4613      	mov	r3, r2
 8001e76:	600b      	str	r3, [r1, #0]
}
 8001e78:	bf00      	nop
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	40022000 	.word	0x40022000

08001e88 <FLASH_Program_Fast>:
  * @param  Address specifies the address to be programmed.
  * @param  DataAddress specifies the address where the data are stored.
  * @retval None
  */
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b089      	sub	sp, #36	@ 0x24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
 8001e90:	6039      	str	r1, [r7, #0]
  uint32_t primask_bit;
  uint8_t row_index = (2*FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8001e92:	2340      	movs	r3, #64	@ 0x40
 8001e94:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t*)Address;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t*)DataAddress;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001e9e:	4b14      	ldr	r3, [pc, #80]	@ (8001ef0 <FLASH_Program_Fast+0x68>)
 8001ea0:	695b      	ldr	r3, [r3, #20]
 8001ea2:	4a13      	ldr	r2, [pc, #76]	@ (8001ef0 <FLASH_Program_Fast+0x68>)
 8001ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001eaa:	f3ef 8310 	mrs	r3, PRIMASK
 8001eae:	60fb      	str	r3, [r7, #12]
  return(result);
 8001eb0:	68fb      	ldr	r3, [r7, #12]

  /* Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 8001eb2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001eb4:	b672      	cpsid	i
}
 8001eb6:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	681a      	ldr	r2, [r3, #0]
 8001ebc:	69bb      	ldr	r3, [r7, #24]
 8001ebe:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	3304      	adds	r3, #4
 8001ec4:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8001ec6:	697b      	ldr	r3, [r7, #20]
 8001ec8:	3304      	adds	r3, #4
 8001eca:	617b      	str	r3, [r7, #20]
    row_index--;
 8001ecc:	7ffb      	ldrb	r3, [r7, #31]
 8001ece:	3b01      	subs	r3, #1
 8001ed0:	77fb      	strb	r3, [r7, #31]
  } while (row_index != 0U);
 8001ed2:	7ffb      	ldrb	r3, [r7, #31]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d1ef      	bne.n	8001eb8 <FLASH_Program_Fast+0x30>
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	f383 8810 	msr	PRIMASK, r3
}
 8001ee2:	bf00      	nop

  /* Re-enable the interrupts */
  __set_PRIMASK(primask_bit);
}
 8001ee4:	bf00      	nop
 8001ee6:	3724      	adds	r7, #36	@ 0x24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr
 8001ef0:	40022000 	.word	0x40022000

08001ef4 <HAL_FLASHEx_Erase>:
  *         the pages have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b084      	sub	sp, #16
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
 8001efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t page_index;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001efe:	4b49      	ldr	r3, [pc, #292]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d101      	bne.n	8001f0a <HAL_FLASHEx_Erase+0x16>
 8001f06:	2302      	movs	r3, #2
 8001f08:	e087      	b.n	800201a <HAL_FLASHEx_Erase+0x126>
 8001f0a:	4b46      	ldr	r3, [pc, #280]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f10:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f14:	f7ff ff3c 	bl	8001d90 <FLASH_WaitForLastOperation>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001f1c:	7bfb      	ldrb	r3, [r7, #15]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d177      	bne.n	8002012 <HAL_FLASHEx_Erase+0x11e>
  {
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f22:	4b40      	ldr	r3, [pc, #256]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	605a      	str	r2, [r3, #4]

    /* Deactivate the cache if they are activated to avoid data misbehavior */
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 8001f28:	4b3f      	ldr	r3, [pc, #252]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d013      	beq.n	8001f5c <HAL_FLASHEx_Erase+0x68>
    {
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001f34:	4b3c      	ldr	r3, [pc, #240]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d009      	beq.n	8001f54 <HAL_FLASHEx_Erase+0x60>
      {
        /* Disable data cache  */
        __HAL_FLASH_DATA_CACHE_DISABLE();
 8001f40:	4b39      	ldr	r3, [pc, #228]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a38      	ldr	r2, [pc, #224]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f46:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f4a:	6013      	str	r3, [r2, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 8001f4c:	4b35      	ldr	r3, [pc, #212]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f4e:	2203      	movs	r2, #3
 8001f50:	771a      	strb	r2, [r3, #28]
 8001f52:	e016      	b.n	8001f82 <HAL_FLASHEx_Erase+0x8e>
      }
      else
      {
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 8001f54:	4b33      	ldr	r3, [pc, #204]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	771a      	strb	r2, [r3, #28]
 8001f5a:	e012      	b.n	8001f82 <HAL_FLASHEx_Erase+0x8e>
      }
    }
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001f5c:	4b32      	ldr	r3, [pc, #200]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d009      	beq.n	8001f7c <HAL_FLASHEx_Erase+0x88>
    {
      /* Disable data cache  */
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001f68:	4b2f      	ldr	r3, [pc, #188]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a2e      	ldr	r2, [pc, #184]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001f6e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001f72:	6013      	str	r3, [r2, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001f74:	4b2b      	ldr	r3, [pc, #172]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f76:	2202      	movs	r2, #2
 8001f78:	771a      	strb	r2, [r3, #28]
 8001f7a:	e002      	b.n	8001f82 <HAL_FLASHEx_Erase+0x8e>
    }
    else
    {
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001f7c:	4b29      	ldr	r3, [pc, #164]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	771a      	strb	r2, [r3, #28]
    }

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d113      	bne.n	8001fb2 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f000 f84c 	bl	800202c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001f94:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f98:	f7ff fefa 	bl	8001d90 <FLASH_WaitForLastOperation>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	73fb      	strb	r3, [r7, #15]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
      /* If the erase operation is completed, disable the MER1 and MER2 Bits */
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 8001fa0:	4b21      	ldr	r3, [pc, #132]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001fa2:	695b      	ldr	r3, [r3, #20]
 8001fa4:	4a20      	ldr	r2, [pc, #128]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001fa6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001faa:	f023 0304 	bic.w	r3, r3, #4
 8001fae:	6153      	str	r3, [r2, #20]
 8001fb0:	e02d      	b.n	800200e <HAL_FLASHEx_Erase+0x11a>
#endif
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001fb8:	601a      	str	r2, [r3, #0]

      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	60bb      	str	r3, [r7, #8]
 8001fc0:	e01d      	b.n	8001ffe <HAL_FLASHEx_Erase+0x10a>
      {
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	68b8      	ldr	r0, [r7, #8]
 8001fca:	f000 f857 	bl	800207c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001fce:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001fd2:	f7ff fedd 	bl	8001d90 <FLASH_WaitForLastOperation>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the PER Bit */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001fda:	4b13      	ldr	r3, [pc, #76]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001fdc:	695b      	ldr	r3, [r3, #20]
 8001fde:	4a12      	ldr	r2, [pc, #72]	@ (8002028 <HAL_FLASHEx_Erase+0x134>)
 8001fe0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001fe4:	f023 0302 	bic.w	r3, r3, #2
 8001fe8:	6153      	str	r3, [r2, #20]

        if (status != HAL_OK)
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d003      	beq.n	8001ff8 <HAL_FLASHEx_Erase+0x104>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = page_index;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	68ba      	ldr	r2, [r7, #8]
 8001ff4:	601a      	str	r2, [r3, #0]
          break;
 8001ff6:	e00a      	b.n	800200e <HAL_FLASHEx_Erase+0x11a>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	689a      	ldr	r2, [r3, #8]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	68db      	ldr	r3, [r3, #12]
 8002006:	4413      	add	r3, r2
 8002008:	68ba      	ldr	r2, [r7, #8]
 800200a:	429a      	cmp	r2, r3
 800200c:	d3d9      	bcc.n	8001fc2 <HAL_FLASHEx_Erase+0xce>
        }
      }
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 800200e:	f000 f86b 	bl	80020e8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002012:	4b04      	ldr	r3, [pc, #16]	@ (8002024 <HAL_FLASHEx_Erase+0x130>)
 8002014:	2200      	movs	r2, #0
 8002016:	701a      	strb	r2, [r3, #0]

  return status;
 8002018:	7bfb      	ldrb	r3, [r7, #15]
}
 800201a:	4618      	mov	r0, r3
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	2000003c 	.word	0x2000003c
 8002028:	40022000 	.word	0x40022000

0800202c <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	2b00      	cmp	r3, #0
 800203c:	d005      	beq.n	800204a <FLASH_MassErase+0x1e>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 800203e:	4b0e      	ldr	r3, [pc, #56]	@ (8002078 <FLASH_MassErase+0x4c>)
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	4a0d      	ldr	r2, [pc, #52]	@ (8002078 <FLASH_MassErase+0x4c>)
 8002044:	f043 0304 	orr.w	r3, r3, #4
 8002048:	6153      	str	r3, [r2, #20]
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d005      	beq.n	8002060 <FLASH_MassErase+0x34>
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 8002054:	4b08      	ldr	r3, [pc, #32]	@ (8002078 <FLASH_MassErase+0x4c>)
 8002056:	695b      	ldr	r3, [r3, #20]
 8002058:	4a07      	ldr	r2, [pc, #28]	@ (8002078 <FLASH_MassErase+0x4c>)
 800205a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800205e:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002060:	4b05      	ldr	r3, [pc, #20]	@ (8002078 <FLASH_MassErase+0x4c>)
 8002062:	695b      	ldr	r3, [r3, #20]
 8002064:	4a04      	ldr	r2, [pc, #16]	@ (8002078 <FLASH_MassErase+0x4c>)
 8002066:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800206a:	6153      	str	r3, [r2, #20]
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	40022000 	.word	0x40022000

0800207c <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	6039      	str	r1, [r7, #0]
  else
#endif
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	f003 0301 	and.w	r3, r3, #1
 800208c:	2b00      	cmp	r3, #0
 800208e:	d006      	beq.n	800209e <FLASH_PageErase+0x22>
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8002090:	4b14      	ldr	r3, [pc, #80]	@ (80020e4 <FLASH_PageErase+0x68>)
 8002092:	695b      	ldr	r3, [r3, #20]
 8002094:	4a13      	ldr	r2, [pc, #76]	@ (80020e4 <FLASH_PageErase+0x68>)
 8002096:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800209a:	6153      	str	r3, [r2, #20]
 800209c:	e005      	b.n	80020aa <FLASH_PageErase+0x2e>
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020a0:	695b      	ldr	r3, [r3, #20]
 80020a2:	4a10      	ldr	r2, [pc, #64]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020a4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020a8:	6153      	str	r3, [r2, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 80020aa:	4b0e      	ldr	r3, [pc, #56]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020ac:	695b      	ldr	r3, [r3, #20]
 80020ae:	f423 62ff 	bic.w	r2, r3, #2040	@ 0x7f8
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	00db      	lsls	r3, r3, #3
 80020b6:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 80020ba:	490a      	ldr	r1, [pc, #40]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020bc:	4313      	orrs	r3, r2
 80020be:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 80020c0:	4b08      	ldr	r3, [pc, #32]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020c2:	695b      	ldr	r3, [r3, #20]
 80020c4:	4a07      	ldr	r2, [pc, #28]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020c6:	f043 0302 	orr.w	r3, r3, #2
 80020ca:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80020cc:	4b05      	ldr	r3, [pc, #20]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	4a04      	ldr	r2, [pc, #16]	@ (80020e4 <FLASH_PageErase+0x68>)
 80020d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020d6:	6153      	str	r3, [r2, #20]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr
 80020e4:	40022000 	.word	0x40022000

080020e8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 80020ee:	4b21      	ldr	r3, [pc, #132]	@ (8002174 <FLASH_FlushCaches+0x8c>)
 80020f0:	7f1b      	ldrb	r3, [r3, #28]
 80020f2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d002      	beq.n	8002100 <FLASH_FlushCaches+0x18>
 80020fa:	79fb      	ldrb	r3, [r7, #7]
 80020fc:	2b03      	cmp	r3, #3
 80020fe:	d117      	bne.n	8002130 <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <FLASH_FlushCaches+0x90>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1c      	ldr	r2, [pc, #112]	@ (8002178 <FLASH_FlushCaches+0x90>)
 8002106:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800210a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800210c:	4b1a      	ldr	r3, [pc, #104]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a19      	ldr	r2, [pc, #100]	@ (8002178 <FLASH_FlushCaches+0x90>)
 8002112:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002116:	6013      	str	r3, [r2, #0]
 8002118:	4b17      	ldr	r3, [pc, #92]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a16      	ldr	r2, [pc, #88]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800211e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002122:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002124:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <FLASH_FlushCaches+0x90>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a13      	ldr	r2, [pc, #76]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800212a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800212e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	2b02      	cmp	r3, #2
 8002134:	d002      	beq.n	800213c <FLASH_FlushCaches+0x54>
 8002136:	79fb      	ldrb	r3, [r7, #7]
 8002138:	2b03      	cmp	r3, #3
 800213a:	d111      	bne.n	8002160 <FLASH_FlushCaches+0x78>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800213c:	4b0e      	ldr	r3, [pc, #56]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a0d      	ldr	r2, [pc, #52]	@ (8002178 <FLASH_FlushCaches+0x90>)
 8002142:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0a      	ldr	r2, [pc, #40]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800214e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002152:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8002154:	4b08      	ldr	r3, [pc, #32]	@ (8002178 <FLASH_FlushCaches+0x90>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a07      	ldr	r2, [pc, #28]	@ (8002178 <FLASH_FlushCaches+0x90>)
 800215a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800215e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8002160:	4b04      	ldr	r3, [pc, #16]	@ (8002174 <FLASH_FlushCaches+0x8c>)
 8002162:	2200      	movs	r2, #0
 8002164:	771a      	strb	r2, [r3, #28]
}
 8002166:	bf00      	nop
 8002168:	370c      	adds	r7, #12
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	2000003c 	.word	0x2000003c
 8002178:	40022000 	.word	0x40022000

0800217c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800217c:	b480      	push	{r7}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800218a:	e17f      	b.n	800248c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	2101      	movs	r1, #1
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	fa01 f303 	lsl.w	r3, r1, r3
 8002198:	4013      	ands	r3, r2
 800219a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 8171 	beq.w	8002486 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d005      	beq.n	80021bc <HAL_GPIO_Init+0x40>
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f003 0303 	and.w	r3, r3, #3
 80021b8:	2b02      	cmp	r3, #2
 80021ba:	d130      	bne.n	800221e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	689b      	ldr	r3, [r3, #8]
 80021c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021c2:	697b      	ldr	r3, [r7, #20]
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	2203      	movs	r2, #3
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	68da      	ldr	r2, [r3, #12]
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	005b      	lsls	r3, r3, #1
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021f2:	2201      	movs	r2, #1
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	fa02 f303 	lsl.w	r3, r2, r3
 80021fa:	43db      	mvns	r3, r3
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	4013      	ands	r3, r2
 8002200:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	091b      	lsrs	r3, r3, #4
 8002208:	f003 0201 	and.w	r2, r3, #1
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	693a      	ldr	r2, [r7, #16]
 8002214:	4313      	orrs	r3, r2
 8002216:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	f003 0303 	and.w	r3, r3, #3
 8002226:	2b03      	cmp	r3, #3
 8002228:	d118      	bne.n	800225c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002230:	2201      	movs	r2, #1
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	fa02 f303 	lsl.w	r3, r2, r3
 8002238:	43db      	mvns	r3, r3
 800223a:	693a      	ldr	r2, [r7, #16]
 800223c:	4013      	ands	r3, r2
 800223e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	08db      	lsrs	r3, r3, #3
 8002246:	f003 0201 	and.w	r2, r3, #1
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4313      	orrs	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f003 0303 	and.w	r3, r3, #3
 8002264:	2b03      	cmp	r3, #3
 8002266:	d017      	beq.n	8002298 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	2203      	movs	r2, #3
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	43db      	mvns	r3, r3
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4013      	ands	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	689a      	ldr	r2, [r3, #8]
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	fa02 f303 	lsl.w	r3, r2, r3
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4313      	orrs	r3, r2
 8002290:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 0303 	and.w	r3, r3, #3
 80022a0:	2b02      	cmp	r3, #2
 80022a2:	d123      	bne.n	80022ec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	08da      	lsrs	r2, r3, #3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	3208      	adds	r2, #8
 80022ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f003 0307 	and.w	r3, r3, #7
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	220f      	movs	r2, #15
 80022bc:	fa02 f303 	lsl.w	r3, r2, r3
 80022c0:	43db      	mvns	r3, r3
 80022c2:	693a      	ldr	r2, [r7, #16]
 80022c4:	4013      	ands	r3, r2
 80022c6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	691a      	ldr	r2, [r3, #16]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	009b      	lsls	r3, r3, #2
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	693a      	ldr	r2, [r7, #16]
 80022da:	4313      	orrs	r3, r2
 80022dc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022de:	697b      	ldr	r3, [r7, #20]
 80022e0:	08da      	lsrs	r2, r3, #3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	3208      	adds	r2, #8
 80022e6:	6939      	ldr	r1, [r7, #16]
 80022e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	005b      	lsls	r3, r3, #1
 80022f6:	2203      	movs	r2, #3
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	693a      	ldr	r2, [r7, #16]
 8002300:	4013      	ands	r3, r2
 8002302:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	f003 0203 	and.w	r2, r3, #3
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	005b      	lsls	r3, r3, #1
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	693a      	ldr	r2, [r7, #16]
 8002316:	4313      	orrs	r3, r2
 8002318:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002328:	2b00      	cmp	r3, #0
 800232a:	f000 80ac 	beq.w	8002486 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800232e:	4b5f      	ldr	r3, [pc, #380]	@ (80024ac <HAL_GPIO_Init+0x330>)
 8002330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002332:	4a5e      	ldr	r2, [pc, #376]	@ (80024ac <HAL_GPIO_Init+0x330>)
 8002334:	f043 0301 	orr.w	r3, r3, #1
 8002338:	6613      	str	r3, [r2, #96]	@ 0x60
 800233a:	4b5c      	ldr	r3, [pc, #368]	@ (80024ac <HAL_GPIO_Init+0x330>)
 800233c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	60bb      	str	r3, [r7, #8]
 8002344:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002346:	4a5a      	ldr	r2, [pc, #360]	@ (80024b0 <HAL_GPIO_Init+0x334>)
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	089b      	lsrs	r3, r3, #2
 800234c:	3302      	adds	r3, #2
 800234e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002352:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002354:	697b      	ldr	r3, [r7, #20]
 8002356:	f003 0303 	and.w	r3, r3, #3
 800235a:	009b      	lsls	r3, r3, #2
 800235c:	220f      	movs	r2, #15
 800235e:	fa02 f303 	lsl.w	r3, r2, r3
 8002362:	43db      	mvns	r3, r3
 8002364:	693a      	ldr	r2, [r7, #16]
 8002366:	4013      	ands	r3, r2
 8002368:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002370:	d025      	beq.n	80023be <HAL_GPIO_Init+0x242>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a4f      	ldr	r2, [pc, #316]	@ (80024b4 <HAL_GPIO_Init+0x338>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d01f      	beq.n	80023ba <HAL_GPIO_Init+0x23e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4e      	ldr	r2, [pc, #312]	@ (80024b8 <HAL_GPIO_Init+0x33c>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d019      	beq.n	80023b6 <HAL_GPIO_Init+0x23a>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4d      	ldr	r2, [pc, #308]	@ (80024bc <HAL_GPIO_Init+0x340>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d013      	beq.n	80023b2 <HAL_GPIO_Init+0x236>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4c      	ldr	r2, [pc, #304]	@ (80024c0 <HAL_GPIO_Init+0x344>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d00d      	beq.n	80023ae <HAL_GPIO_Init+0x232>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a4b      	ldr	r2, [pc, #300]	@ (80024c4 <HAL_GPIO_Init+0x348>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d007      	beq.n	80023aa <HAL_GPIO_Init+0x22e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a4a      	ldr	r2, [pc, #296]	@ (80024c8 <HAL_GPIO_Init+0x34c>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d101      	bne.n	80023a6 <HAL_GPIO_Init+0x22a>
 80023a2:	2306      	movs	r3, #6
 80023a4:	e00c      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023a6:	2307      	movs	r3, #7
 80023a8:	e00a      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023aa:	2305      	movs	r3, #5
 80023ac:	e008      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023ae:	2304      	movs	r3, #4
 80023b0:	e006      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023b2:	2303      	movs	r3, #3
 80023b4:	e004      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023b6:	2302      	movs	r3, #2
 80023b8:	e002      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023ba:	2301      	movs	r3, #1
 80023bc:	e000      	b.n	80023c0 <HAL_GPIO_Init+0x244>
 80023be:	2300      	movs	r3, #0
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	f002 0203 	and.w	r2, r2, #3
 80023c6:	0092      	lsls	r2, r2, #2
 80023c8:	4093      	lsls	r3, r2
 80023ca:	693a      	ldr	r2, [r7, #16]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023d0:	4937      	ldr	r1, [pc, #220]	@ (80024b0 <HAL_GPIO_Init+0x334>)
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	089b      	lsrs	r3, r3, #2
 80023d6:	3302      	adds	r3, #2
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023de:	4b3b      	ldr	r3, [pc, #236]	@ (80024cc <HAL_GPIO_Init+0x350>)
 80023e0:	689b      	ldr	r3, [r3, #8]
 80023e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002402:	4a32      	ldr	r2, [pc, #200]	@ (80024cc <HAL_GPIO_Init+0x350>)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002408:	4b30      	ldr	r3, [pc, #192]	@ (80024cc <HAL_GPIO_Init+0x350>)
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800242c:	4a27      	ldr	r2, [pc, #156]	@ (80024cc <HAL_GPIO_Init+0x350>)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002432:	4b26      	ldr	r3, [pc, #152]	@ (80024cc <HAL_GPIO_Init+0x350>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002456:	4a1d      	ldr	r2, [pc, #116]	@ (80024cc <HAL_GPIO_Init+0x350>)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800245c:	4b1b      	ldr	r3, [pc, #108]	@ (80024cc <HAL_GPIO_Init+0x350>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	43db      	mvns	r3, r3
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	4013      	ands	r3, r2
 800246a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4313      	orrs	r3, r2
 800247e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002480:	4a12      	ldr	r2, [pc, #72]	@ (80024cc <HAL_GPIO_Init+0x350>)
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002486:	697b      	ldr	r3, [r7, #20]
 8002488:	3301      	adds	r3, #1
 800248a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	fa22 f303 	lsr.w	r3, r2, r3
 8002496:	2b00      	cmp	r3, #0
 8002498:	f47f ae78 	bne.w	800218c <HAL_GPIO_Init+0x10>
  }
}
 800249c:	bf00      	nop
 800249e:	bf00      	nop
 80024a0:	371c      	adds	r7, #28
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40021000 	.word	0x40021000
 80024b0:	40010000 	.word	0x40010000
 80024b4:	48000400 	.word	0x48000400
 80024b8:	48000800 	.word	0x48000800
 80024bc:	48000c00 	.word	0x48000c00
 80024c0:	48001000 	.word	0x48001000
 80024c4:	48001400 	.word	0x48001400
 80024c8:	48001800 	.word	0x48001800
 80024cc:	40010400 	.word	0x40010400

080024d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	460b      	mov	r3, r1
 80024da:	807b      	strh	r3, [r7, #2]
 80024dc:	4613      	mov	r3, r2
 80024de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024e0:	787b      	ldrb	r3, [r7, #1]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024e6:	887a      	ldrh	r2, [r7, #2]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024ec:	e002      	b.n	80024f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024ee:	887a      	ldrh	r2, [r7, #2]
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024f4:	bf00      	nop
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002504:	4b04      	ldr	r3, [pc, #16]	@ (8002518 <HAL_PWREx_GetVoltageRange+0x18>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800250c:	4618      	mov	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	40007000 	.word	0x40007000

0800251c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800252a:	d130      	bne.n	800258e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800252c:	4b23      	ldr	r3, [pc, #140]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002534:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002538:	d038      	beq.n	80025ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800253a:	4b20      	ldr	r3, [pc, #128]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002542:	4a1e      	ldr	r2, [pc, #120]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002544:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002548:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800254a:	4b1d      	ldr	r3, [pc, #116]	@ (80025c0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2232      	movs	r2, #50	@ 0x32
 8002550:	fb02 f303 	mul.w	r3, r2, r3
 8002554:	4a1b      	ldr	r2, [pc, #108]	@ (80025c4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002556:	fba2 2303 	umull	r2, r3, r2, r3
 800255a:	0c9b      	lsrs	r3, r3, #18
 800255c:	3301      	adds	r3, #1
 800255e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002560:	e002      	b.n	8002568 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	3b01      	subs	r3, #1
 8002566:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002568:	4b14      	ldr	r3, [pc, #80]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800256a:	695b      	ldr	r3, [r3, #20]
 800256c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002570:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002574:	d102      	bne.n	800257c <HAL_PWREx_ControlVoltageScaling+0x60>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d1f2      	bne.n	8002562 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800257c:	4b0f      	ldr	r3, [pc, #60]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257e:	695b      	ldr	r3, [r3, #20]
 8002580:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002584:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002588:	d110      	bne.n	80025ac <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e00f      	b.n	80025ae <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800258e:	4b0b      	ldr	r3, [pc, #44]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800259a:	d007      	beq.n	80025ac <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800259c:	4b07      	ldr	r3, [pc, #28]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025a4:	4a05      	ldr	r2, [pc, #20]	@ (80025bc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025aa:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
 80025ba:	bf00      	nop
 80025bc:	40007000 	.word	0x40007000
 80025c0:	20000030 	.word	0x20000030
 80025c4:	431bde83 	.word	0x431bde83

080025c8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b088      	sub	sp, #32
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d101      	bne.n	80025da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e3ca      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025da:	4b97      	ldr	r3, [pc, #604]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f003 030c 	and.w	r3, r3, #12
 80025e2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025e4:	4b94      	ldr	r3, [pc, #592]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80025e6:	68db      	ldr	r3, [r3, #12]
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f003 0310 	and.w	r3, r3, #16
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	f000 80e4 	beq.w	80027c4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80025fc:	69bb      	ldr	r3, [r7, #24]
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d007      	beq.n	8002612 <HAL_RCC_OscConfig+0x4a>
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	2b0c      	cmp	r3, #12
 8002606:	f040 808b 	bne.w	8002720 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800260a:	697b      	ldr	r3, [r7, #20]
 800260c:	2b01      	cmp	r3, #1
 800260e:	f040 8087 	bne.w	8002720 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002612:	4b89      	ldr	r3, [pc, #548]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d005      	beq.n	800262a <HAL_RCC_OscConfig+0x62>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	699b      	ldr	r3, [r3, #24]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e3a2      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6a1a      	ldr	r2, [r3, #32]
 800262e:	4b82      	ldr	r3, [pc, #520]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0308 	and.w	r3, r3, #8
 8002636:	2b00      	cmp	r3, #0
 8002638:	d004      	beq.n	8002644 <HAL_RCC_OscConfig+0x7c>
 800263a:	4b7f      	ldr	r3, [pc, #508]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002642:	e005      	b.n	8002650 <HAL_RCC_OscConfig+0x88>
 8002644:	4b7c      	ldr	r3, [pc, #496]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002646:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800264a:	091b      	lsrs	r3, r3, #4
 800264c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002650:	4293      	cmp	r3, r2
 8002652:	d223      	bcs.n	800269c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	6a1b      	ldr	r3, [r3, #32]
 8002658:	4618      	mov	r0, r3
 800265a:	f000 fd55 	bl	8003108 <RCC_SetFlashLatencyFromMSIRange>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e383      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002668:	4b73      	ldr	r3, [pc, #460]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a72      	ldr	r2, [pc, #456]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800266e:	f043 0308 	orr.w	r3, r3, #8
 8002672:	6013      	str	r3, [r2, #0]
 8002674:	4b70      	ldr	r3, [pc, #448]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6a1b      	ldr	r3, [r3, #32]
 8002680:	496d      	ldr	r1, [pc, #436]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002686:	4b6c      	ldr	r3, [pc, #432]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	69db      	ldr	r3, [r3, #28]
 8002692:	021b      	lsls	r3, r3, #8
 8002694:	4968      	ldr	r1, [pc, #416]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002696:	4313      	orrs	r3, r2
 8002698:	604b      	str	r3, [r1, #4]
 800269a:	e025      	b.n	80026e8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800269c:	4b66      	ldr	r3, [pc, #408]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a65      	ldr	r2, [pc, #404]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80026a2:	f043 0308 	orr.w	r3, r3, #8
 80026a6:	6013      	str	r3, [r2, #0]
 80026a8:	4b63      	ldr	r3, [pc, #396]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	4960      	ldr	r1, [pc, #384]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80026b6:	4313      	orrs	r3, r2
 80026b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026ba:	4b5f      	ldr	r3, [pc, #380]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80026bc:	685b      	ldr	r3, [r3, #4]
 80026be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	021b      	lsls	r3, r3, #8
 80026c8:	495b      	ldr	r1, [pc, #364]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80026ce:	69bb      	ldr	r3, [r7, #24]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d109      	bne.n	80026e8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6a1b      	ldr	r3, [r3, #32]
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fd15 	bl	8003108 <RCC_SetFlashLatencyFromMSIRange>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e343      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026e8:	f000 fc4a 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 80026ec:	4602      	mov	r2, r0
 80026ee:	4b52      	ldr	r3, [pc, #328]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	091b      	lsrs	r3, r3, #4
 80026f4:	f003 030f 	and.w	r3, r3, #15
 80026f8:	4950      	ldr	r1, [pc, #320]	@ (800283c <HAL_RCC_OscConfig+0x274>)
 80026fa:	5ccb      	ldrb	r3, [r1, r3]
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	fa22 f303 	lsr.w	r3, r2, r3
 8002704:	4a4e      	ldr	r2, [pc, #312]	@ (8002840 <HAL_RCC_OscConfig+0x278>)
 8002706:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002708:	4b4e      	ldr	r3, [pc, #312]	@ (8002844 <HAL_RCC_OscConfig+0x27c>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff f90f 	bl	8001930 <HAL_InitTick>
 8002712:	4603      	mov	r3, r0
 8002714:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002716:	7bfb      	ldrb	r3, [r7, #15]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d052      	beq.n	80027c2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	e327      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	699b      	ldr	r3, [r3, #24]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d032      	beq.n	800278e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002728:	4b43      	ldr	r3, [pc, #268]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a42      	ldr	r2, [pc, #264]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800272e:	f043 0301 	orr.w	r3, r3, #1
 8002732:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002734:	f7ff f94c 	bl	80019d0 <HAL_GetTick>
 8002738:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800273a:	e008      	b.n	800274e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800273c:	f7ff f948 	bl	80019d0 <HAL_GetTick>
 8002740:	4602      	mov	r2, r0
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	1ad3      	subs	r3, r2, r3
 8002746:	2b02      	cmp	r3, #2
 8002748:	d901      	bls.n	800274e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800274a:	2303      	movs	r3, #3
 800274c:	e310      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800274e:	4b3a      	ldr	r3, [pc, #232]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0302 	and.w	r3, r3, #2
 8002756:	2b00      	cmp	r3, #0
 8002758:	d0f0      	beq.n	800273c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800275a:	4b37      	ldr	r3, [pc, #220]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a36      	ldr	r2, [pc, #216]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002760:	f043 0308 	orr.w	r3, r3, #8
 8002764:	6013      	str	r3, [r2, #0]
 8002766:	4b34      	ldr	r3, [pc, #208]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	4931      	ldr	r1, [pc, #196]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002774:	4313      	orrs	r3, r2
 8002776:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002778:	4b2f      	ldr	r3, [pc, #188]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	69db      	ldr	r3, [r3, #28]
 8002784:	021b      	lsls	r3, r3, #8
 8002786:	492c      	ldr	r1, [pc, #176]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002788:	4313      	orrs	r3, r2
 800278a:	604b      	str	r3, [r1, #4]
 800278c:	e01a      	b.n	80027c4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800278e:	4b2a      	ldr	r3, [pc, #168]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a29      	ldr	r2, [pc, #164]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002794:	f023 0301 	bic.w	r3, r3, #1
 8002798:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800279a:	f7ff f919 	bl	80019d0 <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027a2:	f7ff f915 	bl	80019d0 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b02      	cmp	r3, #2
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e2dd      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027b4:	4b20      	ldr	r3, [pc, #128]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f003 0302 	and.w	r3, r3, #2
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d1f0      	bne.n	80027a2 <HAL_RCC_OscConfig+0x1da>
 80027c0:	e000      	b.n	80027c4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027c2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 0301 	and.w	r3, r3, #1
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d074      	beq.n	80028ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	2b08      	cmp	r3, #8
 80027d4:	d005      	beq.n	80027e2 <HAL_RCC_OscConfig+0x21a>
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	2b0c      	cmp	r3, #12
 80027da:	d10e      	bne.n	80027fa <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	2b03      	cmp	r3, #3
 80027e0:	d10b      	bne.n	80027fa <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027e2:	4b15      	ldr	r3, [pc, #84]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d064      	beq.n	80028b8 <HAL_RCC_OscConfig+0x2f0>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d160      	bne.n	80028b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e2ba      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002802:	d106      	bne.n	8002812 <HAL_RCC_OscConfig+0x24a>
 8002804:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a0b      	ldr	r2, [pc, #44]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800280a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800280e:	6013      	str	r3, [r2, #0]
 8002810:	e026      	b.n	8002860 <HAL_RCC_OscConfig+0x298>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800281a:	d115      	bne.n	8002848 <HAL_RCC_OscConfig+0x280>
 800281c:	4b06      	ldr	r3, [pc, #24]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a05      	ldr	r2, [pc, #20]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 8002822:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002826:	6013      	str	r3, [r2, #0]
 8002828:	4b03      	ldr	r3, [pc, #12]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a02      	ldr	r2, [pc, #8]	@ (8002838 <HAL_RCC_OscConfig+0x270>)
 800282e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002832:	6013      	str	r3, [r2, #0]
 8002834:	e014      	b.n	8002860 <HAL_RCC_OscConfig+0x298>
 8002836:	bf00      	nop
 8002838:	40021000 	.word	0x40021000
 800283c:	08005ce0 	.word	0x08005ce0
 8002840:	20000030 	.word	0x20000030
 8002844:	20000034 	.word	0x20000034
 8002848:	4ba0      	ldr	r3, [pc, #640]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a9f      	ldr	r2, [pc, #636]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 800284e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002852:	6013      	str	r3, [r2, #0]
 8002854:	4b9d      	ldr	r3, [pc, #628]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a9c      	ldr	r2, [pc, #624]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 800285a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800285e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d013      	beq.n	8002890 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002868:	f7ff f8b2 	bl	80019d0 <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002870:	f7ff f8ae 	bl	80019d0 <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	@ 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e276      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002882:	4b92      	ldr	r3, [pc, #584]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d0f0      	beq.n	8002870 <HAL_RCC_OscConfig+0x2a8>
 800288e:	e014      	b.n	80028ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002890:	f7ff f89e 	bl	80019d0 <HAL_GetTick>
 8002894:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002898:	f7ff f89a 	bl	80019d0 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b64      	cmp	r3, #100	@ 0x64
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e262      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028aa:	4b88      	ldr	r3, [pc, #544]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x2d0>
 80028b6:	e000      	b.n	80028ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d060      	beq.n	8002988 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d005      	beq.n	80028d8 <HAL_RCC_OscConfig+0x310>
 80028cc:	69bb      	ldr	r3, [r7, #24]
 80028ce:	2b0c      	cmp	r3, #12
 80028d0:	d119      	bne.n	8002906 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	2b02      	cmp	r3, #2
 80028d6:	d116      	bne.n	8002906 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80028d8:	4b7c      	ldr	r3, [pc, #496]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_OscConfig+0x328>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	68db      	ldr	r3, [r3, #12]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d101      	bne.n	80028f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e23f      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f0:	4b76      	ldr	r3, [pc, #472]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691b      	ldr	r3, [r3, #16]
 80028fc:	061b      	lsls	r3, r3, #24
 80028fe:	4973      	ldr	r1, [pc, #460]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002900:	4313      	orrs	r3, r2
 8002902:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002904:	e040      	b.n	8002988 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	68db      	ldr	r3, [r3, #12]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d023      	beq.n	8002956 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800290e:	4b6f      	ldr	r3, [pc, #444]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	4a6e      	ldr	r2, [pc, #440]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002914:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002918:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800291a:	f7ff f859 	bl	80019d0 <HAL_GetTick>
 800291e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002920:	e008      	b.n	8002934 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002922:	f7ff f855 	bl	80019d0 <HAL_GetTick>
 8002926:	4602      	mov	r2, r0
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	2b02      	cmp	r3, #2
 800292e:	d901      	bls.n	8002934 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	e21d      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002934:	4b65      	ldr	r3, [pc, #404]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800293c:	2b00      	cmp	r3, #0
 800293e:	d0f0      	beq.n	8002922 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002940:	4b62      	ldr	r3, [pc, #392]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	691b      	ldr	r3, [r3, #16]
 800294c:	061b      	lsls	r3, r3, #24
 800294e:	495f      	ldr	r1, [pc, #380]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002950:	4313      	orrs	r3, r2
 8002952:	604b      	str	r3, [r1, #4]
 8002954:	e018      	b.n	8002988 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002956:	4b5d      	ldr	r3, [pc, #372]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4a5c      	ldr	r2, [pc, #368]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 800295c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002962:	f7ff f835 	bl	80019d0 <HAL_GetTick>
 8002966:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002968:	e008      	b.n	800297c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800296a:	f7ff f831 	bl	80019d0 <HAL_GetTick>
 800296e:	4602      	mov	r2, r0
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	1ad3      	subs	r3, r2, r3
 8002974:	2b02      	cmp	r3, #2
 8002976:	d901      	bls.n	800297c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002978:	2303      	movs	r3, #3
 800297a:	e1f9      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800297c:	4b53      	ldr	r3, [pc, #332]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002984:	2b00      	cmp	r3, #0
 8002986:	d1f0      	bne.n	800296a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b00      	cmp	r3, #0
 8002992:	d03c      	beq.n	8002a0e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
 8002998:	2b00      	cmp	r3, #0
 800299a:	d01c      	beq.n	80029d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800299c:	4b4b      	ldr	r3, [pc, #300]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 800299e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029a2:	4a4a      	ldr	r2, [pc, #296]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80029a4:	f043 0301 	orr.w	r3, r3, #1
 80029a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029ac:	f7ff f810 	bl	80019d0 <HAL_GetTick>
 80029b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029b2:	e008      	b.n	80029c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b4:	f7ff f80c 	bl	80019d0 <HAL_GetTick>
 80029b8:	4602      	mov	r2, r0
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	2b02      	cmp	r3, #2
 80029c0:	d901      	bls.n	80029c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029c2:	2303      	movs	r3, #3
 80029c4:	e1d4      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029c6:	4b41      	ldr	r3, [pc, #260]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80029c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029cc:	f003 0302 	and.w	r3, r3, #2
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d0ef      	beq.n	80029b4 <HAL_RCC_OscConfig+0x3ec>
 80029d4:	e01b      	b.n	8002a0e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d6:	4b3d      	ldr	r3, [pc, #244]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80029d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029dc:	4a3b      	ldr	r2, [pc, #236]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 80029de:	f023 0301 	bic.w	r3, r3, #1
 80029e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e6:	f7fe fff3 	bl	80019d0 <HAL_GetTick>
 80029ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80029ec:	e008      	b.n	8002a00 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ee:	f7fe ffef 	bl	80019d0 <HAL_GetTick>
 80029f2:	4602      	mov	r2, r0
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	1ad3      	subs	r3, r2, r3
 80029f8:	2b02      	cmp	r3, #2
 80029fa:	d901      	bls.n	8002a00 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e1b7      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a00:	4b32      	ldr	r3, [pc, #200]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d1ef      	bne.n	80029ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0304 	and.w	r3, r3, #4
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 80a6 	beq.w	8002b68 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a20:	4b2a      	ldr	r3, [pc, #168]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d10d      	bne.n	8002a48 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a2c:	4b27      	ldr	r3, [pc, #156]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a30:	4a26      	ldr	r2, [pc, #152]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a36:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a38:	4b24      	ldr	r3, [pc, #144]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a40:	60bb      	str	r3, [r7, #8]
 8002a42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a44:	2301      	movs	r3, #1
 8002a46:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a48:	4b21      	ldr	r3, [pc, #132]	@ (8002ad0 <HAL_RCC_OscConfig+0x508>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d118      	bne.n	8002a86 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a54:	4b1e      	ldr	r3, [pc, #120]	@ (8002ad0 <HAL_RCC_OscConfig+0x508>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	4a1d      	ldr	r2, [pc, #116]	@ (8002ad0 <HAL_RCC_OscConfig+0x508>)
 8002a5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a5e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a60:	f7fe ffb6 	bl	80019d0 <HAL_GetTick>
 8002a64:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a66:	e008      	b.n	8002a7a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a68:	f7fe ffb2 	bl	80019d0 <HAL_GetTick>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	1ad3      	subs	r3, r2, r3
 8002a72:	2b02      	cmp	r3, #2
 8002a74:	d901      	bls.n	8002a7a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002a76:	2303      	movs	r3, #3
 8002a78:	e17a      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a7a:	4b15      	ldr	r3, [pc, #84]	@ (8002ad0 <HAL_RCC_OscConfig+0x508>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d0f0      	beq.n	8002a68 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d108      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x4d8>
 8002a8e:	4b0f      	ldr	r3, [pc, #60]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a90:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a94:	4a0d      	ldr	r2, [pc, #52]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a9e:	e029      	b.n	8002af4 <HAL_RCC_OscConfig+0x52c>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	2b05      	cmp	r3, #5
 8002aa6:	d115      	bne.n	8002ad4 <HAL_RCC_OscConfig+0x50c>
 8002aa8:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002aaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aae:	4a07      	ldr	r2, [pc, #28]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ab8:	4b04      	ldr	r3, [pc, #16]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002abe:	4a03      	ldr	r2, [pc, #12]	@ (8002acc <HAL_RCC_OscConfig+0x504>)
 8002ac0:	f043 0301 	orr.w	r3, r3, #1
 8002ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ac8:	e014      	b.n	8002af4 <HAL_RCC_OscConfig+0x52c>
 8002aca:	bf00      	nop
 8002acc:	40021000 	.word	0x40021000
 8002ad0:	40007000 	.word	0x40007000
 8002ad4:	4b9c      	ldr	r3, [pc, #624]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ada:	4a9b      	ldr	r2, [pc, #620]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002adc:	f023 0301 	bic.w	r3, r3, #1
 8002ae0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ae4:	4b98      	ldr	r3, [pc, #608]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002aea:	4a97      	ldr	r2, [pc, #604]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002aec:	f023 0304 	bic.w	r3, r3, #4
 8002af0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d016      	beq.n	8002b2a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002afc:	f7fe ff68 	bl	80019d0 <HAL_GetTick>
 8002b00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b02:	e00a      	b.n	8002b1a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b04:	f7fe ff64 	bl	80019d0 <HAL_GetTick>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	1ad3      	subs	r3, r2, r3
 8002b0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e12a      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b1a:	4b8b      	ldr	r3, [pc, #556]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b20:	f003 0302 	and.w	r3, r3, #2
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d0ed      	beq.n	8002b04 <HAL_RCC_OscConfig+0x53c>
 8002b28:	e015      	b.n	8002b56 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b2a:	f7fe ff51 	bl	80019d0 <HAL_GetTick>
 8002b2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b30:	e00a      	b.n	8002b48 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b32:	f7fe ff4d 	bl	80019d0 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d901      	bls.n	8002b48 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	e113      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b48:	4b7f      	ldr	r3, [pc, #508]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002b4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b4e:	f003 0302 	and.w	r3, r3, #2
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1ed      	bne.n	8002b32 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b56:	7ffb      	ldrb	r3, [r7, #31]
 8002b58:	2b01      	cmp	r3, #1
 8002b5a:	d105      	bne.n	8002b68 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b5c:	4b7a      	ldr	r3, [pc, #488]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b60:	4a79      	ldr	r2, [pc, #484]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002b62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b66:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	f000 80fe 	beq.w	8002d6e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	f040 80d0 	bne.w	8002d1c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002b7c:	4b72      	ldr	r3, [pc, #456]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f003 0203 	and.w	r2, r3, #3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d130      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d127      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bac:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	d11f      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002bbc:	2a07      	cmp	r2, #7
 8002bbe:	bf14      	ite	ne
 8002bc0:	2201      	movne	r2, #1
 8002bc2:	2200      	moveq	r2, #0
 8002bc4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d113      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bca:	697b      	ldr	r3, [r7, #20]
 8002bcc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd4:	085b      	lsrs	r3, r3, #1
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bda:	429a      	cmp	r2, r3
 8002bdc:	d109      	bne.n	8002bf2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002be8:	085b      	lsrs	r3, r3, #1
 8002bea:	3b01      	subs	r3, #1
 8002bec:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d06e      	beq.n	8002cd0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bf2:	69bb      	ldr	r3, [r7, #24]
 8002bf4:	2b0c      	cmp	r3, #12
 8002bf6:	d069      	beq.n	8002ccc <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002bf8:	4b53      	ldr	r3, [pc, #332]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d105      	bne.n	8002c10 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c04:	4b50      	ldr	r3, [pc, #320]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c10:	2301      	movs	r3, #1
 8002c12:	e0ad      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c14:	4b4c      	ldr	r3, [pc, #304]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a4b      	ldr	r2, [pc, #300]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c1e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c20:	f7fe fed6 	bl	80019d0 <HAL_GetTick>
 8002c24:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c26:	e008      	b.n	8002c3a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c28:	f7fe fed2 	bl	80019d0 <HAL_GetTick>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	693b      	ldr	r3, [r7, #16]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d901      	bls.n	8002c3a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e09a      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c3a:	4b43      	ldr	r3, [pc, #268]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d1f0      	bne.n	8002c28 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c46:	4b40      	ldr	r3, [pc, #256]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c48:	68da      	ldr	r2, [r3, #12]
 8002c4a:	4b40      	ldr	r3, [pc, #256]	@ (8002d4c <HAL_RCC_OscConfig+0x784>)
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c52:	687a      	ldr	r2, [r7, #4]
 8002c54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c56:	3a01      	subs	r2, #1
 8002c58:	0112      	lsls	r2, r2, #4
 8002c5a:	4311      	orrs	r1, r2
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c60:	0212      	lsls	r2, r2, #8
 8002c62:	4311      	orrs	r1, r2
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002c68:	0852      	lsrs	r2, r2, #1
 8002c6a:	3a01      	subs	r2, #1
 8002c6c:	0552      	lsls	r2, r2, #21
 8002c6e:	4311      	orrs	r1, r2
 8002c70:	687a      	ldr	r2, [r7, #4]
 8002c72:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002c74:	0852      	lsrs	r2, r2, #1
 8002c76:	3a01      	subs	r2, #1
 8002c78:	0652      	lsls	r2, r2, #25
 8002c7a:	4311      	orrs	r1, r2
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002c80:	0912      	lsrs	r2, r2, #4
 8002c82:	0452      	lsls	r2, r2, #17
 8002c84:	430a      	orrs	r2, r1
 8002c86:	4930      	ldr	r1, [pc, #192]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002c8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a2d      	ldr	r2, [pc, #180]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c92:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c98:	4b2b      	ldr	r3, [pc, #172]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002c9e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ca2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002ca4:	f7fe fe94 	bl	80019d0 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cac:	f7fe fe90 	bl	80019d0 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e058      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cbe:	4b22      	ldr	r3, [pc, #136]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002cca:	e050      	b.n	8002d6e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e04f      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cd0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d148      	bne.n	8002d6e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002cdc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a19      	ldr	r2, [pc, #100]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002ce2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ce6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002ce8:	4b17      	ldr	r3, [pc, #92]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	4a16      	ldr	r2, [pc, #88]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002cee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cf2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002cf4:	f7fe fe6c 	bl	80019d0 <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cfc:	f7fe fe68 	bl	80019d0 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e030      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0f0      	beq.n	8002cfc <HAL_RCC_OscConfig+0x734>
 8002d1a:	e028      	b.n	8002d6e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	2b0c      	cmp	r3, #12
 8002d20:	d023      	beq.n	8002d6a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d22:	4b09      	ldr	r3, [pc, #36]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	4a08      	ldr	r2, [pc, #32]	@ (8002d48 <HAL_RCC_OscConfig+0x780>)
 8002d28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2e:	f7fe fe4f 	bl	80019d0 <HAL_GetTick>
 8002d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d34:	e00c      	b.n	8002d50 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d36:	f7fe fe4b 	bl	80019d0 <HAL_GetTick>
 8002d3a:	4602      	mov	r2, r0
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	2b02      	cmp	r3, #2
 8002d42:	d905      	bls.n	8002d50 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d44:	2303      	movs	r3, #3
 8002d46:	e013      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d50:	4b09      	ldr	r3, [pc, #36]	@ (8002d78 <HAL_RCC_OscConfig+0x7b0>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1ec      	bne.n	8002d36 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d5c:	4b06      	ldr	r3, [pc, #24]	@ (8002d78 <HAL_RCC_OscConfig+0x7b0>)
 8002d5e:	68da      	ldr	r2, [r3, #12]
 8002d60:	4905      	ldr	r1, [pc, #20]	@ (8002d78 <HAL_RCC_OscConfig+0x7b0>)
 8002d62:	4b06      	ldr	r3, [pc, #24]	@ (8002d7c <HAL_RCC_OscConfig+0x7b4>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	60cb      	str	r3, [r1, #12]
 8002d68:	e001      	b.n	8002d6e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e000      	b.n	8002d70 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002d6e:	2300      	movs	r3, #0
}
 8002d70:	4618      	mov	r0, r3
 8002d72:	3720      	adds	r7, #32
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}
 8002d78:	40021000 	.word	0x40021000
 8002d7c:	feeefffc 	.word	0xfeeefffc

08002d80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b084      	sub	sp, #16
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d101      	bne.n	8002d94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e0e7      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d94:	4b75      	ldr	r3, [pc, #468]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0307 	and.w	r3, r3, #7
 8002d9c:	683a      	ldr	r2, [r7, #0]
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d910      	bls.n	8002dc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002da2:	4b72      	ldr	r3, [pc, #456]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f023 0207 	bic.w	r2, r3, #7
 8002daa:	4970      	ldr	r1, [pc, #448]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002db2:	4b6e      	ldr	r3, [pc, #440]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0307 	and.w	r3, r3, #7
 8002dba:	683a      	ldr	r2, [r7, #0]
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d001      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e0cf      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d010      	beq.n	8002df2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	4b66      	ldr	r3, [pc, #408]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002dd6:	689b      	ldr	r3, [r3, #8]
 8002dd8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d908      	bls.n	8002df2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002de0:	4b63      	ldr	r3, [pc, #396]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	689b      	ldr	r3, [r3, #8]
 8002dec:	4960      	ldr	r1, [pc, #384]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002dee:	4313      	orrs	r3, r2
 8002df0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d04c      	beq.n	8002e98 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b03      	cmp	r3, #3
 8002e04:	d107      	bne.n	8002e16 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e06:	4b5a      	ldr	r3, [pc, #360]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d121      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e0a6      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	2b02      	cmp	r3, #2
 8002e1c:	d107      	bne.n	8002e2e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e1e:	4b54      	ldr	r3, [pc, #336]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d115      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e09a      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d107      	bne.n	8002e46 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e36:	4b4e      	ldr	r3, [pc, #312]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d109      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e08e      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e46:	4b4a      	ldr	r3, [pc, #296]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e52:	2301      	movs	r3, #1
 8002e54:	e086      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e56:	4b46      	ldr	r3, [pc, #280]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f023 0203 	bic.w	r2, r3, #3
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	4943      	ldr	r1, [pc, #268]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002e68:	f7fe fdb2 	bl	80019d0 <HAL_GetTick>
 8002e6c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e6e:	e00a      	b.n	8002e86 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e70:	f7fe fdae 	bl	80019d0 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d901      	bls.n	8002e86 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002e82:	2303      	movs	r3, #3
 8002e84:	e06e      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e86:	4b3a      	ldr	r3, [pc, #232]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	f003 020c 	and.w	r2, r3, #12
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	429a      	cmp	r2, r3
 8002e96:	d1eb      	bne.n	8002e70 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d010      	beq.n	8002ec6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	4b31      	ldr	r3, [pc, #196]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d208      	bcs.n	8002ec6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eb4:	4b2e      	ldr	r3, [pc, #184]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002eb6:	689b      	ldr	r3, [r3, #8]
 8002eb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	689b      	ldr	r3, [r3, #8]
 8002ec0:	492b      	ldr	r1, [pc, #172]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ec6:	4b29      	ldr	r3, [pc, #164]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0307 	and.w	r3, r3, #7
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d210      	bcs.n	8002ef6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed4:	4b25      	ldr	r3, [pc, #148]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f023 0207 	bic.w	r2, r3, #7
 8002edc:	4923      	ldr	r1, [pc, #140]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ee4:	4b21      	ldr	r3, [pc, #132]	@ (8002f6c <HAL_RCC_ClockConfig+0x1ec>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	683a      	ldr	r2, [r7, #0]
 8002eee:	429a      	cmp	r2, r3
 8002ef0:	d001      	beq.n	8002ef6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e036      	b.n	8002f64 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d008      	beq.n	8002f14 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f02:	4b1b      	ldr	r3, [pc, #108]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	4918      	ldr	r1, [pc, #96]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f003 0308 	and.w	r3, r3, #8
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d009      	beq.n	8002f34 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f20:	4b13      	ldr	r3, [pc, #76]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	691b      	ldr	r3, [r3, #16]
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	4910      	ldr	r1, [pc, #64]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002f30:	4313      	orrs	r3, r2
 8002f32:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f34:	f000 f824 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8002f70 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	091b      	lsrs	r3, r3, #4
 8002f40:	f003 030f 	and.w	r3, r3, #15
 8002f44:	490b      	ldr	r1, [pc, #44]	@ (8002f74 <HAL_RCC_ClockConfig+0x1f4>)
 8002f46:	5ccb      	ldrb	r3, [r1, r3]
 8002f48:	f003 031f 	and.w	r3, r3, #31
 8002f4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f50:	4a09      	ldr	r2, [pc, #36]	@ (8002f78 <HAL_RCC_ClockConfig+0x1f8>)
 8002f52:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f54:	4b09      	ldr	r3, [pc, #36]	@ (8002f7c <HAL_RCC_ClockConfig+0x1fc>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7fe fce9 	bl	8001930 <HAL_InitTick>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f62:	7afb      	ldrb	r3, [r7, #11]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40022000 	.word	0x40022000
 8002f70:	40021000 	.word	0x40021000
 8002f74:	08005ce0 	.word	0x08005ce0
 8002f78:	20000030 	.word	0x20000030
 8002f7c:	20000034 	.word	0x20000034

08002f80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b089      	sub	sp, #36	@ 0x24
 8002f84:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002f86:	2300      	movs	r3, #0
 8002f88:	61fb      	str	r3, [r7, #28]
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f8e:	4b3e      	ldr	r3, [pc, #248]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f003 030c 	and.w	r3, r3, #12
 8002f96:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002f98:	4b3b      	ldr	r3, [pc, #236]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8002f9a:	68db      	ldr	r3, [r3, #12]
 8002f9c:	f003 0303 	and.w	r3, r3, #3
 8002fa0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d005      	beq.n	8002fb4 <HAL_RCC_GetSysClockFreq+0x34>
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	2b0c      	cmp	r3, #12
 8002fac:	d121      	bne.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d11e      	bne.n	8002ff2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fb4:	4b34      	ldr	r3, [pc, #208]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d107      	bne.n	8002fd0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002fc0:	4b31      	ldr	r3, [pc, #196]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fc6:	0a1b      	lsrs	r3, r3, #8
 8002fc8:	f003 030f 	and.w	r3, r3, #15
 8002fcc:	61fb      	str	r3, [r7, #28]
 8002fce:	e005      	b.n	8002fdc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002fd0:	4b2d      	ldr	r3, [pc, #180]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	091b      	lsrs	r3, r3, #4
 8002fd6:	f003 030f 	and.w	r3, r3, #15
 8002fda:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002fdc:	4a2b      	ldr	r2, [pc, #172]	@ (800308c <HAL_RCC_GetSysClockFreq+0x10c>)
 8002fde:	69fb      	ldr	r3, [r7, #28]
 8002fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d10d      	bne.n	8003008 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002ff0:	e00a      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d102      	bne.n	8002ffe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002ff8:	4b25      	ldr	r3, [pc, #148]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x110>)
 8002ffa:	61bb      	str	r3, [r7, #24]
 8002ffc:	e004      	b.n	8003008 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	2b08      	cmp	r3, #8
 8003002:	d101      	bne.n	8003008 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003004:	4b23      	ldr	r3, [pc, #140]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x114>)
 8003006:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	2b0c      	cmp	r3, #12
 800300c:	d134      	bne.n	8003078 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800300e:	4b1e      	ldr	r3, [pc, #120]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	2b02      	cmp	r3, #2
 800301c:	d003      	beq.n	8003026 <HAL_RCC_GetSysClockFreq+0xa6>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	2b03      	cmp	r3, #3
 8003022:	d003      	beq.n	800302c <HAL_RCC_GetSysClockFreq+0xac>
 8003024:	e005      	b.n	8003032 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003026:	4b1a      	ldr	r3, [pc, #104]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x110>)
 8003028:	617b      	str	r3, [r7, #20]
      break;
 800302a:	e005      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800302c:	4b19      	ldr	r3, [pc, #100]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x114>)
 800302e:	617b      	str	r3, [r7, #20]
      break;
 8003030:	e002      	b.n	8003038 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	617b      	str	r3, [r7, #20]
      break;
 8003036:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003038:	4b13      	ldr	r3, [pc, #76]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	3301      	adds	r3, #1
 8003044:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003046:	4b10      	ldr	r3, [pc, #64]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	0a1b      	lsrs	r3, r3, #8
 800304c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003050:	697a      	ldr	r2, [r7, #20]
 8003052:	fb03 f202 	mul.w	r2, r3, r2
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	fbb2 f3f3 	udiv	r3, r2, r3
 800305c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800305e:	4b0a      	ldr	r3, [pc, #40]	@ (8003088 <HAL_RCC_GetSysClockFreq+0x108>)
 8003060:	68db      	ldr	r3, [r3, #12]
 8003062:	0e5b      	lsrs	r3, r3, #25
 8003064:	f003 0303 	and.w	r3, r3, #3
 8003068:	3301      	adds	r3, #1
 800306a:	005b      	lsls	r3, r3, #1
 800306c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	fbb2 f3f3 	udiv	r3, r2, r3
 8003076:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003078:	69bb      	ldr	r3, [r7, #24]
}
 800307a:	4618      	mov	r0, r3
 800307c:	3724      	adds	r7, #36	@ 0x24
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	40021000 	.word	0x40021000
 800308c:	08005cf8 	.word	0x08005cf8
 8003090:	00f42400 	.word	0x00f42400
 8003094:	007a1200 	.word	0x007a1200

08003098 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800309c:	4b03      	ldr	r3, [pc, #12]	@ (80030ac <HAL_RCC_GetHCLKFreq+0x14>)
 800309e:	681b      	ldr	r3, [r3, #0]
}
 80030a0:	4618      	mov	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	20000030 	.word	0x20000030

080030b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030b4:	f7ff fff0 	bl	8003098 <HAL_RCC_GetHCLKFreq>
 80030b8:	4602      	mov	r2, r0
 80030ba:	4b06      	ldr	r3, [pc, #24]	@ (80030d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	0a1b      	lsrs	r3, r3, #8
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	4904      	ldr	r1, [pc, #16]	@ (80030d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030c6:	5ccb      	ldrb	r3, [r1, r3]
 80030c8:	f003 031f 	and.w	r3, r3, #31
 80030cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	40021000 	.word	0x40021000
 80030d8:	08005cf0 	.word	0x08005cf0

080030dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80030e0:	f7ff ffda 	bl	8003098 <HAL_RCC_GetHCLKFreq>
 80030e4:	4602      	mov	r2, r0
 80030e6:	4b06      	ldr	r3, [pc, #24]	@ (8003100 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	0adb      	lsrs	r3, r3, #11
 80030ec:	f003 0307 	and.w	r3, r3, #7
 80030f0:	4904      	ldr	r1, [pc, #16]	@ (8003104 <HAL_RCC_GetPCLK2Freq+0x28>)
 80030f2:	5ccb      	ldrb	r3, [r1, r3]
 80030f4:	f003 031f 	and.w	r3, r3, #31
 80030f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40021000 	.word	0x40021000
 8003104:	08005cf0 	.word	0x08005cf0

08003108 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b086      	sub	sp, #24
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003110:	2300      	movs	r3, #0
 8003112:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003114:	4b2a      	ldr	r3, [pc, #168]	@ (80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003116:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800311c:	2b00      	cmp	r3, #0
 800311e:	d003      	beq.n	8003128 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003120:	f7ff f9ee 	bl	8002500 <HAL_PWREx_GetVoltageRange>
 8003124:	6178      	str	r0, [r7, #20]
 8003126:	e014      	b.n	8003152 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003128:	4b25      	ldr	r3, [pc, #148]	@ (80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800312a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800312c:	4a24      	ldr	r2, [pc, #144]	@ (80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800312e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003132:	6593      	str	r3, [r2, #88]	@ 0x58
 8003134:	4b22      	ldr	r3, [pc, #136]	@ (80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003136:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003138:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003140:	f7ff f9de 	bl	8002500 <HAL_PWREx_GetVoltageRange>
 8003144:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003146:	4b1e      	ldr	r3, [pc, #120]	@ (80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003148:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800314a:	4a1d      	ldr	r2, [pc, #116]	@ (80031c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800314c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003150:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003152:	697b      	ldr	r3, [r7, #20]
 8003154:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003158:	d10b      	bne.n	8003172 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2b80      	cmp	r3, #128	@ 0x80
 800315e:	d919      	bls.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2ba0      	cmp	r3, #160	@ 0xa0
 8003164:	d902      	bls.n	800316c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003166:	2302      	movs	r3, #2
 8003168:	613b      	str	r3, [r7, #16]
 800316a:	e013      	b.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800316c:	2301      	movs	r3, #1
 800316e:	613b      	str	r3, [r7, #16]
 8003170:	e010      	b.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b80      	cmp	r3, #128	@ 0x80
 8003176:	d902      	bls.n	800317e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003178:	2303      	movs	r3, #3
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	e00a      	b.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b80      	cmp	r3, #128	@ 0x80
 8003182:	d102      	bne.n	800318a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003184:	2302      	movs	r3, #2
 8003186:	613b      	str	r3, [r7, #16]
 8003188:	e004      	b.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	2b70      	cmp	r3, #112	@ 0x70
 800318e:	d101      	bne.n	8003194 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003190:	2301      	movs	r3, #1
 8003192:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003194:	4b0b      	ldr	r3, [pc, #44]	@ (80031c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f023 0207 	bic.w	r2, r3, #7
 800319c:	4909      	ldr	r1, [pc, #36]	@ (80031c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80031a4:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	693a      	ldr	r2, [r7, #16]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d001      	beq.n	80031b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e000      	b.n	80031b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80031b6:	2300      	movs	r3, #0
}
 80031b8:	4618      	mov	r0, r3
 80031ba:	3718      	adds	r7, #24
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40021000 	.word	0x40021000
 80031c4:	40022000 	.word	0x40022000

080031c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b086      	sub	sp, #24
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80031d0:	2300      	movs	r3, #0
 80031d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80031d4:	2300      	movs	r3, #0
 80031d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d041      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80031e8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031ec:	d02a      	beq.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80031ee:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80031f2:	d824      	bhi.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80031f4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031f8:	d008      	beq.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80031fa:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80031fe:	d81e      	bhi.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003200:	2b00      	cmp	r3, #0
 8003202:	d00a      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003204:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003208:	d010      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800320a:	e018      	b.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800320c:	4b86      	ldr	r3, [pc, #536]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800320e:	68db      	ldr	r3, [r3, #12]
 8003210:	4a85      	ldr	r2, [pc, #532]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003212:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003216:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003218:	e015      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3304      	adds	r3, #4
 800321e:	2100      	movs	r1, #0
 8003220:	4618      	mov	r0, r3
 8003222:	f000 fabb 	bl	800379c <RCCEx_PLLSAI1_Config>
 8003226:	4603      	mov	r3, r0
 8003228:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800322a:	e00c      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3320      	adds	r3, #32
 8003230:	2100      	movs	r1, #0
 8003232:	4618      	mov	r0, r3
 8003234:	f000 fba6 	bl	8003984 <RCCEx_PLLSAI2_Config>
 8003238:	4603      	mov	r3, r0
 800323a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800323c:	e003      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800323e:	2301      	movs	r3, #1
 8003240:	74fb      	strb	r3, [r7, #19]
      break;
 8003242:	e000      	b.n	8003246 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003244:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003246:	7cfb      	ldrb	r3, [r7, #19]
 8003248:	2b00      	cmp	r3, #0
 800324a:	d10b      	bne.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800324c:	4b76      	ldr	r3, [pc, #472]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800324e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003252:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800325a:	4973      	ldr	r1, [pc, #460]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003262:	e001      	b.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003264:	7cfb      	ldrb	r3, [r7, #19]
 8003266:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003270:	2b00      	cmp	r3, #0
 8003272:	d041      	beq.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003278:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800327c:	d02a      	beq.n	80032d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800327e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003282:	d824      	bhi.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003284:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003288:	d008      	beq.n	800329c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800328a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800328e:	d81e      	bhi.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003290:	2b00      	cmp	r3, #0
 8003292:	d00a      	beq.n	80032aa <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003294:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003298:	d010      	beq.n	80032bc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800329a:	e018      	b.n	80032ce <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800329c:	4b62      	ldr	r3, [pc, #392]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	4a61      	ldr	r2, [pc, #388]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032a6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032a8:	e015      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	3304      	adds	r3, #4
 80032ae:	2100      	movs	r1, #0
 80032b0:	4618      	mov	r0, r3
 80032b2:	f000 fa73 	bl	800379c <RCCEx_PLLSAI1_Config>
 80032b6:	4603      	mov	r3, r0
 80032b8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032ba:	e00c      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3320      	adds	r3, #32
 80032c0:	2100      	movs	r1, #0
 80032c2:	4618      	mov	r0, r3
 80032c4:	f000 fb5e 	bl	8003984 <RCCEx_PLLSAI2_Config>
 80032c8:	4603      	mov	r3, r0
 80032ca:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80032cc:	e003      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	74fb      	strb	r3, [r7, #19]
      break;
 80032d2:	e000      	b.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80032d4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032d6:	7cfb      	ldrb	r3, [r7, #19]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d10b      	bne.n	80032f4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032dc:	4b52      	ldr	r3, [pc, #328]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032e2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80032ea:	494f      	ldr	r1, [pc, #316]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ec:	4313      	orrs	r3, r2
 80032ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80032f2:	e001      	b.n	80032f8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032f4:	7cfb      	ldrb	r3, [r7, #19]
 80032f6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003300:	2b00      	cmp	r3, #0
 8003302:	f000 80a0 	beq.w	8003446 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003306:	2300      	movs	r3, #0
 8003308:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800330a:	4b47      	ldr	r3, [pc, #284]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800330c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800330e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003316:	2301      	movs	r3, #1
 8003318:	e000      	b.n	800331c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800331a:	2300      	movs	r3, #0
 800331c:	2b00      	cmp	r3, #0
 800331e:	d00d      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003320:	4b41      	ldr	r3, [pc, #260]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003324:	4a40      	ldr	r2, [pc, #256]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003326:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800332a:	6593      	str	r3, [r2, #88]	@ 0x58
 800332c:	4b3e      	ldr	r3, [pc, #248]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800332e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003330:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003338:	2301      	movs	r3, #1
 800333a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800333c:	4b3b      	ldr	r3, [pc, #236]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a3a      	ldr	r2, [pc, #232]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003346:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003348:	f7fe fb42 	bl	80019d0 <HAL_GetTick>
 800334c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800334e:	e009      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003350:	f7fe fb3e 	bl	80019d0 <HAL_GetTick>
 8003354:	4602      	mov	r2, r0
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	1ad3      	subs	r3, r2, r3
 800335a:	2b02      	cmp	r3, #2
 800335c:	d902      	bls.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800335e:	2303      	movs	r3, #3
 8003360:	74fb      	strb	r3, [r7, #19]
        break;
 8003362:	e005      	b.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003364:	4b31      	ldr	r3, [pc, #196]	@ (800342c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0ef      	beq.n	8003350 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003370:	7cfb      	ldrb	r3, [r7, #19]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d15c      	bne.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003376:	4b2c      	ldr	r3, [pc, #176]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003380:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d01f      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800338e:	697a      	ldr	r2, [r7, #20]
 8003390:	429a      	cmp	r2, r3
 8003392:	d019      	beq.n	80033c8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003394:	4b24      	ldr	r3, [pc, #144]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800339a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800339e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80033a0:	4b21      	ldr	r3, [pc, #132]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033a6:	4a20      	ldr	r2, [pc, #128]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80033ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80033b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033b6:	4a1c      	ldr	r2, [pc, #112]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80033bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80033c0:	4a19      	ldr	r2, [pc, #100]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	f003 0301 	and.w	r3, r3, #1
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d016      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033d2:	f7fe fafd 	bl	80019d0 <HAL_GetTick>
 80033d6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033d8:	e00b      	b.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033da:	f7fe faf9 	bl	80019d0 <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d902      	bls.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80033ec:	2303      	movs	r3, #3
 80033ee:	74fb      	strb	r3, [r7, #19]
            break;
 80033f0:	e006      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80033f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80033f8:	f003 0302 	and.w	r3, r3, #2
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d0ec      	beq.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003400:	7cfb      	ldrb	r3, [r7, #19]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d10c      	bne.n	8003420 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003406:	4b08      	ldr	r3, [pc, #32]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003408:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800340c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003416:	4904      	ldr	r1, [pc, #16]	@ (8003428 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003418:	4313      	orrs	r3, r2
 800341a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800341e:	e009      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003420:	7cfb      	ldrb	r3, [r7, #19]
 8003422:	74bb      	strb	r3, [r7, #18]
 8003424:	e006      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003426:	bf00      	nop
 8003428:	40021000 	.word	0x40021000
 800342c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003430:	7cfb      	ldrb	r3, [r7, #19]
 8003432:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003434:	7c7b      	ldrb	r3, [r7, #17]
 8003436:	2b01      	cmp	r3, #1
 8003438:	d105      	bne.n	8003446 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343a:	4b9e      	ldr	r3, [pc, #632]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800343c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800343e:	4a9d      	ldr	r2, [pc, #628]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003440:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003444:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0301 	and.w	r3, r3, #1
 800344e:	2b00      	cmp	r3, #0
 8003450:	d00a      	beq.n	8003468 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003452:	4b98      	ldr	r3, [pc, #608]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003454:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003458:	f023 0203 	bic.w	r2, r3, #3
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003460:	4994      	ldr	r1, [pc, #592]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003462:	4313      	orrs	r3, r2
 8003464:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0302 	and.w	r3, r3, #2
 8003470:	2b00      	cmp	r3, #0
 8003472:	d00a      	beq.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003474:	4b8f      	ldr	r3, [pc, #572]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003476:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800347a:	f023 020c 	bic.w	r2, r3, #12
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003482:	498c      	ldr	r1, [pc, #560]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003484:	4313      	orrs	r3, r2
 8003486:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0304 	and.w	r3, r3, #4
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00a      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003496:	4b87      	ldr	r3, [pc, #540]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003498:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800349c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a4:	4983      	ldr	r1, [pc, #524]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0308 	and.w	r3, r3, #8
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d00a      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034b8:	4b7e      	ldr	r3, [pc, #504]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034be:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034c6:	497b      	ldr	r1, [pc, #492]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0310 	and.w	r3, r3, #16
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d00a      	beq.n	80034f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80034da:	4b76      	ldr	r3, [pc, #472]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034e8:	4972      	ldr	r1, [pc, #456]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0320 	and.w	r3, r3, #32
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00a      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80034fc:	4b6d      	ldr	r3, [pc, #436]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003502:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800350a:	496a      	ldr	r1, [pc, #424]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800350c:	4313      	orrs	r3, r2
 800350e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800351a:	2b00      	cmp	r3, #0
 800351c:	d00a      	beq.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800351e:	4b65      	ldr	r3, [pc, #404]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003520:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003524:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800352c:	4961      	ldr	r1, [pc, #388]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800352e:	4313      	orrs	r3, r2
 8003530:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003540:	4b5c      	ldr	r3, [pc, #368]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003546:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800354e:	4959      	ldr	r1, [pc, #356]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003550:	4313      	orrs	r3, r2
 8003552:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00a      	beq.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003562:	4b54      	ldr	r3, [pc, #336]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003568:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003570:	4950      	ldr	r1, [pc, #320]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003572:	4313      	orrs	r3, r2
 8003574:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003580:	2b00      	cmp	r3, #0
 8003582:	d00a      	beq.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003584:	4b4b      	ldr	r3, [pc, #300]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003592:	4948      	ldr	r1, [pc, #288]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d00a      	beq.n	80035bc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035a6:	4b43      	ldr	r3, [pc, #268]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035b4:	493f      	ldr	r1, [pc, #252]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d028      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035c8:	4b3a      	ldr	r3, [pc, #232]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035d6:	4937      	ldr	r1, [pc, #220]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035d8:	4313      	orrs	r3, r2
 80035da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035e2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035e6:	d106      	bne.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035e8:	4b32      	ldr	r3, [pc, #200]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	4a31      	ldr	r2, [pc, #196]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035f2:	60d3      	str	r3, [r2, #12]
 80035f4:	e011      	b.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80035fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035fe:	d10c      	bne.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	3304      	adds	r3, #4
 8003604:	2101      	movs	r1, #1
 8003606:	4618      	mov	r0, r3
 8003608:	f000 f8c8 	bl	800379c <RCCEx_PLLSAI1_Config>
 800360c:	4603      	mov	r3, r0
 800360e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003610:	7cfb      	ldrb	r3, [r7, #19]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d001      	beq.n	800361a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003616:	7cfb      	ldrb	r3, [r7, #19]
 8003618:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d028      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003626:	4b23      	ldr	r3, [pc, #140]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003628:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800362c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003634:	491f      	ldr	r1, [pc, #124]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003636:	4313      	orrs	r3, r2
 8003638:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003640:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003644:	d106      	bne.n	8003654 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003646:	4b1b      	ldr	r3, [pc, #108]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003648:	68db      	ldr	r3, [r3, #12]
 800364a:	4a1a      	ldr	r2, [pc, #104]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800364c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003650:	60d3      	str	r3, [r2, #12]
 8003652:	e011      	b.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003658:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800365c:	d10c      	bne.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	3304      	adds	r3, #4
 8003662:	2101      	movs	r1, #1
 8003664:	4618      	mov	r0, r3
 8003666:	f000 f899 	bl	800379c <RCCEx_PLLSAI1_Config>
 800366a:	4603      	mov	r3, r0
 800366c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800366e:	7cfb      	ldrb	r3, [r7, #19]
 8003670:	2b00      	cmp	r3, #0
 8003672:	d001      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003674:	7cfb      	ldrb	r3, [r7, #19]
 8003676:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003680:	2b00      	cmp	r3, #0
 8003682:	d02b      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003684:	4b0b      	ldr	r3, [pc, #44]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800368a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003692:	4908      	ldr	r1, [pc, #32]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800369e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036a2:	d109      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036a4:	4b03      	ldr	r3, [pc, #12]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	4a02      	ldr	r2, [pc, #8]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ae:	60d3      	str	r3, [r2, #12]
 80036b0:	e014      	b.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x514>
 80036b2:	bf00      	nop
 80036b4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036bc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036c0:	d10c      	bne.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3304      	adds	r3, #4
 80036c6:	2101      	movs	r1, #1
 80036c8:	4618      	mov	r0, r3
 80036ca:	f000 f867 	bl	800379c <RCCEx_PLLSAI1_Config>
 80036ce:	4603      	mov	r3, r0
 80036d0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80036d2:	7cfb      	ldrb	r3, [r7, #19]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d001      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80036d8:	7cfb      	ldrb	r3, [r7, #19]
 80036da:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d02f      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80036e8:	4b2b      	ldr	r3, [pc, #172]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ee:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80036f6:	4928      	ldr	r1, [pc, #160]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003702:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003706:	d10d      	bne.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	3304      	adds	r3, #4
 800370c:	2102      	movs	r1, #2
 800370e:	4618      	mov	r0, r3
 8003710:	f000 f844 	bl	800379c <RCCEx_PLLSAI1_Config>
 8003714:	4603      	mov	r3, r0
 8003716:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003718:	7cfb      	ldrb	r3, [r7, #19]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d014      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800371e:	7cfb      	ldrb	r3, [r7, #19]
 8003720:	74bb      	strb	r3, [r7, #18]
 8003722:	e011      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003728:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800372c:	d10c      	bne.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	3320      	adds	r3, #32
 8003732:	2102      	movs	r1, #2
 8003734:	4618      	mov	r0, r3
 8003736:	f000 f925 	bl	8003984 <RCCEx_PLLSAI2_Config>
 800373a:	4603      	mov	r3, r0
 800373c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800373e:	7cfb      	ldrb	r3, [r7, #19]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d001      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003744:	7cfb      	ldrb	r3, [r7, #19]
 8003746:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00a      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003754:	4b10      	ldr	r3, [pc, #64]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003756:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800375a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003762:	490d      	ldr	r1, [pc, #52]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003764:	4313      	orrs	r3, r2
 8003766:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d00b      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003776:	4b08      	ldr	r3, [pc, #32]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003778:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003786:	4904      	ldr	r1, [pc, #16]	@ (8003798 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003788:	4313      	orrs	r3, r2
 800378a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800378e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003790:	4618      	mov	r0, r3
 8003792:	3718      	adds	r7, #24
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	40021000 	.word	0x40021000

0800379c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80037aa:	4b75      	ldr	r3, [pc, #468]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	f003 0303 	and.w	r3, r3, #3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d018      	beq.n	80037e8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80037b6:	4b72      	ldr	r3, [pc, #456]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037b8:	68db      	ldr	r3, [r3, #12]
 80037ba:	f003 0203 	and.w	r2, r3, #3
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d10d      	bne.n	80037e2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
       ||
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d009      	beq.n	80037e2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80037ce:	4b6c      	ldr	r3, [pc, #432]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037d0:	68db      	ldr	r3, [r3, #12]
 80037d2:	091b      	lsrs	r3, r3, #4
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	1c5a      	adds	r2, r3, #1
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	685b      	ldr	r3, [r3, #4]
       ||
 80037de:	429a      	cmp	r2, r3
 80037e0:	d047      	beq.n	8003872 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80037e2:	2301      	movs	r3, #1
 80037e4:	73fb      	strb	r3, [r7, #15]
 80037e6:	e044      	b.n	8003872 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d018      	beq.n	8003822 <RCCEx_PLLSAI1_Config+0x86>
 80037f0:	2b03      	cmp	r3, #3
 80037f2:	d825      	bhi.n	8003840 <RCCEx_PLLSAI1_Config+0xa4>
 80037f4:	2b01      	cmp	r3, #1
 80037f6:	d002      	beq.n	80037fe <RCCEx_PLLSAI1_Config+0x62>
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d009      	beq.n	8003810 <RCCEx_PLLSAI1_Config+0x74>
 80037fc:	e020      	b.n	8003840 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037fe:	4b60      	ldr	r3, [pc, #384]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d11d      	bne.n	8003846 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800380e:	e01a      	b.n	8003846 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003810:	4b5b      	ldr	r3, [pc, #364]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003818:	2b00      	cmp	r3, #0
 800381a:	d116      	bne.n	800384a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003820:	e013      	b.n	800384a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003822:	4b57      	ldr	r3, [pc, #348]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d10f      	bne.n	800384e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800382e:	4b54      	ldr	r3, [pc, #336]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003836:	2b00      	cmp	r3, #0
 8003838:	d109      	bne.n	800384e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800383e:	e006      	b.n	800384e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	73fb      	strb	r3, [r7, #15]
      break;
 8003844:	e004      	b.n	8003850 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003846:	bf00      	nop
 8003848:	e002      	b.n	8003850 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800384a:	bf00      	nop
 800384c:	e000      	b.n	8003850 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800384e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10d      	bne.n	8003872 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003856:	4b4a      	ldr	r3, [pc, #296]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6819      	ldr	r1, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	3b01      	subs	r3, #1
 8003868:	011b      	lsls	r3, r3, #4
 800386a:	430b      	orrs	r3, r1
 800386c:	4944      	ldr	r1, [pc, #272]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 800386e:	4313      	orrs	r3, r2
 8003870:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003872:	7bfb      	ldrb	r3, [r7, #15]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d17d      	bne.n	8003974 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003878:	4b41      	ldr	r3, [pc, #260]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4a40      	ldr	r2, [pc, #256]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 800387e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003882:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003884:	f7fe f8a4 	bl	80019d0 <HAL_GetTick>
 8003888:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800388a:	e009      	b.n	80038a0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800388c:	f7fe f8a0 	bl	80019d0 <HAL_GetTick>
 8003890:	4602      	mov	r2, r0
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	2b02      	cmp	r3, #2
 8003898:	d902      	bls.n	80038a0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800389a:	2303      	movs	r3, #3
 800389c:	73fb      	strb	r3, [r7, #15]
        break;
 800389e:	e005      	b.n	80038ac <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80038a0:	4b37      	ldr	r3, [pc, #220]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d1ef      	bne.n	800388c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80038ac:	7bfb      	ldrb	r3, [r7, #15]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d160      	bne.n	8003974 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d111      	bne.n	80038dc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038b8:	4b31      	ldr	r3, [pc, #196]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ba:	691b      	ldr	r3, [r3, #16]
 80038bc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80038c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038c4:	687a      	ldr	r2, [r7, #4]
 80038c6:	6892      	ldr	r2, [r2, #8]
 80038c8:	0211      	lsls	r1, r2, #8
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	68d2      	ldr	r2, [r2, #12]
 80038ce:	0912      	lsrs	r2, r2, #4
 80038d0:	0452      	lsls	r2, r2, #17
 80038d2:	430a      	orrs	r2, r1
 80038d4:	492a      	ldr	r1, [pc, #168]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	610b      	str	r3, [r1, #16]
 80038da:	e027      	b.n	800392c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d112      	bne.n	8003908 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80038e2:	4b27      	ldr	r3, [pc, #156]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80038ea:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038ee:	687a      	ldr	r2, [r7, #4]
 80038f0:	6892      	ldr	r2, [r2, #8]
 80038f2:	0211      	lsls	r1, r2, #8
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6912      	ldr	r2, [r2, #16]
 80038f8:	0852      	lsrs	r2, r2, #1
 80038fa:	3a01      	subs	r2, #1
 80038fc:	0552      	lsls	r2, r2, #21
 80038fe:	430a      	orrs	r2, r1
 8003900:	491f      	ldr	r1, [pc, #124]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003902:	4313      	orrs	r3, r2
 8003904:	610b      	str	r3, [r1, #16]
 8003906:	e011      	b.n	800392c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003908:	4b1d      	ldr	r3, [pc, #116]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 800390a:	691b      	ldr	r3, [r3, #16]
 800390c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003910:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6892      	ldr	r2, [r2, #8]
 8003918:	0211      	lsls	r1, r2, #8
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	6952      	ldr	r2, [r2, #20]
 800391e:	0852      	lsrs	r2, r2, #1
 8003920:	3a01      	subs	r2, #1
 8003922:	0652      	lsls	r2, r2, #25
 8003924:	430a      	orrs	r2, r1
 8003926:	4916      	ldr	r1, [pc, #88]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003928:	4313      	orrs	r3, r2
 800392a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800392c:	4b14      	ldr	r3, [pc, #80]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4a13      	ldr	r2, [pc, #76]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003932:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003936:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003938:	f7fe f84a 	bl	80019d0 <HAL_GetTick>
 800393c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800393e:	e009      	b.n	8003954 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003940:	f7fe f846 	bl	80019d0 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	68bb      	ldr	r3, [r7, #8]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b02      	cmp	r3, #2
 800394c:	d902      	bls.n	8003954 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	73fb      	strb	r3, [r7, #15]
          break;
 8003952:	e005      	b.n	8003960 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003954:	4b0a      	ldr	r3, [pc, #40]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d0ef      	beq.n	8003940 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003960:	7bfb      	ldrb	r3, [r7, #15]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d106      	bne.n	8003974 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003966:	4b06      	ldr	r3, [pc, #24]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	699b      	ldr	r3, [r3, #24]
 800396e:	4904      	ldr	r1, [pc, #16]	@ (8003980 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003970:	4313      	orrs	r3, r2
 8003972:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003974:	7bfb      	ldrb	r3, [r7, #15]
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	40021000 	.word	0x40021000

08003984 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b084      	sub	sp, #16
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
 800398c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003992:	4b6a      	ldr	r3, [pc, #424]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	f003 0303 	and.w	r3, r3, #3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d018      	beq.n	80039d0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800399e:	4b67      	ldr	r3, [pc, #412]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	f003 0203 	and.w	r2, r3, #3
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d10d      	bne.n	80039ca <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
       ||
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d009      	beq.n	80039ca <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80039b6:	4b61      	ldr	r3, [pc, #388]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	091b      	lsrs	r3, r3, #4
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	1c5a      	adds	r2, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
       ||
 80039c6:	429a      	cmp	r2, r3
 80039c8:	d047      	beq.n	8003a5a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	73fb      	strb	r3, [r7, #15]
 80039ce:	e044      	b.n	8003a5a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2b03      	cmp	r3, #3
 80039d6:	d018      	beq.n	8003a0a <RCCEx_PLLSAI2_Config+0x86>
 80039d8:	2b03      	cmp	r3, #3
 80039da:	d825      	bhi.n	8003a28 <RCCEx_PLLSAI2_Config+0xa4>
 80039dc:	2b01      	cmp	r3, #1
 80039de:	d002      	beq.n	80039e6 <RCCEx_PLLSAI2_Config+0x62>
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d009      	beq.n	80039f8 <RCCEx_PLLSAI2_Config+0x74>
 80039e4:	e020      	b.n	8003a28 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80039e6:	4b55      	ldr	r3, [pc, #340]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d11d      	bne.n	8003a2e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80039f6:	e01a      	b.n	8003a2e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80039f8:	4b50      	ldr	r3, [pc, #320]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d116      	bne.n	8003a32 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003a04:	2301      	movs	r3, #1
 8003a06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a08:	e013      	b.n	8003a32 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003a0a:	4b4c      	ldr	r3, [pc, #304]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10f      	bne.n	8003a36 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003a16:	4b49      	ldr	r3, [pc, #292]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d109      	bne.n	8003a36 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003a26:	e006      	b.n	8003a36 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003a2c:	e004      	b.n	8003a38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a2e:	bf00      	nop
 8003a30:	e002      	b.n	8003a38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a32:	bf00      	nop
 8003a34:	e000      	b.n	8003a38 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003a36:	bf00      	nop
    }

    if(status == HAL_OK)
 8003a38:	7bfb      	ldrb	r3, [r7, #15]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d10d      	bne.n	8003a5a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003a3e:	4b3f      	ldr	r3, [pc, #252]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6819      	ldr	r1, [r3, #0]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	011b      	lsls	r3, r3, #4
 8003a52:	430b      	orrs	r3, r1
 8003a54:	4939      	ldr	r1, [pc, #228]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a56:	4313      	orrs	r3, r2
 8003a58:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003a5a:	7bfb      	ldrb	r3, [r7, #15]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d167      	bne.n	8003b30 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003a60:	4b36      	ldr	r3, [pc, #216]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a35      	ldr	r2, [pc, #212]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a6c:	f7fd ffb0 	bl	80019d0 <HAL_GetTick>
 8003a70:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a72:	e009      	b.n	8003a88 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a74:	f7fd ffac 	bl	80019d0 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d902      	bls.n	8003a88 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	73fb      	strb	r3, [r7, #15]
        break;
 8003a86:	e005      	b.n	8003a94 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003a88:	4b2c      	ldr	r3, [pc, #176]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1ef      	bne.n	8003a74 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003a94:	7bfb      	ldrb	r3, [r7, #15]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d14a      	bne.n	8003b30 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003a9a:	683b      	ldr	r3, [r7, #0]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d111      	bne.n	8003ac4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003aa0:	4b26      	ldr	r3, [pc, #152]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa2:	695b      	ldr	r3, [r3, #20]
 8003aa4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003aa8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6892      	ldr	r2, [r2, #8]
 8003ab0:	0211      	lsls	r1, r2, #8
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	68d2      	ldr	r2, [r2, #12]
 8003ab6:	0912      	lsrs	r2, r2, #4
 8003ab8:	0452      	lsls	r2, r2, #17
 8003aba:	430a      	orrs	r2, r1
 8003abc:	491f      	ldr	r1, [pc, #124]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	614b      	str	r3, [r1, #20]
 8003ac2:	e011      	b.n	8003ae8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003acc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ad0:	687a      	ldr	r2, [r7, #4]
 8003ad2:	6892      	ldr	r2, [r2, #8]
 8003ad4:	0211      	lsls	r1, r2, #8
 8003ad6:	687a      	ldr	r2, [r7, #4]
 8003ad8:	6912      	ldr	r2, [r2, #16]
 8003ada:	0852      	lsrs	r2, r2, #1
 8003adc:	3a01      	subs	r2, #1
 8003ade:	0652      	lsls	r2, r2, #25
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	4916      	ldr	r1, [pc, #88]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003ae8:	4b14      	ldr	r3, [pc, #80]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a13      	ldr	r2, [pc, #76]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003af2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003af4:	f7fd ff6c 	bl	80019d0 <HAL_GetTick>
 8003af8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003afa:	e009      	b.n	8003b10 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003afc:	f7fd ff68 	bl	80019d0 <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	2b02      	cmp	r3, #2
 8003b08:	d902      	bls.n	8003b10 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003b0a:	2303      	movs	r3, #3
 8003b0c:	73fb      	strb	r3, [r7, #15]
          break;
 8003b0e:	e005      	b.n	8003b1c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b10:	4b0a      	ldr	r3, [pc, #40]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d0ef      	beq.n	8003afc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003b1c:	7bfb      	ldrb	r3, [r7, #15]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003b22:	4b06      	ldr	r3, [pc, #24]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b24:	695a      	ldr	r2, [r3, #20]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	4904      	ldr	r1, [pc, #16]	@ (8003b3c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003b30:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b32:	4618      	mov	r0, r3
 8003b34:	3710      	adds	r7, #16
 8003b36:	46bd      	mov	sp, r7
 8003b38:	bd80      	pop	{r7, pc}
 8003b3a:	bf00      	nop
 8003b3c:	40021000 	.word	0x40021000

08003b40 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d101      	bne.n	8003b52 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e049      	b.n	8003be6 <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d106      	bne.n	8003b6c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f7fd fd76 	bl	8001658 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	3304      	adds	r3, #4
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f000 fb90 	bl	80042a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2201      	movs	r2, #1
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2201      	movs	r2, #1
 8003bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003be4:	2300      	movs	r3, #0
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
	...

08003bf0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d104      	bne.n	8003c0e <HAL_TIM_IC_Start_IT+0x1e>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	e023      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x66>
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	2b04      	cmp	r3, #4
 8003c12:	d104      	bne.n	8003c1e <HAL_TIM_IC_Start_IT+0x2e>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003c1a:	b2db      	uxtb	r3, r3
 8003c1c:	e01b      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x66>
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	2b08      	cmp	r3, #8
 8003c22:	d104      	bne.n	8003c2e <HAL_TIM_IC_Start_IT+0x3e>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c2a:	b2db      	uxtb	r3, r3
 8003c2c:	e013      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x66>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b0c      	cmp	r3, #12
 8003c32:	d104      	bne.n	8003c3e <HAL_TIM_IC_Start_IT+0x4e>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	e00b      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x66>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b10      	cmp	r3, #16
 8003c42:	d104      	bne.n	8003c4e <HAL_TIM_IC_Start_IT+0x5e>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	e003      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x66>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d104      	bne.n	8003c68 <HAL_TIM_IC_Start_IT+0x78>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	e013      	b.n	8003c90 <HAL_TIM_IC_Start_IT+0xa0>
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	2b04      	cmp	r3, #4
 8003c6c:	d104      	bne.n	8003c78 <HAL_TIM_IC_Start_IT+0x88>
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e00b      	b.n	8003c90 <HAL_TIM_IC_Start_IT+0xa0>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	2b08      	cmp	r3, #8
 8003c7c:	d104      	bne.n	8003c88 <HAL_TIM_IC_Start_IT+0x98>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	e003      	b.n	8003c90 <HAL_TIM_IC_Start_IT+0xa0>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003c92:	7bbb      	ldrb	r3, [r7, #14]
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d102      	bne.n	8003c9e <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003c98:	7b7b      	ldrb	r3, [r7, #13]
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d001      	beq.n	8003ca2 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e0dd      	b.n	8003e5e <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d104      	bne.n	8003cb2 <HAL_TIM_IC_Start_IT+0xc2>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2202      	movs	r2, #2
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003cb0:	e023      	b.n	8003cfa <HAL_TIM_IC_Start_IT+0x10a>
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d104      	bne.n	8003cc2 <HAL_TIM_IC_Start_IT+0xd2>
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2202      	movs	r2, #2
 8003cbc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003cc0:	e01b      	b.n	8003cfa <HAL_TIM_IC_Start_IT+0x10a>
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d104      	bne.n	8003cd2 <HAL_TIM_IC_Start_IT+0xe2>
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2202      	movs	r2, #2
 8003ccc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003cd0:	e013      	b.n	8003cfa <HAL_TIM_IC_Start_IT+0x10a>
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	2b0c      	cmp	r3, #12
 8003cd6:	d104      	bne.n	8003ce2 <HAL_TIM_IC_Start_IT+0xf2>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2202      	movs	r2, #2
 8003cdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ce0:	e00b      	b.n	8003cfa <HAL_TIM_IC_Start_IT+0x10a>
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	2b10      	cmp	r3, #16
 8003ce6:	d104      	bne.n	8003cf2 <HAL_TIM_IC_Start_IT+0x102>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	2202      	movs	r2, #2
 8003cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003cf0:	e003      	b.n	8003cfa <HAL_TIM_IC_Start_IT+0x10a>
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d104      	bne.n	8003d0a <HAL_TIM_IC_Start_IT+0x11a>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d08:	e013      	b.n	8003d32 <HAL_TIM_IC_Start_IT+0x142>
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d104      	bne.n	8003d1a <HAL_TIM_IC_Start_IT+0x12a>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2202      	movs	r2, #2
 8003d14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d18:	e00b      	b.n	8003d32 <HAL_TIM_IC_Start_IT+0x142>
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	2b08      	cmp	r3, #8
 8003d1e:	d104      	bne.n	8003d2a <HAL_TIM_IC_Start_IT+0x13a>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003d28:	e003      	b.n	8003d32 <HAL_TIM_IC_Start_IT+0x142>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2202      	movs	r2, #2
 8003d2e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8003d32:	683b      	ldr	r3, [r7, #0]
 8003d34:	2b0c      	cmp	r3, #12
 8003d36:	d841      	bhi.n	8003dbc <HAL_TIM_IC_Start_IT+0x1cc>
 8003d38:	a201      	add	r2, pc, #4	@ (adr r2, 8003d40 <HAL_TIM_IC_Start_IT+0x150>)
 8003d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d3e:	bf00      	nop
 8003d40:	08003d75 	.word	0x08003d75
 8003d44:	08003dbd 	.word	0x08003dbd
 8003d48:	08003dbd 	.word	0x08003dbd
 8003d4c:	08003dbd 	.word	0x08003dbd
 8003d50:	08003d87 	.word	0x08003d87
 8003d54:	08003dbd 	.word	0x08003dbd
 8003d58:	08003dbd 	.word	0x08003dbd
 8003d5c:	08003dbd 	.word	0x08003dbd
 8003d60:	08003d99 	.word	0x08003d99
 8003d64:	08003dbd 	.word	0x08003dbd
 8003d68:	08003dbd 	.word	0x08003dbd
 8003d6c:	08003dbd 	.word	0x08003dbd
 8003d70:	08003dab 	.word	0x08003dab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0202 	orr.w	r2, r2, #2
 8003d82:	60da      	str	r2, [r3, #12]
      break;
 8003d84:	e01d      	b.n	8003dc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68da      	ldr	r2, [r3, #12]
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f042 0204 	orr.w	r2, r2, #4
 8003d94:	60da      	str	r2, [r3, #12]
      break;
 8003d96:	e014      	b.n	8003dc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	68da      	ldr	r2, [r3, #12]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f042 0208 	orr.w	r2, r2, #8
 8003da6:	60da      	str	r2, [r3, #12]
      break;
 8003da8:	e00b      	b.n	8003dc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	68da      	ldr	r2, [r3, #12]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f042 0210 	orr.w	r2, r2, #16
 8003db8:	60da      	str	r2, [r3, #12]
      break;
 8003dba:	e002      	b.n	8003dc2 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003dc0:	bf00      	nop
  }

  if (status == HAL_OK)
 8003dc2:	7bfb      	ldrb	r3, [r7, #15]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d149      	bne.n	8003e5c <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	6839      	ldr	r1, [r7, #0]
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f000 fc31 	bl	8004638 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a23      	ldr	r2, [pc, #140]	@ (8003e68 <HAL_TIM_IC_Start_IT+0x278>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d01d      	beq.n	8003e1c <HAL_TIM_IC_Start_IT+0x22c>
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003de8:	d018      	beq.n	8003e1c <HAL_TIM_IC_Start_IT+0x22c>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a1f      	ldr	r2, [pc, #124]	@ (8003e6c <HAL_TIM_IC_Start_IT+0x27c>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d013      	beq.n	8003e1c <HAL_TIM_IC_Start_IT+0x22c>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a1d      	ldr	r2, [pc, #116]	@ (8003e70 <HAL_TIM_IC_Start_IT+0x280>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00e      	beq.n	8003e1c <HAL_TIM_IC_Start_IT+0x22c>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a1c      	ldr	r2, [pc, #112]	@ (8003e74 <HAL_TIM_IC_Start_IT+0x284>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d009      	beq.n	8003e1c <HAL_TIM_IC_Start_IT+0x22c>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a1a      	ldr	r2, [pc, #104]	@ (8003e78 <HAL_TIM_IC_Start_IT+0x288>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d004      	beq.n	8003e1c <HAL_TIM_IC_Start_IT+0x22c>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a19      	ldr	r2, [pc, #100]	@ (8003e7c <HAL_TIM_IC_Start_IT+0x28c>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d115      	bne.n	8003e48 <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	689a      	ldr	r2, [r3, #8]
 8003e22:	4b17      	ldr	r3, [pc, #92]	@ (8003e80 <HAL_TIM_IC_Start_IT+0x290>)
 8003e24:	4013      	ands	r3, r2
 8003e26:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	2b06      	cmp	r3, #6
 8003e2c:	d015      	beq.n	8003e5a <HAL_TIM_IC_Start_IT+0x26a>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e34:	d011      	beq.n	8003e5a <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f042 0201 	orr.w	r2, r2, #1
 8003e44:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e46:	e008      	b.n	8003e5a <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f042 0201 	orr.w	r2, r2, #1
 8003e56:	601a      	str	r2, [r3, #0]
 8003e58:	e000      	b.n	8003e5c <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e5a:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	3710      	adds	r7, #16
 8003e62:	46bd      	mov	sp, r7
 8003e64:	bd80      	pop	{r7, pc}
 8003e66:	bf00      	nop
 8003e68:	40012c00 	.word	0x40012c00
 8003e6c:	40000400 	.word	0x40000400
 8003e70:	40000800 	.word	0x40000800
 8003e74:	40000c00 	.word	0x40000c00
 8003e78:	40013400 	.word	0x40013400
 8003e7c:	40014000 	.word	0x40014000
 8003e80:	00010007 	.word	0x00010007

08003e84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d020      	beq.n	8003ee8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d01b      	beq.n	8003ee8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f06f 0202 	mvn.w	r2, #2
 8003eb8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	f003 0303 	and.w	r3, r3, #3
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d003      	beq.n	8003ed6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7fc ff5a 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8003ed4:	e005      	b.n	8003ee2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 f9c6 	bl	8004268 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	f000 f9cd 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	f003 0304 	and.w	r3, r3, #4
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d020      	beq.n	8003f34 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d01b      	beq.n	8003f34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f06f 0204 	mvn.w	r2, #4
 8003f04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2202      	movs	r2, #2
 8003f0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	699b      	ldr	r3, [r3, #24]
 8003f12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d003      	beq.n	8003f22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7fc ff34 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8003f20:	e005      	b.n	8003f2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f000 f9a0 	bl	8004268 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f9a7 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2200      	movs	r2, #0
 8003f32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d020      	beq.n	8003f80 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d01b      	beq.n	8003f80 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f06f 0208 	mvn.w	r2, #8
 8003f50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2204      	movs	r2, #4
 8003f56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	69db      	ldr	r3, [r3, #28]
 8003f5e:	f003 0303 	and.w	r3, r3, #3
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f66:	6878      	ldr	r0, [r7, #4]
 8003f68:	f7fc ff0e 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8003f6c:	e005      	b.n	8003f7a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f000 f97a 	bl	8004268 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f000 f981 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003f80:	68bb      	ldr	r3, [r7, #8]
 8003f82:	f003 0310 	and.w	r3, r3, #16
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d020      	beq.n	8003fcc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d01b      	beq.n	8003fcc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f06f 0210 	mvn.w	r2, #16
 8003f9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2208      	movs	r2, #8
 8003fa2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	69db      	ldr	r3, [r3, #28]
 8003faa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fb2:	6878      	ldr	r0, [r7, #4]
 8003fb4:	f7fc fee8 	bl	8000d88 <HAL_TIM_IC_CaptureCallback>
 8003fb8:	e005      	b.n	8003fc6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f000 f954 	bl	8004268 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f95b 	bl	800427c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f003 0301 	and.w	r3, r3, #1
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d00c      	beq.n	8003ff0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	f003 0301 	and.w	r3, r3, #1
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d007      	beq.n	8003ff0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f06f 0201 	mvn.w	r2, #1
 8003fe8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 f932 	bl	8004254 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003ff0:	68bb      	ldr	r3, [r7, #8]
 8003ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d104      	bne.n	8004004 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00c      	beq.n	800401e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400a:	2b00      	cmp	r3, #0
 800400c:	d007      	beq.n	800401e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004016:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 fbc5 	bl	80047a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800401e:	68bb      	ldr	r3, [r7, #8]
 8004020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00c      	beq.n	8004042 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800402e:	2b00      	cmp	r3, #0
 8004030:	d007      	beq.n	8004042 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800403a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 fbbd 	bl	80047bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00c      	beq.n	8004066 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004052:	2b00      	cmp	r3, #0
 8004054:	d007      	beq.n	8004066 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800405e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 f915 	bl	8004290 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	f003 0320 	and.w	r3, r3, #32
 800406c:	2b00      	cmp	r3, #0
 800406e:	d00c      	beq.n	800408a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	f003 0320 	and.w	r3, r3, #32
 8004076:	2b00      	cmp	r3, #0
 8004078:	d007      	beq.n	800408a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f06f 0220 	mvn.w	r2, #32
 8004082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fb85 	bl	8004794 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800408a:	bf00      	nop
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}

08004092 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004092:	b580      	push	{r7, lr}
 8004094:	b086      	sub	sp, #24
 8004096:	af00      	add	r7, sp, #0
 8004098:	60f8      	str	r0, [r7, #12]
 800409a:	60b9      	str	r1, [r7, #8]
 800409c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800409e:	2300      	movs	r3, #0
 80040a0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_TIM_IC_ConfigChannel+0x1e>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e088      	b.n	80041c2 <HAL_TIM_IC_ConfigChannel+0x130>
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d11b      	bne.n	80040f6 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80040ce:	f000 f98f 	bl	80043f0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699a      	ldr	r2, [r3, #24]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 020c 	bic.w	r2, r2, #12
 80040e0:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	6999      	ldr	r1, [r3, #24]
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	689a      	ldr	r2, [r3, #8]
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	619a      	str	r2, [r3, #24]
 80040f4:	e060      	b.n	80041b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2b04      	cmp	r3, #4
 80040fa:	d11c      	bne.n	8004136 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800410c:	f000 f9de 	bl	80044cc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	699a      	ldr	r2, [r3, #24]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800411e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	6999      	ldr	r1, [r3, #24]
 8004126:	68bb      	ldr	r3, [r7, #8]
 8004128:	689b      	ldr	r3, [r3, #8]
 800412a:	021a      	lsls	r2, r3, #8
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	619a      	str	r2, [r3, #24]
 8004134:	e040      	b.n	80041b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b08      	cmp	r3, #8
 800413a:	d11b      	bne.n	8004174 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004144:	68bb      	ldr	r3, [r7, #8]
 8004146:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800414c:	f000 f9fb 	bl	8004546 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69da      	ldr	r2, [r3, #28]
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f022 020c 	bic.w	r2, r2, #12
 800415e:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	69d9      	ldr	r1, [r3, #28]
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	689a      	ldr	r2, [r3, #8]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	61da      	str	r2, [r3, #28]
 8004172:	e021      	b.n	80041b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2b0c      	cmp	r3, #12
 8004178:	d11c      	bne.n	80041b4 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800418a:	f000 fa18 	bl	80045be <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	69da      	ldr	r2, [r3, #28]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800419c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	69d9      	ldr	r1, [r3, #28]
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	021a      	lsls	r2, r3, #8
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	430a      	orrs	r2, r1
 80041b0:	61da      	str	r2, [r3, #28]
 80041b2:	e001      	b.n	80041b8 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80041c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3718      	adds	r7, #24
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80041da:	683b      	ldr	r3, [r7, #0]
 80041dc:	2b0c      	cmp	r3, #12
 80041de:	d831      	bhi.n	8004244 <HAL_TIM_ReadCapturedValue+0x78>
 80041e0:	a201      	add	r2, pc, #4	@ (adr r2, 80041e8 <HAL_TIM_ReadCapturedValue+0x1c>)
 80041e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e6:	bf00      	nop
 80041e8:	0800421d 	.word	0x0800421d
 80041ec:	08004245 	.word	0x08004245
 80041f0:	08004245 	.word	0x08004245
 80041f4:	08004245 	.word	0x08004245
 80041f8:	08004227 	.word	0x08004227
 80041fc:	08004245 	.word	0x08004245
 8004200:	08004245 	.word	0x08004245
 8004204:	08004245 	.word	0x08004245
 8004208:	08004231 	.word	0x08004231
 800420c:	08004245 	.word	0x08004245
 8004210:	08004245 	.word	0x08004245
 8004214:	08004245 	.word	0x08004245
 8004218:	0800423b 	.word	0x0800423b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004222:	60fb      	str	r3, [r7, #12]

      break;
 8004224:	e00f      	b.n	8004246 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800422c:	60fb      	str	r3, [r7, #12]

      break;
 800422e:	e00a      	b.n	8004246 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004236:	60fb      	str	r3, [r7, #12]

      break;
 8004238:	e005      	b.n	8004246 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004240:	60fb      	str	r3, [r7, #12]

      break;
 8004242:	e000      	b.n	8004246 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004244:	bf00      	nop
  }

  return tmpreg;
 8004246:	68fb      	ldr	r3, [r7, #12]
}
 8004248:	4618      	mov	r0, r3
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a46      	ldr	r2, [pc, #280]	@ (80043d0 <TIM_Base_SetConfig+0x12c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d013      	beq.n	80042e4 <TIM_Base_SetConfig+0x40>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042c2:	d00f      	beq.n	80042e4 <TIM_Base_SetConfig+0x40>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4a43      	ldr	r2, [pc, #268]	@ (80043d4 <TIM_Base_SetConfig+0x130>)
 80042c8:	4293      	cmp	r3, r2
 80042ca:	d00b      	beq.n	80042e4 <TIM_Base_SetConfig+0x40>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a42      	ldr	r2, [pc, #264]	@ (80043d8 <TIM_Base_SetConfig+0x134>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d007      	beq.n	80042e4 <TIM_Base_SetConfig+0x40>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a41      	ldr	r2, [pc, #260]	@ (80043dc <TIM_Base_SetConfig+0x138>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d003      	beq.n	80042e4 <TIM_Base_SetConfig+0x40>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a40      	ldr	r2, [pc, #256]	@ (80043e0 <TIM_Base_SetConfig+0x13c>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d108      	bne.n	80042f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	68fa      	ldr	r2, [r7, #12]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	4a35      	ldr	r2, [pc, #212]	@ (80043d0 <TIM_Base_SetConfig+0x12c>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d01f      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004304:	d01b      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	4a32      	ldr	r2, [pc, #200]	@ (80043d4 <TIM_Base_SetConfig+0x130>)
 800430a:	4293      	cmp	r3, r2
 800430c:	d017      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	4a31      	ldr	r2, [pc, #196]	@ (80043d8 <TIM_Base_SetConfig+0x134>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d013      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	4a30      	ldr	r2, [pc, #192]	@ (80043dc <TIM_Base_SetConfig+0x138>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d00f      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	4a2f      	ldr	r2, [pc, #188]	@ (80043e0 <TIM_Base_SetConfig+0x13c>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d00b      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a2e      	ldr	r2, [pc, #184]	@ (80043e4 <TIM_Base_SetConfig+0x140>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d007      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	4a2d      	ldr	r2, [pc, #180]	@ (80043e8 <TIM_Base_SetConfig+0x144>)
 8004332:	4293      	cmp	r3, r2
 8004334:	d003      	beq.n	800433e <TIM_Base_SetConfig+0x9a>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	4a2c      	ldr	r2, [pc, #176]	@ (80043ec <TIM_Base_SetConfig+0x148>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d108      	bne.n	8004350 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004344:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	4313      	orrs	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	695b      	ldr	r3, [r3, #20]
 800435a:	4313      	orrs	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004364:	683b      	ldr	r3, [r7, #0]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	681a      	ldr	r2, [r3, #0]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	4a16      	ldr	r2, [pc, #88]	@ (80043d0 <TIM_Base_SetConfig+0x12c>)
 8004378:	4293      	cmp	r3, r2
 800437a:	d00f      	beq.n	800439c <TIM_Base_SetConfig+0xf8>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	4a18      	ldr	r2, [pc, #96]	@ (80043e0 <TIM_Base_SetConfig+0x13c>)
 8004380:	4293      	cmp	r3, r2
 8004382:	d00b      	beq.n	800439c <TIM_Base_SetConfig+0xf8>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	4a17      	ldr	r2, [pc, #92]	@ (80043e4 <TIM_Base_SetConfig+0x140>)
 8004388:	4293      	cmp	r3, r2
 800438a:	d007      	beq.n	800439c <TIM_Base_SetConfig+0xf8>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	4a16      	ldr	r2, [pc, #88]	@ (80043e8 <TIM_Base_SetConfig+0x144>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d003      	beq.n	800439c <TIM_Base_SetConfig+0xf8>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	4a15      	ldr	r2, [pc, #84]	@ (80043ec <TIM_Base_SetConfig+0x148>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d103      	bne.n	80043a4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	691a      	ldr	r2, [r3, #16]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	691b      	ldr	r3, [r3, #16]
 80043ae:	f003 0301 	and.w	r3, r3, #1
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d105      	bne.n	80043c2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	f023 0201 	bic.w	r2, r3, #1
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	611a      	str	r2, [r3, #16]
  }
}
 80043c2:	bf00      	nop
 80043c4:	3714      	adds	r7, #20
 80043c6:	46bd      	mov	sp, r7
 80043c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	40012c00 	.word	0x40012c00
 80043d4:	40000400 	.word	0x40000400
 80043d8:	40000800 	.word	0x40000800
 80043dc:	40000c00 	.word	0x40000c00
 80043e0:	40013400 	.word	0x40013400
 80043e4:	40014000 	.word	0x40014000
 80043e8:	40014400 	.word	0x40014400
 80043ec:	40014800 	.word	0x40014800

080043f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80043f0:	b480      	push	{r7}
 80043f2:	b087      	sub	sp, #28
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60f8      	str	r0, [r7, #12]
 80043f8:	60b9      	str	r1, [r7, #8]
 80043fa:	607a      	str	r2, [r7, #4]
 80043fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6a1b      	ldr	r3, [r3, #32]
 8004408:	f023 0201 	bic.w	r2, r3, #1
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	699b      	ldr	r3, [r3, #24]
 8004414:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	4a26      	ldr	r2, [pc, #152]	@ (80044b4 <TIM_TI1_SetConfig+0xc4>)
 800441a:	4293      	cmp	r3, r2
 800441c:	d017      	beq.n	800444e <TIM_TI1_SetConfig+0x5e>
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004424:	d013      	beq.n	800444e <TIM_TI1_SetConfig+0x5e>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	4a23      	ldr	r2, [pc, #140]	@ (80044b8 <TIM_TI1_SetConfig+0xc8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d00f      	beq.n	800444e <TIM_TI1_SetConfig+0x5e>
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	4a22      	ldr	r2, [pc, #136]	@ (80044bc <TIM_TI1_SetConfig+0xcc>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d00b      	beq.n	800444e <TIM_TI1_SetConfig+0x5e>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	4a21      	ldr	r2, [pc, #132]	@ (80044c0 <TIM_TI1_SetConfig+0xd0>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d007      	beq.n	800444e <TIM_TI1_SetConfig+0x5e>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	4a20      	ldr	r2, [pc, #128]	@ (80044c4 <TIM_TI1_SetConfig+0xd4>)
 8004442:	4293      	cmp	r3, r2
 8004444:	d003      	beq.n	800444e <TIM_TI1_SetConfig+0x5e>
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	4a1f      	ldr	r2, [pc, #124]	@ (80044c8 <TIM_TI1_SetConfig+0xd8>)
 800444a:	4293      	cmp	r3, r2
 800444c:	d101      	bne.n	8004452 <TIM_TI1_SetConfig+0x62>
 800444e:	2301      	movs	r3, #1
 8004450:	e000      	b.n	8004454 <TIM_TI1_SetConfig+0x64>
 8004452:	2300      	movs	r3, #0
 8004454:	2b00      	cmp	r3, #0
 8004456:	d008      	beq.n	800446a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	f023 0303 	bic.w	r3, r3, #3
 800445e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4313      	orrs	r3, r2
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	e003      	b.n	8004472 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004478:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	011b      	lsls	r3, r3, #4
 800447e:	b2db      	uxtb	r3, r3
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	4313      	orrs	r3, r2
 8004484:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	f023 030a 	bic.w	r3, r3, #10
 800448c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	f003 030a 	and.w	r3, r3, #10
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	4313      	orrs	r3, r2
 8004498:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	621a      	str	r2, [r3, #32]
}
 80044a6:	bf00      	nop
 80044a8:	371c      	adds	r7, #28
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop
 80044b4:	40012c00 	.word	0x40012c00
 80044b8:	40000400 	.word	0x40000400
 80044bc:	40000800 	.word	0x40000800
 80044c0:	40000c00 	.word	0x40000c00
 80044c4:	40013400 	.word	0x40013400
 80044c8:	40014000 	.word	0x40014000

080044cc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
 80044d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6a1b      	ldr	r3, [r3, #32]
 80044de:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a1b      	ldr	r3, [r3, #32]
 80044e4:	f023 0210 	bic.w	r2, r3, #16
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	021b      	lsls	r3, r3, #8
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	4313      	orrs	r3, r2
 8004502:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800450a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	031b      	lsls	r3, r3, #12
 8004510:	b29b      	uxth	r3, r3
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	4313      	orrs	r3, r2
 8004516:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800451e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	011b      	lsls	r3, r3, #4
 8004524:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004528:	697a      	ldr	r2, [r7, #20]
 800452a:	4313      	orrs	r3, r2
 800452c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	693a      	ldr	r2, [r7, #16]
 8004532:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	697a      	ldr	r2, [r7, #20]
 8004538:	621a      	str	r2, [r3, #32]
}
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr

08004546 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004546:	b480      	push	{r7}
 8004548:	b087      	sub	sp, #28
 800454a:	af00      	add	r7, sp, #0
 800454c:	60f8      	str	r0, [r7, #12]
 800454e:	60b9      	str	r1, [r7, #8]
 8004550:	607a      	str	r2, [r7, #4]
 8004552:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f023 0303 	bic.w	r3, r3, #3
 8004572:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4313      	orrs	r3, r2
 800457a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004582:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	011b      	lsls	r3, r3, #4
 8004588:	b2db      	uxtb	r3, r3
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8004596:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	021b      	lsls	r3, r3, #8
 800459c:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80045a0:	697a      	ldr	r2, [r7, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	621a      	str	r2, [r3, #32]
}
 80045b2:	bf00      	nop
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045be:	b480      	push	{r7}
 80045c0:	b087      	sub	sp, #28
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
 80045ca:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	69db      	ldr	r3, [r3, #28]
 80045e2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045ea:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	021b      	lsls	r3, r3, #8
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045fc:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	031b      	lsls	r3, r3, #12
 8004602:	b29b      	uxth	r3, r3
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8004610:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	031b      	lsls	r3, r3, #12
 8004616:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	4313      	orrs	r3, r2
 800461e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	621a      	str	r2, [r3, #32]
}
 800462c:	bf00      	nop
 800462e:	371c      	adds	r7, #28
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004638:	b480      	push	{r7}
 800463a:	b087      	sub	sp, #28
 800463c:	af00      	add	r7, sp, #0
 800463e:	60f8      	str	r0, [r7, #12]
 8004640:	60b9      	str	r1, [r7, #8]
 8004642:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	f003 031f 	and.w	r3, r3, #31
 800464a:	2201      	movs	r2, #1
 800464c:	fa02 f303 	lsl.w	r3, r2, r3
 8004650:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6a1a      	ldr	r2, [r3, #32]
 8004656:	697b      	ldr	r3, [r7, #20]
 8004658:	43db      	mvns	r3, r3
 800465a:	401a      	ands	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6a1a      	ldr	r2, [r3, #32]
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f003 031f 	and.w	r3, r3, #31
 800466a:	6879      	ldr	r1, [r7, #4]
 800466c:	fa01 f303 	lsl.w	r3, r1, r3
 8004670:	431a      	orrs	r2, r3
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	621a      	str	r2, [r3, #32]
}
 8004676:	bf00      	nop
 8004678:	371c      	adds	r7, #28
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr
	...

08004684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004698:	2302      	movs	r3, #2
 800469a:	e068      	b.n	800476e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a2e      	ldr	r2, [pc, #184]	@ (800477c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d004      	beq.n	80046d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4a2d      	ldr	r2, [pc, #180]	@ (8004780 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80046cc:	4293      	cmp	r3, r2
 80046ce:	d108      	bne.n	80046e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	68fa      	ldr	r2, [r7, #12]
 80046de:	4313      	orrs	r3, r2
 80046e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a1e      	ldr	r2, [pc, #120]	@ (800477c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d01d      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800470e:	d018      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a1b      	ldr	r2, [pc, #108]	@ (8004784 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d013      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a1a      	ldr	r2, [pc, #104]	@ (8004788 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d00e      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a18      	ldr	r2, [pc, #96]	@ (800478c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d009      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a13      	ldr	r2, [pc, #76]	@ (8004780 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004734:	4293      	cmp	r3, r2
 8004736:	d004      	beq.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a14      	ldr	r2, [pc, #80]	@ (8004790 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800473e:	4293      	cmp	r3, r2
 8004740:	d10c      	bne.n	800475c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004748:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	68ba      	ldr	r2, [r7, #8]
 8004750:	4313      	orrs	r3, r2
 8004752:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	68ba      	ldr	r2, [r7, #8]
 800475a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800476c:	2300      	movs	r3, #0
}
 800476e:	4618      	mov	r0, r3
 8004770:	3714      	adds	r7, #20
 8004772:	46bd      	mov	sp, r7
 8004774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	40012c00 	.word	0x40012c00
 8004780:	40013400 	.word	0x40013400
 8004784:	40000400 	.word	0x40000400
 8004788:	40000800 	.word	0x40000800
 800478c:	40000c00 	.word	0x40000c00
 8004790:	40014000 	.word	0x40014000

08004794 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004794:	b480      	push	{r7}
 8004796:	b083      	sub	sp, #12
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800479c:	bf00      	nop
 800479e:	370c      	adds	r7, #12
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80047b0:	bf00      	nop
 80047b2:	370c      	adds	r7, #12
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr

080047bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b083      	sub	sp, #12
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80047c4:	bf00      	nop
 80047c6:	370c      	adds	r7, #12
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b082      	sub	sp, #8
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d101      	bne.n	80047e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047de:	2301      	movs	r3, #1
 80047e0:	e040      	b.n	8004864 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d106      	bne.n	80047f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7fc ff7c 	bl	80016f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2224      	movs	r2, #36	@ 0x24
 80047fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 0201 	bic.w	r2, r2, #1
 800480c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004812:	2b00      	cmp	r3, #0
 8004814:	d002      	beq.n	800481c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004816:	6878      	ldr	r0, [r7, #4]
 8004818:	f000 fb6a 	bl	8004ef0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800481c:	6878      	ldr	r0, [r7, #4]
 800481e:	f000 f8af 	bl	8004980 <UART_SetConfig>
 8004822:	4603      	mov	r3, r0
 8004824:	2b01      	cmp	r3, #1
 8004826:	d101      	bne.n	800482c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	e01b      	b.n	8004864 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800483a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	689a      	ldr	r2, [r3, #8]
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800484a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f042 0201 	orr.w	r2, r2, #1
 800485a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 fbe9 	bl	8005034 <UART_CheckIdleState>
 8004862:	4603      	mov	r3, r0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3708      	adds	r7, #8
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b08a      	sub	sp, #40	@ 0x28
 8004870:	af02      	add	r7, sp, #8
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	603b      	str	r3, [r7, #0]
 8004878:	4613      	mov	r3, r2
 800487a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004880:	2b20      	cmp	r3, #32
 8004882:	d177      	bne.n	8004974 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d002      	beq.n	8004890 <HAL_UART_Transmit+0x24>
 800488a:	88fb      	ldrh	r3, [r7, #6]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d101      	bne.n	8004894 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004890:	2301      	movs	r3, #1
 8004892:	e070      	b.n	8004976 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2221      	movs	r2, #33	@ 0x21
 80048a0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80048a2:	f7fd f895 	bl	80019d0 <HAL_GetTick>
 80048a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	88fa      	ldrh	r2, [r7, #6]
 80048ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	88fa      	ldrh	r2, [r7, #6]
 80048b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048c0:	d108      	bne.n	80048d4 <HAL_UART_Transmit+0x68>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	691b      	ldr	r3, [r3, #16]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d104      	bne.n	80048d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80048ca:	2300      	movs	r3, #0
 80048cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	61bb      	str	r3, [r7, #24]
 80048d2:	e003      	b.n	80048dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80048d4:	68bb      	ldr	r3, [r7, #8]
 80048d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048d8:	2300      	movs	r3, #0
 80048da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048dc:	e02f      	b.n	800493e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	2200      	movs	r2, #0
 80048e6:	2180      	movs	r1, #128	@ 0x80
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 fc4b 	bl	8005184 <UART_WaitOnFlagUntilTimeout>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d004      	beq.n	80048fe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2220      	movs	r2, #32
 80048f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80048fa:	2303      	movs	r3, #3
 80048fc:	e03b      	b.n	8004976 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80048fe:	69fb      	ldr	r3, [r7, #28]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d10b      	bne.n	800491c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	881a      	ldrh	r2, [r3, #0]
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004910:	b292      	uxth	r2, r2
 8004912:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	3302      	adds	r3, #2
 8004918:	61bb      	str	r3, [r7, #24]
 800491a:	e007      	b.n	800492c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800491c:	69fb      	ldr	r3, [r7, #28]
 800491e:	781a      	ldrb	r2, [r3, #0]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	3301      	adds	r3, #1
 800492a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004932:	b29b      	uxth	r3, r3
 8004934:	3b01      	subs	r3, #1
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1c9      	bne.n	80048de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800494a:	683b      	ldr	r3, [r7, #0]
 800494c:	9300      	str	r3, [sp, #0]
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2200      	movs	r2, #0
 8004952:	2140      	movs	r1, #64	@ 0x40
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 fc15 	bl	8005184 <UART_WaitOnFlagUntilTimeout>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d004      	beq.n	800496a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e005      	b.n	8004976 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	2220      	movs	r2, #32
 800496e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004970:	2300      	movs	r3, #0
 8004972:	e000      	b.n	8004976 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004974:	2302      	movs	r3, #2
  }
}
 8004976:	4618      	mov	r0, r3
 8004978:	3720      	adds	r7, #32
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
	...

08004980 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004980:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004984:	b08a      	sub	sp, #40	@ 0x28
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800498a:	2300      	movs	r3, #0
 800498c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	689a      	ldr	r2, [r3, #8]
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	691b      	ldr	r3, [r3, #16]
 8004998:	431a      	orrs	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	695b      	ldr	r3, [r3, #20]
 800499e:	431a      	orrs	r2, r3
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	69db      	ldr	r3, [r3, #28]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	4ba4      	ldr	r3, [pc, #656]	@ (8004c40 <UART_SetConfig+0x2c0>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	68fa      	ldr	r2, [r7, #12]
 80049b4:	6812      	ldr	r2, [r2, #0]
 80049b6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80049b8:	430b      	orrs	r3, r1
 80049ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	685b      	ldr	r3, [r3, #4]
 80049c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	4a99      	ldr	r2, [pc, #612]	@ (8004c44 <UART_SetConfig+0x2c4>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d004      	beq.n	80049ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	6a1b      	ldr	r3, [r3, #32]
 80049e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049e8:	4313      	orrs	r3, r2
 80049ea:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80049fc:	430a      	orrs	r2, r1
 80049fe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a90      	ldr	r2, [pc, #576]	@ (8004c48 <UART_SetConfig+0x2c8>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d126      	bne.n	8004a58 <UART_SetConfig+0xd8>
 8004a0a:	4b90      	ldr	r3, [pc, #576]	@ (8004c4c <UART_SetConfig+0x2cc>)
 8004a0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a10:	f003 0303 	and.w	r3, r3, #3
 8004a14:	2b03      	cmp	r3, #3
 8004a16:	d81b      	bhi.n	8004a50 <UART_SetConfig+0xd0>
 8004a18:	a201      	add	r2, pc, #4	@ (adr r2, 8004a20 <UART_SetConfig+0xa0>)
 8004a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1e:	bf00      	nop
 8004a20:	08004a31 	.word	0x08004a31
 8004a24:	08004a41 	.word	0x08004a41
 8004a28:	08004a39 	.word	0x08004a39
 8004a2c:	08004a49 	.word	0x08004a49
 8004a30:	2301      	movs	r3, #1
 8004a32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a36:	e116      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a3e:	e112      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004a40:	2304      	movs	r3, #4
 8004a42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a46:	e10e      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004a48:	2308      	movs	r3, #8
 8004a4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a4e:	e10a      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004a50:	2310      	movs	r3, #16
 8004a52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004a56:	e106      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a7c      	ldr	r2, [pc, #496]	@ (8004c50 <UART_SetConfig+0x2d0>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d138      	bne.n	8004ad4 <UART_SetConfig+0x154>
 8004a62:	4b7a      	ldr	r3, [pc, #488]	@ (8004c4c <UART_SetConfig+0x2cc>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a68:	f003 030c 	and.w	r3, r3, #12
 8004a6c:	2b0c      	cmp	r3, #12
 8004a6e:	d82d      	bhi.n	8004acc <UART_SetConfig+0x14c>
 8004a70:	a201      	add	r2, pc, #4	@ (adr r2, 8004a78 <UART_SetConfig+0xf8>)
 8004a72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a76:	bf00      	nop
 8004a78:	08004aad 	.word	0x08004aad
 8004a7c:	08004acd 	.word	0x08004acd
 8004a80:	08004acd 	.word	0x08004acd
 8004a84:	08004acd 	.word	0x08004acd
 8004a88:	08004abd 	.word	0x08004abd
 8004a8c:	08004acd 	.word	0x08004acd
 8004a90:	08004acd 	.word	0x08004acd
 8004a94:	08004acd 	.word	0x08004acd
 8004a98:	08004ab5 	.word	0x08004ab5
 8004a9c:	08004acd 	.word	0x08004acd
 8004aa0:	08004acd 	.word	0x08004acd
 8004aa4:	08004acd 	.word	0x08004acd
 8004aa8:	08004ac5 	.word	0x08004ac5
 8004aac:	2300      	movs	r3, #0
 8004aae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ab2:	e0d8      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004ab4:	2302      	movs	r3, #2
 8004ab6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aba:	e0d4      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004abc:	2304      	movs	r3, #4
 8004abe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ac2:	e0d0      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004ac4:	2308      	movs	r3, #8
 8004ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004aca:	e0cc      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004acc:	2310      	movs	r3, #16
 8004ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ad2:	e0c8      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	4a5e      	ldr	r2, [pc, #376]	@ (8004c54 <UART_SetConfig+0x2d4>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d125      	bne.n	8004b2a <UART_SetConfig+0x1aa>
 8004ade:	4b5b      	ldr	r3, [pc, #364]	@ (8004c4c <UART_SetConfig+0x2cc>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ae8:	2b30      	cmp	r3, #48	@ 0x30
 8004aea:	d016      	beq.n	8004b1a <UART_SetConfig+0x19a>
 8004aec:	2b30      	cmp	r3, #48	@ 0x30
 8004aee:	d818      	bhi.n	8004b22 <UART_SetConfig+0x1a2>
 8004af0:	2b20      	cmp	r3, #32
 8004af2:	d00a      	beq.n	8004b0a <UART_SetConfig+0x18a>
 8004af4:	2b20      	cmp	r3, #32
 8004af6:	d814      	bhi.n	8004b22 <UART_SetConfig+0x1a2>
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d002      	beq.n	8004b02 <UART_SetConfig+0x182>
 8004afc:	2b10      	cmp	r3, #16
 8004afe:	d008      	beq.n	8004b12 <UART_SetConfig+0x192>
 8004b00:	e00f      	b.n	8004b22 <UART_SetConfig+0x1a2>
 8004b02:	2300      	movs	r3, #0
 8004b04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b08:	e0ad      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b10:	e0a9      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b12:	2304      	movs	r3, #4
 8004b14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b18:	e0a5      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b1a:	2308      	movs	r3, #8
 8004b1c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b20:	e0a1      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b22:	2310      	movs	r3, #16
 8004b24:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b28:	e09d      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a4a      	ldr	r2, [pc, #296]	@ (8004c58 <UART_SetConfig+0x2d8>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d125      	bne.n	8004b80 <UART_SetConfig+0x200>
 8004b34:	4b45      	ldr	r3, [pc, #276]	@ (8004c4c <UART_SetConfig+0x2cc>)
 8004b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b40:	d016      	beq.n	8004b70 <UART_SetConfig+0x1f0>
 8004b42:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b44:	d818      	bhi.n	8004b78 <UART_SetConfig+0x1f8>
 8004b46:	2b80      	cmp	r3, #128	@ 0x80
 8004b48:	d00a      	beq.n	8004b60 <UART_SetConfig+0x1e0>
 8004b4a:	2b80      	cmp	r3, #128	@ 0x80
 8004b4c:	d814      	bhi.n	8004b78 <UART_SetConfig+0x1f8>
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d002      	beq.n	8004b58 <UART_SetConfig+0x1d8>
 8004b52:	2b40      	cmp	r3, #64	@ 0x40
 8004b54:	d008      	beq.n	8004b68 <UART_SetConfig+0x1e8>
 8004b56:	e00f      	b.n	8004b78 <UART_SetConfig+0x1f8>
 8004b58:	2300      	movs	r3, #0
 8004b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b5e:	e082      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b60:	2302      	movs	r3, #2
 8004b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b66:	e07e      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b68:	2304      	movs	r3, #4
 8004b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b6e:	e07a      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b70:	2308      	movs	r3, #8
 8004b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b76:	e076      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b78:	2310      	movs	r3, #16
 8004b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b7e:	e072      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a35      	ldr	r2, [pc, #212]	@ (8004c5c <UART_SetConfig+0x2dc>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d12a      	bne.n	8004be0 <UART_SetConfig+0x260>
 8004b8a:	4b30      	ldr	r3, [pc, #192]	@ (8004c4c <UART_SetConfig+0x2cc>)
 8004b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004b94:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b98:	d01a      	beq.n	8004bd0 <UART_SetConfig+0x250>
 8004b9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004b9e:	d81b      	bhi.n	8004bd8 <UART_SetConfig+0x258>
 8004ba0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ba4:	d00c      	beq.n	8004bc0 <UART_SetConfig+0x240>
 8004ba6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004baa:	d815      	bhi.n	8004bd8 <UART_SetConfig+0x258>
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d003      	beq.n	8004bb8 <UART_SetConfig+0x238>
 8004bb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bb4:	d008      	beq.n	8004bc8 <UART_SetConfig+0x248>
 8004bb6:	e00f      	b.n	8004bd8 <UART_SetConfig+0x258>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bbe:	e052      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bc6:	e04e      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004bc8:	2304      	movs	r3, #4
 8004bca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bce:	e04a      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004bd0:	2308      	movs	r3, #8
 8004bd2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bd6:	e046      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004bd8:	2310      	movs	r3, #16
 8004bda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bde:	e042      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a17      	ldr	r2, [pc, #92]	@ (8004c44 <UART_SetConfig+0x2c4>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d13a      	bne.n	8004c60 <UART_SetConfig+0x2e0>
 8004bea:	4b18      	ldr	r3, [pc, #96]	@ (8004c4c <UART_SetConfig+0x2cc>)
 8004bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004bf4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bf8:	d01a      	beq.n	8004c30 <UART_SetConfig+0x2b0>
 8004bfa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004bfe:	d81b      	bhi.n	8004c38 <UART_SetConfig+0x2b8>
 8004c00:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c04:	d00c      	beq.n	8004c20 <UART_SetConfig+0x2a0>
 8004c06:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c0a:	d815      	bhi.n	8004c38 <UART_SetConfig+0x2b8>
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <UART_SetConfig+0x298>
 8004c10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c14:	d008      	beq.n	8004c28 <UART_SetConfig+0x2a8>
 8004c16:	e00f      	b.n	8004c38 <UART_SetConfig+0x2b8>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c1e:	e022      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004c20:	2302      	movs	r3, #2
 8004c22:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c26:	e01e      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004c28:	2304      	movs	r3, #4
 8004c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c2e:	e01a      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004c30:	2308      	movs	r3, #8
 8004c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c36:	e016      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004c38:	2310      	movs	r3, #16
 8004c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c3e:	e012      	b.n	8004c66 <UART_SetConfig+0x2e6>
 8004c40:	efff69f3 	.word	0xefff69f3
 8004c44:	40008000 	.word	0x40008000
 8004c48:	40013800 	.word	0x40013800
 8004c4c:	40021000 	.word	0x40021000
 8004c50:	40004400 	.word	0x40004400
 8004c54:	40004800 	.word	0x40004800
 8004c58:	40004c00 	.word	0x40004c00
 8004c5c:	40005000 	.word	0x40005000
 8004c60:	2310      	movs	r3, #16
 8004c62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a9f      	ldr	r2, [pc, #636]	@ (8004ee8 <UART_SetConfig+0x568>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d17a      	bne.n	8004d66 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004c70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d824      	bhi.n	8004cc2 <UART_SetConfig+0x342>
 8004c78:	a201      	add	r2, pc, #4	@ (adr r2, 8004c80 <UART_SetConfig+0x300>)
 8004c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7e:	bf00      	nop
 8004c80:	08004ca5 	.word	0x08004ca5
 8004c84:	08004cc3 	.word	0x08004cc3
 8004c88:	08004cad 	.word	0x08004cad
 8004c8c:	08004cc3 	.word	0x08004cc3
 8004c90:	08004cb3 	.word	0x08004cb3
 8004c94:	08004cc3 	.word	0x08004cc3
 8004c98:	08004cc3 	.word	0x08004cc3
 8004c9c:	08004cc3 	.word	0x08004cc3
 8004ca0:	08004cbb 	.word	0x08004cbb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca4:	f7fe fa04 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8004ca8:	61f8      	str	r0, [r7, #28]
        break;
 8004caa:	e010      	b.n	8004cce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cac:	4b8f      	ldr	r3, [pc, #572]	@ (8004eec <UART_SetConfig+0x56c>)
 8004cae:	61fb      	str	r3, [r7, #28]
        break;
 8004cb0:	e00d      	b.n	8004cce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cb2:	f7fe f965 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 8004cb6:	61f8      	str	r0, [r7, #28]
        break;
 8004cb8:	e009      	b.n	8004cce <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cbe:	61fb      	str	r3, [r7, #28]
        break;
 8004cc0:	e005      	b.n	8004cce <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004ccc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	f000 80fb 	beq.w	8004ecc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	685a      	ldr	r2, [r3, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	005b      	lsls	r3, r3, #1
 8004cde:	4413      	add	r3, r2
 8004ce0:	69fa      	ldr	r2, [r7, #28]
 8004ce2:	429a      	cmp	r2, r3
 8004ce4:	d305      	bcc.n	8004cf2 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004cec:	69fa      	ldr	r2, [r7, #28]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d903      	bls.n	8004cfa <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004cf8:	e0e8      	b.n	8004ecc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	461c      	mov	r4, r3
 8004d00:	4615      	mov	r5, r2
 8004d02:	f04f 0200 	mov.w	r2, #0
 8004d06:	f04f 0300 	mov.w	r3, #0
 8004d0a:	022b      	lsls	r3, r5, #8
 8004d0c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004d10:	0222      	lsls	r2, r4, #8
 8004d12:	68f9      	ldr	r1, [r7, #12]
 8004d14:	6849      	ldr	r1, [r1, #4]
 8004d16:	0849      	lsrs	r1, r1, #1
 8004d18:	2000      	movs	r0, #0
 8004d1a:	4688      	mov	r8, r1
 8004d1c:	4681      	mov	r9, r0
 8004d1e:	eb12 0a08 	adds.w	sl, r2, r8
 8004d22:	eb43 0b09 	adc.w	fp, r3, r9
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	603b      	str	r3, [r7, #0]
 8004d2e:	607a      	str	r2, [r7, #4]
 8004d30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d34:	4650      	mov	r0, sl
 8004d36:	4659      	mov	r1, fp
 8004d38:	f7fb fe90 	bl	8000a5c <__aeabi_uldivmod>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	460b      	mov	r3, r1
 8004d40:	4613      	mov	r3, r2
 8004d42:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d4a:	d308      	bcc.n	8004d5e <UART_SetConfig+0x3de>
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d52:	d204      	bcs.n	8004d5e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	69ba      	ldr	r2, [r7, #24]
 8004d5a:	60da      	str	r2, [r3, #12]
 8004d5c:	e0b6      	b.n	8004ecc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004d64:	e0b2      	b.n	8004ecc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	69db      	ldr	r3, [r3, #28]
 8004d6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d6e:	d15e      	bne.n	8004e2e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004d70:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d74:	2b08      	cmp	r3, #8
 8004d76:	d828      	bhi.n	8004dca <UART_SetConfig+0x44a>
 8004d78:	a201      	add	r2, pc, #4	@ (adr r2, 8004d80 <UART_SetConfig+0x400>)
 8004d7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d7e:	bf00      	nop
 8004d80:	08004da5 	.word	0x08004da5
 8004d84:	08004dad 	.word	0x08004dad
 8004d88:	08004db5 	.word	0x08004db5
 8004d8c:	08004dcb 	.word	0x08004dcb
 8004d90:	08004dbb 	.word	0x08004dbb
 8004d94:	08004dcb 	.word	0x08004dcb
 8004d98:	08004dcb 	.word	0x08004dcb
 8004d9c:	08004dcb 	.word	0x08004dcb
 8004da0:	08004dc3 	.word	0x08004dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004da4:	f7fe f984 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8004da8:	61f8      	str	r0, [r7, #28]
        break;
 8004daa:	e014      	b.n	8004dd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004dac:	f7fe f996 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8004db0:	61f8      	str	r0, [r7, #28]
        break;
 8004db2:	e010      	b.n	8004dd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004db4:	4b4d      	ldr	r3, [pc, #308]	@ (8004eec <UART_SetConfig+0x56c>)
 8004db6:	61fb      	str	r3, [r7, #28]
        break;
 8004db8:	e00d      	b.n	8004dd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004dba:	f7fe f8e1 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 8004dbe:	61f8      	str	r0, [r7, #28]
        break;
 8004dc0:	e009      	b.n	8004dd6 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dc6:	61fb      	str	r3, [r7, #28]
        break;
 8004dc8:	e005      	b.n	8004dd6 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004dd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004dd6:	69fb      	ldr	r3, [r7, #28]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d077      	beq.n	8004ecc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004ddc:	69fb      	ldr	r3, [r7, #28]
 8004dde:	005a      	lsls	r2, r3, #1
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	085b      	lsrs	r3, r3, #1
 8004de6:	441a      	add	r2, r3
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004df0:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004df2:	69bb      	ldr	r3, [r7, #24]
 8004df4:	2b0f      	cmp	r3, #15
 8004df6:	d916      	bls.n	8004e26 <UART_SetConfig+0x4a6>
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004dfe:	d212      	bcs.n	8004e26 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004e00:	69bb      	ldr	r3, [r7, #24]
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	f023 030f 	bic.w	r3, r3, #15
 8004e08:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004e0a:	69bb      	ldr	r3, [r7, #24]
 8004e0c:	085b      	lsrs	r3, r3, #1
 8004e0e:	b29b      	uxth	r3, r3
 8004e10:	f003 0307 	and.w	r3, r3, #7
 8004e14:	b29a      	uxth	r2, r3
 8004e16:	8afb      	ldrh	r3, [r7, #22]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	8afa      	ldrh	r2, [r7, #22]
 8004e22:	60da      	str	r2, [r3, #12]
 8004e24:	e052      	b.n	8004ecc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e2c:	e04e      	b.n	8004ecc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e2e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004e32:	2b08      	cmp	r3, #8
 8004e34:	d827      	bhi.n	8004e86 <UART_SetConfig+0x506>
 8004e36:	a201      	add	r2, pc, #4	@ (adr r2, 8004e3c <UART_SetConfig+0x4bc>)
 8004e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3c:	08004e61 	.word	0x08004e61
 8004e40:	08004e69 	.word	0x08004e69
 8004e44:	08004e71 	.word	0x08004e71
 8004e48:	08004e87 	.word	0x08004e87
 8004e4c:	08004e77 	.word	0x08004e77
 8004e50:	08004e87 	.word	0x08004e87
 8004e54:	08004e87 	.word	0x08004e87
 8004e58:	08004e87 	.word	0x08004e87
 8004e5c:	08004e7f 	.word	0x08004e7f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e60:	f7fe f926 	bl	80030b0 <HAL_RCC_GetPCLK1Freq>
 8004e64:	61f8      	str	r0, [r7, #28]
        break;
 8004e66:	e014      	b.n	8004e92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e68:	f7fe f938 	bl	80030dc <HAL_RCC_GetPCLK2Freq>
 8004e6c:	61f8      	str	r0, [r7, #28]
        break;
 8004e6e:	e010      	b.n	8004e92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e70:	4b1e      	ldr	r3, [pc, #120]	@ (8004eec <UART_SetConfig+0x56c>)
 8004e72:	61fb      	str	r3, [r7, #28]
        break;
 8004e74:	e00d      	b.n	8004e92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e76:	f7fe f883 	bl	8002f80 <HAL_RCC_GetSysClockFreq>
 8004e7a:	61f8      	str	r0, [r7, #28]
        break;
 8004e7c:	e009      	b.n	8004e92 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e7e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e82:	61fb      	str	r3, [r7, #28]
        break;
 8004e84:	e005      	b.n	8004e92 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004e86:	2300      	movs	r3, #0
 8004e88:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004e90:	bf00      	nop
    }

    if (pclk != 0U)
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d019      	beq.n	8004ecc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	085a      	lsrs	r2, r3, #1
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	441a      	add	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eaa:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	2b0f      	cmp	r3, #15
 8004eb0:	d909      	bls.n	8004ec6 <UART_SetConfig+0x546>
 8004eb2:	69bb      	ldr	r3, [r7, #24]
 8004eb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb8:	d205      	bcs.n	8004ec6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004eba:	69bb      	ldr	r3, [r7, #24]
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60da      	str	r2, [r3, #12]
 8004ec4:	e002      	b.n	8004ecc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ec6:	2301      	movs	r3, #1
 8004ec8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	2200      	movs	r2, #0
 8004ed0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004ed8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	3728      	adds	r7, #40	@ 0x28
 8004ee0:	46bd      	mov	sp, r7
 8004ee2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ee6:	bf00      	nop
 8004ee8:	40008000 	.word	0x40008000
 8004eec:	00f42400 	.word	0x00f42400

08004ef0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b083      	sub	sp, #12
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efc:	f003 0308 	and.w	r3, r3, #8
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d00a      	beq.n	8004f1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f1e:	f003 0301 	and.w	r3, r3, #1
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00a      	beq.n	8004f3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	685b      	ldr	r3, [r3, #4]
 8004f2c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	430a      	orrs	r2, r1
 8004f3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f40:	f003 0302 	and.w	r3, r3, #2
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d00a      	beq.n	8004f5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	685b      	ldr	r3, [r3, #4]
 8004f4e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	430a      	orrs	r2, r1
 8004f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f62:	f003 0304 	and.w	r3, r3, #4
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d00a      	beq.n	8004f80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d00a      	beq.n	8004fa2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	430a      	orrs	r2, r1
 8004fa0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fa6:	f003 0320 	and.w	r3, r3, #32
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d00a      	beq.n	8004fc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	689b      	ldr	r3, [r3, #8]
 8004fb4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d01a      	beq.n	8005006 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	430a      	orrs	r2, r1
 8004fe4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fee:	d10a      	bne.n	8005006 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	430a      	orrs	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00a      	beq.n	8005028 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	605a      	str	r2, [r3, #4]
  }
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b098      	sub	sp, #96	@ 0x60
 8005038:	af02      	add	r7, sp, #8
 800503a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2200      	movs	r2, #0
 8005040:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005044:	f7fc fcc4 	bl	80019d0 <HAL_GetTick>
 8005048:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0308 	and.w	r3, r3, #8
 8005054:	2b08      	cmp	r3, #8
 8005056:	d12e      	bne.n	80050b6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005058:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800505c:	9300      	str	r3, [sp, #0]
 800505e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005060:	2200      	movs	r2, #0
 8005062:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005066:	6878      	ldr	r0, [r7, #4]
 8005068:	f000 f88c 	bl	8005184 <UART_WaitOnFlagUntilTimeout>
 800506c:	4603      	mov	r3, r0
 800506e:	2b00      	cmp	r3, #0
 8005070:	d021      	beq.n	80050b6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005078:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800507a:	e853 3f00 	ldrex	r3, [r3]
 800507e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005080:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005082:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005086:	653b      	str	r3, [r7, #80]	@ 0x50
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	461a      	mov	r2, r3
 800508e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005090:	647b      	str	r3, [r7, #68]	@ 0x44
 8005092:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005094:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005096:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005098:	e841 2300 	strex	r3, r2, [r1]
 800509c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800509e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d1e6      	bne.n	8005072 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2220      	movs	r2, #32
 80050a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e062      	b.n	800517c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0304 	and.w	r3, r3, #4
 80050c0:	2b04      	cmp	r3, #4
 80050c2:	d149      	bne.n	8005158 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050cc:	2200      	movs	r2, #0
 80050ce:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f856 	bl	8005184 <UART_WaitOnFlagUntilTimeout>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d03c      	beq.n	8005158 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e6:	e853 3f00 	ldrex	r3, [r3]
 80050ea:	623b      	str	r3, [r7, #32]
   return(result);
 80050ec:	6a3b      	ldr	r3, [r7, #32]
 80050ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	461a      	mov	r2, r3
 80050fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80050fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80050fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005100:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005104:	e841 2300 	strex	r3, r2, [r1]
 8005108:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800510a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800510c:	2b00      	cmp	r3, #0
 800510e:	d1e6      	bne.n	80050de <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	3308      	adds	r3, #8
 8005116:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	e853 3f00 	ldrex	r3, [r3]
 800511e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f023 0301 	bic.w	r3, r3, #1
 8005126:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	3308      	adds	r3, #8
 800512e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005130:	61fa      	str	r2, [r7, #28]
 8005132:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005134:	69b9      	ldr	r1, [r7, #24]
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	e841 2300 	strex	r3, r2, [r1]
 800513c:	617b      	str	r3, [r7, #20]
   return(result);
 800513e:	697b      	ldr	r3, [r7, #20]
 8005140:	2b00      	cmp	r3, #0
 8005142:	d1e5      	bne.n	8005110 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2220      	movs	r2, #32
 8005148:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2200      	movs	r2, #0
 8005150:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005154:	2303      	movs	r3, #3
 8005156:	e011      	b.n	800517c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2220      	movs	r2, #32
 800515c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2220      	movs	r2, #32
 8005162:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800517a:	2300      	movs	r3, #0
}
 800517c:	4618      	mov	r0, r3
 800517e:	3758      	adds	r7, #88	@ 0x58
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	60f8      	str	r0, [r7, #12]
 800518c:	60b9      	str	r1, [r7, #8]
 800518e:	603b      	str	r3, [r7, #0]
 8005190:	4613      	mov	r3, r2
 8005192:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005194:	e04f      	b.n	8005236 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800519c:	d04b      	beq.n	8005236 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800519e:	f7fc fc17 	bl	80019d0 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	683b      	ldr	r3, [r7, #0]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	69ba      	ldr	r2, [r7, #24]
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d302      	bcc.n	80051b4 <UART_WaitOnFlagUntilTimeout+0x30>
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d101      	bne.n	80051b8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051b4:	2303      	movs	r3, #3
 80051b6:	e04e      	b.n	8005256 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0304 	and.w	r3, r3, #4
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d037      	beq.n	8005236 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051c6:	68bb      	ldr	r3, [r7, #8]
 80051c8:	2b80      	cmp	r3, #128	@ 0x80
 80051ca:	d034      	beq.n	8005236 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	2b40      	cmp	r3, #64	@ 0x40
 80051d0:	d031      	beq.n	8005236 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	69db      	ldr	r3, [r3, #28]
 80051d8:	f003 0308 	and.w	r3, r3, #8
 80051dc:	2b08      	cmp	r3, #8
 80051de:	d110      	bne.n	8005202 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2208      	movs	r2, #8
 80051e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051e8:	68f8      	ldr	r0, [r7, #12]
 80051ea:	f000 f838 	bl	800525e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	2208      	movs	r2, #8
 80051f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80051fe:	2301      	movs	r3, #1
 8005200:	e029      	b.n	8005256 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	69db      	ldr	r3, [r3, #28]
 8005208:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800520c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005210:	d111      	bne.n	8005236 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800521a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800521c:	68f8      	ldr	r0, [r7, #12]
 800521e:	f000 f81e 	bl	800525e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	2220      	movs	r2, #32
 8005226:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005232:	2303      	movs	r3, #3
 8005234:	e00f      	b.n	8005256 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	69da      	ldr	r2, [r3, #28]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	4013      	ands	r3, r2
 8005240:	68ba      	ldr	r2, [r7, #8]
 8005242:	429a      	cmp	r2, r3
 8005244:	bf0c      	ite	eq
 8005246:	2301      	moveq	r3, #1
 8005248:	2300      	movne	r3, #0
 800524a:	b2db      	uxtb	r3, r3
 800524c:	461a      	mov	r2, r3
 800524e:	79fb      	ldrb	r3, [r7, #7]
 8005250:	429a      	cmp	r2, r3
 8005252:	d0a0      	beq.n	8005196 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3710      	adds	r7, #16
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800525e:	b480      	push	{r7}
 8005260:	b095      	sub	sp, #84	@ 0x54
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800526e:	e853 3f00 	ldrex	r3, [r3]
 8005272:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005276:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800527a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	461a      	mov	r2, r3
 8005282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005284:	643b      	str	r3, [r7, #64]	@ 0x40
 8005286:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005288:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800528a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800528c:	e841 2300 	strex	r3, r2, [r1]
 8005290:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1e6      	bne.n	8005266 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	3308      	adds	r3, #8
 800529e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a0:	6a3b      	ldr	r3, [r7, #32]
 80052a2:	e853 3f00 	ldrex	r3, [r3]
 80052a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	f023 0301 	bic.w	r3, r3, #1
 80052ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	3308      	adds	r3, #8
 80052b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052b8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052c0:	e841 2300 	strex	r3, r2, [r1]
 80052c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d1e5      	bne.n	8005298 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d118      	bne.n	8005306 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	e853 3f00 	ldrex	r3, [r3]
 80052e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	f023 0310 	bic.w	r3, r3, #16
 80052e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	461a      	mov	r2, r3
 80052f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052f2:	61bb      	str	r3, [r7, #24]
 80052f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f6:	6979      	ldr	r1, [r7, #20]
 80052f8:	69ba      	ldr	r2, [r7, #24]
 80052fa:	e841 2300 	strex	r3, r2, [r1]
 80052fe:	613b      	str	r3, [r7, #16]
   return(result);
 8005300:	693b      	ldr	r3, [r7, #16]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d1e6      	bne.n	80052d4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2220      	movs	r2, #32
 800530a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2200      	movs	r2, #0
 8005312:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800531a:	bf00      	nop
 800531c:	3754      	adds	r7, #84	@ 0x54
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
	...

08005328 <siprintf>:
 8005328:	b40e      	push	{r1, r2, r3}
 800532a:	b510      	push	{r4, lr}
 800532c:	b09d      	sub	sp, #116	@ 0x74
 800532e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005330:	9002      	str	r0, [sp, #8]
 8005332:	9006      	str	r0, [sp, #24]
 8005334:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005338:	480a      	ldr	r0, [pc, #40]	@ (8005364 <siprintf+0x3c>)
 800533a:	9107      	str	r1, [sp, #28]
 800533c:	9104      	str	r1, [sp, #16]
 800533e:	490a      	ldr	r1, [pc, #40]	@ (8005368 <siprintf+0x40>)
 8005340:	f853 2b04 	ldr.w	r2, [r3], #4
 8005344:	9105      	str	r1, [sp, #20]
 8005346:	2400      	movs	r4, #0
 8005348:	a902      	add	r1, sp, #8
 800534a:	6800      	ldr	r0, [r0, #0]
 800534c:	9301      	str	r3, [sp, #4]
 800534e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005350:	f000 f994 	bl	800567c <_svfiprintf_r>
 8005354:	9b02      	ldr	r3, [sp, #8]
 8005356:	701c      	strb	r4, [r3, #0]
 8005358:	b01d      	add	sp, #116	@ 0x74
 800535a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535e:	b003      	add	sp, #12
 8005360:	4770      	bx	lr
 8005362:	bf00      	nop
 8005364:	2000005c 	.word	0x2000005c
 8005368:	ffff0208 	.word	0xffff0208

0800536c <memset>:
 800536c:	4402      	add	r2, r0
 800536e:	4603      	mov	r3, r0
 8005370:	4293      	cmp	r3, r2
 8005372:	d100      	bne.n	8005376 <memset+0xa>
 8005374:	4770      	bx	lr
 8005376:	f803 1b01 	strb.w	r1, [r3], #1
 800537a:	e7f9      	b.n	8005370 <memset+0x4>

0800537c <__errno>:
 800537c:	4b01      	ldr	r3, [pc, #4]	@ (8005384 <__errno+0x8>)
 800537e:	6818      	ldr	r0, [r3, #0]
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	2000005c 	.word	0x2000005c

08005388 <__libc_init_array>:
 8005388:	b570      	push	{r4, r5, r6, lr}
 800538a:	4d0d      	ldr	r5, [pc, #52]	@ (80053c0 <__libc_init_array+0x38>)
 800538c:	4c0d      	ldr	r4, [pc, #52]	@ (80053c4 <__libc_init_array+0x3c>)
 800538e:	1b64      	subs	r4, r4, r5
 8005390:	10a4      	asrs	r4, r4, #2
 8005392:	2600      	movs	r6, #0
 8005394:	42a6      	cmp	r6, r4
 8005396:	d109      	bne.n	80053ac <__libc_init_array+0x24>
 8005398:	4d0b      	ldr	r5, [pc, #44]	@ (80053c8 <__libc_init_array+0x40>)
 800539a:	4c0c      	ldr	r4, [pc, #48]	@ (80053cc <__libc_init_array+0x44>)
 800539c:	f000 fc64 	bl	8005c68 <_init>
 80053a0:	1b64      	subs	r4, r4, r5
 80053a2:	10a4      	asrs	r4, r4, #2
 80053a4:	2600      	movs	r6, #0
 80053a6:	42a6      	cmp	r6, r4
 80053a8:	d105      	bne.n	80053b6 <__libc_init_array+0x2e>
 80053aa:	bd70      	pop	{r4, r5, r6, pc}
 80053ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b0:	4798      	blx	r3
 80053b2:	3601      	adds	r6, #1
 80053b4:	e7ee      	b.n	8005394 <__libc_init_array+0xc>
 80053b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80053ba:	4798      	blx	r3
 80053bc:	3601      	adds	r6, #1
 80053be:	e7f2      	b.n	80053a6 <__libc_init_array+0x1e>
 80053c0:	08005d64 	.word	0x08005d64
 80053c4:	08005d64 	.word	0x08005d64
 80053c8:	08005d64 	.word	0x08005d64
 80053cc:	08005d68 	.word	0x08005d68

080053d0 <__retarget_lock_acquire_recursive>:
 80053d0:	4770      	bx	lr

080053d2 <__retarget_lock_release_recursive>:
 80053d2:	4770      	bx	lr

080053d4 <_free_r>:
 80053d4:	b538      	push	{r3, r4, r5, lr}
 80053d6:	4605      	mov	r5, r0
 80053d8:	2900      	cmp	r1, #0
 80053da:	d041      	beq.n	8005460 <_free_r+0x8c>
 80053dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e0:	1f0c      	subs	r4, r1, #4
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	bfb8      	it	lt
 80053e6:	18e4      	addlt	r4, r4, r3
 80053e8:	f000 f8e0 	bl	80055ac <__malloc_lock>
 80053ec:	4a1d      	ldr	r2, [pc, #116]	@ (8005464 <_free_r+0x90>)
 80053ee:	6813      	ldr	r3, [r2, #0]
 80053f0:	b933      	cbnz	r3, 8005400 <_free_r+0x2c>
 80053f2:	6063      	str	r3, [r4, #4]
 80053f4:	6014      	str	r4, [r2, #0]
 80053f6:	4628      	mov	r0, r5
 80053f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053fc:	f000 b8dc 	b.w	80055b8 <__malloc_unlock>
 8005400:	42a3      	cmp	r3, r4
 8005402:	d908      	bls.n	8005416 <_free_r+0x42>
 8005404:	6820      	ldr	r0, [r4, #0]
 8005406:	1821      	adds	r1, r4, r0
 8005408:	428b      	cmp	r3, r1
 800540a:	bf01      	itttt	eq
 800540c:	6819      	ldreq	r1, [r3, #0]
 800540e:	685b      	ldreq	r3, [r3, #4]
 8005410:	1809      	addeq	r1, r1, r0
 8005412:	6021      	streq	r1, [r4, #0]
 8005414:	e7ed      	b.n	80053f2 <_free_r+0x1e>
 8005416:	461a      	mov	r2, r3
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	b10b      	cbz	r3, 8005420 <_free_r+0x4c>
 800541c:	42a3      	cmp	r3, r4
 800541e:	d9fa      	bls.n	8005416 <_free_r+0x42>
 8005420:	6811      	ldr	r1, [r2, #0]
 8005422:	1850      	adds	r0, r2, r1
 8005424:	42a0      	cmp	r0, r4
 8005426:	d10b      	bne.n	8005440 <_free_r+0x6c>
 8005428:	6820      	ldr	r0, [r4, #0]
 800542a:	4401      	add	r1, r0
 800542c:	1850      	adds	r0, r2, r1
 800542e:	4283      	cmp	r3, r0
 8005430:	6011      	str	r1, [r2, #0]
 8005432:	d1e0      	bne.n	80053f6 <_free_r+0x22>
 8005434:	6818      	ldr	r0, [r3, #0]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	6053      	str	r3, [r2, #4]
 800543a:	4408      	add	r0, r1
 800543c:	6010      	str	r0, [r2, #0]
 800543e:	e7da      	b.n	80053f6 <_free_r+0x22>
 8005440:	d902      	bls.n	8005448 <_free_r+0x74>
 8005442:	230c      	movs	r3, #12
 8005444:	602b      	str	r3, [r5, #0]
 8005446:	e7d6      	b.n	80053f6 <_free_r+0x22>
 8005448:	6820      	ldr	r0, [r4, #0]
 800544a:	1821      	adds	r1, r4, r0
 800544c:	428b      	cmp	r3, r1
 800544e:	bf04      	itt	eq
 8005450:	6819      	ldreq	r1, [r3, #0]
 8005452:	685b      	ldreq	r3, [r3, #4]
 8005454:	6063      	str	r3, [r4, #4]
 8005456:	bf04      	itt	eq
 8005458:	1809      	addeq	r1, r1, r0
 800545a:	6021      	streq	r1, [r4, #0]
 800545c:	6054      	str	r4, [r2, #4]
 800545e:	e7ca      	b.n	80053f6 <_free_r+0x22>
 8005460:	bd38      	pop	{r3, r4, r5, pc}
 8005462:	bf00      	nop
 8005464:	20000300 	.word	0x20000300

08005468 <sbrk_aligned>:
 8005468:	b570      	push	{r4, r5, r6, lr}
 800546a:	4e0f      	ldr	r6, [pc, #60]	@ (80054a8 <sbrk_aligned+0x40>)
 800546c:	460c      	mov	r4, r1
 800546e:	6831      	ldr	r1, [r6, #0]
 8005470:	4605      	mov	r5, r0
 8005472:	b911      	cbnz	r1, 800547a <sbrk_aligned+0x12>
 8005474:	f000 fba4 	bl	8005bc0 <_sbrk_r>
 8005478:	6030      	str	r0, [r6, #0]
 800547a:	4621      	mov	r1, r4
 800547c:	4628      	mov	r0, r5
 800547e:	f000 fb9f 	bl	8005bc0 <_sbrk_r>
 8005482:	1c43      	adds	r3, r0, #1
 8005484:	d103      	bne.n	800548e <sbrk_aligned+0x26>
 8005486:	f04f 34ff 	mov.w	r4, #4294967295
 800548a:	4620      	mov	r0, r4
 800548c:	bd70      	pop	{r4, r5, r6, pc}
 800548e:	1cc4      	adds	r4, r0, #3
 8005490:	f024 0403 	bic.w	r4, r4, #3
 8005494:	42a0      	cmp	r0, r4
 8005496:	d0f8      	beq.n	800548a <sbrk_aligned+0x22>
 8005498:	1a21      	subs	r1, r4, r0
 800549a:	4628      	mov	r0, r5
 800549c:	f000 fb90 	bl	8005bc0 <_sbrk_r>
 80054a0:	3001      	adds	r0, #1
 80054a2:	d1f2      	bne.n	800548a <sbrk_aligned+0x22>
 80054a4:	e7ef      	b.n	8005486 <sbrk_aligned+0x1e>
 80054a6:	bf00      	nop
 80054a8:	200002fc 	.word	0x200002fc

080054ac <_malloc_r>:
 80054ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b0:	1ccd      	adds	r5, r1, #3
 80054b2:	f025 0503 	bic.w	r5, r5, #3
 80054b6:	3508      	adds	r5, #8
 80054b8:	2d0c      	cmp	r5, #12
 80054ba:	bf38      	it	cc
 80054bc:	250c      	movcc	r5, #12
 80054be:	2d00      	cmp	r5, #0
 80054c0:	4606      	mov	r6, r0
 80054c2:	db01      	blt.n	80054c8 <_malloc_r+0x1c>
 80054c4:	42a9      	cmp	r1, r5
 80054c6:	d904      	bls.n	80054d2 <_malloc_r+0x26>
 80054c8:	230c      	movs	r3, #12
 80054ca:	6033      	str	r3, [r6, #0]
 80054cc:	2000      	movs	r0, #0
 80054ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80055a8 <_malloc_r+0xfc>
 80054d6:	f000 f869 	bl	80055ac <__malloc_lock>
 80054da:	f8d8 3000 	ldr.w	r3, [r8]
 80054de:	461c      	mov	r4, r3
 80054e0:	bb44      	cbnz	r4, 8005534 <_malloc_r+0x88>
 80054e2:	4629      	mov	r1, r5
 80054e4:	4630      	mov	r0, r6
 80054e6:	f7ff ffbf 	bl	8005468 <sbrk_aligned>
 80054ea:	1c43      	adds	r3, r0, #1
 80054ec:	4604      	mov	r4, r0
 80054ee:	d158      	bne.n	80055a2 <_malloc_r+0xf6>
 80054f0:	f8d8 4000 	ldr.w	r4, [r8]
 80054f4:	4627      	mov	r7, r4
 80054f6:	2f00      	cmp	r7, #0
 80054f8:	d143      	bne.n	8005582 <_malloc_r+0xd6>
 80054fa:	2c00      	cmp	r4, #0
 80054fc:	d04b      	beq.n	8005596 <_malloc_r+0xea>
 80054fe:	6823      	ldr	r3, [r4, #0]
 8005500:	4639      	mov	r1, r7
 8005502:	4630      	mov	r0, r6
 8005504:	eb04 0903 	add.w	r9, r4, r3
 8005508:	f000 fb5a 	bl	8005bc0 <_sbrk_r>
 800550c:	4581      	cmp	r9, r0
 800550e:	d142      	bne.n	8005596 <_malloc_r+0xea>
 8005510:	6821      	ldr	r1, [r4, #0]
 8005512:	1a6d      	subs	r5, r5, r1
 8005514:	4629      	mov	r1, r5
 8005516:	4630      	mov	r0, r6
 8005518:	f7ff ffa6 	bl	8005468 <sbrk_aligned>
 800551c:	3001      	adds	r0, #1
 800551e:	d03a      	beq.n	8005596 <_malloc_r+0xea>
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	442b      	add	r3, r5
 8005524:	6023      	str	r3, [r4, #0]
 8005526:	f8d8 3000 	ldr.w	r3, [r8]
 800552a:	685a      	ldr	r2, [r3, #4]
 800552c:	bb62      	cbnz	r2, 8005588 <_malloc_r+0xdc>
 800552e:	f8c8 7000 	str.w	r7, [r8]
 8005532:	e00f      	b.n	8005554 <_malloc_r+0xa8>
 8005534:	6822      	ldr	r2, [r4, #0]
 8005536:	1b52      	subs	r2, r2, r5
 8005538:	d420      	bmi.n	800557c <_malloc_r+0xd0>
 800553a:	2a0b      	cmp	r2, #11
 800553c:	d917      	bls.n	800556e <_malloc_r+0xc2>
 800553e:	1961      	adds	r1, r4, r5
 8005540:	42a3      	cmp	r3, r4
 8005542:	6025      	str	r5, [r4, #0]
 8005544:	bf18      	it	ne
 8005546:	6059      	strne	r1, [r3, #4]
 8005548:	6863      	ldr	r3, [r4, #4]
 800554a:	bf08      	it	eq
 800554c:	f8c8 1000 	streq.w	r1, [r8]
 8005550:	5162      	str	r2, [r4, r5]
 8005552:	604b      	str	r3, [r1, #4]
 8005554:	4630      	mov	r0, r6
 8005556:	f000 f82f 	bl	80055b8 <__malloc_unlock>
 800555a:	f104 000b 	add.w	r0, r4, #11
 800555e:	1d23      	adds	r3, r4, #4
 8005560:	f020 0007 	bic.w	r0, r0, #7
 8005564:	1ac2      	subs	r2, r0, r3
 8005566:	bf1c      	itt	ne
 8005568:	1a1b      	subne	r3, r3, r0
 800556a:	50a3      	strne	r3, [r4, r2]
 800556c:	e7af      	b.n	80054ce <_malloc_r+0x22>
 800556e:	6862      	ldr	r2, [r4, #4]
 8005570:	42a3      	cmp	r3, r4
 8005572:	bf0c      	ite	eq
 8005574:	f8c8 2000 	streq.w	r2, [r8]
 8005578:	605a      	strne	r2, [r3, #4]
 800557a:	e7eb      	b.n	8005554 <_malloc_r+0xa8>
 800557c:	4623      	mov	r3, r4
 800557e:	6864      	ldr	r4, [r4, #4]
 8005580:	e7ae      	b.n	80054e0 <_malloc_r+0x34>
 8005582:	463c      	mov	r4, r7
 8005584:	687f      	ldr	r7, [r7, #4]
 8005586:	e7b6      	b.n	80054f6 <_malloc_r+0x4a>
 8005588:	461a      	mov	r2, r3
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	42a3      	cmp	r3, r4
 800558e:	d1fb      	bne.n	8005588 <_malloc_r+0xdc>
 8005590:	2300      	movs	r3, #0
 8005592:	6053      	str	r3, [r2, #4]
 8005594:	e7de      	b.n	8005554 <_malloc_r+0xa8>
 8005596:	230c      	movs	r3, #12
 8005598:	6033      	str	r3, [r6, #0]
 800559a:	4630      	mov	r0, r6
 800559c:	f000 f80c 	bl	80055b8 <__malloc_unlock>
 80055a0:	e794      	b.n	80054cc <_malloc_r+0x20>
 80055a2:	6005      	str	r5, [r0, #0]
 80055a4:	e7d6      	b.n	8005554 <_malloc_r+0xa8>
 80055a6:	bf00      	nop
 80055a8:	20000300 	.word	0x20000300

080055ac <__malloc_lock>:
 80055ac:	4801      	ldr	r0, [pc, #4]	@ (80055b4 <__malloc_lock+0x8>)
 80055ae:	f7ff bf0f 	b.w	80053d0 <__retarget_lock_acquire_recursive>
 80055b2:	bf00      	nop
 80055b4:	200002f8 	.word	0x200002f8

080055b8 <__malloc_unlock>:
 80055b8:	4801      	ldr	r0, [pc, #4]	@ (80055c0 <__malloc_unlock+0x8>)
 80055ba:	f7ff bf0a 	b.w	80053d2 <__retarget_lock_release_recursive>
 80055be:	bf00      	nop
 80055c0:	200002f8 	.word	0x200002f8

080055c4 <__ssputs_r>:
 80055c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055c8:	688e      	ldr	r6, [r1, #8]
 80055ca:	461f      	mov	r7, r3
 80055cc:	42be      	cmp	r6, r7
 80055ce:	680b      	ldr	r3, [r1, #0]
 80055d0:	4682      	mov	sl, r0
 80055d2:	460c      	mov	r4, r1
 80055d4:	4690      	mov	r8, r2
 80055d6:	d82d      	bhi.n	8005634 <__ssputs_r+0x70>
 80055d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055e0:	d026      	beq.n	8005630 <__ssputs_r+0x6c>
 80055e2:	6965      	ldr	r5, [r4, #20]
 80055e4:	6909      	ldr	r1, [r1, #16]
 80055e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055ea:	eba3 0901 	sub.w	r9, r3, r1
 80055ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055f2:	1c7b      	adds	r3, r7, #1
 80055f4:	444b      	add	r3, r9
 80055f6:	106d      	asrs	r5, r5, #1
 80055f8:	429d      	cmp	r5, r3
 80055fa:	bf38      	it	cc
 80055fc:	461d      	movcc	r5, r3
 80055fe:	0553      	lsls	r3, r2, #21
 8005600:	d527      	bpl.n	8005652 <__ssputs_r+0x8e>
 8005602:	4629      	mov	r1, r5
 8005604:	f7ff ff52 	bl	80054ac <_malloc_r>
 8005608:	4606      	mov	r6, r0
 800560a:	b360      	cbz	r0, 8005666 <__ssputs_r+0xa2>
 800560c:	6921      	ldr	r1, [r4, #16]
 800560e:	464a      	mov	r2, r9
 8005610:	f000 fae6 	bl	8005be0 <memcpy>
 8005614:	89a3      	ldrh	r3, [r4, #12]
 8005616:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800561a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800561e:	81a3      	strh	r3, [r4, #12]
 8005620:	6126      	str	r6, [r4, #16]
 8005622:	6165      	str	r5, [r4, #20]
 8005624:	444e      	add	r6, r9
 8005626:	eba5 0509 	sub.w	r5, r5, r9
 800562a:	6026      	str	r6, [r4, #0]
 800562c:	60a5      	str	r5, [r4, #8]
 800562e:	463e      	mov	r6, r7
 8005630:	42be      	cmp	r6, r7
 8005632:	d900      	bls.n	8005636 <__ssputs_r+0x72>
 8005634:	463e      	mov	r6, r7
 8005636:	6820      	ldr	r0, [r4, #0]
 8005638:	4632      	mov	r2, r6
 800563a:	4641      	mov	r1, r8
 800563c:	f000 faa6 	bl	8005b8c <memmove>
 8005640:	68a3      	ldr	r3, [r4, #8]
 8005642:	1b9b      	subs	r3, r3, r6
 8005644:	60a3      	str	r3, [r4, #8]
 8005646:	6823      	ldr	r3, [r4, #0]
 8005648:	4433      	add	r3, r6
 800564a:	6023      	str	r3, [r4, #0]
 800564c:	2000      	movs	r0, #0
 800564e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005652:	462a      	mov	r2, r5
 8005654:	f000 fad2 	bl	8005bfc <_realloc_r>
 8005658:	4606      	mov	r6, r0
 800565a:	2800      	cmp	r0, #0
 800565c:	d1e0      	bne.n	8005620 <__ssputs_r+0x5c>
 800565e:	6921      	ldr	r1, [r4, #16]
 8005660:	4650      	mov	r0, sl
 8005662:	f7ff feb7 	bl	80053d4 <_free_r>
 8005666:	230c      	movs	r3, #12
 8005668:	f8ca 3000 	str.w	r3, [sl]
 800566c:	89a3      	ldrh	r3, [r4, #12]
 800566e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005672:	81a3      	strh	r3, [r4, #12]
 8005674:	f04f 30ff 	mov.w	r0, #4294967295
 8005678:	e7e9      	b.n	800564e <__ssputs_r+0x8a>
	...

0800567c <_svfiprintf_r>:
 800567c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005680:	4698      	mov	r8, r3
 8005682:	898b      	ldrh	r3, [r1, #12]
 8005684:	061b      	lsls	r3, r3, #24
 8005686:	b09d      	sub	sp, #116	@ 0x74
 8005688:	4607      	mov	r7, r0
 800568a:	460d      	mov	r5, r1
 800568c:	4614      	mov	r4, r2
 800568e:	d510      	bpl.n	80056b2 <_svfiprintf_r+0x36>
 8005690:	690b      	ldr	r3, [r1, #16]
 8005692:	b973      	cbnz	r3, 80056b2 <_svfiprintf_r+0x36>
 8005694:	2140      	movs	r1, #64	@ 0x40
 8005696:	f7ff ff09 	bl	80054ac <_malloc_r>
 800569a:	6028      	str	r0, [r5, #0]
 800569c:	6128      	str	r0, [r5, #16]
 800569e:	b930      	cbnz	r0, 80056ae <_svfiprintf_r+0x32>
 80056a0:	230c      	movs	r3, #12
 80056a2:	603b      	str	r3, [r7, #0]
 80056a4:	f04f 30ff 	mov.w	r0, #4294967295
 80056a8:	b01d      	add	sp, #116	@ 0x74
 80056aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056ae:	2340      	movs	r3, #64	@ 0x40
 80056b0:	616b      	str	r3, [r5, #20]
 80056b2:	2300      	movs	r3, #0
 80056b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80056b6:	2320      	movs	r3, #32
 80056b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80056c0:	2330      	movs	r3, #48	@ 0x30
 80056c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005860 <_svfiprintf_r+0x1e4>
 80056c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056ca:	f04f 0901 	mov.w	r9, #1
 80056ce:	4623      	mov	r3, r4
 80056d0:	469a      	mov	sl, r3
 80056d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056d6:	b10a      	cbz	r2, 80056dc <_svfiprintf_r+0x60>
 80056d8:	2a25      	cmp	r2, #37	@ 0x25
 80056da:	d1f9      	bne.n	80056d0 <_svfiprintf_r+0x54>
 80056dc:	ebba 0b04 	subs.w	fp, sl, r4
 80056e0:	d00b      	beq.n	80056fa <_svfiprintf_r+0x7e>
 80056e2:	465b      	mov	r3, fp
 80056e4:	4622      	mov	r2, r4
 80056e6:	4629      	mov	r1, r5
 80056e8:	4638      	mov	r0, r7
 80056ea:	f7ff ff6b 	bl	80055c4 <__ssputs_r>
 80056ee:	3001      	adds	r0, #1
 80056f0:	f000 80a7 	beq.w	8005842 <_svfiprintf_r+0x1c6>
 80056f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056f6:	445a      	add	r2, fp
 80056f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80056fa:	f89a 3000 	ldrb.w	r3, [sl]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 809f 	beq.w	8005842 <_svfiprintf_r+0x1c6>
 8005704:	2300      	movs	r3, #0
 8005706:	f04f 32ff 	mov.w	r2, #4294967295
 800570a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800570e:	f10a 0a01 	add.w	sl, sl, #1
 8005712:	9304      	str	r3, [sp, #16]
 8005714:	9307      	str	r3, [sp, #28]
 8005716:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800571a:	931a      	str	r3, [sp, #104]	@ 0x68
 800571c:	4654      	mov	r4, sl
 800571e:	2205      	movs	r2, #5
 8005720:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005724:	484e      	ldr	r0, [pc, #312]	@ (8005860 <_svfiprintf_r+0x1e4>)
 8005726:	f7fa fd5b 	bl	80001e0 <memchr>
 800572a:	9a04      	ldr	r2, [sp, #16]
 800572c:	b9d8      	cbnz	r0, 8005766 <_svfiprintf_r+0xea>
 800572e:	06d0      	lsls	r0, r2, #27
 8005730:	bf44      	itt	mi
 8005732:	2320      	movmi	r3, #32
 8005734:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005738:	0711      	lsls	r1, r2, #28
 800573a:	bf44      	itt	mi
 800573c:	232b      	movmi	r3, #43	@ 0x2b
 800573e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005742:	f89a 3000 	ldrb.w	r3, [sl]
 8005746:	2b2a      	cmp	r3, #42	@ 0x2a
 8005748:	d015      	beq.n	8005776 <_svfiprintf_r+0xfa>
 800574a:	9a07      	ldr	r2, [sp, #28]
 800574c:	4654      	mov	r4, sl
 800574e:	2000      	movs	r0, #0
 8005750:	f04f 0c0a 	mov.w	ip, #10
 8005754:	4621      	mov	r1, r4
 8005756:	f811 3b01 	ldrb.w	r3, [r1], #1
 800575a:	3b30      	subs	r3, #48	@ 0x30
 800575c:	2b09      	cmp	r3, #9
 800575e:	d94b      	bls.n	80057f8 <_svfiprintf_r+0x17c>
 8005760:	b1b0      	cbz	r0, 8005790 <_svfiprintf_r+0x114>
 8005762:	9207      	str	r2, [sp, #28]
 8005764:	e014      	b.n	8005790 <_svfiprintf_r+0x114>
 8005766:	eba0 0308 	sub.w	r3, r0, r8
 800576a:	fa09 f303 	lsl.w	r3, r9, r3
 800576e:	4313      	orrs	r3, r2
 8005770:	9304      	str	r3, [sp, #16]
 8005772:	46a2      	mov	sl, r4
 8005774:	e7d2      	b.n	800571c <_svfiprintf_r+0xa0>
 8005776:	9b03      	ldr	r3, [sp, #12]
 8005778:	1d19      	adds	r1, r3, #4
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	9103      	str	r1, [sp, #12]
 800577e:	2b00      	cmp	r3, #0
 8005780:	bfbb      	ittet	lt
 8005782:	425b      	neglt	r3, r3
 8005784:	f042 0202 	orrlt.w	r2, r2, #2
 8005788:	9307      	strge	r3, [sp, #28]
 800578a:	9307      	strlt	r3, [sp, #28]
 800578c:	bfb8      	it	lt
 800578e:	9204      	strlt	r2, [sp, #16]
 8005790:	7823      	ldrb	r3, [r4, #0]
 8005792:	2b2e      	cmp	r3, #46	@ 0x2e
 8005794:	d10a      	bne.n	80057ac <_svfiprintf_r+0x130>
 8005796:	7863      	ldrb	r3, [r4, #1]
 8005798:	2b2a      	cmp	r3, #42	@ 0x2a
 800579a:	d132      	bne.n	8005802 <_svfiprintf_r+0x186>
 800579c:	9b03      	ldr	r3, [sp, #12]
 800579e:	1d1a      	adds	r2, r3, #4
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	9203      	str	r2, [sp, #12]
 80057a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80057a8:	3402      	adds	r4, #2
 80057aa:	9305      	str	r3, [sp, #20]
 80057ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005870 <_svfiprintf_r+0x1f4>
 80057b0:	7821      	ldrb	r1, [r4, #0]
 80057b2:	2203      	movs	r2, #3
 80057b4:	4650      	mov	r0, sl
 80057b6:	f7fa fd13 	bl	80001e0 <memchr>
 80057ba:	b138      	cbz	r0, 80057cc <_svfiprintf_r+0x150>
 80057bc:	9b04      	ldr	r3, [sp, #16]
 80057be:	eba0 000a 	sub.w	r0, r0, sl
 80057c2:	2240      	movs	r2, #64	@ 0x40
 80057c4:	4082      	lsls	r2, r0
 80057c6:	4313      	orrs	r3, r2
 80057c8:	3401      	adds	r4, #1
 80057ca:	9304      	str	r3, [sp, #16]
 80057cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057d0:	4824      	ldr	r0, [pc, #144]	@ (8005864 <_svfiprintf_r+0x1e8>)
 80057d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057d6:	2206      	movs	r2, #6
 80057d8:	f7fa fd02 	bl	80001e0 <memchr>
 80057dc:	2800      	cmp	r0, #0
 80057de:	d036      	beq.n	800584e <_svfiprintf_r+0x1d2>
 80057e0:	4b21      	ldr	r3, [pc, #132]	@ (8005868 <_svfiprintf_r+0x1ec>)
 80057e2:	bb1b      	cbnz	r3, 800582c <_svfiprintf_r+0x1b0>
 80057e4:	9b03      	ldr	r3, [sp, #12]
 80057e6:	3307      	adds	r3, #7
 80057e8:	f023 0307 	bic.w	r3, r3, #7
 80057ec:	3308      	adds	r3, #8
 80057ee:	9303      	str	r3, [sp, #12]
 80057f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057f2:	4433      	add	r3, r6
 80057f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80057f6:	e76a      	b.n	80056ce <_svfiprintf_r+0x52>
 80057f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80057fc:	460c      	mov	r4, r1
 80057fe:	2001      	movs	r0, #1
 8005800:	e7a8      	b.n	8005754 <_svfiprintf_r+0xd8>
 8005802:	2300      	movs	r3, #0
 8005804:	3401      	adds	r4, #1
 8005806:	9305      	str	r3, [sp, #20]
 8005808:	4619      	mov	r1, r3
 800580a:	f04f 0c0a 	mov.w	ip, #10
 800580e:	4620      	mov	r0, r4
 8005810:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005814:	3a30      	subs	r2, #48	@ 0x30
 8005816:	2a09      	cmp	r2, #9
 8005818:	d903      	bls.n	8005822 <_svfiprintf_r+0x1a6>
 800581a:	2b00      	cmp	r3, #0
 800581c:	d0c6      	beq.n	80057ac <_svfiprintf_r+0x130>
 800581e:	9105      	str	r1, [sp, #20]
 8005820:	e7c4      	b.n	80057ac <_svfiprintf_r+0x130>
 8005822:	fb0c 2101 	mla	r1, ip, r1, r2
 8005826:	4604      	mov	r4, r0
 8005828:	2301      	movs	r3, #1
 800582a:	e7f0      	b.n	800580e <_svfiprintf_r+0x192>
 800582c:	ab03      	add	r3, sp, #12
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	462a      	mov	r2, r5
 8005832:	4b0e      	ldr	r3, [pc, #56]	@ (800586c <_svfiprintf_r+0x1f0>)
 8005834:	a904      	add	r1, sp, #16
 8005836:	4638      	mov	r0, r7
 8005838:	f3af 8000 	nop.w
 800583c:	1c42      	adds	r2, r0, #1
 800583e:	4606      	mov	r6, r0
 8005840:	d1d6      	bne.n	80057f0 <_svfiprintf_r+0x174>
 8005842:	89ab      	ldrh	r3, [r5, #12]
 8005844:	065b      	lsls	r3, r3, #25
 8005846:	f53f af2d 	bmi.w	80056a4 <_svfiprintf_r+0x28>
 800584a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800584c:	e72c      	b.n	80056a8 <_svfiprintf_r+0x2c>
 800584e:	ab03      	add	r3, sp, #12
 8005850:	9300      	str	r3, [sp, #0]
 8005852:	462a      	mov	r2, r5
 8005854:	4b05      	ldr	r3, [pc, #20]	@ (800586c <_svfiprintf_r+0x1f0>)
 8005856:	a904      	add	r1, sp, #16
 8005858:	4638      	mov	r0, r7
 800585a:	f000 f879 	bl	8005950 <_printf_i>
 800585e:	e7ed      	b.n	800583c <_svfiprintf_r+0x1c0>
 8005860:	08005d28 	.word	0x08005d28
 8005864:	08005d32 	.word	0x08005d32
 8005868:	00000000 	.word	0x00000000
 800586c:	080055c5 	.word	0x080055c5
 8005870:	08005d2e 	.word	0x08005d2e

08005874 <_printf_common>:
 8005874:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005878:	4616      	mov	r6, r2
 800587a:	4698      	mov	r8, r3
 800587c:	688a      	ldr	r2, [r1, #8]
 800587e:	690b      	ldr	r3, [r1, #16]
 8005880:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005884:	4293      	cmp	r3, r2
 8005886:	bfb8      	it	lt
 8005888:	4613      	movlt	r3, r2
 800588a:	6033      	str	r3, [r6, #0]
 800588c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005890:	4607      	mov	r7, r0
 8005892:	460c      	mov	r4, r1
 8005894:	b10a      	cbz	r2, 800589a <_printf_common+0x26>
 8005896:	3301      	adds	r3, #1
 8005898:	6033      	str	r3, [r6, #0]
 800589a:	6823      	ldr	r3, [r4, #0]
 800589c:	0699      	lsls	r1, r3, #26
 800589e:	bf42      	ittt	mi
 80058a0:	6833      	ldrmi	r3, [r6, #0]
 80058a2:	3302      	addmi	r3, #2
 80058a4:	6033      	strmi	r3, [r6, #0]
 80058a6:	6825      	ldr	r5, [r4, #0]
 80058a8:	f015 0506 	ands.w	r5, r5, #6
 80058ac:	d106      	bne.n	80058bc <_printf_common+0x48>
 80058ae:	f104 0a19 	add.w	sl, r4, #25
 80058b2:	68e3      	ldr	r3, [r4, #12]
 80058b4:	6832      	ldr	r2, [r6, #0]
 80058b6:	1a9b      	subs	r3, r3, r2
 80058b8:	42ab      	cmp	r3, r5
 80058ba:	dc26      	bgt.n	800590a <_printf_common+0x96>
 80058bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058c0:	6822      	ldr	r2, [r4, #0]
 80058c2:	3b00      	subs	r3, #0
 80058c4:	bf18      	it	ne
 80058c6:	2301      	movne	r3, #1
 80058c8:	0692      	lsls	r2, r2, #26
 80058ca:	d42b      	bmi.n	8005924 <_printf_common+0xb0>
 80058cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058d0:	4641      	mov	r1, r8
 80058d2:	4638      	mov	r0, r7
 80058d4:	47c8      	blx	r9
 80058d6:	3001      	adds	r0, #1
 80058d8:	d01e      	beq.n	8005918 <_printf_common+0xa4>
 80058da:	6823      	ldr	r3, [r4, #0]
 80058dc:	6922      	ldr	r2, [r4, #16]
 80058de:	f003 0306 	and.w	r3, r3, #6
 80058e2:	2b04      	cmp	r3, #4
 80058e4:	bf02      	ittt	eq
 80058e6:	68e5      	ldreq	r5, [r4, #12]
 80058e8:	6833      	ldreq	r3, [r6, #0]
 80058ea:	1aed      	subeq	r5, r5, r3
 80058ec:	68a3      	ldr	r3, [r4, #8]
 80058ee:	bf0c      	ite	eq
 80058f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058f4:	2500      	movne	r5, #0
 80058f6:	4293      	cmp	r3, r2
 80058f8:	bfc4      	itt	gt
 80058fa:	1a9b      	subgt	r3, r3, r2
 80058fc:	18ed      	addgt	r5, r5, r3
 80058fe:	2600      	movs	r6, #0
 8005900:	341a      	adds	r4, #26
 8005902:	42b5      	cmp	r5, r6
 8005904:	d11a      	bne.n	800593c <_printf_common+0xc8>
 8005906:	2000      	movs	r0, #0
 8005908:	e008      	b.n	800591c <_printf_common+0xa8>
 800590a:	2301      	movs	r3, #1
 800590c:	4652      	mov	r2, sl
 800590e:	4641      	mov	r1, r8
 8005910:	4638      	mov	r0, r7
 8005912:	47c8      	blx	r9
 8005914:	3001      	adds	r0, #1
 8005916:	d103      	bne.n	8005920 <_printf_common+0xac>
 8005918:	f04f 30ff 	mov.w	r0, #4294967295
 800591c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005920:	3501      	adds	r5, #1
 8005922:	e7c6      	b.n	80058b2 <_printf_common+0x3e>
 8005924:	18e1      	adds	r1, r4, r3
 8005926:	1c5a      	adds	r2, r3, #1
 8005928:	2030      	movs	r0, #48	@ 0x30
 800592a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800592e:	4422      	add	r2, r4
 8005930:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005934:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005938:	3302      	adds	r3, #2
 800593a:	e7c7      	b.n	80058cc <_printf_common+0x58>
 800593c:	2301      	movs	r3, #1
 800593e:	4622      	mov	r2, r4
 8005940:	4641      	mov	r1, r8
 8005942:	4638      	mov	r0, r7
 8005944:	47c8      	blx	r9
 8005946:	3001      	adds	r0, #1
 8005948:	d0e6      	beq.n	8005918 <_printf_common+0xa4>
 800594a:	3601      	adds	r6, #1
 800594c:	e7d9      	b.n	8005902 <_printf_common+0x8e>
	...

08005950 <_printf_i>:
 8005950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005954:	7e0f      	ldrb	r7, [r1, #24]
 8005956:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005958:	2f78      	cmp	r7, #120	@ 0x78
 800595a:	4691      	mov	r9, r2
 800595c:	4680      	mov	r8, r0
 800595e:	460c      	mov	r4, r1
 8005960:	469a      	mov	sl, r3
 8005962:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005966:	d807      	bhi.n	8005978 <_printf_i+0x28>
 8005968:	2f62      	cmp	r7, #98	@ 0x62
 800596a:	d80a      	bhi.n	8005982 <_printf_i+0x32>
 800596c:	2f00      	cmp	r7, #0
 800596e:	f000 80d1 	beq.w	8005b14 <_printf_i+0x1c4>
 8005972:	2f58      	cmp	r7, #88	@ 0x58
 8005974:	f000 80b8 	beq.w	8005ae8 <_printf_i+0x198>
 8005978:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800597c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005980:	e03a      	b.n	80059f8 <_printf_i+0xa8>
 8005982:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005986:	2b15      	cmp	r3, #21
 8005988:	d8f6      	bhi.n	8005978 <_printf_i+0x28>
 800598a:	a101      	add	r1, pc, #4	@ (adr r1, 8005990 <_printf_i+0x40>)
 800598c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005990:	080059e9 	.word	0x080059e9
 8005994:	080059fd 	.word	0x080059fd
 8005998:	08005979 	.word	0x08005979
 800599c:	08005979 	.word	0x08005979
 80059a0:	08005979 	.word	0x08005979
 80059a4:	08005979 	.word	0x08005979
 80059a8:	080059fd 	.word	0x080059fd
 80059ac:	08005979 	.word	0x08005979
 80059b0:	08005979 	.word	0x08005979
 80059b4:	08005979 	.word	0x08005979
 80059b8:	08005979 	.word	0x08005979
 80059bc:	08005afb 	.word	0x08005afb
 80059c0:	08005a27 	.word	0x08005a27
 80059c4:	08005ab5 	.word	0x08005ab5
 80059c8:	08005979 	.word	0x08005979
 80059cc:	08005979 	.word	0x08005979
 80059d0:	08005b1d 	.word	0x08005b1d
 80059d4:	08005979 	.word	0x08005979
 80059d8:	08005a27 	.word	0x08005a27
 80059dc:	08005979 	.word	0x08005979
 80059e0:	08005979 	.word	0x08005979
 80059e4:	08005abd 	.word	0x08005abd
 80059e8:	6833      	ldr	r3, [r6, #0]
 80059ea:	1d1a      	adds	r2, r3, #4
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	6032      	str	r2, [r6, #0]
 80059f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059f8:	2301      	movs	r3, #1
 80059fa:	e09c      	b.n	8005b36 <_printf_i+0x1e6>
 80059fc:	6833      	ldr	r3, [r6, #0]
 80059fe:	6820      	ldr	r0, [r4, #0]
 8005a00:	1d19      	adds	r1, r3, #4
 8005a02:	6031      	str	r1, [r6, #0]
 8005a04:	0606      	lsls	r6, r0, #24
 8005a06:	d501      	bpl.n	8005a0c <_printf_i+0xbc>
 8005a08:	681d      	ldr	r5, [r3, #0]
 8005a0a:	e003      	b.n	8005a14 <_printf_i+0xc4>
 8005a0c:	0645      	lsls	r5, r0, #25
 8005a0e:	d5fb      	bpl.n	8005a08 <_printf_i+0xb8>
 8005a10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a14:	2d00      	cmp	r5, #0
 8005a16:	da03      	bge.n	8005a20 <_printf_i+0xd0>
 8005a18:	232d      	movs	r3, #45	@ 0x2d
 8005a1a:	426d      	negs	r5, r5
 8005a1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a20:	4858      	ldr	r0, [pc, #352]	@ (8005b84 <_printf_i+0x234>)
 8005a22:	230a      	movs	r3, #10
 8005a24:	e011      	b.n	8005a4a <_printf_i+0xfa>
 8005a26:	6821      	ldr	r1, [r4, #0]
 8005a28:	6833      	ldr	r3, [r6, #0]
 8005a2a:	0608      	lsls	r0, r1, #24
 8005a2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a30:	d402      	bmi.n	8005a38 <_printf_i+0xe8>
 8005a32:	0649      	lsls	r1, r1, #25
 8005a34:	bf48      	it	mi
 8005a36:	b2ad      	uxthmi	r5, r5
 8005a38:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a3a:	4852      	ldr	r0, [pc, #328]	@ (8005b84 <_printf_i+0x234>)
 8005a3c:	6033      	str	r3, [r6, #0]
 8005a3e:	bf14      	ite	ne
 8005a40:	230a      	movne	r3, #10
 8005a42:	2308      	moveq	r3, #8
 8005a44:	2100      	movs	r1, #0
 8005a46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a4a:	6866      	ldr	r6, [r4, #4]
 8005a4c:	60a6      	str	r6, [r4, #8]
 8005a4e:	2e00      	cmp	r6, #0
 8005a50:	db05      	blt.n	8005a5e <_printf_i+0x10e>
 8005a52:	6821      	ldr	r1, [r4, #0]
 8005a54:	432e      	orrs	r6, r5
 8005a56:	f021 0104 	bic.w	r1, r1, #4
 8005a5a:	6021      	str	r1, [r4, #0]
 8005a5c:	d04b      	beq.n	8005af6 <_printf_i+0x1a6>
 8005a5e:	4616      	mov	r6, r2
 8005a60:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a64:	fb03 5711 	mls	r7, r3, r1, r5
 8005a68:	5dc7      	ldrb	r7, [r0, r7]
 8005a6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a6e:	462f      	mov	r7, r5
 8005a70:	42bb      	cmp	r3, r7
 8005a72:	460d      	mov	r5, r1
 8005a74:	d9f4      	bls.n	8005a60 <_printf_i+0x110>
 8005a76:	2b08      	cmp	r3, #8
 8005a78:	d10b      	bne.n	8005a92 <_printf_i+0x142>
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	07df      	lsls	r7, r3, #31
 8005a7e:	d508      	bpl.n	8005a92 <_printf_i+0x142>
 8005a80:	6923      	ldr	r3, [r4, #16]
 8005a82:	6861      	ldr	r1, [r4, #4]
 8005a84:	4299      	cmp	r1, r3
 8005a86:	bfde      	ittt	le
 8005a88:	2330      	movle	r3, #48	@ 0x30
 8005a8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a92:	1b92      	subs	r2, r2, r6
 8005a94:	6122      	str	r2, [r4, #16]
 8005a96:	f8cd a000 	str.w	sl, [sp]
 8005a9a:	464b      	mov	r3, r9
 8005a9c:	aa03      	add	r2, sp, #12
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	4640      	mov	r0, r8
 8005aa2:	f7ff fee7 	bl	8005874 <_printf_common>
 8005aa6:	3001      	adds	r0, #1
 8005aa8:	d14a      	bne.n	8005b40 <_printf_i+0x1f0>
 8005aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8005aae:	b004      	add	sp, #16
 8005ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	f043 0320 	orr.w	r3, r3, #32
 8005aba:	6023      	str	r3, [r4, #0]
 8005abc:	4832      	ldr	r0, [pc, #200]	@ (8005b88 <_printf_i+0x238>)
 8005abe:	2778      	movs	r7, #120	@ 0x78
 8005ac0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ac4:	6823      	ldr	r3, [r4, #0]
 8005ac6:	6831      	ldr	r1, [r6, #0]
 8005ac8:	061f      	lsls	r7, r3, #24
 8005aca:	f851 5b04 	ldr.w	r5, [r1], #4
 8005ace:	d402      	bmi.n	8005ad6 <_printf_i+0x186>
 8005ad0:	065f      	lsls	r7, r3, #25
 8005ad2:	bf48      	it	mi
 8005ad4:	b2ad      	uxthmi	r5, r5
 8005ad6:	6031      	str	r1, [r6, #0]
 8005ad8:	07d9      	lsls	r1, r3, #31
 8005ada:	bf44      	itt	mi
 8005adc:	f043 0320 	orrmi.w	r3, r3, #32
 8005ae0:	6023      	strmi	r3, [r4, #0]
 8005ae2:	b11d      	cbz	r5, 8005aec <_printf_i+0x19c>
 8005ae4:	2310      	movs	r3, #16
 8005ae6:	e7ad      	b.n	8005a44 <_printf_i+0xf4>
 8005ae8:	4826      	ldr	r0, [pc, #152]	@ (8005b84 <_printf_i+0x234>)
 8005aea:	e7e9      	b.n	8005ac0 <_printf_i+0x170>
 8005aec:	6823      	ldr	r3, [r4, #0]
 8005aee:	f023 0320 	bic.w	r3, r3, #32
 8005af2:	6023      	str	r3, [r4, #0]
 8005af4:	e7f6      	b.n	8005ae4 <_printf_i+0x194>
 8005af6:	4616      	mov	r6, r2
 8005af8:	e7bd      	b.n	8005a76 <_printf_i+0x126>
 8005afa:	6833      	ldr	r3, [r6, #0]
 8005afc:	6825      	ldr	r5, [r4, #0]
 8005afe:	6961      	ldr	r1, [r4, #20]
 8005b00:	1d18      	adds	r0, r3, #4
 8005b02:	6030      	str	r0, [r6, #0]
 8005b04:	062e      	lsls	r6, r5, #24
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	d501      	bpl.n	8005b0e <_printf_i+0x1be>
 8005b0a:	6019      	str	r1, [r3, #0]
 8005b0c:	e002      	b.n	8005b14 <_printf_i+0x1c4>
 8005b0e:	0668      	lsls	r0, r5, #25
 8005b10:	d5fb      	bpl.n	8005b0a <_printf_i+0x1ba>
 8005b12:	8019      	strh	r1, [r3, #0]
 8005b14:	2300      	movs	r3, #0
 8005b16:	6123      	str	r3, [r4, #16]
 8005b18:	4616      	mov	r6, r2
 8005b1a:	e7bc      	b.n	8005a96 <_printf_i+0x146>
 8005b1c:	6833      	ldr	r3, [r6, #0]
 8005b1e:	1d1a      	adds	r2, r3, #4
 8005b20:	6032      	str	r2, [r6, #0]
 8005b22:	681e      	ldr	r6, [r3, #0]
 8005b24:	6862      	ldr	r2, [r4, #4]
 8005b26:	2100      	movs	r1, #0
 8005b28:	4630      	mov	r0, r6
 8005b2a:	f7fa fb59 	bl	80001e0 <memchr>
 8005b2e:	b108      	cbz	r0, 8005b34 <_printf_i+0x1e4>
 8005b30:	1b80      	subs	r0, r0, r6
 8005b32:	6060      	str	r0, [r4, #4]
 8005b34:	6863      	ldr	r3, [r4, #4]
 8005b36:	6123      	str	r3, [r4, #16]
 8005b38:	2300      	movs	r3, #0
 8005b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b3e:	e7aa      	b.n	8005a96 <_printf_i+0x146>
 8005b40:	6923      	ldr	r3, [r4, #16]
 8005b42:	4632      	mov	r2, r6
 8005b44:	4649      	mov	r1, r9
 8005b46:	4640      	mov	r0, r8
 8005b48:	47d0      	blx	sl
 8005b4a:	3001      	adds	r0, #1
 8005b4c:	d0ad      	beq.n	8005aaa <_printf_i+0x15a>
 8005b4e:	6823      	ldr	r3, [r4, #0]
 8005b50:	079b      	lsls	r3, r3, #30
 8005b52:	d413      	bmi.n	8005b7c <_printf_i+0x22c>
 8005b54:	68e0      	ldr	r0, [r4, #12]
 8005b56:	9b03      	ldr	r3, [sp, #12]
 8005b58:	4298      	cmp	r0, r3
 8005b5a:	bfb8      	it	lt
 8005b5c:	4618      	movlt	r0, r3
 8005b5e:	e7a6      	b.n	8005aae <_printf_i+0x15e>
 8005b60:	2301      	movs	r3, #1
 8005b62:	4632      	mov	r2, r6
 8005b64:	4649      	mov	r1, r9
 8005b66:	4640      	mov	r0, r8
 8005b68:	47d0      	blx	sl
 8005b6a:	3001      	adds	r0, #1
 8005b6c:	d09d      	beq.n	8005aaa <_printf_i+0x15a>
 8005b6e:	3501      	adds	r5, #1
 8005b70:	68e3      	ldr	r3, [r4, #12]
 8005b72:	9903      	ldr	r1, [sp, #12]
 8005b74:	1a5b      	subs	r3, r3, r1
 8005b76:	42ab      	cmp	r3, r5
 8005b78:	dcf2      	bgt.n	8005b60 <_printf_i+0x210>
 8005b7a:	e7eb      	b.n	8005b54 <_printf_i+0x204>
 8005b7c:	2500      	movs	r5, #0
 8005b7e:	f104 0619 	add.w	r6, r4, #25
 8005b82:	e7f5      	b.n	8005b70 <_printf_i+0x220>
 8005b84:	08005d39 	.word	0x08005d39
 8005b88:	08005d4a 	.word	0x08005d4a

08005b8c <memmove>:
 8005b8c:	4288      	cmp	r0, r1
 8005b8e:	b510      	push	{r4, lr}
 8005b90:	eb01 0402 	add.w	r4, r1, r2
 8005b94:	d902      	bls.n	8005b9c <memmove+0x10>
 8005b96:	4284      	cmp	r4, r0
 8005b98:	4623      	mov	r3, r4
 8005b9a:	d807      	bhi.n	8005bac <memmove+0x20>
 8005b9c:	1e43      	subs	r3, r0, #1
 8005b9e:	42a1      	cmp	r1, r4
 8005ba0:	d008      	beq.n	8005bb4 <memmove+0x28>
 8005ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005baa:	e7f8      	b.n	8005b9e <memmove+0x12>
 8005bac:	4402      	add	r2, r0
 8005bae:	4601      	mov	r1, r0
 8005bb0:	428a      	cmp	r2, r1
 8005bb2:	d100      	bne.n	8005bb6 <memmove+0x2a>
 8005bb4:	bd10      	pop	{r4, pc}
 8005bb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005bba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bbe:	e7f7      	b.n	8005bb0 <memmove+0x24>

08005bc0 <_sbrk_r>:
 8005bc0:	b538      	push	{r3, r4, r5, lr}
 8005bc2:	4d06      	ldr	r5, [pc, #24]	@ (8005bdc <_sbrk_r+0x1c>)
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	4604      	mov	r4, r0
 8005bc8:	4608      	mov	r0, r1
 8005bca:	602b      	str	r3, [r5, #0]
 8005bcc:	f7fb fe26 	bl	800181c <_sbrk>
 8005bd0:	1c43      	adds	r3, r0, #1
 8005bd2:	d102      	bne.n	8005bda <_sbrk_r+0x1a>
 8005bd4:	682b      	ldr	r3, [r5, #0]
 8005bd6:	b103      	cbz	r3, 8005bda <_sbrk_r+0x1a>
 8005bd8:	6023      	str	r3, [r4, #0]
 8005bda:	bd38      	pop	{r3, r4, r5, pc}
 8005bdc:	200002f4 	.word	0x200002f4

08005be0 <memcpy>:
 8005be0:	440a      	add	r2, r1
 8005be2:	4291      	cmp	r1, r2
 8005be4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005be8:	d100      	bne.n	8005bec <memcpy+0xc>
 8005bea:	4770      	bx	lr
 8005bec:	b510      	push	{r4, lr}
 8005bee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bf6:	4291      	cmp	r1, r2
 8005bf8:	d1f9      	bne.n	8005bee <memcpy+0xe>
 8005bfa:	bd10      	pop	{r4, pc}

08005bfc <_realloc_r>:
 8005bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c00:	4607      	mov	r7, r0
 8005c02:	4614      	mov	r4, r2
 8005c04:	460d      	mov	r5, r1
 8005c06:	b921      	cbnz	r1, 8005c12 <_realloc_r+0x16>
 8005c08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c0c:	4611      	mov	r1, r2
 8005c0e:	f7ff bc4d 	b.w	80054ac <_malloc_r>
 8005c12:	b92a      	cbnz	r2, 8005c20 <_realloc_r+0x24>
 8005c14:	f7ff fbde 	bl	80053d4 <_free_r>
 8005c18:	4625      	mov	r5, r4
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c20:	f000 f81a 	bl	8005c58 <_malloc_usable_size_r>
 8005c24:	4284      	cmp	r4, r0
 8005c26:	4606      	mov	r6, r0
 8005c28:	d802      	bhi.n	8005c30 <_realloc_r+0x34>
 8005c2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c2e:	d8f4      	bhi.n	8005c1a <_realloc_r+0x1e>
 8005c30:	4621      	mov	r1, r4
 8005c32:	4638      	mov	r0, r7
 8005c34:	f7ff fc3a 	bl	80054ac <_malloc_r>
 8005c38:	4680      	mov	r8, r0
 8005c3a:	b908      	cbnz	r0, 8005c40 <_realloc_r+0x44>
 8005c3c:	4645      	mov	r5, r8
 8005c3e:	e7ec      	b.n	8005c1a <_realloc_r+0x1e>
 8005c40:	42b4      	cmp	r4, r6
 8005c42:	4622      	mov	r2, r4
 8005c44:	4629      	mov	r1, r5
 8005c46:	bf28      	it	cs
 8005c48:	4632      	movcs	r2, r6
 8005c4a:	f7ff ffc9 	bl	8005be0 <memcpy>
 8005c4e:	4629      	mov	r1, r5
 8005c50:	4638      	mov	r0, r7
 8005c52:	f7ff fbbf 	bl	80053d4 <_free_r>
 8005c56:	e7f1      	b.n	8005c3c <_realloc_r+0x40>

08005c58 <_malloc_usable_size_r>:
 8005c58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c5c:	1f18      	subs	r0, r3, #4
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	bfbc      	itt	lt
 8005c62:	580b      	ldrlt	r3, [r1, r0]
 8005c64:	18c0      	addlt	r0, r0, r3
 8005c66:	4770      	bx	lr

08005c68 <_init>:
 8005c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6a:	bf00      	nop
 8005c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6e:	bc08      	pop	{r3}
 8005c70:	469e      	mov	lr, r3
 8005c72:	4770      	bx	lr

08005c74 <_fini>:
 8005c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c76:	bf00      	nop
 8005c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7a:	bc08      	pop	{r3}
 8005c7c:	469e      	mov	lr, r3
 8005c7e:	4770      	bx	lr
