
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 85 fc  	addi	a0, a0, -56

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 06 fc  	addi	a2, a2, -64
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <fc_layer>:
800000b8: 13 01 c1 00  	addi	sp, sp, 12
800000bc: 13 02 42 00  	addi	tp, tp, 4
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 2a 11 fe  	sw	ra, -12(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 23 2c a1 fe  	sw	a0, -8(sp)
800000d8: 83 22 45 00  	lw	t0, 4(a0)
800000dc: 23 2e 51 fe  	sw	t0, -4(sp)
800000e0: 57 40 00 5e  	vmv.v.x	v0, zero
800000e4: ef 00 40 11  	jal	0x800001f8 <_Z13get_global_idj>
800000e8: 83 22 c1 ff  	lw	t0, -4(sp)
800000ec: d7 c0 02 5e  	vmv.v.x	v1, t0

800000f0 <.Lpcrel_hi0>:
800000f0: 17 03 00 00  	auipc	t1, 0
800000f4: 5b 30 c3 0c  	setrpc	zero, t1, 204
800000f8: 5b d2 00 0c  	vbge	v0, v1, 0x800001bc <.LBB0_8>
800000fc: 03 26 81 ff  	lw	a2, -8(sp)
80000100: 83 22 86 01  	lw	t0, 24(a2)
80000104: 03 23 06 00  	lw	t1, 0(a2)
80000108: 83 23 06 01  	lw	t2, 16(a2)
8000010c: b7 34 00 80  	lui	s1, 524291
80000110: 63 5c 60 04  	blez	t1, 0x80000168 <.LBB0_4>
80000114: 03 25 c6 00  	lw	a0, 12(a2)
80000118: 83 25 86 00  	lw	a1, 8(a2)
8000011c: d7 60 03 96  	vmul.vx	v1, v0, t1
80000120: d7 30 11 96  	vsll.vi	v1, v1, 2
80000124: d7 40 15 02  	vadd.vx	v1, v1, a0
80000128: 83 a4 84 00  	lw	s1, 8(s1)
8000012c: d7 c1 05 5e  	vmv.v.x	v3, a1
80000130: 57 42 03 5e  	vmv.v.x	v4, t1
80000134: d7 c2 04 5e  	vmv.v.x	v5, s1
80000138: d7 43 00 5e  	vmv.v.x	v7, zero

8000013c <.LBB0_3>:
8000013c: 7b a1 01 00  	vlw12.v	v2, 0(v3)
80000140: 7b a3 00 00  	vlw12.v	v6, 0(v1)
80000144: 57 11 53 a2  	vfmadd.vv	v2, v6, v5
80000148: 0b 12 12 00  	vsub12.vi	v4, v4, 1
8000014c: d7 30 12 02  	vadd.vi	v1, v1, 4
80000150: d7 31 32 02  	vadd.vi	v3, v3, 4
80000154: d7 42 20 02  	vadd.vx	v5, v2, zero

80000158 <.Lpcrel_hi1>:
80000158: 17 03 00 00  	auipc	t1, 0
8000015c: 5b 30 83 01  	setrpc	zero, t1, 24
80000160: db 9e 43 fc  	vbne	v4, v7, 0x8000013c <.LBB0_3>
80000164: 6f 00 c0 00  	j	0x80000170 <.LBB0_5>

80000168 <.LBB0_4>:
80000168: 03 a3 84 00  	lw	t1, 8(s1)
8000016c: 57 41 03 5e  	vmv.v.x	v2, t1

80000170 <.LBB0_5>:
80000170: 5b 20 00 00  	join	zero, zero, 0
80000174: 83 24 46 01  	lw	s1, 20(a2)
80000178: 0b 20 10 00  	regext	zero, zero, 1
8000017c: d7 30 01 96  	vsll.vi	v1, v0, 2
80000180: 0b 20 00 04  	regext	zero, zero, 64
80000184: 57 c0 13 02  	vadd.vx	v0, v1, t2
80000188: 7b 20 00 00  	vlw12.v	v0, 0(v0)
8000018c: 13 03 10 00  	li	t1, 1
80000190: 57 10 20 02  	vfadd.vv	v0, v2, v0
80000194: 63 9e 62 00  	bne	t0, t1, 0x800001b0 <.LBB0_7>
80000198: b7 32 00 80  	lui	t0, 524291
8000019c: 83 a2 82 00  	lw	t0, 8(t0)
800001a0: d7 c0 02 5e  	vmv.v.x	v1, t0
800001a4: 23 2e 91 fe  	sw	s1, -4(sp)
800001a8: ef 00 80 03  	jal	0x800001e0 <_Z4fmaxff>
800001ac: 83 24 c1 ff  	lw	s1, -4(sp)

800001b0 <.LBB0_7>:
800001b0: 0b 20 00 04  	regext	zero, zero, 64
800001b4: d7 c0 14 02  	vadd.vx	v1, v1, s1
800001b8: 7b e0 00 00  	vsw12.v	v0, 0(v1)

800001bc <.LBB0_8>:
800001bc: 5b 20 00 00  	join	zero, zero, 0
800001c0: 83 20 41 ff  	lw	ra, -12(sp)
800001c4: 0b 20 90 00  	regext	zero, zero, 9
800001c8: ab 20 c0 7f  	vlw.v	v1, -4(v0)
800001cc: 13 01 41 ff  	addi	sp, sp, -12
800001d0: 13 02 c2 ff  	addi	tp, tp, -4
800001d4: 0b 20 10 00  	regext	zero, zero, 1
800001d8: 57 40 02 5e  	vmv.v.x	v0, tp
800001dc: 67 80 00 00  	ret

800001e0 <_Z4fmaxff>:
800001e0: 13 01 41 00  	addi	sp, sp, 4
800001e4: 23 2e 11 fe  	sw	ra, -4(sp)
800001e8: 57 90 00 1a  	vfmax.vv	v0, v0, v1
800001ec: 83 20 c1 ff  	lw	ra, -4(sp)
800001f0: 13 01 c1 ff  	addi	sp, sp, -4
800001f4: 67 80 00 00  	ret

800001f8 <_Z13get_global_idj>:
800001f8: 13 01 41 00  	addi	sp, sp, 4
800001fc: 23 2e 11 fe  	sw	ra, -4(sp)
80000200: 93 02 20 00  	li	t0, 2
80000204: d7 c0 02 5e  	vmv.v.x	v1, t0

80000208 <.Lpcrel_hi0>:
80000208: 17 03 00 00  	auipc	t1, 0
8000020c: 5b 30 c3 04  	setrpc	zero, t1, 76
80000210: 5b 88 00 02  	vbeq	v0, v1, 0x80000240 <.LBB0_4>
80000214: 93 02 10 00  	li	t0, 1
80000218: d7 c0 02 5e  	vmv.v.x	v1, t0

8000021c <.Lpcrel_hi1>:
8000021c: 17 03 00 00  	auipc	t1, 0
80000220: 5b 30 83 03  	setrpc	zero, t1, 56
80000224: 5b 82 00 02  	vbeq	v0, v1, 0x80000248 <.LBB0_5>
80000228: d7 40 00 5e  	vmv.v.x	v1, zero

8000022c <.Lpcrel_hi2>:
8000022c: 17 03 00 00  	auipc	t1, 0
80000230: 5b 30 83 02  	setrpc	zero, t1, 40
80000234: 5b 9e 00 00  	vbne	v0, v1, 0x80000250 <.LBB0_6>
80000238: ef 00 80 10  	jal	0x80000340 <__builtin_riscv_global_id_x>
8000023c: 6f 00 80 01  	j	0x80000254 <.LBB0_7>

80000240 <.LBB0_4>:
80000240: ef 00 40 16  	jal	0x800003a4 <__builtin_riscv_global_id_z>
80000244: 6f 00 00 01  	j	0x80000254 <.LBB0_7>

80000248 <.LBB0_5>:
80000248: ef 00 c0 12  	jal	0x80000374 <__builtin_riscv_global_id_y>
8000024c: 6f 00 80 00  	j	0x80000254 <.LBB0_7>

80000250 <.LBB0_6>:
80000250: 57 40 00 5e  	vmv.v.x	v0, zero

80000254 <.LBB0_7>:
80000254: 5b 20 00 00  	join	zero, zero, 0
80000258: 83 20 c1 ff  	lw	ra, -4(sp)
8000025c: 13 01 c1 ff  	addi	sp, sp, -4
80000260: 67 80 00 00  	ret

80000264 <__builtin_riscv_workitem_id_x>:
80000264: 13 01 41 00  	addi	sp, sp, 4
80000268: 23 2e 11 fe  	sw	ra, -4(sp)
8000026c: 73 25 30 80  	csrr	a0, 2051
80000270: 83 22 85 00  	lw	t0, 8(a0)
80000274: 73 23 00 80  	csrr	t1, 2048
80000278: 57 a1 08 52  	vid.v	v2
8000027c: 57 40 23 02  	vadd.vx	v0, v2, t1
80000280: 03 2e 85 01  	lw	t3, 24(a0)
80000284: 57 60 0e 8a  	vremu.vx	v0, v0, t3
80000288: 83 20 c1 ff  	lw	ra, -4(sp)
8000028c: 13 01 c1 ff  	addi	sp, sp, -4
80000290: 67 80 00 00  	ret

80000294 <__builtin_riscv_workitem_id_y>:
80000294: 13 01 41 00  	addi	sp, sp, 4
80000298: 23 2e 11 fe  	sw	ra, -4(sp)
8000029c: 73 25 30 80  	csrr	a0, 2051
800002a0: 83 22 85 00  	lw	t0, 8(a0)
800002a4: 73 23 00 80  	csrr	t1, 2048
800002a8: 57 a1 08 52  	vid.v	v2
800002ac: 57 40 23 02  	vadd.vx	v0, v2, t1
800002b0: 03 2e 85 01  	lw	t3, 24(a0)
800002b4: 83 2e c5 01  	lw	t4, 28(a0)
800002b8: 33 8f ce 03  	mul	t5, t4, t3
800002bc: 57 60 0f 8a  	vremu.vx	v0, v0, t5
800002c0: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800002c4: d7 c0 0e 5e  	vmv.v.x	v1, t4

800002c8 <.hi2>:
800002c8: 17 03 00 00  	auipc	t1, 0
800002cc: 5b 30 43 01  	setrpc	zero, t1, 20
800002d0: 5b c6 00 00  	vblt	v0, v1, 0x800002dc <.end2>
800002d4: 13 0f f0 ff  	li	t5, -1
800002d8: 57 40 1f 02  	vadd.vx	v0, v1, t5

800002dc <.end2>:
800002dc: 5b 20 00 00  	join	zero, zero, 0
800002e0: 83 20 c1 ff  	lw	ra, -4(sp)
800002e4: 13 01 c1 ff  	addi	sp, sp, -4
800002e8: 67 80 00 00  	ret

800002ec <__builtin_riscv_workitem_id_z>:
800002ec: 13 01 41 00  	addi	sp, sp, 4
800002f0: 23 2e 11 fe  	sw	ra, -4(sp)
800002f4: 73 25 30 80  	csrr	a0, 2051
800002f8: 73 23 00 80  	csrr	t1, 2048
800002fc: 57 a1 08 52  	vid.v	v2
80000300: 57 40 23 02  	vadd.vx	v0, v2, t1
80000304: 03 2e 85 01  	lw	t3, 24(a0)
80000308: 83 2e c5 01  	lw	t4, 28(a0)
8000030c: 03 2f 05 02  	lw	t5, 32(a0)
80000310: b3 8e ce 03  	mul	t4, t4, t3
80000314: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000318: d7 40 0f 5e  	vmv.v.x	v1, t5

8000031c <.hi3>:
8000031c: 17 03 00 00  	auipc	t1, 0
80000320: 5b 30 43 01  	setrpc	zero, t1, 20
80000324: 5b c6 00 00  	vblt	v0, v1, 0x80000330 <.end3>
80000328: 13 0f f0 ff  	li	t5, -1
8000032c: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000330 <.end3>:
80000330: 5b 20 00 00  	join	zero, zero, 0
80000334: 83 20 c1 ff  	lw	ra, -4(sp)
80000338: 13 01 c1 ff  	addi	sp, sp, -4
8000033c: 67 80 00 00  	ret

80000340 <__builtin_riscv_global_id_x>:
80000340: 13 01 41 00  	addi	sp, sp, 4
80000344: 23 2e 11 fe  	sw	ra, -4(sp)
80000348: ef f0 df f1  	jal	0x80000264 <__builtin_riscv_workitem_id_x>
8000034c: 73 25 30 80  	csrr	a0, 2051
80000350: 73 23 80 80  	csrr	t1, 2056
80000354: 03 2e 85 01  	lw	t3, 24(a0)
80000358: 83 2e 45 02  	lw	t4, 36(a0)
8000035c: b3 0f c3 03  	mul	t6, t1, t3
80000360: b3 8f df 01  	add	t6, t6, t4
80000364: 57 c0 0f 02  	vadd.vx	v0, v0, t6
80000368: 83 20 c1 ff  	lw	ra, -4(sp)
8000036c: 13 01 c1 ff  	addi	sp, sp, -4
80000370: 67 80 00 00  	ret

80000374 <__builtin_riscv_global_id_y>:
80000374: 13 01 41 00  	addi	sp, sp, 4
80000378: 23 2e 11 fe  	sw	ra, -4(sp)
8000037c: ef f0 9f f1  	jal	0x80000294 <__builtin_riscv_workitem_id_y>
80000380: 73 23 90 80  	csrr	t1, 2057
80000384: 83 23 c5 01  	lw	t2, 28(a0)
80000388: 83 2e 85 02  	lw	t4, 40(a0)
8000038c: 33 0e 73 02  	mul	t3, t1, t2
80000390: 33 0e de 01  	add	t3, t3, t4
80000394: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000398: 83 20 c1 ff  	lw	ra, -4(sp)
8000039c: 13 01 c1 ff  	addi	sp, sp, -4
800003a0: 67 80 00 00  	ret

800003a4 <__builtin_riscv_global_id_z>:
800003a4: 13 01 41 00  	addi	sp, sp, 4
800003a8: 23 2e 11 fe  	sw	ra, -4(sp)
800003ac: ef f0 1f f4  	jal	0x800002ec <__builtin_riscv_workitem_id_z>
800003b0: 73 25 30 80  	csrr	a0, 2051
800003b4: 73 23 a0 80  	csrr	t1, 2058
800003b8: 83 23 05 02  	lw	t2, 32(a0)
800003bc: 03 2e c5 02  	lw	t3, 44(a0)
800003c0: b3 83 63 02  	mul	t2, t2, t1
800003c4: b3 83 c3 01  	add	t2, t2, t3
800003c8: 57 c0 03 02  	vadd.vx	v0, v0, t2
800003cc: 83 20 c1 ff  	lw	ra, -4(sp)
800003d0: 13 01 c1 ff  	addi	sp, sp, -4
800003d4: 67 80 00 00  	ret
