 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fmul_exp
Version: U-2022.12
Date   : Sun Jul  6 20:40:25 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/CO (ADDFX1)                  0.33       3.84 f
  intadd_0/U3/CO (ADDFX1)                  0.33       4.17 f
  intadd_0/U2/S (ADDFX1)                   0.31       4.48 r
  U196/Y (INVXL)                           0.05       4.53 f
  pip2_exp_reg[10]/D (DFFSX1)              0.00       4.53 f
  data arrival time                                   4.53

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[10]/CK (DFFSX1)             0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -4.53
  -----------------------------------------------------------
  slack (MET)                                         5.61


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/CO (ADDFX1)                  0.33       3.84 f
  intadd_0/U3/CO (ADDFX1)                  0.33       4.17 f
  intadd_0/U2/CO (ADDFX1)                  0.31       4.48 f
  U195/Y (INVXL)                           0.08       4.55 r
  pip2_exp_reg[11]/D (DFFSX1)              0.00       4.55 r
  data arrival time                                   4.55

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[11]/CK (DFFSX1)             0.00      10.40 r
  library setup time                      -0.12      10.28
  data required time                                 10.28
  -----------------------------------------------------------
  data required time                                 10.28
  data arrival time                                  -4.55
  -----------------------------------------------------------
  slack (MET)                                         5.73


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/CO (ADDFX1)                  0.33       3.84 f
  intadd_0/U3/S (ADDFX1)                   0.31       4.15 r
  U197/Y (INVXL)                           0.05       4.20 f
  pip2_exp_reg[9]/D (DFFSX1)               0.00       4.20 f
  data arrival time                                   4.20

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[9]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -4.20
  -----------------------------------------------------------
  slack (MET)                                         5.94


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/CO (ADDFX1)                  0.33       3.51 f
  intadd_0/U4/S (ADDFX1)                   0.31       3.82 r
  U198/Y (INVXL)                           0.05       3.87 f
  pip2_exp_reg[8]/D (DFFSX1)               0.00       3.87 f
  data arrival time                                   3.87

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[8]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -3.87
  -----------------------------------------------------------
  slack (MET)                                         6.27


  Startpoint: pip1_exp_a_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_exp_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_exp_a_reg[1]/CK (DFFSX1)            0.00       0.50 r
  pip1_exp_a_reg[1]/QN (DFFSX1)            0.52       1.02 f
  intadd_0/U11/CO (ADDFX1)                 0.51       1.53 f
  intadd_0/U10/CO (ADDFX1)                 0.33       1.86 f
  intadd_0/U9/CO (ADDFX1)                  0.33       2.19 f
  intadd_0/U8/CO (ADDFX1)                  0.33       2.52 f
  intadd_0/U7/CO (ADDFX1)                  0.33       2.85 f
  intadd_0/U6/CO (ADDFX1)                  0.33       3.18 f
  intadd_0/U5/S (ADDFX1)                   0.31       3.49 r
  U293/Y (INVXL)                           0.05       3.54 f
  pip2_exp_reg[7]/D (DFFSX1)               0.00       3.54 f
  data arrival time                                   3.54

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip2_exp_reg[7]/CK (DFFSX1)              0.00      10.40 r
  library setup time                      -0.26      10.14
  data required time                                 10.14
  -----------------------------------------------------------
  data required time                                 10.14
  data arrival time                                  -3.54
  -----------------------------------------------------------
  slack (MET)                                         6.60


  Startpoint: pip3_sub_norm_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip_exp_reg[4][12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip3_sub_norm_reg[1]/CK (DFFSX1)         0.00       0.50 r
  pip3_sub_norm_reg[1]/QN (DFFSX1)         0.43       0.93 r
  U206/CO (ADDFX1)                         0.59       1.51 r
  U203/Y (NAND3XL)                         0.14       1.65 f
  U191/Y (INVXL)                           0.13       1.78 r
  U201/Y (NAND2XL)                         0.10       1.88 f
  U218/Y (INVX1)                           0.11       1.99 r
  U219/Y (NAND2X1)                         0.08       2.07 f
  U220/Y (INVX1)                           0.10       2.17 r
  U221/Y (NAND2X1)                         0.08       2.26 f
  U222/Y (INVX1)                           0.10       2.36 r
  U223/Y (NAND2X1)                         0.08       2.44 f
  U224/Y (INVX1)                           0.10       2.54 r
  U225/Y (NAND2X1)                         0.08       2.62 f
  U226/Y (INVX1)                           0.10       2.72 r
  U227/Y (NAND2X1)                         0.08       2.81 f
  U228/Y (INVX1)                           0.10       2.90 r
  U229/Y (NAND2X1)                         0.08       2.99 f
  U230/Y (INVX1)                           0.09       3.08 r
  U193/Y (NAND2XL)                         0.09       3.17 f
  U231/Y (XOR2XL)                          0.34       3.51 f
  pip_exp_reg[4][12]/D (DFFSX1)            0.00       3.51 f
  data arrival time                                   3.51

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  pip_exp_reg[4][12]/CK (DFFSX1)           0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -3.51
  -----------------------------------------------------------
  slack (MET)                                         6.63


  Startpoint: pip_exp_reg[7][10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: exp_o[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[7][10]/CK (DFFSX1)           0.00       0.50 r
  pip_exp_reg[7][10]/QN (DFFSX1)           0.42       0.92 r
  U211/Y (BUFX4)                           1.76       2.68 r
  exp_o[10] (out)                          0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -1.00       9.40
  data required time                                  9.40
  -----------------------------------------------------------
  data required time                                  9.40
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: pip_exp_reg[7][9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: exp_o[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[7][9]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[7][9]/QN (DFFSX1)            0.42       0.92 r
  U212/Y (BUFX4)                           1.76       2.68 r
  exp_o[9] (out)                           0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -1.00       9.40
  data required time                                  9.40
  -----------------------------------------------------------
  data required time                                  9.40
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: pip_exp_reg[7][8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: exp_o[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[7][8]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[7][8]/QN (DFFSX1)            0.42       0.92 r
  U213/Y (BUFX4)                           1.76       2.68 r
  exp_o[8] (out)                           0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -1.00       9.40
  data required time                                  9.40
  -----------------------------------------------------------
  data required time                                  9.40
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: pip_exp_reg[7][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: exp_o[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip_exp_reg[7][7]/CK (DFFSX1)            0.00       0.50 r
  pip_exp_reg[7][7]/QN (DFFSX1)            0.42       0.92 r
  U214/Y (BUFX4)                           1.76       2.68 r
  exp_o[7] (out)                           0.00       2.68 r
  data arrival time                                   2.68

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -1.00       9.40
  data required time                                  9.40
  -----------------------------------------------------------
  data required time                                  9.40
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         6.72


1
