Command: /home/users7/rk366163/526LSP24_raj_kumar/Lab5/./simv -l Lab5.log
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP1_Full64; Runtime version U-2023.03-SP1_Full64;  Mar  6 19:27 2024
VCD+ Writer U-2023.03-SP1_Full64 Copyright (c) 1991-2023 by Synopsys Inc.
                   0 data = 01010011
                   0 r = xxxxxxxx
                  50 r = 00000000, clk = 1
                  80 r = xxxxxxxx, clk = 1
                 100 r = xxxxxxxx, clk = 0
                 150 r = xxxxxxxx, clk = 1
                 169 r = 11111111, clk = 1
                 200 r = 11111111, clk = 0
                 250 r = 11111111, clk = 1
                 300 r = 11111111, clk = 0
                 350 r = 11111111, clk = 1
                 400 r = 11111111, clk = 0
$finish called from file "reg_tb.sv", line 20.
$finish at simulation time                 4500
           V C S   S i m u l a t i o n   R e p o r t 
Time: 450000 ps
CPU Time:      0.210 seconds;       Data structure size:   0.0Mb
Wed Mar  6 19:27:47 2024
