;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x02
ADC_IRQ__INTC_NUMBER EQU 1
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x01
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x02
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x02

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT12_PC0
LCD_LCDPort__0__PORT EQU 12
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT12_PC1
LCD_LCDPort__1__PORT EQU 12
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT12_PC2
LCD_LCDPort__2__PORT EQU 12
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT12_PC3
LCD_LCDPort__3__PORT EQU 12
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT12_PC4
LCD_LCDPort__4__PORT EQU 12
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT12_PC5
LCD_LCDPort__5__PORT EQU 12
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT12_PC6
LCD_LCDPort__6__PORT EQU 12
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT12_AG
LCD_LCDPort__BIE EQU CYREG_PRT12_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT12_BYP
LCD_LCDPort__DM0 EQU CYREG_PRT12_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT12_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT12_DM2
LCD_LCDPort__DR EQU CYREG_PRT12_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 12
LCD_LCDPort__PRT EQU CYREG_PRT12_PRT
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT12_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_LCDPort__SLW EQU CYREG_PRT12_SLW

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* ADC2 */
ADC2_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC2_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC2_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC2_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC2_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC2_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC2_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC2_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC2_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC2_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC2_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC2_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC2_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC2_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC2_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC2_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC2_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC2_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC2_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC2_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC2_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC2_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC2_IRQ__INTC_MASK EQU 0x01
ADC2_IRQ__INTC_NUMBER EQU 0
ADC2_IRQ__INTC_PRIOR_NUM EQU 7
ADC2_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC2_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC2_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC2_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC2_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC2_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC2_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC2_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC2_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC2_theACLK__INDEX EQU 0x00
ADC2_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC2_theACLK__PM_ACT_MSK EQU 0x01
ADC2_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC2_theACLK__PM_STBY_MSK EQU 0x01

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Rx_1__0__MASK EQU 0x01
Rx_1__0__PC EQU CYREG_PRT3_PC0
Rx_1__0__PORT EQU 3
Rx_1__0__SHIFT EQU 0
Rx_1__AG EQU CYREG_PRT3_AG
Rx_1__AMUX EQU CYREG_PRT3_AMUX
Rx_1__BIE EQU CYREG_PRT3_BIE
Rx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Rx_1__BYP EQU CYREG_PRT3_BYP
Rx_1__CTL EQU CYREG_PRT3_CTL
Rx_1__DM0 EQU CYREG_PRT3_DM0
Rx_1__DM1 EQU CYREG_PRT3_DM1
Rx_1__DM2 EQU CYREG_PRT3_DM2
Rx_1__DR EQU CYREG_PRT3_DR
Rx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Rx_1__MASK EQU 0x01
Rx_1__PORT EQU 3
Rx_1__PRT EQU CYREG_PRT3_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Rx_1__PS EQU CYREG_PRT3_PS
Rx_1__SHIFT EQU 0
Rx_1__SLW EQU CYREG_PRT3_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Tx_1__0__MASK EQU 0x02
Tx_1__0__PC EQU CYREG_PRT3_PC1
Tx_1__0__PORT EQU 3
Tx_1__0__SHIFT EQU 1
Tx_1__AG EQU CYREG_PRT3_AG
Tx_1__AMUX EQU CYREG_PRT3_AMUX
Tx_1__BIE EQU CYREG_PRT3_BIE
Tx_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Tx_1__BYP EQU CYREG_PRT3_BYP
Tx_1__CTL EQU CYREG_PRT3_CTL
Tx_1__DM0 EQU CYREG_PRT3_DM0
Tx_1__DM1 EQU CYREG_PRT3_DM1
Tx_1__DM2 EQU CYREG_PRT3_DM2
Tx_1__DR EQU CYREG_PRT3_DR
Tx_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Tx_1__MASK EQU 0x02
Tx_1__PORT EQU 3
Tx_1__PRT EQU CYREG_PRT3_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Tx_1__PS EQU CYREG_PRT3_PS
Tx_1__SHIFT EQU 1
Tx_1__SLW EQU CYREG_PRT3_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB06_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB06_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB01_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB01_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB01_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB01_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB01_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB01_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB01_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB01_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

/* isrRX */
isrRX__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrRX__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrRX__INTC_MASK EQU 0x04
isrRX__INTC_NUMBER EQU 2
isrRX__INTC_PRIOR_NUM EQU 7
isrRX__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isrRX__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrRX__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_1 */
isr_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_1__INTC_MASK EQU 0x08
isr_1__INTC_NUMBER EQU 3
isr_1__INTC_PRIOR_NUM EQU 7
isr_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* emFile */
emFile_Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
emFile_Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
emFile_Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
emFile_Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
emFile_Clock_1__INDEX EQU 0x00
emFile_Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
emFile_Clock_1__PM_ACT_MSK EQU 0x01
emFile_Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
emFile_Clock_1__PM_STBY_MSK EQU 0x01
emFile_miso0__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
emFile_miso0__0__MASK EQU 0x80
emFile_miso0__0__PC EQU CYREG_PRT1_PC7
emFile_miso0__0__PORT EQU 1
emFile_miso0__0__SHIFT EQU 7
emFile_miso0__AG EQU CYREG_PRT1_AG
emFile_miso0__AMUX EQU CYREG_PRT1_AMUX
emFile_miso0__BIE EQU CYREG_PRT1_BIE
emFile_miso0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
emFile_miso0__BYP EQU CYREG_PRT1_BYP
emFile_miso0__CTL EQU CYREG_PRT1_CTL
emFile_miso0__DM0 EQU CYREG_PRT1_DM0
emFile_miso0__DM1 EQU CYREG_PRT1_DM1
emFile_miso0__DM2 EQU CYREG_PRT1_DM2
emFile_miso0__DR EQU CYREG_PRT1_DR
emFile_miso0__INP_DIS EQU CYREG_PRT1_INP_DIS
emFile_miso0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
emFile_miso0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
emFile_miso0__LCD_EN EQU CYREG_PRT1_LCD_EN
emFile_miso0__MASK EQU 0x80
emFile_miso0__PORT EQU 1
emFile_miso0__PRT EQU CYREG_PRT1_PRT
emFile_miso0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
emFile_miso0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
emFile_miso0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
emFile_miso0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
emFile_miso0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
emFile_miso0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
emFile_miso0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
emFile_miso0__PS EQU CYREG_PRT1_PS
emFile_miso0__SHIFT EQU 7
emFile_miso0__SLW EQU CYREG_PRT1_SLW
emFile_mosi0__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
emFile_mosi0__0__MASK EQU 0x40
emFile_mosi0__0__PC EQU CYREG_PRT1_PC6
emFile_mosi0__0__PORT EQU 1
emFile_mosi0__0__SHIFT EQU 6
emFile_mosi0__AG EQU CYREG_PRT1_AG
emFile_mosi0__AMUX EQU CYREG_PRT1_AMUX
emFile_mosi0__BIE EQU CYREG_PRT1_BIE
emFile_mosi0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
emFile_mosi0__BYP EQU CYREG_PRT1_BYP
emFile_mosi0__CTL EQU CYREG_PRT1_CTL
emFile_mosi0__DM0 EQU CYREG_PRT1_DM0
emFile_mosi0__DM1 EQU CYREG_PRT1_DM1
emFile_mosi0__DM2 EQU CYREG_PRT1_DM2
emFile_mosi0__DR EQU CYREG_PRT1_DR
emFile_mosi0__INP_DIS EQU CYREG_PRT1_INP_DIS
emFile_mosi0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
emFile_mosi0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
emFile_mosi0__LCD_EN EQU CYREG_PRT1_LCD_EN
emFile_mosi0__MASK EQU 0x40
emFile_mosi0__PORT EQU 1
emFile_mosi0__PRT EQU CYREG_PRT1_PRT
emFile_mosi0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
emFile_mosi0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
emFile_mosi0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
emFile_mosi0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
emFile_mosi0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
emFile_mosi0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
emFile_mosi0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
emFile_mosi0__PS EQU CYREG_PRT1_PS
emFile_mosi0__SHIFT EQU 6
emFile_mosi0__SLW EQU CYREG_PRT1_SLW
emFile_sclk0__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
emFile_sclk0__0__MASK EQU 0x20
emFile_sclk0__0__PC EQU CYREG_PRT1_PC5
emFile_sclk0__0__PORT EQU 1
emFile_sclk0__0__SHIFT EQU 5
emFile_sclk0__AG EQU CYREG_PRT1_AG
emFile_sclk0__AMUX EQU CYREG_PRT1_AMUX
emFile_sclk0__BIE EQU CYREG_PRT1_BIE
emFile_sclk0__BIT_MASK EQU CYREG_PRT1_BIT_MASK
emFile_sclk0__BYP EQU CYREG_PRT1_BYP
emFile_sclk0__CTL EQU CYREG_PRT1_CTL
emFile_sclk0__DM0 EQU CYREG_PRT1_DM0
emFile_sclk0__DM1 EQU CYREG_PRT1_DM1
emFile_sclk0__DM2 EQU CYREG_PRT1_DM2
emFile_sclk0__DR EQU CYREG_PRT1_DR
emFile_sclk0__INP_DIS EQU CYREG_PRT1_INP_DIS
emFile_sclk0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
emFile_sclk0__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
emFile_sclk0__LCD_EN EQU CYREG_PRT1_LCD_EN
emFile_sclk0__MASK EQU 0x20
emFile_sclk0__PORT EQU 1
emFile_sclk0__PRT EQU CYREG_PRT1_PRT
emFile_sclk0__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
emFile_sclk0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
emFile_sclk0__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
emFile_sclk0__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
emFile_sclk0__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
emFile_sclk0__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
emFile_sclk0__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
emFile_sclk0__PS EQU CYREG_PRT1_PS
emFile_sclk0__SHIFT EQU 5
emFile_sclk0__SLW EQU CYREG_PRT1_SLW
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
emFile_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB09_CTL
emFile_SPI0_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB09_CTL
emFile_SPI0_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB09_MSK
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
emFile_SPI0_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB09_MSK
emFile_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
emFile_SPI0_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB09_ST
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
emFile_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
emFile_SPI0_BSPIM_RxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_RxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_RxStsReg__5__MASK EQU 0x20
emFile_SPI0_BSPIM_RxStsReg__5__POS EQU 5
emFile_SPI0_BSPIM_RxStsReg__6__MASK EQU 0x40
emFile_SPI0_BSPIM_RxStsReg__6__POS EQU 6
emFile_SPI0_BSPIM_RxStsReg__MASK EQU 0x70
emFile_SPI0_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
emFile_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
emFile_SPI0_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
emFile_SPI0_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
emFile_SPI0_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
emFile_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
emFile_SPI0_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
emFile_SPI0_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
emFile_SPI0_BSPIM_TxStsReg__0__MASK EQU 0x01
emFile_SPI0_BSPIM_TxStsReg__0__POS EQU 0
emFile_SPI0_BSPIM_TxStsReg__1__MASK EQU 0x02
emFile_SPI0_BSPIM_TxStsReg__1__POS EQU 1
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
emFile_SPI0_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
emFile_SPI0_BSPIM_TxStsReg__2__MASK EQU 0x04
emFile_SPI0_BSPIM_TxStsReg__2__POS EQU 2
emFile_SPI0_BSPIM_TxStsReg__3__MASK EQU 0x08
emFile_SPI0_BSPIM_TxStsReg__3__POS EQU 3
emFile_SPI0_BSPIM_TxStsReg__4__MASK EQU 0x10
emFile_SPI0_BSPIM_TxStsReg__4__POS EQU 4
emFile_SPI0_BSPIM_TxStsReg__MASK EQU 0x1F
emFile_SPI0_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
emFile_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
emFile_SPI0_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST
emFile_SPI0_CS__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
emFile_SPI0_CS__0__MASK EQU 0x10
emFile_SPI0_CS__0__PC EQU CYREG_PRT1_PC4
emFile_SPI0_CS__0__PORT EQU 1
emFile_SPI0_CS__0__SHIFT EQU 4
emFile_SPI0_CS__AG EQU CYREG_PRT1_AG
emFile_SPI0_CS__AMUX EQU CYREG_PRT1_AMUX
emFile_SPI0_CS__BIE EQU CYREG_PRT1_BIE
emFile_SPI0_CS__BIT_MASK EQU CYREG_PRT1_BIT_MASK
emFile_SPI0_CS__BYP EQU CYREG_PRT1_BYP
emFile_SPI0_CS__CTL EQU CYREG_PRT1_CTL
emFile_SPI0_CS__DM0 EQU CYREG_PRT1_DM0
emFile_SPI0_CS__DM1 EQU CYREG_PRT1_DM1
emFile_SPI0_CS__DM2 EQU CYREG_PRT1_DM2
emFile_SPI0_CS__DR EQU CYREG_PRT1_DR
emFile_SPI0_CS__INP_DIS EQU CYREG_PRT1_INP_DIS
emFile_SPI0_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
emFile_SPI0_CS__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
emFile_SPI0_CS__LCD_EN EQU CYREG_PRT1_LCD_EN
emFile_SPI0_CS__MASK EQU 0x10
emFile_SPI0_CS__PORT EQU 1
emFile_SPI0_CS__PRT EQU CYREG_PRT1_PRT
emFile_SPI0_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
emFile_SPI0_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
emFile_SPI0_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
emFile_SPI0_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
emFile_SPI0_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
emFile_SPI0_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
emFile_SPI0_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
emFile_SPI0_CS__PS EQU CYREG_PRT1_PS
emFile_SPI0_CS__SHIFT EQU 4
emFile_SPI0_CS__SLW EQU CYREG_PRT1_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Counter */
Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
Counter_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
Counter_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
Counter_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
Counter_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
Counter_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
Counter_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
Counter_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
Counter_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
Counter_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
Counter_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
Counter_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
Counter_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
Counter_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Counter_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB04_A0
Counter_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB04_A1
Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Counter_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB04_D0
Counter_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB04_D1
Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Counter_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB04_F0
Counter_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB04_F1
Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Counter_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB05_A0
Counter_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB05_A1
Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Counter_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB05_D0
Counter_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB05_D1
Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Counter_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB05_F0
Counter_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB05_F1
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Counter_CounterUDB_sCTRLReg_ctrlreg__3__MASK EQU 0x08
Counter_CounterUDB_sCTRLReg_ctrlreg__3__POS EQU 3
Counter_CounterUDB_sCTRLReg_ctrlreg__4__MASK EQU 0x10
Counter_CounterUDB_sCTRLReg_ctrlreg__4__POS EQU 4
Counter_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x98
Counter_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
Counter_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
Counter_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
Counter_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Counter_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST

/* Pin_ADC */
Pin_ADC__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_ADC__0__MASK EQU 0x04
Pin_ADC__0__PC EQU CYREG_PRT3_PC2
Pin_ADC__0__PORT EQU 3
Pin_ADC__0__SHIFT EQU 2
Pin_ADC__AG EQU CYREG_PRT3_AG
Pin_ADC__AMUX EQU CYREG_PRT3_AMUX
Pin_ADC__BIE EQU CYREG_PRT3_BIE
Pin_ADC__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_ADC__BYP EQU CYREG_PRT3_BYP
Pin_ADC__CTL EQU CYREG_PRT3_CTL
Pin_ADC__DM0 EQU CYREG_PRT3_DM0
Pin_ADC__DM1 EQU CYREG_PRT3_DM1
Pin_ADC__DM2 EQU CYREG_PRT3_DM2
Pin_ADC__DR EQU CYREG_PRT3_DR
Pin_ADC__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_ADC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_ADC__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_ADC__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_ADC__MASK EQU 0x04
Pin_ADC__PORT EQU 3
Pin_ADC__PRT EQU CYREG_PRT3_PRT
Pin_ADC__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_ADC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_ADC__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_ADC__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_ADC__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_ADC__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_ADC__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_ADC__PS EQU CYREG_PRT3_PS
Pin_ADC__SHIFT EQU 2
Pin_ADC__SLW EQU CYREG_PRT3_SLW

/* Pin_ADC2 */
Pin_ADC2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_ADC2__0__MASK EQU 0x02
Pin_ADC2__0__PC EQU CYREG_PRT2_PC1
Pin_ADC2__0__PORT EQU 2
Pin_ADC2__0__SHIFT EQU 1
Pin_ADC2__AG EQU CYREG_PRT2_AG
Pin_ADC2__AMUX EQU CYREG_PRT2_AMUX
Pin_ADC2__BIE EQU CYREG_PRT2_BIE
Pin_ADC2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_ADC2__BYP EQU CYREG_PRT2_BYP
Pin_ADC2__CTL EQU CYREG_PRT2_CTL
Pin_ADC2__DM0 EQU CYREG_PRT2_DM0
Pin_ADC2__DM1 EQU CYREG_PRT2_DM1
Pin_ADC2__DM2 EQU CYREG_PRT2_DM2
Pin_ADC2__DR EQU CYREG_PRT2_DR
Pin_ADC2__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_ADC2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_ADC2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_ADC2__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_ADC2__MASK EQU 0x02
Pin_ADC2__PORT EQU 2
Pin_ADC2__PRT EQU CYREG_PRT2_PRT
Pin_ADC2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_ADC2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_ADC2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_ADC2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_ADC2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_ADC2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_ADC2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_ADC2__PS EQU CYREG_PRT2_PS
Pin_ADC2__SHIFT EQU 1
Pin_ADC2__SLW EQU CYREG_PRT2_SLW

/* foto_transistor */
foto_transistor__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
foto_transistor__0__MASK EQU 0x01
foto_transistor__0__PC EQU CYREG_PRT0_PC0
foto_transistor__0__PORT EQU 0
foto_transistor__0__SHIFT EQU 0
foto_transistor__AG EQU CYREG_PRT0_AG
foto_transistor__AMUX EQU CYREG_PRT0_AMUX
foto_transistor__BIE EQU CYREG_PRT0_BIE
foto_transistor__BIT_MASK EQU CYREG_PRT0_BIT_MASK
foto_transistor__BYP EQU CYREG_PRT0_BYP
foto_transistor__CTL EQU CYREG_PRT0_CTL
foto_transistor__DM0 EQU CYREG_PRT0_DM0
foto_transistor__DM1 EQU CYREG_PRT0_DM1
foto_transistor__DM2 EQU CYREG_PRT0_DM2
foto_transistor__DR EQU CYREG_PRT0_DR
foto_transistor__INP_DIS EQU CYREG_PRT0_INP_DIS
foto_transistor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
foto_transistor__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
foto_transistor__LCD_EN EQU CYREG_PRT0_LCD_EN
foto_transistor__MASK EQU 0x01
foto_transistor__PORT EQU 0
foto_transistor__PRT EQU CYREG_PRT0_PRT
foto_transistor__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
foto_transistor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
foto_transistor__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
foto_transistor__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
foto_transistor__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
foto_transistor__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
foto_transistor__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
foto_transistor__PS EQU CYREG_PRT0_PS
foto_transistor__SHIFT EQU 0
foto_transistor__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
