============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Mon May 13 14:43:16 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'pixel_data', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1010)
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1068)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-5007 WARNING: redeclaration of ANSI port 'data_req' is not allowed in ../../../rtl/HDMI/video_driver.v(39)
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../../../rtl/CortexM0_SoC.v(155)
HDL-1007 : elaborate module CortexM0_SoC in ../../../rtl/CortexM0_SoC.v(1)
HDL-1007 : elaborate module PLL in ../../al_ip/PLL.v(24)
HDL-1007 : elaborate module EG_LOGIC_BUFG in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(8)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=40,CLKC2_DIV=40,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",CLKC0_CPHASE=9,CLKC1_CPHASE=39,CLKC2_CPHASE=9,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module SDRAM_PLL in ../../al_ip/SDRAM_PLL.v(23)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=10,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC1_FPHASE=4,CLKC0_CPHASE=9,CLKC1_CPHASE=6,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module PIXEL_PLL in ../../al_ip/PIXEL_PLL.v(24)
HDL-1007 : elaborate module EG_PHY_PLL(FIN="50.000",FBCLK_DIV=2,CLKC0_DIV=10,CLKC1_DIV=20,CLKC2_DIV=4,CLKC0_ENABLE="ENABLE",CLKC1_ENABLE="ENABLE",CLKC2_ENABLE="ENABLE",FEEDBK_PATH="CLKC0_EXT",STDBY_ENABLE="DISABLE",CLKC0_CPHASE=9,CLKC1_CPHASE=19,CLKC2_CPHASE=3,GMC_GAIN=4,ICP_CURRENT=13,KVCO=4,LPF_CAPACITOR=1,LPF_RESISTOR=4,SYNC_ENABLE="DISABLE") in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(929)
HDL-1007 : elaborate module Keyboard in ../../../rtl/Keyboard.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../../../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../../../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../../../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../../../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../../../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(786)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(787)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(788)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../../../rtl/CortexM0_SoC.v(819)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../../../rtl/CortexM0_SoC.v(820)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../../../rtl/CortexM0_SoC.v(821)
HDL-1007 : elaborate module AHBlite_LED in ../../../rtl/AHBlite_LED.v(1)
HDL-1007 : elaborate module AHBlite_Timer in ../../../rtl/AHBlite_Timer.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../../../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_SEG in ../../../rtl/AHBlite_SEG.v(1)
HDL-1007 : elaborate module smg in ../../../rtl/smg.v(1)
HDL-5007 WARNING: edge of vector 'cnt_1ms' is only sensitive to the least significant bit in ../../../rtl/smg.v(24)
HDL-1007 : elaborate module AHBlite_SD in ../../../rtl/AHBlite_SD.v(1)
HDL-1007 : elaborate module SD_top in ../../../rtl/SD/SD_top.v(1)
HDL-1007 : elaborate module sd_init in ../../../rtl/SD/sd_init.v(1)
HDL-1007 : elaborate module sd_read in ../../../rtl/SD/sd_read.v(1)
HDL-1007 : elaborate module sd_rd_ctrl in ../../../rtl/SD/sd_rd_ctrl.v(1)
HDL-5007 WARNING: actual bit length 16 differs from formal bit length 32 for port 'rd_addr_setting' in ../../../rtl/AHBlite_SD.v(82)
HDL-1007 : elaborate module Block_RAM in ../../../rtl/Block_RAM.v(1)
HDL-1007 : extracting RAM for identifier 'mem' in ../../../rtl/Block_RAM.v(12)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(972)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(973)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../../../rtl/CortexM0_SoC.v(981)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../../../rtl/CortexM0_SoC.v(982)
HDL-1007 : elaborate module sdram_rw_top in ../../../rtl/DDR/sdram_rw_top.v(1)
HDL-1007 : elaborate module sdram_top in ../../../rtl/DDR/sdram_top.v(1)
HDL-5007 WARNING: port 'valid' remains unconnected for this instance in ../../../rtl/DDR/sdram_fifo_ctrl.v(215)
HDL-5007 WARNING: port 'valid' remains unconnected for this instance in ../../../rtl/DDR/sdram_fifo_ctrl.v(231)
HDL-1007 : elaborate module sdram_fifo_ctrl in ../../../rtl/DDR/sdram_fifo_ctrl.v(1)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../al_ip/SDRAM_WRITE_FIFO.v(260)
HDL-1007 : elaborate module SDRAM_WRITE_FIFO in ../../al_ip/SDRAM_WRITE_FIFO.v(25)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO(ADDR_WIDTH=11) in ../../al_ip/SDRAM_WRITE_FIFO.v(289)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO in ../../al_ip/SDRAM_WRITE_FIFO.v(289)
HDL-1007 : elaborate module ram_infer_SDRAM_WRITE_FIFO(DATAWIDTH_A=8,ADDRWIDTH_A=11,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=9) in ../../al_ip/SDRAM_WRITE_FIFO.v(377)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/SDRAM_WRITE_FIFO.v(442)
HDL-5007 WARNING: input port 'dib[31]' is not connected on this instance in ../../al_ip/SDRAM_WRITE_FIFO.v(265)
HDL-5007 WARNING: port 'doa' remains unconnected for this instance in ../../al_ip/SDRAM_READ_FIFO.v(260)
HDL-1007 : elaborate module SDRAM_READ_FIFO in ../../al_ip/SDRAM_READ_FIFO.v(25)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO in ../../al_ip/SDRAM_READ_FIFO.v(289)
HDL-1007 : elaborate module fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO(ADDR_WIDTH=11) in ../../al_ip/SDRAM_READ_FIFO.v(289)
HDL-1007 : elaborate module ram_infer_SDRAM_READ_FIFO(ADDRWIDTH_A=9,DATAWIDTH_B=8,REGMODE_B="OUTREG",ADDRWIDTH_B=11) in ../../al_ip/SDRAM_READ_FIFO.v(377)
HDL-1007 : extracting RAM for identifier 'memory' in ../../al_ip/SDRAM_READ_FIFO.v(442)
HDL-5007 WARNING: input port 'dib[7]' is not connected on this instance in ../../al_ip/SDRAM_READ_FIFO.v(265)
HDL-1007 : elaborate module sdram_controller in ../../../rtl/DDR/sdram_controller.v(1)
HDL-1007 : elaborate module sdram_ctrl in ../../../rtl/DDR/sdram_ctrl.v(1)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 9 for port 'sdram_rd_burst' in ../../../rtl/DDR/sdram_controller.v(52)
HDL-1007 : elaborate module sdram_cmd in ../../../rtl/DDR/sdram_cmd.v(22)
HDL-5007 WARNING: actual bit length 10 differs from formal bit length 9 for port 'sdram_rd_burst' in ../../../rtl/DDR/sdram_controller.v(69)
HDL-1007 : elaborate module sdram_data in ../../../rtl/DDR/sdram_data.v(1)
HDL-5007 WARNING: actual bit length 9 differs from formal bit length 10 for port 'sdram_rd_burst' in ../../../rtl/DDR/sdram_top.v(104)
HDL-1007 : elaborate module SDRAM in ../../al_ip/SDRAM.v(14)
HDL-1007 : elaborate module EG_PHY_SDRAM_2M_32 in D:/Anlogic/TD5.6.59063/arch/eagle_macro.v(720)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 9 for port 'wr_len' in ../../../rtl/CortexM0_SoC.v(1006)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'rd_data' in ../../../rtl/CortexM0_SoC.v(1010)
HDL-5007 WARNING: actual bit length 32 differs from formal bit length 9 for port 'rd_len' in ../../../rtl/CortexM0_SoC.v(1011)
HDL-1007 : elaborate module video_driver in ../../../rtl/HDMI/video_driver.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 8 for port 'pixel_data' in ../../../rtl/CortexM0_SoC.v(1039)
HDL-1007 : switch to vhdl to elaborate module hdmi_tx in ../../../rtl/CortexM0_SoC.v(1061)
HDL-1007 : elaborate hdmi_tx(1,3)(Behavioral) in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : elaborate DVITransmitter(1,3)(Behavioral) in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
HDL-1007 : elaborate **(**) in encrypted_text(0)
HDL-1007 : elaborate **(**) in encrypted_text(0)
HDL-1007 : elaborate EG_LOGIC_ODDR(1,6)(rtl) in D:/Anlogic/TD5.6.59063/arch/eagle_macro.vhd(1344)
HDL-1007 : elaborate **(**) in encrypted_text(0)
HDL-1007 : back to vlog to elaborate in ../../../rtl/CortexM0_SoC.v(1061)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../../../rtl/CortexM0_SoC.v(330)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../../../rtl/CortexM0_SoC.v(331)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../../../rtl/CortexM0_SoC.v(332)
HDL-5007 WARNING: net 'HREADYOUT_P8' does not have a driver in ../../../rtl/CortexM0_SoC.v(344)
HDL-5007 WARNING: net 'HRDATA_P8[31]' does not have a driver in ../../../rtl/CortexM0_SoC.v(345)
HDL-5007 WARNING: net 'HRESP_P8' does not have a driver in ../../../rtl/CortexM0_SoC.v(346)
HDL-5007 WARNING: net 'HREADYOUT_P9' does not have a driver in ../../../rtl/CortexM0_SoC.v(358)
HDL-5007 WARNING: net 'HRDATA_P9[31]' does not have a driver in ../../../rtl/CortexM0_SoC.v(359)
HDL-5007 WARNING: net 'HRESP_P9' does not have a driver in ../../../rtl/CortexM0_SoC.v(360)
HDL-5007 WARNING: net 'HREADYOUT_P10' does not have a driver in ../../../rtl/CortexM0_SoC.v(372)
HDL-5007 Similar messages will be suppressed.
HDL-5007 Similar messages will be suppressed.
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-5001 WARNING: Contains anonymous inst(s) and/or net(s) that have not been renamed
HDL-1200 : Current top model is CortexM0_SoC
HDL-5105 WARNING: Improper initial value, net "cnt_t[4]" initial value we do not reserve in encrypted_text(0) 
HDL-5105 WARNING: Improper initial value, net "cnt_t[3]" initial value we do not reserve in encrypted_text(0) 
HDL-5105 WARNING: Improper initial value, net "cnt_t[2]" initial value we do not reserve in encrypted_text(0) 
HDL-5105 WARNING: Improper initial value, net "cnt_t[1]" initial value we do not reserve in encrypted_text(0) 
HDL-5105 WARNING: Improper initial value, net "cnt_t[0]" initial value we do not reserve in encrypted_text(0) 
HDL-5105 WARNING: Improper initial value, net "dc_bias[4]" initial value we do not reserve in D:/Anlogic/TD5.6.59063/arch/../packages/std_logic_arith.vhd(1071) 
HDL-5105 WARNING: Improper initial value, net "dc_bias[3]" initial value we do not reserve in D:/Anlogic/TD5.6.59063/arch/../packages/std_logic_arith.vhd(1071) 
HDL-5105 WARNING: Improper initial value, net "dc_bias[2]" initial value we do not reserve in D:/Anlogic/TD5.6.59063/arch/../packages/std_logic_arith.vhd(1071) 
HDL-5105 WARNING: Improper initial value, net "dc_bias[1]" initial value we do not reserve in D:/Anlogic/TD5.6.59063/arch/../packages/std_logic_arith.vhd(1071) 
HDL-5105 WARNING: Improper initial value, net "dc_bias[0]" initial value we do not reserve in D:/Anlogic/TD5.6.59063/arch/../packages/std_logic_arith.vhd(1071) 
HDL-1100 : Inferred 3 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  1.680671s wall, 1.562500s user + 0.125000s system = 1.687500s CPU (100.4%)

RUN-1004 : used memory is 206 MB, reserved memory is 177 MB, peak memory is 380 MB
RUN-1002 : start command "export_db CortexM0_SoC_elaborate.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "read_adc ../../M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = J4; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = P2; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = R2; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; "
RUN-1002 : start command "set_pin_assignment  key[0]   LOCATION = A9; "
RUN-1002 : start command "set_pin_assignment  key[1]   LOCATION = A10; "
RUN-1002 : start command "set_pin_assignment  key[2]   LOCATION = B10; "
RUN-1002 : start command "set_pin_assignment  key[3]   LOCATION = A11; "
RUN-1002 : start command "set_pin_assignment  key[4]   LOCATION = A12; "
RUN-1002 : start command "set_pin_assignment  key[5]   LOCATION = B12; "
RUN-1002 : start command "set_pin_assignment  key[6]   LOCATION = A13; "
RUN-1002 : start command "set_pin_assignment  key[7]   LOCATION = A14; "
RUN-1002 : start command "set_pin_assignment  seg_led[0]   LOCATION = A4; "
RUN-1002 : start command "set_pin_assignment  seg_led[1]   LOCATION = A6; "
RUN-1002 : start command "set_pin_assignment  seg_led[2]   LOCATION = B8; "
RUN-1002 : start command "set_pin_assignment  seg_led[3]   LOCATION = E8; "
RUN-1002 : start command "set_pin_assignment  seg_led[4]   LOCATION = A7; "
RUN-1002 : start command "set_pin_assignment  seg_led[5]   LOCATION = B5; "
RUN-1002 : start command "set_pin_assignment  seg_led[6]   LOCATION = A8; "
RUN-1002 : start command "set_pin_assignment  seg_led[7]   LOCATION = C8; "
RUN-1002 : start command "set_pin_assignment  seg_sel[0]   LOCATION = C9; "
RUN-1002 : start command "set_pin_assignment  seg_sel[1]   LOCATION = B6; "
RUN-1002 : start command "set_pin_assignment  seg_sel[2]   LOCATION = A5; "
RUN-1002 : start command "set_pin_assignment  seg_sel[3]   LOCATION = A3; "
RUN-1002 : start command "set_pin_assignment  signal_LED[0]   LOCATION = D3; "
RUN-1002 : start command "set_pin_assignment  signal_LED[1]   LOCATION = E4; "
RUN-1002 : start command "set_pin_assignment  signal_LED[2]   LOCATION = C1; "
RUN-1002 : start command "set_pin_assignment  signal_LED[3]   LOCATION = C2; "
RUN-1002 : start command "set_pin_assignment  HDMI_CLK_P   LOCATION = P4; IOSTANDARD = LVDS33; "
RUN-1002 : start command "set_pin_assignment  HDMI_D0_P   LOCATION = J3; IOSTANDARD = LVDS33; "
RUN-1002 : start command "set_pin_assignment  HDMI_D1_P   LOCATION = N1; IOSTANDARD = LVDS33; "
RUN-1002 : start command "set_pin_assignment  HDMI_D2_P   LOCATION = P1; IOSTANDARD = LVDS33; "
RUN-1002 : start command "set_pin_assignment  SD_CLK   LOCATION = J1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SD_D[0]   LOCATION = H2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SD_D[1]   LOCATION = K1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  cs_n   LOCATION = K2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  miso   LOCATION = G1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  mosi   LOCATION = H1; IOSTANDARD = LVCMOS33; "
USR-8065 ERROR: J4 has already been occupied by HDMI_D0_P (LVDS33).
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240513_144316.log"
