Time resolution is 1 ps
Note: Fine simulazione.
Time: 750 ns  Iteration: 0  Process: /TB_CONTROLLER_LOGIC/stim_proc  File: /home/diamant/Documenti/Universit√†/FPGA/Matrix_Multiplication_in_FPGA/VHDL/VHDL.srcs/sim_1/new/TB_CONTROLLER_LOGIC.vhd
