INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.AUTOTB_TOP -prj advios.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s advios 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Part_7/Vivado_HLS/ADVIOS_HLS/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Part_7/Vivado_HLS/ADVIOS_HLS/solution1/sim/vhdl/advios.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AUTOTB_TOP
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Part_7/Vivado_HLS/ADVIOS_HLS/solution1/sim/vhdl/advios.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity advios
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Part_7/Vivado_HLS/ADVIOS_HLS/solution1/sim/vhdl/advios_led_Controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity advios_led_Controller
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS/Assignment2/Part_7/Vivado_HLS/ADVIOS_HLS/solution1/sim/vhdl/advios_periodic_Incrementer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity advios_periodic_Incrementer
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.aesl_sim_components
Compiling architecture behav of entity xil_defaultlib.advios_periodic_Incrementer [advios_periodic_incrementer_defa...]
Compiling architecture behav of entity xil_defaultlib.advios_led_Controller [advios_led_controller_default]
Compiling architecture behav of entity xil_defaultlib.advios [advios_default]
Compiling architecture behavior of entity xil_defaultlib.autotb_top
Built simulation snapshot advios
