-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sum_engine is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    t0_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t1_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t2_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t3_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t4_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t5_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t6_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t7_V : IN STD_LOGIC_VECTOR (5 downto 0);
    t8_V : IN STD_LOGIC_VECTOR (5 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of sum_engine is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal t8_V_read_reg_149 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal t8_V_read_reg_149_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t8_V_read_reg_149_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add0_V_fu_84_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add0_V_reg_154 : STD_LOGIC_VECTOR (5 downto 0);
    signal add0_V_reg_154_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add1_V_fu_90_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add1_V_reg_159 : STD_LOGIC_VECTOR (5 downto 0);
    signal add1_V_reg_159_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal add2_V_fu_96_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add2_V_reg_164 : STD_LOGIC_VECTOR (5 downto 0);
    signal add3_V_fu_102_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add3_V_reg_169 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln68_1_fu_114_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln68_1_reg_174 : STD_LOGIC_VECTOR (6 downto 0);
    signal add6_V_fu_132_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add6_V_reg_179 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal lhs_V_3_fu_108_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal rhs_V_4_fu_111_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal rhs_V_fu_123_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal lhs_V_fu_120_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln68_fu_126_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lhs_V_4_fu_137_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_V_5_fu_140_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_fu_143_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal t0_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t1_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t2_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t3_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t4_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t5_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t6_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t7_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal t8_V_int_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (7 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                add0_V_reg_154 <= add0_V_fu_84_p2;
                add0_V_reg_154_pp0_iter1_reg <= add0_V_reg_154;
                add1_V_reg_159 <= add1_V_fu_90_p2;
                add1_V_reg_159_pp0_iter1_reg <= add1_V_reg_159;
                add2_V_reg_164 <= add2_V_fu_96_p2;
                add3_V_reg_169 <= add3_V_fu_102_p2;
                add6_V_reg_179 <= add6_V_fu_132_p2;
                add_ln68_1_reg_174 <= add_ln68_1_fu_114_p2;
                t8_V_read_reg_149 <= t8_V_int_reg;
                t8_V_read_reg_149_pp0_iter1_reg <= t8_V_read_reg_149;
                t8_V_read_reg_149_pp0_iter2_reg <= t8_V_read_reg_149_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= ret_V_fu_143_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                t0_V_int_reg <= t0_V;
                t1_V_int_reg <= t1_V;
                t2_V_int_reg <= t2_V;
                t3_V_int_reg <= t3_V;
                t4_V_int_reg <= t4_V;
                t5_V_int_reg <= t5_V;
                t6_V_int_reg <= t6_V;
                t7_V_int_reg <= t7_V;
                t8_V_int_reg <= t8_V;
            end if;
        end if;
    end process;
    add0_V_fu_84_p2 <= std_logic_vector(unsigned(t1_V_int_reg) + unsigned(t0_V_int_reg));
    add1_V_fu_90_p2 <= std_logic_vector(unsigned(t3_V_int_reg) + unsigned(t2_V_int_reg));
    add2_V_fu_96_p2 <= std_logic_vector(unsigned(t5_V_int_reg) + unsigned(t4_V_int_reg));
    add3_V_fu_102_p2 <= std_logic_vector(unsigned(t7_V_int_reg) + unsigned(t6_V_int_reg));
    add6_V_fu_132_p2 <= std_logic_vector(unsigned(add_ln68_1_reg_174) + unsigned(add_ln68_fu_126_p2));
    add_ln68_1_fu_114_p2 <= std_logic_vector(signed(lhs_V_3_fu_108_p1) + signed(rhs_V_4_fu_111_p1));
    add_ln68_fu_126_p2 <= std_logic_vector(signed(rhs_V_fu_123_p1) + signed(lhs_V_fu_120_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(ret_V_fu_143_p2, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= ret_V_fu_143_p2;
        end if; 
    end process;

        lhs_V_3_fu_108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add2_V_reg_164),7));

        lhs_V_4_fu_137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add6_V_reg_179),8));

        lhs_V_fu_120_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add0_V_reg_154_pp0_iter1_reg),7));

    ret_V_fu_143_p2 <= std_logic_vector(signed(lhs_V_4_fu_137_p1) + signed(rhs_V_5_fu_140_p1));
        rhs_V_4_fu_111_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add3_V_reg_169),7));

    rhs_V_5_fu_140_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t8_V_read_reg_149_pp0_iter2_reg),8));
        rhs_V_fu_123_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add1_V_reg_159_pp0_iter1_reg),7));

end behav;
