{
    "valid[0]"     : "dut.monitor_valid1",
    "order[0]"     : "dut.monitor_order1",
    "inst[0]"      : "dut.monitor_inst1",
    "rs1_addr[0]"  : "dut.monitor_rs1_addr1",
    "rs2_addr[0]"  : "dut.monitor_rs2_addr1",
    "rs1_rdata[0]" : "dut.monitor_rs1_rdata1",
    "rs2_rdata[0]" : "dut.monitor_rs2_rdata1",
    "rd_addr[0]"   : "dut.monitor_rd_addr1",
    "rd_wdata[0]"  : "dut.monitor_rd_wdata1",
    "pc_rdata[0]"  : "dut.monitor_pc_rdata1",
    "pc_wdata[0]"  : "dut.monitor_pc_wdata1",
    "mem_addr[0]"  : "dut.monitor_mem_addr1",
    "mem_rmask[0]" : "dut.monitor_mem_rmask1",
    "mem_wmask[0]" : "dut.monitor_mem_wmask1",
    "mem_rdata[0]" : "dut.monitor_mem_rdata1",
    "mem_wdata[0]" : "dut.monitor_mem_wdata1",

    "valid[1]"     : "'0",
    "order[1]"     : "'0",
    "inst[1]"      : "'0",
    "rs1_addr[1]"  : "'0",
    "rs2_addr[1]"  : "'0",
    "rs1_rdata[1]" : "'0",
    "rs2_rdata[1]" : "'0",
    "rd_addr[1]"   : "'0",
    "rd_wdata[1]"  : "'0",
    "pc_rdata[1]"  : "'0",
    "pc_wdata[1]"  : "'0",
    "mem_addr[1]"  : "'0",
    "mem_rmask[1]" : "'0",
    "mem_wmask[1]" : "'0",
    "mem_rdata[1]" : "'0",
    "mem_wdata[1]" : "'0",

    "valid[2]"     : "'0",
    "order[2]"     : "'0",
    "inst[2]"      : "'0",
    "rs1_addr[2]"  : "'0",
    "rs2_addr[2]"  : "'0",
    "rs1_rdata[2]" : "'0",
    "rs2_rdata[2]" : "'0",
    "rd_addr[2]"   : "'0",
    "rd_wdata[2]"  : "'0",
    "pc_rdata[2]"  : "'0",
    "pc_wdata[2]"  : "'0",
    "mem_addr[2]"  : "'0",
    "mem_rmask[2]" : "'0",
    "mem_wmask[2]" : "'0",
    "mem_rdata[2]" : "'0",
    "mem_wdata[2]" : "'0",

    "valid[3]"     : "'0",
    "order[3]"     : "'0",
    "inst[3]"      : "'0",
    "rs1_addr[3]"  : "'0",
    "rs2_addr[3]"  : "'0",
    "rs1_rdata[3]" : "'0",
    "rs2_rdata[3]" : "'0",
    "rd_addr[3]"   : "'0",
    "rd_wdata[3]"  : "'0",
    "pc_rdata[3]"  : "'0",
    "pc_wdata[3]"  : "'0",
    "mem_addr[3]"  : "'0",
    "mem_rmask[3]" : "'0",
    "mem_wmask[3]" : "'0",
    "mem_rdata[3]" : "'0",
    "mem_wdata[3]" : "'0",

    "valid[4]"     : "'0",
    "order[4]"     : "'0",
    "inst[4]"      : "'0",
    "rs1_addr[4]"  : "'0",
    "rs2_addr[4]"  : "'0",
    "rs1_rdata[4]" : "'0",
    "rs2_rdata[4]" : "'0",
    "rd_addr[4]"   : "'0",
    "rd_wdata[4]"  : "'0",
    "pc_rdata[4]"  : "'0",
    "pc_wdata[4]"  : "'0",
    "mem_addr[4]"  : "'0",
    "mem_rmask[4]" : "'0",
    "mem_wmask[4]" : "'0",
    "mem_rdata[4]" : "'0",
    "mem_wdata[4]" : "'0",

    "valid[5]"     : "'0",
    "order[5]"     : "'0",
    "inst[5]"      : "'0",
    "rs1_addr[5]"  : "'0",
    "rs2_addr[5]"  : "'0",
    "rs1_rdata[5]" : "'0",
    "rs2_rdata[5]" : "'0",
    "rd_addr[5]"   : "'0",
    "rd_wdata[5]"  : "'0",
    "pc_rdata[5]"  : "'0",
    "pc_wdata[5]"  : "'0",
    "mem_addr[5]"  : "'0",
    "mem_rmask[5]" : "'0",
    "mem_wmask[5]" : "'0",
    "mem_rdata[5]" : "'0",
    "mem_wdata[5]" : "'0",

    "valid[6]"     : "'0",
    "order[6]"     : "'0",
    "inst[6]"      : "'0",
    "rs1_addr[6]"  : "'0",
    "rs2_addr[6]"  : "'0",
    "rs1_rdata[6]" : "'0",
    "rs2_rdata[6]" : "'0",
    "rd_addr[6]"   : "'0",
    "rd_wdata[6]"  : "'0",
    "pc_rdata[6]"  : "'0",
    "pc_wdata[6]"  : "'0",
    "mem_addr[6]"  : "'0",
    "mem_rmask[6]" : "'0",
    "mem_wmask[6]" : "'0",
    "mem_rdata[6]" : "'0",
    "mem_wdata[6]" : "'0",

    "valid[7]"     : "'0",
    "order[7]"     : "'0",
    "inst[7]"      : "'0",
    "rs1_addr[7]"  : "'0",
    "rs2_addr[7]"  : "'0",
    "rs1_rdata[7]" : "'0",
    "rs2_rdata[7]" : "'0",
    "rd_addr[7]"   : "'0",
    "rd_wdata[7]"  : "'0",
    "pc_rdata[7]"  : "'0",
    "pc_wdata[7]"  : "'0",
    "mem_addr[7]"  : "'0",
    "mem_rmask[7]" : "'0",
    "mem_wmask[7]" : "'0",
    "mem_rdata[7]" : "'0",
    "mem_wdata[7]" : "'0" 
}
