<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml picoblaze_controller.twx picoblaze_controller.ncd -o
picoblaze_controller.twr picoblaze_controller.pcf -ucf Anvyl_Master.ucf

</twCmdLine><twDesign>picoblaze_controller.ncd</twDesign><twDesignPath>picoblaze_controller.ncd</twDesignPath><twPCF>picoblaze_controller.pcf</twPCF><twPcfPath>picoblaze_controller.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg484"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_0"/><twPinLimit anchorID="8" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.742" period="1.667" constraintValue="1.667" deviceLimit="0.925" freqLimit="1081.081" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/clk_2x_180"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/u_pll_adv_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;</twConstName><twItemCnt>24238</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1621</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>49.846</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1 (SLICE_X1Y80.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.284</twSlack><twSrc BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twTotPathDel>1.625</twTotPathDel><twClkSkew dest = "1.875" src = "3.144">1.269</twClkSkew><twDelConst>0.834</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twDest><twLogLvls>0</twLogLvls><twSrcSite>MCB_X0Y1.PLLCLK1</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.499">RAMRapper/u_memory_interface/c3_sysclk_2x_180</twSrcClk><twPathDel><twSite>MCB_X0Y1.SELFREFRESHMODE</twSite><twDelType>Tmcbcko_SELFREFRESHMODE</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y80.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/selfrefresh_mcb_mode</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y80.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1</twBEL></twPathDel><twLogDel>1.063</twLogDel><twRouteDel>0.562</twRouteDel><twTotDel>1.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5 (SLICE_X26Y63.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.669</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>7.567</twTotPathDel><twClkSkew dest = "0.509" src = "0.502">-0.007</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y44.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_6_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.185</twLogDel><twRouteDel>5.382</twRouteDel><twTotDel>7.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.768</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>6.458</twTotPathDel><twClkSkew dest = "0.155" src = "0.158">0.003</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>1.968</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>6.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.820</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twTotPathDel>6.410</twTotPathDel><twClkSkew dest = "0.509" src = "0.508">-0.001</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y58.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N40</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N40</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5</twBEL></twPathDel><twLogDel>2.037</twLogDel><twRouteDel>4.373</twRouteDel><twTotDel>6.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>31.8</twPctLog><twPctRoute>68.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="126" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7 (SLICE_X26Y63.SR), 126 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.672</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twTotPathDel>7.564</twTotPathDel><twClkSkew dest = "0.509" src = "0.502">-0.007</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X13Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y44.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_6_o_inv</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y57.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.243</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y54.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.766</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable212</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBEL></twPathDel><twLogDel>2.182</twLogDel><twRouteDel>5.382</twRouteDel><twTotDel>7.564</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.771</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twTotPathDel>6.455</twTotPathDel><twClkSkew dest = "0.155" src = "0.158">0.003</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X26Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y59.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.896</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.851</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable22</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable24</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBEL></twPathDel><twLogDel>1.965</twLogDel><twRouteDel>4.490</twRouteDel><twTotDel>6.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.823</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twTotPathDel>6.407</twTotPathDel><twClkSkew dest = "0.509" src = "0.508">-0.001</twClkSkew><twDelConst>13.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.104</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.837</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y58.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>N40</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>N103</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y58.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N40</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable25</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y59.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.212</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y59.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y63.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.913</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y63.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec&lt;7&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7</twBEL></twPathDel><twLogDel>2.034</twLogDel><twRouteDel>4.373</twRouteDel><twTotDel>6.407</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2 (SLICE_X22Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2</twDest><twTotPathDel>0.250</twTotPathDel><twClkSkew dest = "0.079" src = "0.076">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y46.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s&lt;2&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.250</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1 (SLICE_X22Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1</twDest><twTotPathDel>0.252</twTotPathDel><twClkSkew dest = "0.079" src = "0.076">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y46.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s&lt;2&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1</twBEL></twPathDel><twLogDel>0.098</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>38.9</twPctLog><twPctRoute>61.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0 (SLICE_X22Y46.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0</twDest><twTotPathDel>0.262</twTotPathDel><twClkSkew dest = "0.079" src = "0.076">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X20Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X20Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y46.CE</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y46.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.092</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s&lt;2&gt;</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0</twBEL></twPathDel><twLogDel>0.108</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="13.333">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;
        TS_sys_clk_pin * 0.75 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINPERIOD" name="Tbcper_I" slack="11.603" period="13.333" constraintValue="13.333" deviceLimit="1.730" freqLimit="578.035" physResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" logResource="RAMRapper/u_memory_interface/memc3_infrastructure_inst/U_BUFG_CLK1/I0" locationPin="BUFGMUX_X2Y12.I0" clockNet="RAMRapper/u_memory_interface/memc3_infrastructure_inst/mcb_drp_clk_bufg_in"/><twPinLimit anchorID="33" type="MINPERIOD" name="Tmcbcper_UICLK" slack="12.333" period="13.333" constraintValue="13.333" deviceLimit="1.000" freqLimit="1000.000" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK" locationPin="MCB_X0Y1.UICLK" clockNet="RAMRapper/u_memory_interface/c3_mcb_drp_clk"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="12.903" period="13.333" constraintValue="6.666" deviceLimit="0.215" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter&lt;3&gt;/SR" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/SR" locationPin="SLICE_X16Y63.SR" clockNet="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/int_sys_rst"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.499</twMinPer></twConstHead><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;
        TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x_180"/></twPinLimitRpt></twConst><twConst anchorID="38" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>1</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">1</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>1</twPathErrCnt><twMinPer>1.645</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.021</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>2.578</twTotPathDel><twClkSkew dest = "3.175" src = "2.018">-1.157</twClkSkew><twDelConst>1.666</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.481</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Toscck_TRAIN</twDelType><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>1.097</twLogDel><twRouteDel>1.481</twRouteDel><twTotDel>2.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.666">RAMRapper/u_memory_interface/c3_sysclk_2x</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0 (OLOGIC_X0Y81.TRAIN), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>-0.051</twSlack><twSrc BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType="FF">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twTotPathDel>1.480</twTotPathDel><twClkSkew dest = "2.270" src = "0.963">-1.307</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.195" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.224</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twSrc><twDest BELType='FF'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_mcb_drp_clk</twSrcClk><twPathDel><twSite>SLICE_X4Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X0Y81.TRAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.877</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X0Y81.CLK0</twSite><twDelType>Tosckc_TRAIN</twDelType><twDelInfo twEdge="twFalling">0.403</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0</twBEL></twPathDel><twLogDel>0.603</twLogDel><twRouteDel>0.877</twRouteDel><twTotDel>1.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">RAMRapper/u_memory_interface/c3_sysclk_2x</twDestClk><twPctLog>40.7</twPctLog><twPctRoute>59.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="43"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;
        TS_sys_clk_pin * 6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="44" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.167" period="1.666" constraintValue="1.666" deviceLimit="1.499" freqLimit="667.111" physResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="RAMRapper/u_memory_interface/c3_sysclk_2x"/></twPinLimitRpt></twConst><twConst anchorID="45" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;" ScopeName="">TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;</twConstName><twItemCnt>27</twItemCnt><twErrCntSetup>27</twErrCntSetup><twErrCntEndPt>27</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>27</twEndPtCnt><twPathErrCnt>27</twPathErrCnt><twMinPer>45.443</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK0), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.347</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.954</twTotPathDel><twClkSkew dest = "1.206" src = "3.450">2.244</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/_n0033</twComp><twBEL>RAMRapper/_n0033&lt;0&gt;1_INV_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK0</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.415</twDelInfo><twComp>RAMRapper/_n0033</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbdck_RWRMASK</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>1.830</twRouteDel><twTotDel>2.954</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK1), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-2.240</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.847</twTotPathDel><twClkSkew dest = "1.206" src = "3.450">2.244</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X0Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y57.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.415</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y57.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>RAMRapper/_n0033</twComp><twBEL>RAMRapper/_n0033&lt;0&gt;1_INV_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>RAMRapper/_n0033</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbdck_RWRMASK</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>1.723</twRouteDel><twTotDel>2.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>39.5</twPctLog><twPctRoute>60.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0RWRMASK2), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.961</twSlack><twSrc BELType="FF">address_0</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.568</twTotPathDel><twClkSkew dest = "1.206" src = "3.450">2.244</twClkSkew><twDelConst>3.333</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>address_0</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>address&lt;3&gt;</twComp><twBEL>address_0</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0RWRMASK2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.649</twDelInfo><twComp>address&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P0WRCLK</twSite><twDelType>Tmcbdck_RWRMASK</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.919</twLogDel><twRouteDel>1.649</twRouteDel><twTotDel>2.568</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA9), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>7.722</twSlack><twSrc BELType="FF">address_22</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.459</twTotPathDel><twClkSkew dest = "0.715" src = "1.793">1.078</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_22</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_22</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDRA9</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>address&lt;22&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.230</twRouteDel><twTotDel>0.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>7.740</twSlack><twSrc BELType="FF">address_23</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew dest = "0.715" src = "1.793">1.078</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_23</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y82.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>address&lt;23&gt;</twComp><twBEL>address_23</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDRA10</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.248</twDelInfo><twComp>address&lt;23&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P0CMDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>7.744</twSlack><twSrc BELType="FF">address_17</twSrc><twDest BELType="CPU">RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew dest = "0.715" src = "1.794">1.079</twClkSkew><twDelConst>6.667</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.249" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.482</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>address_17</twSrc><twDest BELType='CPU'>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="60.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y81.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>address&lt;19&gt;</twComp><twBEL>address_17</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P0CMDRA4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.251</twDelInfo><twComp>address&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P0CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twComp><twBEL>RAMRapper/u_memory_interface/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.229</twLogDel><twRouteDel>0.251</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="53.333">systemCLK</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="58"><twPinLimitBanner>Component Switching Limit Checks: TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;
        TS_sys_clk_pin * 0.375 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="59" type="MINPERIOD" name="Tdcmper_CLKFX" slack="7.330" period="10.000" constraintValue="10.000" deviceLimit="2.670" freqLimit="374.532" physResource="clock_generator/dcm_sp_inst/CLKFX" logResource="clock_generator/dcm_sp_inst/CLKFX" locationPin="DCM_X0Y1.CLKFX" clockNet="clock_generator/clkfx"/><twPinLimit anchorID="60" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/><twPinLimit anchorID="61" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_25_50" slack="10.666" period="26.666" constraintValue="13.333" deviceLimit="8.000" physResource="clock_generator/dcm_sp_inst/CLKIN" logResource="clock_generator/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="clock_generator/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;</twConstName><twItemCnt>27808</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1765</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.032</twMinPer></twConstHead><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer1_flop (SLICE_X40Y48.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.968</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>7.796</twTotPathDel><twClkSkew dest = "0.244" src = "0.248">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.674</twLogDel><twRouteDel>4.122</twRouteDel><twTotDel>7.796</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.065</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>7.699</twTotPathDel><twClkSkew dest = "0.244" src = "0.248">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.628</twLogDel><twRouteDel>4.071</twRouteDel><twTotDel>7.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>47.1</twPctLog><twPctRoute>52.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.116</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer1_flop</twDest><twTotPathDel>7.648</twTotPathDel><twClkSkew dest = "0.244" src = "0.248">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer1_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT6</twBEL><twBEL>UART/transmitter/pointer1_flop</twBEL></twPathDel><twLogDel>3.785</twLogDel><twRouteDel>3.863</twRouteDel><twTotDel>7.648</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>49.5</twPctLog><twPctRoute>50.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="171" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/pointer0_flop (SLICE_X40Y48.C4), 171 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.096</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>7.668</twTotPathDel><twClkSkew dest = "0.244" src = "0.248">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.546</twLogDel><twRouteDel>4.122</twRouteDel><twTotDel>7.668</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.193</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>7.571</twTotPathDel><twClkSkew dest = "0.244" src = "0.248">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.500</twLogDel><twRouteDel>4.071</twRouteDel><twTotDel>7.571</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.244</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/pointer0_flop</twDest><twTotPathDel>7.520</twTotPathDel><twClkSkew dest = "0.244" src = "0.248">0.004</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/pointer0_flop</twDest><twLogLvls>7</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/data_present_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y48.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.374</twDelInfo><twComp>UART/transmitter/en_pointer</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y48.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>UART/transmitter/UART_TX6_1</twComp><twBEL>UART/transmitter/pointer01_lut/LUT5</twBEL><twBEL>UART/transmitter/pointer0_flop</twBEL></twPathDel><twLogDel>3.657</twLogDel><twRouteDel>3.863</twRouteDel><twTotDel>7.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>48.6</twPctLog><twPctRoute>51.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="161" iCriticalPaths="0" sType="EndPoint">Paths for end point UART/transmitter/data_width_loop[3].storage_srl (SLICE_X44Y48.CE), 161 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.255</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/data_width_loop[3].storage_srl</twDest><twTotPathDel>7.508</twTotPathDel><twClkSkew dest = "0.243" src = "0.248">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/data_width_loop[3].storage_srl</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>UART/transmitter/UART_TX6_5</twComp><twBEL>UART/transmitter/data_width_loop[3].storage_srl</twBEL></twPathDel><twLogDel>3.273</twLogDel><twRouteDel>4.235</twRouteDel><twTotDel>7.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>43.6</twPctLog><twPctRoute>56.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.352</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/data_width_loop[3].storage_srl</twDest><twTotPathDel>7.411</twTotPathDel><twClkSkew dest = "0.243" src = "0.248">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/data_width_loop[3].storage_srl</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA5</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.982</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC_D1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT6</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.458</twDelInfo><twComp>pb_port_id&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>UART/transmitter/UART_TX6_5</twComp><twBEL>UART/transmitter/data_width_loop[3].storage_srl</twBEL></twPathDel><twLogDel>3.227</twLogDel><twRouteDel>4.184</twRouteDel><twTotDel>7.411</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>43.5</twPctLog><twPctRoute>56.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.403</twSlack><twSrc BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType="FF">UART/transmitter/data_width_loop[3].storage_srl</twDest><twTotPathDel>7.360</twTotPathDel><twClkSkew dest = "0.243" src = "0.248">0.005</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twSrc><twDest BELType='FF'>UART/transmitter/data_width_loop[3].storage_srl</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y28.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">pb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y28.DOA4</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y52.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>CPU/pblaze_rom/n0013&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y52.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>CPU/instruction&lt;5&gt;</twComp><twBEL>CPU/pblaze_rom/s6_4k_mux4_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y50.C1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>CPU/instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y50.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_REG1</twComp><twBEL>CPU/pblaze_cpu/upper_reg_banks_RAMC</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y50.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>CPU/pblaze_cpu/sy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y50.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PORT_ID</twComp><twBEL>CPU/pblaze_cpu/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.595</twDelInfo><twComp>pb_port_id&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart11</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y49.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.217</twDelInfo><twComp>write_to_uart1</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y49.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>write_to_uart</twComp><twBEL>write_to_uart2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y48.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y48.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>UART/transmitter/UART_TX6_5</twComp><twBEL>UART/transmitter/data_width_loop[3].storage_srl</twBEL></twPathDel><twLogDel>3.384</twLogDel><twRouteDel>3.976</twRouteDel><twTotDel>7.360</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y28.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.278</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[4].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twTotPathDel>0.282</twTotPathDel><twClkSkew dest = "0.068" src = "0.064">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[4].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC1</twComp><twBEL>CPU/pblaze_cpu/address_loop[4].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>CPU/address&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.148</twRouteDel><twTotDel>0.282</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y28.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[2].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twTotPathDel>0.313</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[2].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[2].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.179</twDelInfo><twComp>CPU/address&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.179</twRouteDel><twTotDel>0.313</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/pblaze_rom/kcpsm6_rom_ll (RAMB16_X2Y28.ADDRA6), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.310</twSlack><twSrc BELType="FF">CPU/pblaze_cpu/address_loop[3].pc_flop</twSrc><twDest BELType="RAM">CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twTotPathDel>0.316</twTotPathDel><twClkSkew dest = "0.068" src = "0.062">-0.006</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/pblaze_cpu/address_loop[3].pc_flop</twSrc><twDest BELType='RAM'>CPU/pblaze_rom/kcpsm6_rom_ll</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>CPU/pblaze_cpu/KCPSM6_PC0</twComp><twBEL>CPU/pblaze_cpu/address_loop[3].pc_flop</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y28.ADDRA6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>CPU/address&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/pblaze_rom/kcpsm6_rom_ll</twComp><twBEL>CPU/pblaze_rom/kcpsm6_rom_ll</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.316</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">pb_clk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;
        TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in
        * 2.66666667 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="audio_interface/pll/clkin1"/><twPinLimit anchorID="89" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" logResource="audio_interface/pll/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y3.CLKIN2" clockNet="audio_interface/pll/clkin1"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.876" period="10.000" constraintValue="10.000" deviceLimit="3.124" freqLimit="320.102" physResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" logResource="CPU/pblaze_rom/kcpsm6_rom_hh/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="pb_clk"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;         TS_clock_generator_clkfx * 0.5 HIGH 50%;</twConstName><twItemCnt>401</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>198</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.396</twMinPer></twConstHead><twPathRptBanner iPaths="27" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/sdat (SLICE_X10Y110.D3), 27 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.604</twSlack><twSrc BELType="FF">audio_interface/av_config/control/data_12</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>8.161</twTotPathDel><twClkSkew dest = "0.242" src = "0.245">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/data_12</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y104.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.439</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>N158</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>AUD_I2C_SCLK_OBUF</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.226</twLogDel><twRouteDel>6.935</twRouteDel><twTotDel>8.161</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>11.982</twSlack><twSrc BELType="FF">audio_interface/av_config/control/data_10</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>7.783</twTotPathDel><twClkSkew dest = "0.242" src = "0.245">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/data_10</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X23Y104.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y104.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/data&lt;12&gt;</twComp><twBEL>audio_interface/av_config/control/data_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.061</twDelInfo><twComp>audio_interface/av_config/control/data&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.D4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.918</twDelInfo><twComp>N158</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_4</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>AUD_I2C_SCLK_OBUF</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.226</twLogDel><twRouteDel>6.557</twRouteDel><twTotDel>7.783</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>15.8</twPctLog><twPctRoute>84.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.424</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_0</twSrc><twDest BELType="FF">audio_interface/av_config/control/sdat</twDest><twTotPathDel>6.340</twTotPathDel><twClkSkew dest = "0.242" src = "0.246">0.004</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_0</twSrc><twDest BELType='FF'>audio_interface/av_config/control/sdat</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X13Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X13Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/stage_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y103.C3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.951</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y103.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_7</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.544</twDelInfo><twComp>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_6_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_3</twBEL><twBEL>audio_interface/av_config/control/Mmux_stage[4]_sdat_Mux_21_o_2_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y110.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.578</twDelInfo><twComp>audio_interface/av_config/control/stage[4]_sdat_Mux_21_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y110.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.154</twDelInfo><twComp>AUD_I2C_SCLK_OBUF</twComp><twBEL>audio_interface/av_config/control/sdat_rstpot</twBEL><twBEL>audio_interface/av_config/control/sdat</twBEL></twPathDel><twLogDel>1.267</twLogDel><twRouteDel>5.073</twRouteDel><twTotDel>6.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/stage_3 (SLICE_X22Y105.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.217</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_3</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_3</twDest><twTotPathDel>5.551</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_3</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twLogDel>1.350</twLogDel><twRouteDel>4.201</twRouteDel><twTotDel>5.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>24.3</twPctLog><twPctRoute>75.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.541</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_4</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_3</twDest><twTotPathDel>5.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_4</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y105.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.035</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twLogDel>1.078</twLogDel><twRouteDel>4.149</twRouteDel><twTotDel>5.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.757</twSlack><twSrc BELType="FF">audio_interface/av_config/control/sclk_divider_2</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_3</twDest><twTotPathDel>4.990</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/sclk_divider_2</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/sclk_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twLogDel>1.364</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>4.990</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/stage_4 (SLICE_X22Y105.CE), 12 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.252</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_3</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_4</twDest><twTotPathDel>5.516</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_3</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y105.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.C4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.968</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv12</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.119</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_4</twBEL></twPathDel><twLogDel>1.315</twLogDel><twRouteDel>4.201</twRouteDel><twTotDel>5.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.576</twSlack><twSrc BELType="FF">audio_interface/av_config/control/stage_4</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_4</twDest><twTotPathDel>5.192</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/stage_4</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y105.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X22Y105.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">2.035</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_4</twBEL></twPathDel><twLogDel>1.043</twLogDel><twRouteDel>4.149</twRouteDel><twTotDel>5.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.792</twSlack><twSrc BELType="FF">audio_interface/av_config/control/sclk_divider_2</twSrc><twDest BELType="FF">audio_interface/av_config/control/stage_4</twDest><twTotPathDel>4.955</twTotPathDel><twClkSkew dest = "0.233" src = "0.254">0.021</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/sclk_divider_2</twSrc><twDest BELType='FF'>audio_interface/av_config/control/stage_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X9Y109.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X9Y109.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/sclk_divider_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y109.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.787</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y109.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>audio_interface/av_config/control/sclk_divider&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv11</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y105.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv1</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y105.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;2&gt;</twComp><twBEL>audio_interface/av_config/control/_n0071_inv13</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y105.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.114</twDelInfo><twComp>audio_interface/av_config/control/_n0071_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y105.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>audio_interface/av_config/control/stage&lt;3&gt;</twComp><twBEL>audio_interface/av_config/control/stage_4</twBEL></twPathDel><twLogDel>1.329</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>4.955</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;
        TS_clock_generator_clkfx * 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/acks_1 (SLICE_X12Y107.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">audio_interface/av_config/control/acks_1</twSrc><twDest BELType="FF">audio_interface/av_config/control/acks_1</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/acks_1</twSrc><twDest BELType='FF'>audio_interface/av_config/control/acks_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X12Y107.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X12Y107.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;1&gt;</twComp><twBEL>audio_interface/av_config/control/acks_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y107.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y107.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>audio_interface/av_config/control/acks&lt;1&gt;</twComp><twBEL>audio_interface/av_config/control/stage[4]_acks[2]_select_16_OUT&lt;1&gt;1</twBEL><twBEL>audio_interface/av_config/control/acks_1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/clock_en (SLICE_X11Y110.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">audio_interface/av_config/control/clock_en</twSrc><twDest BELType="FF">audio_interface/av_config/control/clock_en</twDest><twTotPathDel>0.436</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/control/clock_en</twSrc><twDest BELType='FF'>audio_interface/av_config/control/clock_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X11Y110.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>audio_interface/av_config/control/clock_en</twComp><twBEL>audio_interface/av_config/control/clock_en</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y110.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.023</twDelInfo><twComp>audio_interface/av_config/control/clock_en</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y110.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>audio_interface/av_config/control/clock_en</twComp><twBEL>audio_interface/av_config/control/stage[4]_PWR_64_o_Select_15_o11</twBEL><twBEL>audio_interface/av_config/control/clock_en</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.023</twRouteDel><twTotDel>0.436</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>94.7</twPctLog><twPctRoute>5.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/av_config/control/data_5 (SLICE_X23Y103.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">audio_interface/av_config/i2c_data_5</twSrc><twDest BELType="FF">audio_interface/av_config/control/data_5</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/av_config/i2c_data_5</twSrc><twDest BELType='FF'>audio_interface/av_config/control/data_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X23Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twSrcClk><twPathDel><twSite>SLICE_X23Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>audio_interface/av_config/i2c_data&lt;5&gt;</twComp><twBEL>audio_interface/av_config/i2c_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>audio_interface/av_config/i2c_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>audio_interface/av_config/control/data&lt;7&gt;</twComp><twBEL>audio_interface/av_config/control/data_5</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.190</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">audio_interface/main_clk</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;
        TS_clock_generator_clkfx * 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Tbcper_I" slack="18.270" period="20.000" constraintValue="20.000" deviceLimit="1.730" freqLimit="578.035" physResource="audio_interface/pll/clkout1_buf/I0" logResource="audio_interface/pll/clkout1_buf/I0" locationPin="BUFGMUX_X2Y10.I0" clockNet="audio_interface/pll/clkout0"/><twPinLimit anchorID="118" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_interface/av_config/control/acks&lt;1&gt;/CLK" logResource="audio_interface/av_config/control/acks_0/CK" locationPin="SLICE_X12Y107.CLK" clockNet="audio_interface/main_clk"/><twPinLimit anchorID="119" type="MINPERIOD" name="Tcp" slack="19.570" period="20.000" constraintValue="20.000" deviceLimit="0.430" freqLimit="2325.581" physResource="audio_interface/av_config/control/acks&lt;1&gt;/CLK" logResource="audio_interface/av_config/control/acks_2/CK" locationPin="SLICE_X12Y107.CLK" clockNet="audio_interface/main_clk"/></twPinLimitRpt></twConst><twConst anchorID="120" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.825</twMinPer></twConstHead><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.746</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.586</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.140</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.586</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="123"><twConstPath anchorID="124" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.944</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.388</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.022</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.388</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>73.6</twPctLog><twPctRoute>26.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="125"><twConstPath anchorID="126" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.993</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>1.339</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.314</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>1.141</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.339</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.2</twPctLog><twPctRoute>14.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="127"><twConstPath anchorID="128" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.756</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.576</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.130</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.576</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="129"><twConstPath anchorID="130" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.954</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.378</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.012</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.378</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>73.4</twPctLog><twPctRoute>26.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="131"><twConstPath anchorID="132" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.003</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>1.329</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>1.131</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>85.1</twPctLog><twPctRoute>14.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_6 (SLICE_X26Y124.CIN), 4 paths
</twPathRptBanner><twPathRpt anchorID="133"><twConstPath anchorID="134" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.787</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_0</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.545</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_0</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_lut&lt;0&gt;_INV_0</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>1.099</twLogDel><twRouteDel>0.446</twRouteDel><twTotDel>1.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>71.1</twPctLog><twPctRoute>28.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="135"><twConstPath anchorID="136" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>86.985</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_3</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.347</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_3</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;3&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>0.981</twLogDel><twRouteDel>0.366</twRouteDel><twTotDel>1.347</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>72.8</twPctLog><twPctRoute>27.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="137"><twConstPath anchorID="138" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>87.034</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_6</twDest><twTotPathDel>1.298</twTotPathDel><twClkSkew dest = "0.151" src = "0.158">0.007</twClkSkew><twDelConst>88.571</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.458" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.232</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_6</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.195</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y123.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.380</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.273</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_6</twBEL></twPathDel><twLogDel>1.100</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>84.7</twPctLog><twPctRoute>15.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_7 (SLICE_X26Y124.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.523</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_7</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_7</twDest><twTotPathDel>0.523</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_7</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.264</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;7&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_7</twBEL></twPathDel><twLogDel>0.498</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>95.2</twPctLog><twPctRoute>4.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_5 (SLICE_X26Y124.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.529</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_5</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_5</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_5</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y124.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y124.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y124.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.058</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y124.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;7&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;5&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_xor&lt;7&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_5</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.058</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>89.0</twPctLog><twPctRoute>11.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point audio_interface/ac/lrck_divider_1 (SLICE_X26Y123.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.537</twSlack><twSrc BELType="FF">audio_interface/ac/lrck_divider_1</twSrc><twDest BELType="FF">audio_interface/ac/lrck_divider_1</twDest><twTotPathDel>0.537</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>audio_interface/ac/lrck_divider_1</twSrc><twDest BELType='FF'>audio_interface/ac/lrck_divider_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y123.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twSrcClk><twPathDel><twSite>SLICE_X26Y123.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y123.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.066</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y123.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.237</twDelInfo><twComp>audio_interface/ac/lrck_divider&lt;3&gt;</twComp><twBEL>audio_interface/ac/lrck_divider&lt;1&gt;_rt</twBEL><twBEL>audio_interface/ac/Mcount_lrck_divider_cy&lt;3&gt;</twBEL><twBEL>audio_interface/ac/lrck_divider_1</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.066</twRouteDel><twTotDel>0.537</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="88.571">AUD_XCK_OBUF</twDestClk><twPctLog>87.7</twPctLog><twPctRoute>12.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="145"><twPinLimitBanner>Component Switching Limit Checks: TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *
        0.112903226 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="146" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_0/CK" locationPin="SLICE_X26Y123.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="147" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_1/CK" locationPin="SLICE_X26Y123.CLK" clockNet="AUD_XCK_OBUF"/><twPinLimit anchorID="148" type="MINPERIOD" name="Tcp" slack="88.166" period="88.571" constraintValue="88.571" deviceLimit="0.405" freqLimit="2469.136" physResource="audio_interface/ac/lrck_divider&lt;3&gt;/CLK" logResource="audio_interface/ac/lrck_divider_2/CK" locationPin="SLICE_X26Y123.CLK" clockNet="AUD_XCK_OBUF"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="149"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="3.334" actualRollup="37.385" errors="0" errorRollup="29" items="0" itemsRollup="52511"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in         = PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_mcb_drp_clk_bufg_in&quot;         TS_sys_clk_pin * 0.75 HIGH 50%;" type="child" depth="1" requirement="13.333" prefType="period" actual="49.846" actualRollup="N/A" errors="1" errorRollup="0" items="24238" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_180&quot;         TS_sys_clk_pin * 6 PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.499" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0 = PERIOD         TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk_2x_0&quot;         TS_sys_clk_pin * 6 HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.645" actualRollup="N/A" errors="1" errorRollup="0" items="1" itemsRollup="0"/><twConstRollup name="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in" fullName="TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in =         PERIOD TIMEGRP         &quot;RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in&quot;         TS_sys_clk_pin * 0.375 HIGH 50%;" type="child" depth="1" requirement="26.667" prefType="period" actual="45.443" actualRollup="21.419" errors="27" errorRollup="0" items="27" itemsRollup="28245"/><twConstRollup name="TS_clock_generator_clkfx" fullName="TS_clock_generator_clkfx = PERIOD TIMEGRP &quot;clock_generator_clkfx&quot;         TS_RAMRapper_u_memory_interface_memc3_infrastructure_inst_clk0_bufg_in         * 2.66666667 HIGH 50%;" type="child" depth="2" requirement="10.000" prefType="period" actual="8.032" actualRollup="4.198" errors="0" errorRollup="0" items="27808" itemsRollup="437"/><twConstRollup name="TS_audio_interface_pll_clkout0" fullName="TS_audio_interface_pll_clkout0 = PERIOD TIMEGRP &quot;audio_interface_pll_clkout0&quot;         TS_clock_generator_clkfx * 0.5 HIGH 50%;" type="child" depth="3" requirement="20.000" prefType="period" actual="8.396" actualRollup="N/A" errors="0" errorRollup="0" items="401" itemsRollup="0"/><twConstRollup name="TS_AUD_XCK_OBUF" fullName="TS_AUD_XCK_OBUF = PERIOD TIMEGRP &quot;AUD_XCK_OBUF&quot; TS_clock_generator_clkfx *         0.112903226 HIGH 50%;" type="child" depth="3" requirement="88.571" prefType="period" actual="1.825" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="150">3</twUnmetConstCnt><twDataSheet anchorID="151" twNameLen="15"><twClk2SUList anchorID="152" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>8.396</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="153"><twErrCnt>29</twErrCnt><twScore>25885</twScore><twSetupScore>25834</twSetupScore><twHoldScore>51</twHoldScore><twConstCov><twPathCnt>52511</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4401</twConnCnt></twConstCov><twStats anchorID="154"><twMinPer>49.846</twMinPer><twFootnote number="1" /><twMaxFreq>20.062</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu May 05 17:37:36 2022 </twTimestamp></twFoot><twClientInfo anchorID="155"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4647 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
