Timing Analyzer report for terasic_de0nano_propio_pl
Mon Oct  6 16:19:36 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'clk50'
 15. Slow 1200mV 85C Model Hold: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'clk50'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'clk50'
 26. Slow 1200mV 0C Model Hold: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'clk50'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'clk50'
 36. Fast 1200mV 0C Model Hold: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'clk50'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; terasic_de0nano_propio_pl                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.68        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.4%      ;
;     Processor 3            ;  23.0%      ;
;     Processor 4            ;  19.6%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------+
; SDC File List                                                     ;
+-------------------------------+--------+--------------------------+
; SDC File Path                 ; Status ; Read at                  ;
+-------------------------------+--------+--------------------------+
; terasic_de0nano_propio_pl.sdc ; OK     ; Mon Oct  6 16:19:32 2025 ;
+-------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                              ; Targets                               ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; ALTPLL|auto_generated|pll1|inclk[0] ; { ALTPLL|auto_generated|pll1|clk[0] } ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 5.000 ; 15.000 ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk50  ; ALTPLL|auto_generated|pll1|inclk[0] ; { ALTPLL|auto_generated|pll1|clk[1] } ;
; clk50                                           ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                     ; { clk50 }                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                              ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 75.26 MHz   ; 75.26 MHz       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ;                                                               ;
; 1135.07 MHz ; 250.0 MHz       ; clk50                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 6.713  ; 0.000         ;
; clk50                                           ; 17.225 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.259 ; 0.000         ;
; clk50                                           ; 0.373 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clk50                                           ; 9.596 ; 0.000         ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 9.661 ; 0.000         ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; 9.839 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 6.713 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.170      ; 13.505     ;
; 6.843 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.102     ; 13.070     ;
; 6.955 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.156      ; 13.249     ;
; 6.968 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.168      ; 13.248     ;
; 7.000 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.171      ; 13.219     ;
; 7.041 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.172      ; 13.179     ;
; 7.104 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.100     ; 12.811     ;
; 7.346 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.102     ; 12.567     ;
; 7.397 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.053     ; 12.565     ;
; 7.408 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.061     ; 12.546     ;
; 7.561 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[31]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.102     ; 12.352     ;
; 7.634 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.054     ; 12.327     ;
; 7.638 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.168      ; 12.578     ;
; 7.674 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.061     ; 12.280     ;
; 7.783 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.104     ; 12.128     ;
; 7.848 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.168      ; 12.368     ;
; 7.851 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[22]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.047     ; 12.117     ;
; 7.860 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[21]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.101     ; 12.054     ;
; 7.863 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[16]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.095     ; 12.057     ;
; 7.870 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.168      ; 12.346     ;
; 7.886 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[23]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 12.080     ;
; 7.893 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[23]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.100     ; 12.022     ;
; 7.895 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.154      ; 12.307     ;
; 7.900 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.054     ; 12.061     ;
; 7.908 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.166      ; 12.306     ;
; 7.924 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[7]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.089     ; 12.002     ;
; 7.938 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[26]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.052     ; 12.025     ;
; 7.940 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.169      ; 12.277     ;
; 7.962 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.104     ; 11.949     ;
; 7.966 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.170      ; 12.252     ;
; 7.976 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.104     ; 11.935     ;
; 8.029 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.102     ; 11.884     ;
; 8.045 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[25]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.101     ; 11.869     ;
; 8.045 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 11.904     ;
; 8.074 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.154      ; 12.128     ;
; 8.079 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.203      ; 12.172     ;
; 8.087 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.166      ; 12.127     ;
; 8.087 ; VexRiscv:VexRiscv|decode_to_execute_RS2[6]                                 ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.055     ; 11.873     ;
; 8.088 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.154      ; 12.114     ;
; 8.101 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.166      ; 12.113     ;
; 8.119 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.169      ; 12.098     ;
; 8.129 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_exception                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.078     ; 11.808     ;
; 8.133 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.069     ; 11.813     ;
; 8.133 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.169      ; 12.084     ;
; 8.145 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[14]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.088     ; 11.782     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[7]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[10]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[11]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[13]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[21]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[26]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[31]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[6]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[0]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[9]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[1]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[5]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[2]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.150 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[29]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.081     ; 11.784     ;
; 8.157 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.198      ; 12.089     ;
; 8.173 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.206      ; 12.081     ;
; 8.176 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.170      ; 12.042     ;
; 8.198 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.170      ; 12.020     ;
; 8.203 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[8]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.101     ; 11.711     ;
; 8.227 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 11.722     ;
; 8.239 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.102     ; 11.674     ;
; 8.245 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.189      ; 11.992     ;
; 8.248 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.196      ; 11.996     ;
; 8.258 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.201      ; 11.991     ;
; 8.261 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.102     ; 11.652     ;
; 8.263 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.074     ; 11.678     ;
; 8.270 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.199      ; 11.977     ;
; 8.271 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.059     ; 11.685     ;
; 8.271 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.104     ; 11.640     ;
; 8.283 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[30]                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 11.666     ;
; 8.286 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 11.663     ;
; 8.290 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.204      ; 11.962     ;
; 8.299 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.198      ; 11.947     ;
; 8.318 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[16]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.067     ; 11.630     ;
; 8.319 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[13]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.051     ; 11.645     ;
; 8.339 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.192      ; 11.901     ;
; 8.352 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.204      ; 11.900     ;
; 8.353 ; VexRiscv:VexRiscv|decode_to_execute_RS2[6]                                 ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.055     ; 11.607     ;
; 8.356 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[13]                       ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.059     ; 11.600     ;
; 8.362 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.196      ; 11.882     ;
; 8.375 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.184      ; 11.857     ;
; 8.376 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.078     ; 11.561     ;
; 8.380 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[22]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.101     ; 11.534     ;
; 8.384 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.199      ; 11.863     ;
; 8.384 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.207      ; 11.871     ;
; 8.386 ; VexRiscv:VexRiscv|CsrPlugin_medeleg_IAF                                    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.195      ; 11.857     ;
; 8.402 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[25]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.054     ; 11.559     ;
; 8.407 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.205      ; 11.846     ;
; 8.408 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[15]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.095     ; 11.512     ;
; 8.439 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.067     ; 11.509     ;
; 8.448 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                       ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.046     ; 11.521     ;
; 8.449 ; VexRiscv:VexRiscv|CsrPlugin_medeleg_IAF                                    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.193      ; 11.792     ;
; 8.452 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[19]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.088     ; 11.475     ;
; 8.458 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[28]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.060     ; 11.497     ;
; 8.471 ; VexRiscv:VexRiscv|CsrPlugin_medeleg_IAF                                    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.196      ; 11.773     ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                      ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; 17.225 ; main_basesoc_reset_storage[0] ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 20.000       ; 1.852      ; 4.642      ;
; 17.227 ; main_basesoc_reset_re         ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 20.000       ; 1.850      ; 4.638      ;
; 19.119 ; DFFE_4                        ; DFFE_5  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.834      ;
; 19.120 ; DFFE_2                        ; DFFE_3  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.833      ;
; 19.264 ; DFFE                          ; DFFE_1  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.689      ;
; 19.265 ; DFFE_6                        ; DFFE_7  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.688      ;
; 19.265 ; DFFE_5                        ; DFFE_6  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.688      ;
; 19.266 ; DFFE_3                        ; DFFE_4  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.687      ;
; 19.267 ; DFFE_1                        ; DFFE_2  ; clk50                                           ; clk50       ; 20.000       ; -0.062     ; 0.686      ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.259 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[7]          ; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ram_block1a4~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.381      ; 0.827      ;
; 0.292 ; main_basesoc_uart_tx_fifo_produce[3]                                             ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.383      ; 0.862      ;
; 0.299 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[28]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.868      ;
; 0.305 ; builder_interface1_dat_w[2]                                                      ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.878      ;
; 0.310 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[12]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.883      ;
; 0.312 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[17]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.885      ;
; 0.313 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.882      ;
; 0.314 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[29]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.883      ;
; 0.314 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[31]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.883      ;
; 0.316 ; main_basesoc_uart_tx_fifo_produce[1]                                             ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.383      ; 0.886      ;
; 0.317 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[9]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_address_reg0          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.377      ; 0.881      ;
; 0.318 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[29]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.887      ;
; 0.319 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[26]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.888      ;
; 0.320 ; main_basesoc_uart_tx_fifo_produce[0]                                             ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.383      ; 0.890      ;
; 0.320 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[90]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.889      ;
; 0.320 ; main_basesoc_uart_rx_fifo_produce[3]                                             ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.380      ; 0.887      ;
; 0.321 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[88]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.890      ;
; 0.322 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[89]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[95]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[121]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[28]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.322 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[31]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.891      ;
; 0.323 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[0]          ; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.892      ;
; 0.323 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[120]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.892      ;
; 0.323 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[27]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.892      ;
; 0.324 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[124]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.893      ;
; 0.325 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[30]         ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31]         ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.325 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[125]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.894      ;
; 0.327 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[92]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.896      ;
; 0.327 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[93]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.896      ;
; 0.328 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[15]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.385      ; 0.900      ;
; 0.330 ; main_basesoc_uart_tx_fifo_produce[2]                                             ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.383      ; 0.900      ;
; 0.330 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[25]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.899      ;
; 0.330 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[13]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.903      ;
; 0.331 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.394      ; 0.912      ;
; 0.333 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[27]         ; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.385      ; 0.905      ;
; 0.333 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.902      ;
; 0.334 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[122]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.903      ;
; 0.334 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[18]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.907      ;
; 0.334 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[19]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.907      ;
; 0.336 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[24]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.909      ;
; 0.337 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[25]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.910      ;
; 0.338 ; main_basesoc_uart_rx_fifo_produce[2]                                             ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.380      ; 0.905      ;
; 0.340 ; main_basesoc_uart_rx_fifo_produce[0]                                             ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.380      ; 0.907      ;
; 0.341 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[91]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.910      ;
; 0.341 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[24]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.910      ;
; 0.341 ; main_basesoc_uart_rx_fifo_produce[1]                                             ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.380      ; 0.908      ;
; 0.342 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[28]         ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.911      ;
; 0.343 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[29]         ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.912      ;
; 0.343 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[27]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.916      ;
; 0.344 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[94]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.382      ; 0.913      ;
; 0.346 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[25]         ; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.385      ; 0.918      ;
; 0.347 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[26]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.386      ; 0.920      ;
; 0.349 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[24]         ; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.385      ; 0.921      ;
; 0.355 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[20]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.385      ; 0.927      ;
; 0.356 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_lrSc_reserved                     ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_lrSc_reserved                                                                                         ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; VexRiscv:VexRiscv|memory_to_writeBack_IS_DBUS_SHARING                            ; VexRiscv:VexRiscv|memory_to_writeBack_IS_DBUS_SHARING                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; main_mode                                                                        ; main_mode                                                                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_timer_enable_storage                                                ; main_basesoc_timer_enable_storage                                                                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_storage[0]                                                    ; main_basesoc_sdram_storage[0]                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_interface1_we                                                            ; builder_interface1_we                                                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_fullmemorywe_state.00                                                    ; builder_fullmemorywe_state.00                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_wishbone2csr_state.00                                                    ; builder_wishbone2csr_state.00                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine1_state.000                                                   ; builder_bankmachine1_state.000                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_multiplexer_state.010                                                    ; builder_multiplexer_state.010                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_multiplexer_state.001                                                    ; builder_multiplexer_state.001                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_multiplexer_state.101                                                    ; builder_multiplexer_state.101                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine2_state.011                                                   ; builder_bankmachine2_state.011                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_choose_req_grant.10                                           ; main_basesoc_sdram_choose_req_grant.10                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine2_state.000                                                   ; builder_bankmachine2_state.000                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine2_state.100                                                   ; builder_bankmachine2_state.100                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine2_state.010                                                   ; builder_bankmachine2_state.010                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine2_state.001                                                   ; builder_bankmachine2_state.001                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_wishbone_bridge_cmd_count[2]                                        ; main_basesoc_wishbone_bridge_cmd_count[2]                                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_wishbone_bridge_cmd_count[1]                                        ; main_basesoc_wishbone_bridge_cmd_count[1]                                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine0_level[0]                                         ; main_basesoc_sdram_bankmachine0_level[0]                                                                                                             ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_uart_tx_fifo_readable                                               ; main_basesoc_uart_tx_fifo_readable                                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_rs232phytx_state                                                         ; builder_rs232phytx_state                                                                                                                             ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[2]                    ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[2]                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[1]                    ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[1]                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine3_state.000                                                   ; builder_bankmachine3_state.000                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine3_state.011                                                   ; builder_bankmachine3_state.011                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine3_state.010                                                   ; builder_bankmachine3_state.010                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine3_state.001                                                   ; builder_bankmachine3_state.001                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_multiplexer_state.011                                                    ; builder_multiplexer_state.011                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_twtrcon_count[1]                                              ; main_basesoc_sdram_twtrcon_count[1]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_choose_req_grant.11                                           ; main_basesoc_sdram_choose_req_grant.11                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_choose_req_grant.00                                           ; main_basesoc_sdram_choose_req_grant.00                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_choose_req_grant.01                                           ; main_basesoc_sdram_choose_req_grant.01                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine2_consume[0]                                       ; main_basesoc_sdram_bankmachine2_consume[0]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine2_consume[1]                                       ; main_basesoc_sdram_bankmachine2_consume[1]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine2_consume[2]                                       ; main_basesoc_sdram_bankmachine2_consume[2]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine0_twtpcon_count[1]                                 ; main_basesoc_sdram_bankmachine0_twtpcon_count[1]                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine0_consume[2]                                       ; main_basesoc_sdram_bankmachine0_consume[2]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine1_state.100                                                   ; builder_bankmachine1_state.100                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine1_state.001                                                   ; builder_bankmachine1_state.001                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine1_state.010                                                   ; builder_bankmachine1_state.010                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; builder_bankmachine1_state.011                                                   ; builder_bankmachine1_state.011                                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; main_basesoc_sdram_bankmachine1_twtpcon_count[1]                                 ; main_basesoc_sdram_bankmachine1_twtpcon_count[1]                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
+-------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                      ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.373 ; DFFE_1                        ; DFFE_2  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; DFFE_6                        ; DFFE_7  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DFFE_5                        ; DFFE_6  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; DFFE_3                        ; DFFE_4  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; DFFE                          ; DFFE_1  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.594      ;
; 0.517 ; DFFE_2                        ; DFFE_3  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; DFFE_4                        ; DFFE_5  ; clk50                                           ; clk50       ; 0.000        ; 0.062      ; 0.737      ;
; 1.673 ; main_basesoc_reset_storage[0] ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 0.000        ; 2.339      ; 4.169      ;
; 1.683 ; main_basesoc_reset_re         ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 0.000        ; 2.337      ; 4.177      ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 30.908 ns




+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                               ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                      ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
; 82.87 MHz   ; 82.87 MHz       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ;                                                               ;
; 1267.43 MHz ; 250.0 MHz       ; clk50                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 7.933  ; 0.000         ;
; clk50                                           ; 17.493 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.257 ; 0.000         ;
; clk50                                           ; 0.339 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clk50                                           ; 9.597 ; 0.000         ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 9.687 ; 0.000         ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; 9.846 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 7.933 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.144      ; 12.251     ;
; 8.087 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.093     ; 11.835     ;
; 8.149 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.132      ; 12.023     ;
; 8.160 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.142      ; 12.022     ;
; 8.187 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.145      ; 11.998     ;
; 8.241 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.146      ; 11.945     ;
; 8.365 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.091     ; 11.559     ;
; 8.582 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.093     ; 11.340     ;
; 8.664 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.051     ; 11.300     ;
; 8.707 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.055     ; 11.253     ;
; 8.722 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[31]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.093     ; 11.200     ;
; 8.817 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.145      ; 11.368     ;
; 8.902 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.048     ; 11.065     ;
; 8.942 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.055     ; 11.018     ;
; 8.971 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.092     ; 10.952     ;
; 8.975 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.145      ; 11.210     ;
; 8.999 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.145      ; 11.186     ;
; 9.002 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[21]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.091     ; 10.922     ;
; 9.017 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[16]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.086     ; 10.912     ;
; 9.033 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.133      ; 11.140     ;
; 9.044 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.143      ; 11.139     ;
; 9.071 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.146      ; 11.115     ;
; 9.072 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[7]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.080     ; 10.863     ;
; 9.077 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[23]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.091     ; 10.847     ;
; 9.101 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[22]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.043     ; 10.871     ;
; 9.109 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[23]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.046     ; 10.860     ;
; 9.125 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.147      ; 11.062     ;
; 9.129 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.092     ; 10.794     ;
; 9.134 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[26]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 10.831     ;
; 9.137 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.048     ; 10.830     ;
; 9.153 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.092     ; 10.770     ;
; 9.191 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.133      ; 10.982     ;
; 9.194 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.178      ; 11.024     ;
; 9.202 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.143      ; 10.981     ;
; 9.215 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.133      ; 10.958     ;
; 9.220 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[25]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.091     ; 10.704     ;
; 9.226 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.143      ; 10.957     ;
; 9.229 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.146      ; 10.957     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[7]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[10]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[11]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[13]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[21]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[26]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[31]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[6]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[0]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[9]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[1]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[5]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[2]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.243 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[29]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.700     ;
; 9.245 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.173      ; 10.968     ;
; 9.249 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.090     ; 10.676     ;
; 9.253 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.146      ; 10.933     ;
; 9.262 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.178      ; 10.956     ;
; 9.283 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.147      ; 10.904     ;
; 9.291 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[14]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.079     ; 10.645     ;
; 9.296 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[8]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.091     ; 10.628     ;
; 9.307 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.147      ; 10.880     ;
; 9.315 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_exception                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.072     ; 10.628     ;
; 9.329 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.059     ; 10.627     ;
; 9.366 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.058     ; 10.591     ;
; 9.384 ; VexRiscv:VexRiscv|decode_to_execute_RS2[6]                                 ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 10.581     ;
; 9.391 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.166      ; 10.815     ;
; 9.399 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.064     ; 10.552     ;
; 9.402 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.176      ; 10.814     ;
; 9.407 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.090     ; 10.518     ;
; 9.426 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.059     ; 10.530     ;
; 9.429 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.179      ; 10.790     ;
; 9.431 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.090     ; 10.494     ;
; 9.441 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[13]                       ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.053     ; 10.521     ;
; 9.461 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.161      ; 10.740     ;
; 9.466 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.092     ; 10.457     ;
; 9.472 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.171      ; 10.739     ;
; 9.494 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.166      ; 10.712     ;
; 9.496 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[13]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 10.470     ;
; 9.499 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.174      ; 10.715     ;
; 9.500 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[22]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.091     ; 10.424     ;
; 9.502 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.180      ; 10.718     ;
; 9.505 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.176      ; 10.711     ;
; 9.510 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[16]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.061     ; 10.444     ;
; 9.532 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.179      ; 10.687     ;
; 9.540 ; VexRiscv:VexRiscv|memory_to_writeBack_IS_DBUS_SHARING                      ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.168      ; 10.668     ;
; 9.553 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.175      ; 10.662     ;
; 9.554 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.170      ; 10.656     ;
; 9.555 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.051     ; 10.409     ;
; 9.558 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[15]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.086     ; 10.371     ;
; 9.561 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[25]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 10.404     ;
; 9.562 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[13]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.080     ; 10.373     ;
; 9.562 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[19]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.079     ; 10.374     ;
; 9.562 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[27]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.071     ; 10.382     ;
; 9.563 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.071     ; 10.381     ;
; 9.567 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[30]                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.058     ; 10.390     ;
; 9.569 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.058     ; 10.388     ;
; 9.570 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.180      ; 10.650     ;
; 9.573 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[28]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.055     ; 10.387     ;
; 9.577 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[6]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.080     ; 10.358     ;
; 9.584 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                       ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_IDLE                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.040     ; 10.391     ;
; 9.594 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.168      ; 10.614     ;
+-------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                       ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; 17.493 ; main_basesoc_reset_re         ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 20.000       ; 1.615      ; 4.137      ;
; 17.494 ; main_basesoc_reset_storage[0] ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 20.000       ; 1.618      ; 4.139      ;
; 19.211 ; DFFE_4                        ; DFFE_5  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.749      ;
; 19.212 ; DFFE_2                        ; DFFE_3  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.748      ;
; 19.349 ; DFFE                          ; DFFE_1  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.611      ;
; 19.350 ; DFFE_6                        ; DFFE_7  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.610      ;
; 19.350 ; DFFE_5                        ; DFFE_6  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.610      ;
; 19.352 ; DFFE_3                        ; DFFE_4  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.608      ;
; 19.352 ; DFFE_1                        ; DFFE_2  ; clk50                                           ; clk50       ; 20.000       ; -0.055     ; 0.608      ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                           ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.257 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[7]          ; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ram_block1a4~porta_datain_reg0                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.342      ; 0.768      ;
; 0.287 ; main_basesoc_uart_tx_fifo_produce[3]                                             ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.342      ; 0.798      ;
; 0.292 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[29]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.804      ;
; 0.293 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[26]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.805      ;
; 0.295 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[90]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.807      ;
; 0.296 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[88]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.808      ;
; 0.296 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[89]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.808      ;
; 0.297 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[31]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.809      ;
; 0.298 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[95]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.298 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[120]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.298 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[121]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.298 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[27]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.298 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[28]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.810      ;
; 0.299 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31]         ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.811      ;
; 0.299 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[25]   ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.811      ;
; 0.299 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[28]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.342      ; 0.810      ;
; 0.300 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[124]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.812      ;
; 0.300 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[12]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.345      ; 0.814      ;
; 0.301 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[125]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.813      ;
; 0.302 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[17]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.345      ; 0.816      ;
; 0.302 ; builder_interface1_dat_w[2]                                                      ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_datain_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.345      ; 0.816      ;
; 0.303 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[93]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.815      ;
; 0.303 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[30]         ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.815      ;
; 0.304 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[122]  ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.816      ;
; 0.305 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[92]   ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.817      ;
; 0.306 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.341      ; 0.816      ;
; 0.309 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[0]          ; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ram_block1a0~porta_datain_reg0                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.343      ; 0.821      ;
; 0.309 ; main_basesoc_uart_tx_fifo_produce[1]                                             ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.342      ; 0.820      ;
; 0.309 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[9]         ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_address_reg0       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.338      ; 0.816      ;
; 0.310 ; main_basesoc_timer_pending_r                                                     ; main_basesoc_timer_pending_r                                                                                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; main_basesoc_timer_en_storage                                                    ; main_basesoc_timer_en_storage                                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; main_basesoc_timer_update_value_storage                                          ; main_basesoc_timer_update_value_storage                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; main_basesoc_spisdcard_loopback_storage                                          ; main_basesoc_spisdcard_loopback_storage                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[19]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[19]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[20]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[20]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[20]              ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[20]                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[21]              ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[21]                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[30]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[30]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[7]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[7]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[3]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[3]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[3]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[3]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[2]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_mask[2]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[14]              ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[14]                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; main_basesoc_spisdcard_miso_data[0]                                              ; main_basesoc_spisdcard_miso_data[0]                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; main_basesoc_sdram_bankmachine2_twtpcon_count[1]                                 ; main_basesoc_sdram_bankmachine2_twtpcon_count[1]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[29]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.342      ; 0.821      ;
; 0.310 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[31]        ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.342      ; 0.821      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[29]              ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[29]                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|DataCache:dataCache_1|memCmdSent                               ; VexRiscv:VexRiscv|DataCache:dataCache_1|memCmdSent                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[31]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[31]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[12]              ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[12]                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[17]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[17]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[22]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[22]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[25]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[25]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[9]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[9]                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; spisdcard_clk~reg0                                                               ; spisdcard_clk~reg0                                                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_plic_priority[1]                                                    ; main_basesoc_plic_priority[1]                                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_plic_priority[0]                                                    ; main_basesoc_plic_priority[0]                                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_clint_msip0                                                         ; main_basesoc_clint_msip0                                                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[0]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[0]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[15]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[15]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[27]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[27]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[24]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[24]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[28]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[28]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[14]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[14]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[10]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[10]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[6]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[6]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[4]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[4]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[2]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[2]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[16]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[16]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[18]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[18]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[21]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[21]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[26]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[26]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_clint_bus_dat_r[31]                                                 ; main_basesoc_clint_bus_dat_r[31]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_clint_bus_dat_r[0]                                                  ; main_basesoc_clint_bus_dat_r[0]                                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_plic_bus_dat_r[0]                                                   ; main_basesoc_plic_bus_dat_r[0]                                                                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_plic_pending[1]                                                     ; main_basesoc_plic_pending[1]                                                                                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_plic_pending[0]                                                     ; main_basesoc_plic_pending[0]                                                                                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_uart_pending_r[1]                                                   ; main_basesoc_uart_pending_r[1]                                                                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; builder_spimaster_state.11                                                       ; builder_spimaster_state.11                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; builder_spimaster_state.01                                                       ; builder_spimaster_state.01                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; builder_spimaster_state.00                                                       ; builder_spimaster_state.00                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; builder_spimaster_state.10                                                       ; builder_spimaster_state.10                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spisdcard_mosi~reg0                                                              ; spisdcard_mosi~reg0                                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_spisdcard_mosi_sel[1]                                               ; main_basesoc_spisdcard_mosi_sel[1]                                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_spisdcard_count[2]                                                  ; main_basesoc_spisdcard_count[2]                                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_spisdcard_count[1]                                                  ; main_basesoc_spisdcard_count[1]                                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_sdram_bankmachine2_produce[2]                                       ; main_basesoc_sdram_bankmachine2_produce[2]                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_sdram_bankmachine2_produce[1]                                       ; main_basesoc_sdram_bankmachine2_produce[1]                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_sdram_bankmachine2_produce[0]                                       ; main_basesoc_sdram_bankmachine2_produce[0]                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; builder_rs232phyrx_state                                                         ; builder_rs232phyrx_state                                                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_rx_count[2]                                                         ; main_basesoc_rx_count[2]                                                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_rx_count[1]                                                         ; main_basesoc_rx_count[1]                                                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; main_basesoc_rx_count[3]                                                         ; main_basesoc_rx_count[3]                                                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|MmuPlugin_status_mprv                                          ; VexRiscv:VexRiscv|MmuPlugin_status_mprv                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[7]                ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_flusher_counter[7]                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[6]               ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_address[6]                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[8]                  ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[8]                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[29]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[29]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[12]                 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[12]                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                       ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.339 ; DFFE_5                        ; DFFE_6  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DFFE_3                        ; DFFE_4  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; DFFE_1                        ; DFFE_2  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; DFFE_6                        ; DFFE_7  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; DFFE                          ; DFFE_1  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.539      ;
; 0.466 ; DFFE_2                        ; DFFE_3  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; DFFE_4                        ; DFFE_5  ; clk50                                           ; clk50       ; 0.000        ; 0.055      ; 0.666      ;
; 1.641 ; main_basesoc_reset_storage[0] ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 0.000        ; 2.049      ; 3.834      ;
; 1.643 ; main_basesoc_reset_re         ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 0.000        ; 2.046      ; 3.833      ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.875 ns




+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 12.078 ; 0.000         ;
; clk50                                           ; 18.305 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.117 ; 0.000         ;
; clk50                                           ; 0.194 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; clk50                                           ; 9.273 ; 0.000         ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 9.749 ; 0.000         ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; 9.822 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                                                                                                               ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 12.078 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.085      ; 8.036      ;
; 12.240 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.075      ; 7.864      ;
; 12.249 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.083      ; 7.863      ;
; 12.272 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 7.669      ;
; 12.273 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.086      ; 7.842      ;
; 12.292 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.087      ; 7.824      ;
; 12.401 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.064     ; 7.542      ;
; 12.470 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.034     ; 7.503      ;
; 12.486 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.032     ; 7.489      ;
; 12.535 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 7.406      ;
; 12.575 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.029     ; 7.403      ;
; 12.623 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.034     ; 7.350      ;
; 12.642 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[31]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.066     ; 7.299      ;
; 12.665 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.088      ; 7.452      ;
; 12.728 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.029     ; 7.250      ;
; 12.770 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[23]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.025     ; 7.212      ;
; 12.786 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.088      ; 7.331      ;
; 12.795 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[22]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.023     ; 7.189      ;
; 12.815 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.088      ; 7.302      ;
; 12.827 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.078      ; 7.280      ;
; 12.836 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[16]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.060     ; 7.111      ;
; 12.836 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.086      ; 7.279      ;
; 12.849 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[26]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0]                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.031     ; 7.127      ;
; 12.859 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.113      ; 7.283      ;
; 12.859 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.063     ; 7.085      ;
; 12.860 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.089      ; 7.258      ;
; 12.866 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.109      ; 7.272      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[7]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[10]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[11]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[13]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[21]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[26]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[31]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[6]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[0]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[9]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[1]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[5]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[2]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.872 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[29]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.049     ; 7.086      ;
; 12.879 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.090      ; 7.240      ;
; 12.890 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.107      ; 7.246      ;
; 12.895 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.112      ; 7.246      ;
; 12.906 ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[29]                 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_exception                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.048     ; 7.053      ;
; 12.910 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 7.062      ;
; 12.915 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.110      ; 7.224      ;
; 12.940 ; VexRiscv:VexRiscv|decode_to_execute_RS2[6]                                 ; VexRiscv:VexRiscv|decode_to_execute_RS2[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.029     ; 7.038      ;
; 12.948 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.078      ; 7.159      ;
; 12.949 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[7]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.056     ; 7.002      ;
; 12.951 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[21]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.065     ; 6.991      ;
; 12.957 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[23]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.064     ; 6.986      ;
; 12.957 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.086      ; 7.158      ;
; 12.965 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[25]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.065     ; 6.977      ;
; 12.977 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.078      ; 7.130      ;
; 12.980 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.063     ; 6.964      ;
; 12.981 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.089      ; 7.137      ;
; 12.986 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.086      ; 7.129      ;
; 12.988 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.061     ; 6.958      ;
; 13.000 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.090      ; 7.119      ;
; 13.007 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[14]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.056     ; 6.944      ;
; 13.009 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.063     ; 6.935      ;
; 13.010 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.089      ; 7.108      ;
; 13.015 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[1]                           ; VexRiscv:VexRiscv|decode_to_execute_RS2[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.030     ; 6.962      ;
; 13.021 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.103      ; 7.111      ;
; 13.029 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.090      ; 7.090      ;
; 13.030 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.111      ; 7.110      ;
; 13.046 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|execute_to_memory_REGFILE_WRITE_DATA[30]                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.926      ;
; 13.048 ; VexRiscv:VexRiscv|decode_to_execute_SRC2_CTRL[0]                           ; VexRiscv:VexRiscv|decode_to_execute_RS1[30]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.924      ;
; 13.053 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[8]                                                                                                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.065     ; 6.889      ;
; 13.053 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.038     ; 6.916      ;
; 13.054 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.114      ; 7.089      ;
; 13.057 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.102      ; 7.074      ;
; 13.066 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.110      ; 7.073      ;
; 13.073 ; VexRiscv:VexRiscv|execute_arbitration_isValid                              ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.115      ; 7.071      ;
; 13.089 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.039     ; 6.879      ;
; 13.090 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a2~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.113      ; 7.052      ;
; 13.093 ; VexRiscv:VexRiscv|decode_to_execute_RS2[6]                                 ; VexRiscv:VexRiscv|decode_to_execute_RS1[16]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.029     ; 6.885      ;
; 13.098 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a5~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.104      ; 7.035      ;
; 13.101 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.099      ; 7.027      ;
; 13.109 ; VexRiscv:VexRiscv|decode_to_execute_IS_CSR                                 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.114      ; 7.034      ;
; 13.109 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_waysHitsBeforeInvalidate[0] ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.061     ; 6.837      ;
; 13.115 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[27]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.048     ; 6.844      ;
; 13.116 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~portb_address_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.111      ; 7.024      ;
; 13.122 ; VexRiscv:VexRiscv|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a0~portb_address_reg0     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; 0.102      ; 7.009      ;
; 13.122 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_dataColisions[0]            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[28]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.063     ; 6.822      ;
; 13.133 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[15]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 6.824      ;
; 13.133 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[22]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 6.824      ;
; 13.133 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[18]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 6.824      ;
; 13.133 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[14]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 6.824      ;
; 13.133 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_isAmo               ; VexRiscv:VexRiscv|CsrPlugin_stval[30]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.050     ; 6.824      ;
; 13.133 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[30]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.042     ; 6.832      ;
; 13.138 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_request_wr                  ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_pcReg[26]                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.061     ; 6.808      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[7]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[10]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[11]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[13]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[21]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[26]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
; 13.141 ; VexRiscv:VexRiscv|writeBack_arbitration_isValid                            ; VexRiscv:VexRiscv|CsrPlugin_stval[31]                                                                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 20.000       ; -0.035     ; 6.831      ;
+--------+----------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                       ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; 18.305 ; main_basesoc_reset_storage[0] ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 20.000       ; 1.100      ; 2.802      ;
; 18.306 ; main_basesoc_reset_re         ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 20.000       ; 1.098      ; 2.799      ;
; 19.532 ; DFFE_4                        ; DFFE_5  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.439      ;
; 19.532 ; DFFE_2                        ; DFFE_3  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.439      ;
; 19.597 ; DFFE_6                        ; DFFE_7  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.374      ;
; 19.597 ; DFFE                          ; DFFE_1  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.374      ;
; 19.599 ; DFFE_5                        ; DFFE_6  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.372      ;
; 19.599 ; DFFE_3                        ; DFFE_4  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.372      ;
; 19.599 ; DFFE_1                        ; DFFE_2  ; clk50                                           ; clk50       ; 20.000       ; -0.036     ; 0.372      ;
+--------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altpll:ALTPLL|altpll_s241:auto_generated|clk[0]'                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                                                                                              ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.117 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[7]              ; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ram_block1a4~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.441      ;
; 0.141 ; main_basesoc_uart_tx_fifo_produce[3]                                                 ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.468      ;
; 0.142 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[28]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.467      ;
; 0.145 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[29]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.146 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[121]      ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.471      ;
; 0.146 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[26]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.470      ;
; 0.147 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[88]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[90]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[95]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[120]      ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[124]      ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[28]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.471      ;
; 0.147 ; builder_interface1_dat_w[2]                                                          ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[89]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[30]             ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[27]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.148 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[31]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[31]             ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[125]      ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.151 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[92]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[93]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[25]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.475      ;
; 0.151 ; main_basesoc_uart_rx_fifo_produce[3]                                                 ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[12]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[17]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[29]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.153 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[122]      ; altsyncram:data_mem_grain15_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.153 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[31]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.478      ;
; 0.155 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[24]       ; altsyncram:data_mem_grain3_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.479      ;
; 0.155 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[91]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.480      ;
; 0.156 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[28]             ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.481      ;
; 0.157 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[0]              ; altsyncram:sram_grain0_rtl_0|altsyncram_rnc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[29]             ; altsyncram:data_mem_grain7_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[15]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.157 ; main_basesoc_uart_tx_fifo_produce[1]                                                 ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; main_basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[94]       ; altsyncram:data_mem_grain11_rtl_0|altsyncram_rd41:auto_generated|ram_block1a0~porta_datain_reg0                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[13]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.159 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[9]             ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ram_block1a0~porta_address_reg0          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[19]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[24]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.160 ; main_basesoc_uart_tx_fifo_produce[0]                                                 ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.487      ;
; 0.162 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[18]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.163 ; main_basesoc_uart_rx_fifo_produce[2]                                                 ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[25]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; main_basesoc_uart_rx_fifo_produce[1]                                                 ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[27]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.492      ;
; 0.165 ; main_basesoc_uart_rx_fifo_produce[0]                                                 ; altsyncram:storage_1_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; main_basesoc_uart_tx_fifo_produce[2]                                                 ; altsyncram:storage_rtl_0|altsyncram_uod1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[26]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.167 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]      ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:banks_0_rtl_0|altsyncram_02e1:auto_generated|ram_block1a7~porta_address_reg0    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.223      ; 0.494      ;
; 0.170 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[27]             ; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.226      ; 0.500      ;
; 0.171 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_mmuRsp_physicalAddress[20]            ; VexRiscv:VexRiscv|DataCache:dataCache_1|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0                   ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.224      ; 0.499      ;
; 0.171 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]     ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_gsd1:auto_generated|ram_block1a0~porta_datain_reg0 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.228      ; 0.503      ;
; 0.174 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[25]             ; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.226      ; 0.504      ;
; 0.176 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_address[5]           ; altsyncram:sram_grain1_rtl_0|altsyncram_snc1:auto_generated|ram_block1a0~porta_address_reg0                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.180 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[24]             ; altsyncram:sram_grain3_rtl_0|altsyncram_unc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.226      ; 0.510      ;
; 0.184 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_data[18]             ; altsyncram:sram_grain2_rtl_0|altsyncram_tnc1:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.215      ; 0.503      ;
; 0.186 ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_lrSc_reserved                         ; VexRiscv:VexRiscv|DataCache:dataCache_1|stageB_lrSc_reserved                                                                                         ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|memory_to_writeBack_IS_DBUS_SHARING                                ; VexRiscv:VexRiscv|memory_to_writeBack_IS_DBUS_SHARING                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1                ; VexRiscv:VexRiscv|_zz_IBusCachedPlugin_iBusRsp_stages_1_input_valid_1                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_inc                                       ; VexRiscv:VexRiscv|IBusCachedPlugin_fetchPc_inc                                                                                                       ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_0                      ; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_0                                                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_1                      ; VexRiscv:VexRiscv|IBusCachedPlugin_injector_nextPcCalc_valids_1                                                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_RSP             ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_RSP                                                                             ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_CMD             ; VexRiscv:VexRiscv|MmuPlugin_shared_state_1.MmuPlugin_shared_State_L1_CMD                                                                             ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushPending    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushPending                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|MmuPlugin_ports_0_entryToReplace_value[0]                          ; VexRiscv:VexRiscv|MmuPlugin_ports_0_entryToReplace_value[0]                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|MmuPlugin_ports_0_entryToReplace_value[1]                          ; VexRiscv:VexRiscv|MmuPlugin_ports_0_entryToReplace_value[1]                                                                                          ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[7] ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[7]                                                                 ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2]                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1]                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]    ; VexRiscv:VexRiscv|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0]                                                                    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_mode                                                                            ; main_mode                                                                                                                                            ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_interface1_we                                                                ; builder_interface1_we                                                                                                                                ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_wishbone2csr_state.00                                                        ; builder_wishbone2csr_state.00                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_multiplexer_state.010                                                        ; builder_multiplexer_state.010                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_multiplexer_state.001                                                        ; builder_multiplexer_state.001                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_multiplexer_state.101                                                        ; builder_multiplexer_state.101                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[2]                        ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[2]                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[1]                        ; main_basesoc_wishbone_bridge_wdata_converter_converter_mux[1]                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_multiplexer_state.011                                                        ; builder_multiplexer_state.011                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_twtrcon_count[1]                                                  ; main_basesoc_sdram_twtrcon_count[1]                                                                                                                  ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_choose_req_grant.00                                               ; main_basesoc_sdram_choose_req_grant.00                                                                                                               ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_bankmachine2_consume[1]                                           ; main_basesoc_sdram_bankmachine2_consume[1]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_bankmachine2_consume[2]                                           ; main_basesoc_sdram_bankmachine2_consume[2]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_bankmachine1_twtpcon_count[1]                                     ; main_basesoc_sdram_bankmachine1_twtpcon_count[1]                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_bankmachine1_consume[2]                                           ; main_basesoc_sdram_bankmachine1_consume[2]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_bankmachine1_consume[1]                                           ; main_basesoc_sdram_bankmachine1_consume[1]                                                                                                           ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; builder_multiplexer_state.000                                                        ; builder_multiplexer_state.000                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_bankmachine2_level[0]                                             ; main_basesoc_sdram_bankmachine2_level[0]                                                                                                             ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; main_basesoc_sdram_tccdcon_ready                                                     ; main_basesoc_sdram_tccdcon_ready                                                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; main_basesoc_timer_pending_r                                                         ; main_basesoc_timer_pending_r                                                                                                                         ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; main_basesoc_timer_en_storage                                                        ; main_basesoc_timer_en_storage                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; main_basesoc_timer_update_value_storage                                              ; main_basesoc_timer_update_value_storage                                                                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; main_basesoc_spisdcard_loopback_storage                                              ; main_basesoc_spisdcard_loopback_storage                                                                                                              ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; main_basesoc_plic_priority[1]                                                        ; main_basesoc_plic_priority[1]                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; main_basesoc_plic_priority[0]                                                        ; main_basesoc_plic_priority[0]                                                                                                                        ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[0]                      ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[0]                                                                                      ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[15]                     ; VexRiscv:VexRiscv|toplevel_dataCache_1_io_mem_cmd_rData_data[15]                                                                                     ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                       ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.194 ; DFFE_5                        ; DFFE_6  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DFFE_3                        ; DFFE_4  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; DFFE_1                        ; DFFE_2  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; DFFE_6                        ; DFFE_7  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; DFFE                          ; DFFE_1  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.315      ;
; 0.268 ; DFFE_4                        ; DFFE_5  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; DFFE_2                        ; DFFE_3  ; clk50                                           ; clk50       ; 0.000        ; 0.036      ; 0.388      ;
; 0.823 ; main_basesoc_reset_re         ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 0.000        ; 1.393      ; 2.300      ;
; 0.824 ; main_basesoc_reset_storage[0] ; DFFE    ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50       ; 0.000        ; 1.394      ; 2.302      ;
+-------+-------------------------------+---------+-------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 34.581 ns




+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 6.713  ; 0.117 ; N/A      ; N/A     ; 9.273               ;
;  altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 6.713  ; 0.117 ; N/A      ; N/A     ; 9.661               ;
;  altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; N/A    ; N/A   ; N/A      ; N/A     ; 9.822               ;
;  clk50                                           ; 17.225 ; 0.194 ; N/A      ; N/A     ; 9.273               ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk50                                           ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_a[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clock    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dm[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dm[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_tx      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spisdcard_clk  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spisdcard_cs_n ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spisdcard_mosi ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led0      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led5      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led6      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; user_led7      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; spisdcard_miso          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rx               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_a[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_a[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_a[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_a[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_clock    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sdram_dm[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dm[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; serial_tx      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spisdcard_clk  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spisdcard_cs_n ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; spisdcard_mosi ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; user_led4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; user_led5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; user_led6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; user_led7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_a[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_a[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_a[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_a[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_clock    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sdram_dm[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dm[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; serial_tx      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spisdcard_clk  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spisdcard_cs_n ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; spisdcard_mosi ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; user_led4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; user_led5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; user_led6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; user_led7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_a[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_a[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_a[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_a[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clock    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_dm[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dm[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; serial_tx      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spisdcard_clk  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spisdcard_cs_n ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; spisdcard_mosi ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led0      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; user_led4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; user_led5      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; user_led6      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; user_led7      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 602233   ; 0        ; 0        ; 0        ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50                                           ; 2        ; 0        ; 0        ; 0        ;
; clk50                                           ; clk50                                           ; 7        ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; 602233   ; 0        ; 0        ; 0        ;
; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; clk50                                           ; 2        ; 0        ; 0        ; 0        ;
; clk50                                           ; clk50                                           ; 7        ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 18    ; 18   ;
; Unconstrained Output Ports      ; 51    ; 51   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                          ;
+-----------------------------------+-------------------------------------------------+-----------+-------------+
; Target                            ; Clock                                           ; Type      ; Status      ;
+-----------------------------------+-------------------------------------------------+-----------+-------------+
; ALTPLL|auto_generated|pll1|clk[0] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[0] ; Generated ; Constrained ;
; ALTPLL|auto_generated|pll1|clk[1] ; altpll:ALTPLL|altpll_s241:auto_generated|clk[1] ; Generated ; Constrained ;
; clk50                             ; clk50                                           ; Base      ; Constrained ;
+-----------------------------------+-------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; sdram_dq[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_miso ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; sdram_a[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clock    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dm[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dm[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_cs_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_mosi ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; sdram_dq[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_miso ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; sdram_a[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_a[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clock    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dm[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dm[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_tx      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_cs_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; spisdcard_mosi ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led2      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led3      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led4      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led5      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led6      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_led7      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Oct  6 16:19:31 2025
Info: Command: quartus_sta terasic_de0nano_propio_pl -c terasic_de0nano_propio_pl
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'terasic_de0nano_propio_pl.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {ALTPLL|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {altpll:ALTPLL|altpll_s241:auto_generated|clk[0]} {ALTPLL|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {ALTPLL|auto_generated|pll1|inclk[0]} -phase 90.00 -duty_cycle 50.00 -name {altpll:ALTPLL|altpll_s241:auto_generated|clk[1]} {ALTPLL|auto_generated|pll1|clk[1]}
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
    Critical Warning (332169): From altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) to clk50 (Rise) (setup and hold)
    Critical Warning (332169): From altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) to altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.713
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.713               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):    17.225               0.000 clk50 
Info (332146): Worst-case hold slack is 0.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.259               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):     0.373               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.596               0.000 clk50 
    Info (332119):     9.661               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):     9.839               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[1] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.908 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
    Critical Warning (332169): From altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) to clk50 (Rise) (setup and hold)
    Critical Warning (332169): From altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) to altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.933
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.933               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):    17.493               0.000 clk50 
Info (332146): Worst-case hold slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):     0.339               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.597
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.597               0.000 clk50 
    Info (332119):     9.687               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):     9.846               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[1] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.875 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk50 (Rise) to clk50 (Rise) (setup and hold)
    Critical Warning (332169): From altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) to clk50 (Rise) (setup and hold)
    Critical Warning (332169): From altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) to altpll:ALTPLL|altpll_s241:auto_generated|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 12.078
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.078               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):    18.305               0.000 clk50 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):     0.194               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.273
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.273               0.000 clk50 
    Info (332119):     9.749               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[0] 
    Info (332119):     9.822               0.000 altpll:ALTPLL|altpll_s241:auto_generated|clk[1] 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.581 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 591 megabytes
    Info: Processing ended: Mon Oct  6 16:19:36 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


