<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U28/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1175000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 1215 ns : File &quot;/home/users/alberto.giusti/Desktop/backup/ap_uint_ii1/fidelta_apint/solution1/sim/verilog/accel_in_circle_accel_in_circle.autotb.v&quot; Line 584&#xA;## quit" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:17.661+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U27/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.481+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U26/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.479+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U25/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.477+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U24/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.475+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U23/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.473+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U22/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.471+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U21/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.470+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U20/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.468+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U19/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.467+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U18/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.465+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U17/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.464+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U16/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.462+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U15/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.461+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U14/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.459+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U13/accel_in_circle_accel_in_circle_ap_fadd_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.458+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U12/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.457+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U11/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.456+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U10/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.454+0200" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 615 ns  Iteration: 11  Process: /apatb_accel_in_circle_top/AESL_inst_accel_in_circle_accel_in_circle/accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U9/accel_in_circle_accel_in_circle_ap_fsub_1_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="fidelta_apint" solutionName="solution1" date="2020-06-11T17:44:10.453+0200" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
