# Sun Sep 27 03:02:22 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO111 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":21:16:21:17|Tristate driver TX (in view: work.top(verilog)) on net TX (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.addrstackptr[7:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.busState_1[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.gpuAddReg[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.increment[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.ramWrite is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.aluOperation[6:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.aluParams_1[1:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.aluReadBus is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.tempCounter[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.operand2[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.gpuWrite is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.results[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|User-specified initial value defined for instance CONTROL.operand1[2:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.status[5:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.h[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.g[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.f[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.e[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.d[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.c[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.b[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|User-specified initial value defined for instance ALU.a[15:0] is being ignored. 
@W: FX1039 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":250:2:250:7|User-specified initial value defined for instance clkdiv[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MO231 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":250:2:250:7|Found counter in view:work.top(verilog) instance clkdiv[23:0] 
@W: FX107 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":61:2:61:7|RAM addrstack[15:0] (in view: work.control(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: MO129 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|Sequential instance CONTROL.increment[2] is reduced to a combinational gate by constant propagation.
@N: MF179 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":192:21:192:45|Found 16 by 16 bit equality operator ('==') status_17[3] (in view: work.alu_xmr0(verilog))
@N: MF794 |RAM addrstack[15:0] required 50 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 149MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 147MB peak: 149MB)

@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_00 = FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1FF1F.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_01 = 250E11E0030C7F2495FAFAF303070000FFFF1FF1FF1FF1FF1FF1FF1FF1FF1FF1.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_02 = 3514A1AAA1A40A00A0F57F5F359D5E957F47A512590F2F1E3480004440804E45.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_03 = F1F19526DFE9E25FE1EFEFF6F00FB4FF081F1F4FD5E55F55FE1F11EA5FE5E65E.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_04 = 000D0C2FEAC5E46ACF2C22CC2FC6A021000212F1184211F3593C3B4BFCF787F0.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_05 = FFF1324B10B01B46EAE862C2ECEE8EE0E2F2AE422CE2CC2EC2CC2EEEE0F12CFD.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_06 = 0000088880000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_07 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_08 = 0000088880000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_09 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_0A = 00339801270485404E1054920307E9B2F70A5C0D93A0561807FE0935BE00FF00.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_0.INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_00 = 1111111111111111111111111111111111111111111111111111111111111111.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_01 = 0000110000011010001010100001000011111111111111111111111111111111.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_02 = 0100010001000010000111110011110111000111110100110010100000010000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_03 = 0010011101110001010101101111101010111101110001111011110011101110.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_04 = 2101010112001011011011001111100011100011100011111101010110101011.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_05 = 1110000110101101111201011110101101100110013100130101011011111011.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_06 = 000007C7BFE0000000000F9F7EC0000000000E2EEC00000000000E2EEC000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_07 = 000004C4C800000000000E2EEC80000000000F9FFEC0000000000F9F7EC00000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_08 = 00CCCCFCFFF66CC0000889F9FEECC800000002E2EC800000000006E6EC800000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_09 = 00000000000000000000000000000000000002E2ECC8880000CCC9F9FEEECCC0.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_0A = 0076667676277672666267677726666767226676672267662766243CA622FF00.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_1.INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_06 = 000CEF767DD880000008CF75ABB8000000008FFF9770000000004FF7FB776000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_07 = 000006FEFF7EC00000000F7FF376000000000CF7CFB300000008CEFCFBB80000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_08 = 00008CDFFF48000000011BBFFF8111000000377FFF33660000000E7EFF37EC00.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_09 = 0000000000000000000000000000000000046FFFFF731100000019BFF7100000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_0A = 000000000000000000000000000000000000000000000000000000020D000F00.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_2.INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_00 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_01 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_02 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_03 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_04 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_05 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_06 = 00000000001100000000000001133000000011100133600000000011037E4000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_07 = 0000000DB3100000000009ED132000000000CFF3011100000007731001110000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_08 = 00033311001100000000333110330000000003331260000000000037BA000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_09 = 0000000000000000000000000000000000000010BFE000000000671101100000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_0A = 0000000000000000000000000000000000000000000000000000000207020F00.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_0B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_0C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_0D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_0E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_0F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_10 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_11 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_12 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_13 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_14 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_15 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_16 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_17 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_18 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_19 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_1A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_1B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_1C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_1D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_1E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_1F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_20 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_21 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_22 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_23 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_24 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_25 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_26 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_27 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_28 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_29 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_2A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_2B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_2C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_2D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_2E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_2F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_30 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_31 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_32 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_33 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_34 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_35 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_36 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_37 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_38 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_39 = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_3A = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_3B = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_3C = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_3D = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_3E = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX276 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\dromdata.v":10:8:10:11|Initial value DROM.ROMDATA.dintern_0_3.INIT_3F = 0000000000000000000000000000000000000000000000000000000000000000.
@N: FX211 |Packed ROM DROM.ROMDATA.dintern_0[15:0] (10 input, 16 output) to Block SelectRAM 
@N: MO106 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\promdata.v":11:4:11:7|Found ROM .delname. (in view: work.top(verilog)) with 143 words by 32 bits.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_en because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_2_sr_en because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_3_sr_en because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_en_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_2_sr_en_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_3_sr_en_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_en_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_rst_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_2_sr_rst_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_3_sr_rst_0 because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst_0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :|Removing instance DROM.ROMDATA.dintern_0_1_sr_rst because it is equivalent to instance DROM.ROMDATA.dintern_0_0_sr_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF794 |RAM addrstack[15:0] required 50 registers during mapping 
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_3_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_3_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_3_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_3_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_2_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_2_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_2_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_2_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_1_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_1_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_1_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_1_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_sr_rst (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_sr_rst_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_sr_en_0 (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_OLD_0[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_OLD_0[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_OLD_0[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance DROM.ROMDATA.dintern_0_0_OLD_0[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\alu.v":119:2:119:7|Removing sequential instance ALU.status[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: MF794 |RAM addrstack[15:0] required 50 registers during mapping 

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 150MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 161MB peak: 222MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   -11.14ns		1571 /       329
   2		0h:00m:06s		   -11.14ns		1440 /       329
   3		0h:00m:06s		    -9.74ns		1440 /       329
   4		0h:00m:06s		    -8.34ns		1440 /       329
   5		0h:00m:06s		    -8.34ns		1441 /       329
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":61:2:61:7|Replicating instance CONTROL.programCounter_ret_18 (in view: work.top(verilog)) with 16 loads 2 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":61:2:61:7|Replicating instance CONTROL.programCounter_ret_35 (in view: work.top(verilog)) with 34 loads 3 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   6		0h:00m:08s		    -8.34ns		1484 /       334
   7		0h:00m:08s		    -8.34ns		1483 /       334

@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|Replicating instance CONTROL.operand2[2] (in view: work.top(verilog)) with 55 loads 3 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|Replicating instance CONTROL.operand1[1] (in view: work.top(verilog)) with 65 loads 3 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|Replicating instance CONTROL.operand1[2] (in view: work.top(verilog)) with 33 loads 3 times to improve timing.
@N: FX271 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\control.v":78:2:78:7|Replicating instance CONTROL.operand2[1] (in view: work.top(verilog)) with 32 loads 2 times to improve timing.
Timing driven replication report
Added 11 Registers via timing driven replication
Added 11 LUTs via timing driven replication

   8		0h:00m:09s		    -6.94ns		1512 /       345
   9		0h:00m:09s		    -6.24ns		1517 /       345
  10		0h:00m:09s		    -6.24ns		1522 /       345
@N: FX1016 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":18:15:18:17|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 171MB peak: 222MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 171MB peak: 222MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 351 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               351        clkdiv[10]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 140MB peak: 222MB)

Writing Analyst data base D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\synwork\MULT_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 173MB peak: 222MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 174MB peak: 222MB)


Start final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 168MB peak: 222MB)

@W: MT420 |Found inferred clock top|CLK with period 24.60ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sun Sep 27 03:02:34 2020
#


Top view:               top
Requested Frequency:    40.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -16.570

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
top|CLK            40.7 MHz      17.3 MHz      24.598        57.737        -16.570     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall    |    rise  to  fall     |    fall  to  rise   
---------------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack   |  constraint  slack    |  constraint  slack  
---------------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  24.598      -4.341  |  24.598      13.550  |  12.299      -14.854  |  12.299      -16.570
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                          Arrival            
Instance                               Reference     Type         Pin     Net                            Time        Slack  
                                       Clock                                                                                
----------------------------------------------------------------------------------------------------------------------------
CONTROL.operand1_2_rep1_ne             top|CLK       SB_DFFNE     Q       aluOperand1_2_rep1             0.540       -16.570
CONTROL.operand1_fast_ne[1]            top|CLK       SB_DFFNE     Q       aluOperand1_fast[1]            0.540       -16.506
CONTROL.operand1_1_rep1_ne             top|CLK       SB_DFFNE     Q       aluOperand1_1_rep1             0.540       -14.902
CONTROL.operand1_2_rep2_ne             top|CLK       SB_DFFNE     Q       aluOperand1_2_rep2             0.540       -14.867
CONTROL.programCounter_ret_36[0]       top|CLK       SB_DFF       Q       addrstack_reto[0]              0.540       -14.854
CONTROL.programCounter_ret_36[1]       top|CLK       SB_DFF       Q       addrstack_reto[1]              0.540       -14.818
CONTROL.programCounter_ret_35_fast     top|CLK       SB_DFF       Q       programCounter11_reto_fast     0.540       -14.804
CONTROL.operand1_1_rep2_ne             top|CLK       SB_DFFNE     Q       aluOperand1_1_rep2             0.540       -14.799
CONTROL.programCounter_ret_36[2]       top|CLK       SB_DFF       Q       addrstack_reto[2]              0.540       -14.797
CONTROL.programCounter_ret_1[0]        top|CLK       SB_DFF       Q       programCounter_1_reto[0]       0.540       -14.783
============================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                       Required            
Instance      Reference     Type        Pin     Net          Time         Slack  
              Clock                                                              
---------------------------------------------------------------------------------
ALU.a[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.b[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.c[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.d[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.e[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.f[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.g[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.h[13]     top|CLK       SB_DFFE     D       a_15[13]     12.194       -16.570
ALU.a[12]     top|CLK       SB_DFFE     D       a_15[12]     12.194       -16.401
ALU.b[12]     top|CLK       SB_DFFE     D       a_15[12]     12.194       -16.401
=================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.299
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.194

    - Propagation time:                      28.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.570

    Number of logic level(s):                26
    Starting point:                          CONTROL.operand1_2_rep1_ne / Q
    Ending point:                            ALU.a[13] / D
    The start point is clocked by            top|CLK [falling] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
CONTROL.operand1_2_rep1_ne            SB_DFFNE     Q        Out     0.540     0.540       -         
aluOperand1_2_rep1                    Net          -        -       1.599     -           7         
ALU.e_RNIA7A31[0]                     SB_LUT4      I2       In      -         2.139       -         
ALU.e_RNIA7A31[0]                     SB_LUT4      O        Out     0.379     2.518       -         
dout_3_ns_1[0]                        Net          -        -       1.371     -           1         
ALU.c_RNI723T1[0]                     SB_LUT4      I1       In      -         3.889       -         
ALU.c_RNI723T1[0]                     SB_LUT4      O        Out     0.400     4.288       -         
N_1085                                Net          -        -       1.371     -           3         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      I0       In      -         5.659       -         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      O        Out     0.449     6.108       -         
operand1_ne_RNIHKCU2_0[0]             Net          -        -       1.371     -           1         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      I1       In      -         7.479       -         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      O        Out     0.400     7.879       -         
operand1_ne_RNIDN8E7[0]               Net          -        -       1.371     -           2         
ALU.combOperand2_1[0]                 SB_LUT4      I2       In      -         9.250       -         
ALU.combOperand2_1[0]                 SB_LUT4      O        Out     0.351     9.601       -         
combOperand2_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIFFCPG[0]                     SB_LUT4      I0       In      -         10.972      -         
ALU.d_RNIFFCPG[0]                     SB_LUT4      O        Out     0.449     11.420      -         
status_19                             Net          -        -       1.371     -           70        
ALU.mult_5_c_RNO_0                    SB_LUT4      I0       In      -         12.791      -         
ALU.mult_5_c_RNO_0                    SB_LUT4      O        Out     0.449     13.240      -         
mult_5_c_RNO_0                        Net          -        -       0.905     -           1         
ALU.mult_5_c                          SB_CARRY     I1       In      -         14.145      -         
ALU.mult_5_c                          SB_CARRY     CO       Out     0.229     14.374      -         
mult_1_c1                             Net          -        -       0.014     -           2         
ALU.mult_11_c                         SB_CARRY     CI       In      -         14.388      -         
ALU.mult_11_c                         SB_CARRY     CO       Out     0.126     14.514      -         
mult_1_c2                             Net          -        -       0.014     -           2         
ALU.mult_17_c                         SB_CARRY     CI       In      -         14.528      -         
ALU.mult_17_c                         SB_CARRY     CO       Out     0.126     14.654      -         
mult_1_c3                             Net          -        -       0.014     -           2         
ALU.mult_23_c                         SB_CARRY     CI       In      -         14.668      -         
ALU.mult_23_c                         SB_CARRY     CO       Out     0.126     14.795      -         
mult_1_c4                             Net          -        -       0.014     -           2         
ALU.mult_29_c                         SB_CARRY     CI       In      -         14.809      -         
ALU.mult_29_c                         SB_CARRY     CO       Out     0.126     14.935      -         
mult_1_c5                             Net          -        -       0.014     -           2         
ALU.mult_35_c                         SB_CARRY     CI       In      -         14.949      -         
ALU.mult_35_c                         SB_CARRY     CO       Out     0.126     15.075      -         
mult_1_c6                             Net          -        -       0.014     -           2         
ALU.mult_41_c                         SB_CARRY     CI       In      -         15.089      -         
ALU.mult_41_c                         SB_CARRY     CO       Out     0.126     15.215      -         
mult_1_c7                             Net          -        -       0.014     -           2         
ALU.mult_47_c                         SB_CARRY     CI       In      -         15.229      -         
ALU.mult_47_c                         SB_CARRY     CO       Out     0.126     15.355      -         
mult_1_c8                             Net          -        -       0.014     -           2         
ALU.mult_53_c                         SB_CARRY     CI       In      -         15.369      -         
ALU.mult_53_c                         SB_CARRY     CO       Out     0.126     15.496      -         
mult_1_c9                             Net          -        -       0.014     -           2         
ALU.mult_59_c                         SB_CARRY     CI       In      -         15.510      -         
ALU.mult_59_c                         SB_CARRY     CO       Out     0.126     15.636      -         
mult_1_c10                            Net          -        -       0.014     -           2         
ALU.mult_65_c                         SB_CARRY     CI       In      -         15.650      -         
ALU.mult_65_c                         SB_CARRY     CO       Out     0.126     15.776      -         
mult_1_c11                            Net          -        -       0.014     -           2         
ALU.mult_71_c                         SB_CARRY     CI       In      -         15.790      -         
ALU.mult_71_c                         SB_CARRY     CO       Out     0.126     15.916      -         
mult_1_c12                            Net          -        -       0.386     -           2         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      I3       In      -         16.302      -         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      O        Out     0.316     16.618      -         
mult_1[13]                            Net          -        -       1.371     -           2         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      I2       In      -         17.989      -         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      O        Out     0.379     18.368      -         
mult_17[13]                           Net          -        -       1.371     -           2         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      I2       In      -         19.738      -         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      O        Out     0.379     20.117      -         
mult_25[13]                           Net          -        -       1.371     -           2         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      I2       In      -         21.488      -         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      O        Out     0.379     21.867      -         
mult[13]                              Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      I0       In      -         23.238      -         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      O        Out     0.449     23.687      -         
mult_558_c_RNIB3E8DC                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      I2       In      -         25.058      -         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      O        Out     0.379     25.436      -         
mult_558_c_RNIB75F9G                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      I0       In      -         26.807      -         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      O        Out     0.449     27.256      -         
a_15[13]                              Net          -        -       1.507     -           8         
ALU.a[13]                             SB_DFFE      D        In      -         28.763      -         
====================================================================================================
Total path delay (propagation time + setup) of 28.868 is 7.865(27.2%) logic and 21.003(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.299
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.194

    - Propagation time:                      28.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.570

    Number of logic level(s):                26
    Starting point:                          CONTROL.operand1_2_rep1_ne / Q
    Ending point:                            ALU.b[13] / D
    The start point is clocked by            top|CLK [falling] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
CONTROL.operand1_2_rep1_ne            SB_DFFNE     Q        Out     0.540     0.540       -         
aluOperand1_2_rep1                    Net          -        -       1.599     -           7         
ALU.e_RNIA7A31[0]                     SB_LUT4      I2       In      -         2.139       -         
ALU.e_RNIA7A31[0]                     SB_LUT4      O        Out     0.379     2.518       -         
dout_3_ns_1[0]                        Net          -        -       1.371     -           1         
ALU.c_RNI723T1[0]                     SB_LUT4      I1       In      -         3.889       -         
ALU.c_RNI723T1[0]                     SB_LUT4      O        Out     0.400     4.288       -         
N_1085                                Net          -        -       1.371     -           3         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      I0       In      -         5.659       -         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      O        Out     0.449     6.108       -         
operand1_ne_RNIHKCU2_0[0]             Net          -        -       1.371     -           1         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      I1       In      -         7.479       -         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      O        Out     0.400     7.879       -         
operand1_ne_RNIDN8E7[0]               Net          -        -       1.371     -           2         
ALU.combOperand2_1[0]                 SB_LUT4      I2       In      -         9.250       -         
ALU.combOperand2_1[0]                 SB_LUT4      O        Out     0.351     9.601       -         
combOperand2_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIFFCPG[0]                     SB_LUT4      I0       In      -         10.972      -         
ALU.d_RNIFFCPG[0]                     SB_LUT4      O        Out     0.449     11.420      -         
status_19                             Net          -        -       1.371     -           70        
ALU.mult_5_c_RNO_0                    SB_LUT4      I0       In      -         12.791      -         
ALU.mult_5_c_RNO_0                    SB_LUT4      O        Out     0.449     13.240      -         
mult_5_c_RNO_0                        Net          -        -       0.905     -           1         
ALU.mult_5_c                          SB_CARRY     I1       In      -         14.145      -         
ALU.mult_5_c                          SB_CARRY     CO       Out     0.229     14.374      -         
mult_1_c1                             Net          -        -       0.014     -           2         
ALU.mult_11_c                         SB_CARRY     CI       In      -         14.388      -         
ALU.mult_11_c                         SB_CARRY     CO       Out     0.126     14.514      -         
mult_1_c2                             Net          -        -       0.014     -           2         
ALU.mult_17_c                         SB_CARRY     CI       In      -         14.528      -         
ALU.mult_17_c                         SB_CARRY     CO       Out     0.126     14.654      -         
mult_1_c3                             Net          -        -       0.014     -           2         
ALU.mult_23_c                         SB_CARRY     CI       In      -         14.668      -         
ALU.mult_23_c                         SB_CARRY     CO       Out     0.126     14.795      -         
mult_1_c4                             Net          -        -       0.014     -           2         
ALU.mult_29_c                         SB_CARRY     CI       In      -         14.809      -         
ALU.mult_29_c                         SB_CARRY     CO       Out     0.126     14.935      -         
mult_1_c5                             Net          -        -       0.014     -           2         
ALU.mult_35_c                         SB_CARRY     CI       In      -         14.949      -         
ALU.mult_35_c                         SB_CARRY     CO       Out     0.126     15.075      -         
mult_1_c6                             Net          -        -       0.014     -           2         
ALU.mult_41_c                         SB_CARRY     CI       In      -         15.089      -         
ALU.mult_41_c                         SB_CARRY     CO       Out     0.126     15.215      -         
mult_1_c7                             Net          -        -       0.014     -           2         
ALU.mult_47_c                         SB_CARRY     CI       In      -         15.229      -         
ALU.mult_47_c                         SB_CARRY     CO       Out     0.126     15.355      -         
mult_1_c8                             Net          -        -       0.014     -           2         
ALU.mult_53_c                         SB_CARRY     CI       In      -         15.369      -         
ALU.mult_53_c                         SB_CARRY     CO       Out     0.126     15.496      -         
mult_1_c9                             Net          -        -       0.014     -           2         
ALU.mult_59_c                         SB_CARRY     CI       In      -         15.510      -         
ALU.mult_59_c                         SB_CARRY     CO       Out     0.126     15.636      -         
mult_1_c10                            Net          -        -       0.014     -           2         
ALU.mult_65_c                         SB_CARRY     CI       In      -         15.650      -         
ALU.mult_65_c                         SB_CARRY     CO       Out     0.126     15.776      -         
mult_1_c11                            Net          -        -       0.014     -           2         
ALU.mult_71_c                         SB_CARRY     CI       In      -         15.790      -         
ALU.mult_71_c                         SB_CARRY     CO       Out     0.126     15.916      -         
mult_1_c12                            Net          -        -       0.386     -           2         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      I3       In      -         16.302      -         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      O        Out     0.316     16.618      -         
mult_1[13]                            Net          -        -       1.371     -           2         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      I2       In      -         17.989      -         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      O        Out     0.379     18.368      -         
mult_17[13]                           Net          -        -       1.371     -           2         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      I2       In      -         19.738      -         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      O        Out     0.379     20.117      -         
mult_25[13]                           Net          -        -       1.371     -           2         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      I2       In      -         21.488      -         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      O        Out     0.379     21.867      -         
mult[13]                              Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      I0       In      -         23.238      -         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      O        Out     0.449     23.687      -         
mult_558_c_RNIB3E8DC                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      I2       In      -         25.058      -         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      O        Out     0.379     25.436      -         
mult_558_c_RNIB75F9G                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      I0       In      -         26.807      -         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      O        Out     0.449     27.256      -         
a_15[13]                              Net          -        -       1.507     -           8         
ALU.b[13]                             SB_DFFE      D        In      -         28.763      -         
====================================================================================================
Total path delay (propagation time + setup) of 28.868 is 7.865(27.2%) logic and 21.003(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.299
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.194

    - Propagation time:                      28.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.570

    Number of logic level(s):                26
    Starting point:                          CONTROL.operand1_2_rep1_ne / Q
    Ending point:                            ALU.c[13] / D
    The start point is clocked by            top|CLK [falling] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
CONTROL.operand1_2_rep1_ne            SB_DFFNE     Q        Out     0.540     0.540       -         
aluOperand1_2_rep1                    Net          -        -       1.599     -           7         
ALU.e_RNIA7A31[0]                     SB_LUT4      I2       In      -         2.139       -         
ALU.e_RNIA7A31[0]                     SB_LUT4      O        Out     0.379     2.518       -         
dout_3_ns_1[0]                        Net          -        -       1.371     -           1         
ALU.c_RNI723T1[0]                     SB_LUT4      I1       In      -         3.889       -         
ALU.c_RNI723T1[0]                     SB_LUT4      O        Out     0.400     4.288       -         
N_1085                                Net          -        -       1.371     -           3         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      I0       In      -         5.659       -         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      O        Out     0.449     6.108       -         
operand1_ne_RNIHKCU2_0[0]             Net          -        -       1.371     -           1         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      I1       In      -         7.479       -         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      O        Out     0.400     7.879       -         
operand1_ne_RNIDN8E7[0]               Net          -        -       1.371     -           2         
ALU.combOperand2_1[0]                 SB_LUT4      I2       In      -         9.250       -         
ALU.combOperand2_1[0]                 SB_LUT4      O        Out     0.351     9.601       -         
combOperand2_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIFFCPG[0]                     SB_LUT4      I0       In      -         10.972      -         
ALU.d_RNIFFCPG[0]                     SB_LUT4      O        Out     0.449     11.420      -         
status_19                             Net          -        -       1.371     -           70        
ALU.mult_5_c_RNO_0                    SB_LUT4      I0       In      -         12.791      -         
ALU.mult_5_c_RNO_0                    SB_LUT4      O        Out     0.449     13.240      -         
mult_5_c_RNO_0                        Net          -        -       0.905     -           1         
ALU.mult_5_c                          SB_CARRY     I1       In      -         14.145      -         
ALU.mult_5_c                          SB_CARRY     CO       Out     0.229     14.374      -         
mult_1_c1                             Net          -        -       0.014     -           2         
ALU.mult_11_c                         SB_CARRY     CI       In      -         14.388      -         
ALU.mult_11_c                         SB_CARRY     CO       Out     0.126     14.514      -         
mult_1_c2                             Net          -        -       0.014     -           2         
ALU.mult_17_c                         SB_CARRY     CI       In      -         14.528      -         
ALU.mult_17_c                         SB_CARRY     CO       Out     0.126     14.654      -         
mult_1_c3                             Net          -        -       0.014     -           2         
ALU.mult_23_c                         SB_CARRY     CI       In      -         14.668      -         
ALU.mult_23_c                         SB_CARRY     CO       Out     0.126     14.795      -         
mult_1_c4                             Net          -        -       0.014     -           2         
ALU.mult_29_c                         SB_CARRY     CI       In      -         14.809      -         
ALU.mult_29_c                         SB_CARRY     CO       Out     0.126     14.935      -         
mult_1_c5                             Net          -        -       0.014     -           2         
ALU.mult_35_c                         SB_CARRY     CI       In      -         14.949      -         
ALU.mult_35_c                         SB_CARRY     CO       Out     0.126     15.075      -         
mult_1_c6                             Net          -        -       0.014     -           2         
ALU.mult_41_c                         SB_CARRY     CI       In      -         15.089      -         
ALU.mult_41_c                         SB_CARRY     CO       Out     0.126     15.215      -         
mult_1_c7                             Net          -        -       0.014     -           2         
ALU.mult_47_c                         SB_CARRY     CI       In      -         15.229      -         
ALU.mult_47_c                         SB_CARRY     CO       Out     0.126     15.355      -         
mult_1_c8                             Net          -        -       0.014     -           2         
ALU.mult_53_c                         SB_CARRY     CI       In      -         15.369      -         
ALU.mult_53_c                         SB_CARRY     CO       Out     0.126     15.496      -         
mult_1_c9                             Net          -        -       0.014     -           2         
ALU.mult_59_c                         SB_CARRY     CI       In      -         15.510      -         
ALU.mult_59_c                         SB_CARRY     CO       Out     0.126     15.636      -         
mult_1_c10                            Net          -        -       0.014     -           2         
ALU.mult_65_c                         SB_CARRY     CI       In      -         15.650      -         
ALU.mult_65_c                         SB_CARRY     CO       Out     0.126     15.776      -         
mult_1_c11                            Net          -        -       0.014     -           2         
ALU.mult_71_c                         SB_CARRY     CI       In      -         15.790      -         
ALU.mult_71_c                         SB_CARRY     CO       Out     0.126     15.916      -         
mult_1_c12                            Net          -        -       0.386     -           2         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      I3       In      -         16.302      -         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      O        Out     0.316     16.618      -         
mult_1[13]                            Net          -        -       1.371     -           2         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      I2       In      -         17.989      -         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      O        Out     0.379     18.368      -         
mult_17[13]                           Net          -        -       1.371     -           2         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      I2       In      -         19.738      -         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      O        Out     0.379     20.117      -         
mult_25[13]                           Net          -        -       1.371     -           2         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      I2       In      -         21.488      -         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      O        Out     0.379     21.867      -         
mult[13]                              Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      I0       In      -         23.238      -         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      O        Out     0.449     23.687      -         
mult_558_c_RNIB3E8DC                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      I2       In      -         25.058      -         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      O        Out     0.379     25.436      -         
mult_558_c_RNIB75F9G                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      I0       In      -         26.807      -         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      O        Out     0.449     27.256      -         
a_15[13]                              Net          -        -       1.507     -           8         
ALU.c[13]                             SB_DFFE      D        In      -         28.763      -         
====================================================================================================
Total path delay (propagation time + setup) of 28.868 is 7.865(27.2%) logic and 21.003(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.299
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.194

    - Propagation time:                      28.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.570

    Number of logic level(s):                26
    Starting point:                          CONTROL.operand1_2_rep1_ne / Q
    Ending point:                            ALU.d[13] / D
    The start point is clocked by            top|CLK [falling] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
CONTROL.operand1_2_rep1_ne            SB_DFFNE     Q        Out     0.540     0.540       -         
aluOperand1_2_rep1                    Net          -        -       1.599     -           7         
ALU.e_RNIA7A31[0]                     SB_LUT4      I2       In      -         2.139       -         
ALU.e_RNIA7A31[0]                     SB_LUT4      O        Out     0.379     2.518       -         
dout_3_ns_1[0]                        Net          -        -       1.371     -           1         
ALU.c_RNI723T1[0]                     SB_LUT4      I1       In      -         3.889       -         
ALU.c_RNI723T1[0]                     SB_LUT4      O        Out     0.400     4.288       -         
N_1085                                Net          -        -       1.371     -           3         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      I0       In      -         5.659       -         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      O        Out     0.449     6.108       -         
operand1_ne_RNIHKCU2_0[0]             Net          -        -       1.371     -           1         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      I1       In      -         7.479       -         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      O        Out     0.400     7.879       -         
operand1_ne_RNIDN8E7[0]               Net          -        -       1.371     -           2         
ALU.combOperand2_1[0]                 SB_LUT4      I2       In      -         9.250       -         
ALU.combOperand2_1[0]                 SB_LUT4      O        Out     0.351     9.601       -         
combOperand2_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIFFCPG[0]                     SB_LUT4      I0       In      -         10.972      -         
ALU.d_RNIFFCPG[0]                     SB_LUT4      O        Out     0.449     11.420      -         
status_19                             Net          -        -       1.371     -           70        
ALU.mult_5_c_RNO_0                    SB_LUT4      I0       In      -         12.791      -         
ALU.mult_5_c_RNO_0                    SB_LUT4      O        Out     0.449     13.240      -         
mult_5_c_RNO_0                        Net          -        -       0.905     -           1         
ALU.mult_5_c                          SB_CARRY     I1       In      -         14.145      -         
ALU.mult_5_c                          SB_CARRY     CO       Out     0.229     14.374      -         
mult_1_c1                             Net          -        -       0.014     -           2         
ALU.mult_11_c                         SB_CARRY     CI       In      -         14.388      -         
ALU.mult_11_c                         SB_CARRY     CO       Out     0.126     14.514      -         
mult_1_c2                             Net          -        -       0.014     -           2         
ALU.mult_17_c                         SB_CARRY     CI       In      -         14.528      -         
ALU.mult_17_c                         SB_CARRY     CO       Out     0.126     14.654      -         
mult_1_c3                             Net          -        -       0.014     -           2         
ALU.mult_23_c                         SB_CARRY     CI       In      -         14.668      -         
ALU.mult_23_c                         SB_CARRY     CO       Out     0.126     14.795      -         
mult_1_c4                             Net          -        -       0.014     -           2         
ALU.mult_29_c                         SB_CARRY     CI       In      -         14.809      -         
ALU.mult_29_c                         SB_CARRY     CO       Out     0.126     14.935      -         
mult_1_c5                             Net          -        -       0.014     -           2         
ALU.mult_35_c                         SB_CARRY     CI       In      -         14.949      -         
ALU.mult_35_c                         SB_CARRY     CO       Out     0.126     15.075      -         
mult_1_c6                             Net          -        -       0.014     -           2         
ALU.mult_41_c                         SB_CARRY     CI       In      -         15.089      -         
ALU.mult_41_c                         SB_CARRY     CO       Out     0.126     15.215      -         
mult_1_c7                             Net          -        -       0.014     -           2         
ALU.mult_47_c                         SB_CARRY     CI       In      -         15.229      -         
ALU.mult_47_c                         SB_CARRY     CO       Out     0.126     15.355      -         
mult_1_c8                             Net          -        -       0.014     -           2         
ALU.mult_53_c                         SB_CARRY     CI       In      -         15.369      -         
ALU.mult_53_c                         SB_CARRY     CO       Out     0.126     15.496      -         
mult_1_c9                             Net          -        -       0.014     -           2         
ALU.mult_59_c                         SB_CARRY     CI       In      -         15.510      -         
ALU.mult_59_c                         SB_CARRY     CO       Out     0.126     15.636      -         
mult_1_c10                            Net          -        -       0.014     -           2         
ALU.mult_65_c                         SB_CARRY     CI       In      -         15.650      -         
ALU.mult_65_c                         SB_CARRY     CO       Out     0.126     15.776      -         
mult_1_c11                            Net          -        -       0.014     -           2         
ALU.mult_71_c                         SB_CARRY     CI       In      -         15.790      -         
ALU.mult_71_c                         SB_CARRY     CO       Out     0.126     15.916      -         
mult_1_c12                            Net          -        -       0.386     -           2         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      I3       In      -         16.302      -         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      O        Out     0.316     16.618      -         
mult_1[13]                            Net          -        -       1.371     -           2         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      I2       In      -         17.989      -         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      O        Out     0.379     18.368      -         
mult_17[13]                           Net          -        -       1.371     -           2         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      I2       In      -         19.738      -         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      O        Out     0.379     20.117      -         
mult_25[13]                           Net          -        -       1.371     -           2         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      I2       In      -         21.488      -         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      O        Out     0.379     21.867      -         
mult[13]                              Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      I0       In      -         23.238      -         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      O        Out     0.449     23.687      -         
mult_558_c_RNIB3E8DC                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      I2       In      -         25.058      -         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      O        Out     0.379     25.436      -         
mult_558_c_RNIB75F9G                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      I0       In      -         26.807      -         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      O        Out     0.449     27.256      -         
a_15[13]                              Net          -        -       1.507     -           8         
ALU.d[13]                             SB_DFFE      D        In      -         28.763      -         
====================================================================================================
Total path delay (propagation time + setup) of 28.868 is 7.865(27.2%) logic and 21.003(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.299
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.194

    - Propagation time:                      28.763
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -16.570

    Number of logic level(s):                26
    Starting point:                          CONTROL.operand1_2_rep1_ne / Q
    Ending point:                            ALU.e[13] / D
    The start point is clocked by            top|CLK [falling] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
CONTROL.operand1_2_rep1_ne            SB_DFFNE     Q        Out     0.540     0.540       -         
aluOperand1_2_rep1                    Net          -        -       1.599     -           7         
ALU.e_RNIA7A31[0]                     SB_LUT4      I2       In      -         2.139       -         
ALU.e_RNIA7A31[0]                     SB_LUT4      O        Out     0.379     2.518       -         
dout_3_ns_1[0]                        Net          -        -       1.371     -           1         
ALU.c_RNI723T1[0]                     SB_LUT4      I1       In      -         3.889       -         
ALU.c_RNI723T1[0]                     SB_LUT4      O        Out     0.400     4.288       -         
N_1085                                Net          -        -       1.371     -           3         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      I0       In      -         5.659       -         
CONTROL.operand1_ne_RNIHKCU2_0[0]     SB_LUT4      O        Out     0.449     6.108       -         
operand1_ne_RNIHKCU2_0[0]             Net          -        -       1.371     -           1         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      I1       In      -         7.479       -         
CONTROL.operand1_ne_RNIDN8E7[0]       SB_LUT4      O        Out     0.400     7.879       -         
operand1_ne_RNIDN8E7[0]               Net          -        -       1.371     -           2         
ALU.combOperand2_1[0]                 SB_LUT4      I2       In      -         9.250       -         
ALU.combOperand2_1[0]                 SB_LUT4      O        Out     0.351     9.601       -         
combOperand2_1[0]                     Net          -        -       1.371     -           1         
ALU.d_RNIFFCPG[0]                     SB_LUT4      I0       In      -         10.972      -         
ALU.d_RNIFFCPG[0]                     SB_LUT4      O        Out     0.449     11.420      -         
status_19                             Net          -        -       1.371     -           70        
ALU.mult_5_c_RNO_0                    SB_LUT4      I0       In      -         12.791      -         
ALU.mult_5_c_RNO_0                    SB_LUT4      O        Out     0.449     13.240      -         
mult_5_c_RNO_0                        Net          -        -       0.905     -           1         
ALU.mult_5_c                          SB_CARRY     I1       In      -         14.145      -         
ALU.mult_5_c                          SB_CARRY     CO       Out     0.229     14.374      -         
mult_1_c1                             Net          -        -       0.014     -           2         
ALU.mult_11_c                         SB_CARRY     CI       In      -         14.388      -         
ALU.mult_11_c                         SB_CARRY     CO       Out     0.126     14.514      -         
mult_1_c2                             Net          -        -       0.014     -           2         
ALU.mult_17_c                         SB_CARRY     CI       In      -         14.528      -         
ALU.mult_17_c                         SB_CARRY     CO       Out     0.126     14.654      -         
mult_1_c3                             Net          -        -       0.014     -           2         
ALU.mult_23_c                         SB_CARRY     CI       In      -         14.668      -         
ALU.mult_23_c                         SB_CARRY     CO       Out     0.126     14.795      -         
mult_1_c4                             Net          -        -       0.014     -           2         
ALU.mult_29_c                         SB_CARRY     CI       In      -         14.809      -         
ALU.mult_29_c                         SB_CARRY     CO       Out     0.126     14.935      -         
mult_1_c5                             Net          -        -       0.014     -           2         
ALU.mult_35_c                         SB_CARRY     CI       In      -         14.949      -         
ALU.mult_35_c                         SB_CARRY     CO       Out     0.126     15.075      -         
mult_1_c6                             Net          -        -       0.014     -           2         
ALU.mult_41_c                         SB_CARRY     CI       In      -         15.089      -         
ALU.mult_41_c                         SB_CARRY     CO       Out     0.126     15.215      -         
mult_1_c7                             Net          -        -       0.014     -           2         
ALU.mult_47_c                         SB_CARRY     CI       In      -         15.229      -         
ALU.mult_47_c                         SB_CARRY     CO       Out     0.126     15.355      -         
mult_1_c8                             Net          -        -       0.014     -           2         
ALU.mult_53_c                         SB_CARRY     CI       In      -         15.369      -         
ALU.mult_53_c                         SB_CARRY     CO       Out     0.126     15.496      -         
mult_1_c9                             Net          -        -       0.014     -           2         
ALU.mult_59_c                         SB_CARRY     CI       In      -         15.510      -         
ALU.mult_59_c                         SB_CARRY     CO       Out     0.126     15.636      -         
mult_1_c10                            Net          -        -       0.014     -           2         
ALU.mult_65_c                         SB_CARRY     CI       In      -         15.650      -         
ALU.mult_65_c                         SB_CARRY     CO       Out     0.126     15.776      -         
mult_1_c11                            Net          -        -       0.014     -           2         
ALU.mult_71_c                         SB_CARRY     CI       In      -         15.790      -         
ALU.mult_71_c                         SB_CARRY     CO       Out     0.126     15.916      -         
mult_1_c12                            Net          -        -       0.386     -           2         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      I3       In      -         16.302      -         
ALU.mult_71_c_RNIPD3ES1               SB_LUT4      O        Out     0.316     16.618      -         
mult_1[13]                            Net          -        -       1.371     -           2         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      I2       In      -         17.989      -         
ALU.mult_418_c_RNITRJ9K3              SB_LUT4      O        Out     0.379     18.368      -         
mult_17[13]                           Net          -        -       1.371     -           2         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      I2       In      -         19.738      -         
ALU.mult_510_c_RNIHTE1V6              SB_LUT4      O        Out     0.379     20.117      -         
mult_25[13]                           Net          -        -       1.371     -           2         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      I2       In      -         21.488      -         
ALU.mult_558_c_RNIN3VB2C              SB_LUT4      O        Out     0.379     21.867      -         
mult[13]                              Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      I0       In      -         23.238      -         
ALU.mult_558_c_RNIB3E8DC              SB_LUT4      O        Out     0.449     23.687      -         
mult_558_c_RNIB3E8DC                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      I2       In      -         25.058      -         
ALU.mult_558_c_RNIB75F9G              SB_LUT4      O        Out     0.379     25.436      -         
mult_558_c_RNIB75F9G                  Net          -        -       1.371     -           1         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      I0       In      -         26.807      -         
ALU.mult_558_c_RNIRIJGH41             SB_LUT4      O        Out     0.449     27.256      -         
a_15[13]                              Net          -        -       1.507     -           8         
ALU.e[13]                             SB_DFFE      D        In      -         28.763      -         
====================================================================================================
Total path delay (propagation time + setup) of 28.868 is 7.865(27.2%) logic and 21.003(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 222MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 169MB peak: 222MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kct256
Cell usage:
GND             9 uses
SB_CARRY        205 uses
SB_DFF          84 uses
SB_DFFE         129 uses
SB_DFFN         25 uses
SB_DFFNE        107 uses
SB_RAM1024x4NR  4 uses
SB_RAM256x16NR  1 use
VCC             9 uses
SB_LUT4         1653 uses

I/O ports: 112
I/O primitives: 111
SB_GB_IO       1 use
SB_IO          110 uses

I/O Register bits:                  0
Register bits not including I/Os:   345 (4%)

RAM/ROM usage summary
Block Rams : 5 of 32 (15%)

Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 1653 (21%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1653 = 1653 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 30MB peak: 222MB)

Process took 0h:00m:12s realtime, 0h:00m:11s cputime
# Sun Sep 27 03:02:34 2020

###########################################################]
