$date
	Mon Oct 17 16:26:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2_tb $end
$var wire 16 ! y [0:15] $end
$var reg 1 " En $end
$var reg 4 # w [3:0] $end
$scope module Q $end
$var wire 1 " En $end
$var wire 4 $ w [3:0] $end
$var wire 16 % y [0:15] $end
$scope module dec1 $end
$var wire 1 & En $end
$var wire 3 ' w [2:0] $end
$var reg 8 ( y [0:7] $end
$var integer 32 ) k [31:0] $end
$upscope $end
$scope module dec2 $end
$var wire 1 * En $end
$var wire 3 + w [2:0] $end
$var reg 8 , y [0:7] $end
$var integer 32 - k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b111 +
0*
b1000 )
b0 (
b111 '
0&
b0 %
b111 $
b111 #
0"
b0 !
$end
#20
b1000 -
b1000000000000000 !
b1000000000000000 %
b10000000 (
b1000 )
b0 '
b0 +
1&
b0 #
b0 $
1"
#40
b1000000000 !
b1000000000 %
b10 (
b1000 )
b1000 -
b110 '
b110 +
b110 #
b110 $
#60
0&
b0 (
b1000 )
b1000000 !
b1000000 %
b1000000 ,
b1000 -
1*
b1 '
b1 +
b1001 #
b1001 $
#80
b1000 )
b100 !
b100 %
b100 ,
b1000 -
b101 '
b101 +
b1101 #
b1101 $
#100
