TimeQuest Timing Analyzer report for lab
Mon Dec 02 23:51:20 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 12. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 13. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 15. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 16. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 18. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 19. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 20. Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 21. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 22. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 23. Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 24. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 25. Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 28. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 29. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 30. Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Propagation Delay
 44. Minimum Propagation Delay
 45. Slow 1200mV 85C Model Metastability Report
 46. Slow 1200mV 0C Model Fmax Summary
 47. Slow 1200mV 0C Model Setup Summary
 48. Slow 1200mV 0C Model Hold Summary
 49. Slow 1200mV 0C Model Recovery Summary
 50. Slow 1200mV 0C Model Removal Summary
 51. Slow 1200mV 0C Model Minimum Pulse Width Summary
 52. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 53. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 54. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 56. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 57. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 59. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 60. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
 61. Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
 62. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
 63. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
 64. Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
 65. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 66. Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 68. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 69. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
 70. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
 71. Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Slow 1200mV 0C Model Metastability Report
 87. Fast 1200mV 0C Model Setup Summary
 88. Fast 1200mV 0C Model Hold Summary
 89. Fast 1200mV 0C Model Recovery Summary
 90. Fast 1200mV 0C Model Removal Summary
 91. Fast 1200mV 0C Model Minimum Pulse Width Summary
 92. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'
 93. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 95. Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'
 96. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 97. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 99. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
100. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'
101. Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'
102. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'
103. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'
104. Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'
105. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
106. Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
107. Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
108. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
109. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'
110. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'
111. Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
113. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Fast 1200mV 0C Model Metastability Report
127. Multicorner Timing Analysis Summary
128. Setup Times
129. Hold Times
130. Clock to Output Times
131. Minimum Clock to Output Times
132. Progagation Delay
133. Minimum Progagation Delay
134. Board Trace Model Assignments
135. Input Transition Times
136. Slow Corner Signal Integrity Metrics
137. Fast Corner Signal Integrity Metrics
138. Setup Transfers
139. Hold Transfers
140. Recovery Transfers
141. Removal Transfers
142. Report TCCS
143. Report RSKM
144. Unconstrained Paths
145. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; lab                                                            ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C8                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; lab:inst4|UA:inst100|y[1]                         ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[1] }                         ;
; lab:inst4|UA:inst100|y[11]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[11] }                        ;
; lab:inst4|UA:inst100|y[23]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[23] }                        ;
; lab:inst4|UA:inst100|y[24]                        ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { lab:inst4|UA:inst100|y[24] }                        ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 25.29 MHz  ; 25.29 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 162.92 MHz ; 162.92 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -8.047 ; -8.047        ;
; USBBridge:inst|USBRDn                             ; -5.138 ; -470.395      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -4.980 ; -167.732      ;
; lab:inst4|UA:inst100|y[1]                         ; -3.057 ; -3.057        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.844 ; -44.467       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.419 ; -5.636        ;
; USBBridge:inst|USBRDn                             ; -0.161 ; -0.513        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.459  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.069  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 3.504  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.312 ; -4.312        ;
; lab:inst4|UA:inst100|y[11]                        ; -4.258 ; -4.258        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.745 ; -3.745        ;
; USBBridge:inst|USBRDn                             ; -1.797 ; -3.530        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.449 ; -5.064        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.761 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.460 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 3.550 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 4.026 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 4.167 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.929  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.577 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -8.047 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.646     ; 6.332      ;
; -7.465 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.805     ; 5.591      ;
; -7.351 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 5.639      ;
; -7.339 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 5.627      ;
; -6.508 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.661     ; 4.778      ;
; -6.458 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 4.724      ;
; -6.347 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.644     ; 4.634      ;
; -6.091 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.664     ; 4.358      ;
; -5.993 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.649     ; 4.275      ;
; -5.940 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 4.206      ;
; -5.839 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 4.105      ;
; -5.829 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.664     ; 4.096      ;
; -5.782 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 4.048      ;
; -5.750 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.661     ; 4.020      ;
; -5.707 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.661     ; 3.977      ;
; -5.632 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.649     ; 3.914      ;
; -5.628 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.664     ; 3.895      ;
; -5.627 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.639     ; 3.919      ;
; -5.591 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.639     ; 3.883      ;
; -5.589 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.649     ; 3.871      ;
; -5.572 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.661     ; 3.842      ;
; -5.523 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.661     ; 3.793      ;
; -5.516 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.664     ; 3.783      ;
; -5.514 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 3.780      ;
; -5.508 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.661     ; 3.778      ;
; -5.325 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.640     ; 3.616      ;
; -5.312 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.649     ; 3.594      ;
; -5.044 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 3.310      ;
; -5.012 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.639     ; 3.304      ;
; -4.983 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 3.249      ;
; -4.964 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.640     ; 3.255      ;
; -4.923 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.640     ; 3.214      ;
; -4.910 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.639     ; 3.202      ;
; -4.898 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 3.164      ;
; -4.759 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.639     ; 3.051      ;
; -4.745 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.640     ; 3.036      ;
; -4.689 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 2.955      ;
; -4.543 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 2.809      ;
; -4.455 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.665     ; 2.721      ;
; -4.373 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.661      ;
; -4.290 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.578      ;
; -4.229 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.517      ;
; -4.141 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.429      ;
; -4.084 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.372      ;
; -3.996 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.284      ;
; -3.936 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.224      ;
; -3.854 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.142      ;
; -3.793 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 2.081      ;
; -3.708 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 1.996      ;
; -3.647 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 1.935      ;
; -3.557 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.643     ; 1.845      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -5.138 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 3.376      ;
; -5.138 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 3.376      ;
; -5.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 6.036      ;
; -5.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 6.036      ;
; -5.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 6.036      ;
; -5.124 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 6.036      ;
; -5.050 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 3.288      ;
; -5.046 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.960      ;
; -5.028 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.951      ;
; -5.028 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.951      ;
; -5.028 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.951      ;
; -5.008 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 3.246      ;
; -4.953 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 3.191      ;
; -4.861 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.533      ;
; -4.786 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.700      ;
; -4.762 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 3.000      ;
; -4.747 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.419      ;
; -4.710 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.622      ;
; -4.710 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.622      ;
; -4.710 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.622      ;
; -4.710 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.622      ;
; -4.672 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.591      ;
; -4.672 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.591      ;
; -4.672 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.591      ;
; -4.672 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.591      ;
; -4.636 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.051     ; 5.586      ;
; -4.632 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.546      ;
; -4.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.537      ;
; -4.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.537      ;
; -4.614 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.537      ;
; -4.608 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.280      ;
; -4.598 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.510      ;
; -4.598 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.510      ;
; -4.598 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.510      ;
; -4.598 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.510      ;
; -4.584 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.503      ;
; -4.584 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.503      ;
; -4.584 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.503      ;
; -4.584 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.503      ;
; -4.584 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 2.822      ;
; -4.560 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.081     ; 5.480      ;
; -4.543 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.468      ;
; -4.543 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.468      ;
; -4.542 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.461      ;
; -4.542 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.461      ;
; -4.542 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.461      ;
; -4.542 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.461      ;
; -4.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.432      ;
; -4.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.432      ;
; -4.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.432      ;
; -4.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.432      ;
; -4.511 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.437      ;
; -4.511 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.075     ; 5.437      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 5.437      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 5.437      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 5.437      ;
; -4.508 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 5.437      ;
; -4.502 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.425      ;
; -4.502 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.425      ;
; -4.502 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.425      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.074     ; 5.415      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.485 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.398      ;
; -4.477 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.329     ; 3.149      ;
; -4.464 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.763     ; 2.702      ;
; -4.455 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.380      ;
; -4.455 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.380      ;
; -4.452 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.371      ;
; -4.452 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.371      ;
; -4.452 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.371      ;
; -4.452 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.371      ;
; -4.439 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.362      ;
; -4.439 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.362      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.344      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.344      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.344      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.089     ; 5.344      ;
; -4.424 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.347      ;
; -4.424 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.347      ;
; -4.424 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.347      ;
; -4.415 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.087     ; 5.329      ;
; -4.413 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.088     ; 5.326      ;
; -4.413 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.338      ;
; -4.413 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.338      ;
; -4.411 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.336      ;
; -4.411 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.336      ;
; -4.411 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.336      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.980 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.170      ; 6.091      ;
; -4.851 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.146      ; 5.938      ;
; -4.594 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.495      ; 8.040      ;
; -4.388 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 5.462      ;
; -4.384 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 5.472      ;
; -4.233 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 5.307      ;
; -4.129 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 5.205      ;
; -4.085 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.519      ; 7.555      ;
; -3.960 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 5.036      ;
; -3.907 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 4.981      ;
; -3.813 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 4.889      ;
; -3.794 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 4.882      ;
; -3.739 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.479      ; 7.169      ;
; -3.719 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 4.793      ;
; -3.580 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 4.656      ;
; -3.578 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 4.654      ;
; -3.213 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 4.287      ;
; -3.136 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 4.210      ;
; -3.118 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 4.206      ;
; -3.020 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 4.096      ;
; -3.019 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 4.095      ;
; -2.739 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 3.815      ;
; -2.643 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 3.719      ;
; -2.630 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 3.706      ;
; -2.612 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 3.686      ;
; -2.516 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 3.590      ;
; -2.498 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.133      ; 3.572      ;
; -2.478 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.132      ; 3.551      ;
; -2.316 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.135      ; 3.392      ;
; -1.958 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.496      ; 5.405      ;
; -1.784 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.496      ; 5.231      ;
; -1.780 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.170      ; 2.891      ;
; -1.771 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.481      ; 5.203      ;
; -1.770 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.130      ; 2.841      ;
; -1.758 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.147      ; 2.846      ;
; -1.753 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.132      ; 2.826      ;
; -1.702 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 2.598      ;
; -1.566 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.007      ; 2.514      ;
; -1.442 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 2.357      ;
; -1.406 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 2.302      ;
; -1.400 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.014     ; 2.327      ;
; -1.376 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 2.286      ;
; -1.349 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 2.259      ;
; -1.331 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 2.240      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 2.209      ;
; -1.306 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.024     ; 2.223      ;
; -1.236 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 2.131      ;
; -1.202 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.116      ;
; -1.197 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.014     ; 2.124      ;
; -1.192 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.106      ;
; -1.191 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.018     ; 2.114      ;
; -1.186 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 2.095      ;
; -1.181 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 2.083      ;
; -1.173 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 2.070      ;
; -1.172 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 2.067      ;
; -1.171 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 2.081      ;
; -1.166 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.014     ; 2.093      ;
; -1.162 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.076      ;
; -1.156 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 2.051      ;
; -1.154 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.068      ;
; -1.153 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 2.049      ;
; -1.148 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 2.058      ;
; -1.147 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 2.043      ;
; -1.143 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 2.052      ;
; -1.140 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 2.055      ;
; -1.125 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 2.036      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 2.032      ;
; -1.121 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.013     ; 2.049      ;
; -1.102 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.035     ; 2.008      ;
; -1.098 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 2.013      ;
; -1.092 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 2.007      ;
; -1.081 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.996      ;
; -1.078 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.993      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 1.982      ;
; -1.069 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 1.979      ;
; -1.068 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.045     ; 1.964      ;
; -1.066 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 1.969      ;
; -1.066 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 1.969      ;
; -1.065 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 1.975      ;
; -1.061 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.970      ;
; -1.039 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.977      ;
; -1.037 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.932      ;
; -1.026 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.964      ;
; -1.009 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.044     ; 1.906      ;
; -0.994 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.482      ; 4.427      ;
; -0.994 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 4.046      ; 5.742      ;
; -0.992 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.901      ;
; -0.989 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.898      ;
; -0.978 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.031     ; 1.888      ;
; -0.977 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.046     ; 1.872      ;
; -0.967 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.881      ;
; -0.962 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.876      ;
; -0.955 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.864      ;
; -0.944 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.043     ; 1.842      ;
; -0.880 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.818      ;
; -0.829 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.767      ;
; -0.770 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.484      ; 4.205      ;
; -0.737 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.886      ; 5.325      ;
; -0.593 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.886      ; 5.681      ;
; -0.496 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.886      ; 5.084      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -3.057 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -2.432     ; 1.636      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.844 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.280     ; 1.985      ;
; -1.819 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.259     ; 1.981      ;
; -1.756 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.253     ; 1.924      ;
; -1.600 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.261     ; 1.760      ;
; -1.557 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.278     ; 1.700      ;
; -1.540 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.278     ; 1.683      ;
; -1.536 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.255     ; 1.702      ;
; -1.531 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.275     ; 1.677      ;
; -1.525 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.261     ; 1.685      ;
; -1.502 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.272     ; 1.651      ;
; -1.498 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.261     ; 1.658      ;
; -1.498 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.261     ; 1.658      ;
; -1.489 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.250     ; 1.660      ;
; -1.477 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.256     ; 1.642      ;
; -1.475 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.280     ; 1.616      ;
; -1.469 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.275     ; 1.615      ;
; -1.441 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.256     ; 1.606      ;
; -1.428 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.281     ; 1.568      ;
; -1.399 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.280     ; 1.540      ;
; -1.372 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 1.536      ;
; -1.362 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.250     ; 1.533      ;
; -1.338 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.278     ; 1.481      ;
; -1.308 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.256     ; 1.473      ;
; -1.305 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.255     ; 1.471      ;
; -1.288 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.261     ; 1.448      ;
; -1.277 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.253     ; 1.445      ;
; -1.264 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.281     ; 1.404      ;
; -1.203 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 1.367      ;
; -1.172 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.258     ; 1.335      ;
; -1.150 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.258     ; 1.313      ;
; -1.148 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.256     ; 1.313      ;
; -1.104 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.258     ; 1.267      ;
; -0.998 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 1.162      ;
; -0.995 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 1.159      ;
; -0.987 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.258     ; 1.150      ;
; -0.929 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 1.093      ;
; -0.917 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.258     ; 1.080      ;
; -0.773 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 0.937      ;
; -0.770 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.257     ; 0.934      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.419 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.644      ; 3.798      ;
; -1.095 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.644      ; 3.622      ;
; -0.424 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.649      ; 4.798      ;
; -0.421 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.649      ; 4.801      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.277 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.507      ; 4.793      ;
; -0.157 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.661      ; 5.077      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.486      ; 4.905      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.144 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.507      ; 4.426      ;
; -0.131 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.649      ; 4.591      ;
; -0.131 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.649      ; 4.591      ;
; -0.024 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.503      ; 5.052      ;
; 0.031  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.486      ; 4.580      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.063  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.485      ; 5.111      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.186  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.485      ; 4.734      ;
; 0.315  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.503      ; 4.891      ;
; 0.389  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.503      ; 5.465      ;
; 0.391  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.180      ; 3.873      ;
; 0.423  ; lab:inst4|UA:inst100|pc[4]                                                                                    ; lab:inst4|UA:inst100|pc[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.423  ; lab:inst4|UA:inst100|pc[5]                                                                                    ; lab:inst4|UA:inst100|pc[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.424  ; lab:inst4|UA:inst100|pc[3]                                                                                    ; lab:inst4|UA:inst100|pc[3]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.424  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.437  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|y[10]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.182      ; 3.921      ;
; 0.540  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.795      ; 1.647      ;
; 0.547  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.503      ; 5.123      ;
; 0.599  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.940      ; 1.851      ;
; 0.623  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[0]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.964      ; 1.899      ;
; 0.633  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.795      ; 1.740      ;
; 0.668  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|pc[3]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.177      ; 4.147      ;
; 0.668  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.753      ; 1.733      ;
; 0.670  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 1.745      ;
; 0.684  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.769      ; 1.765      ;
; 0.685  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.769      ; 1.766      ;
; 0.690  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 1.752      ;
; 0.710  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.031      ;
; 0.711  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.661      ; 5.445      ;
; 0.711  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.711  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.032      ;
; 0.713  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.034      ;
; 0.717  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.767      ; 1.796      ;
; 0.717  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.764      ; 1.793      ;
; 0.718  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.763      ; 1.793      ;
; 0.727  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.731  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.795      ; 1.838      ;
; 0.736  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.736  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.057      ;
; 0.737  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.759      ; 1.808      ;
; 0.738  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.795      ; 1.845      ;
; 0.740  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.743  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.743  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.744  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.746  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.068      ;
; 0.749  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.749  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.758      ; 1.819      ;
; 0.750  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.073      ;
; 0.753  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.751      ; 1.816      ;
; 0.756  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.756  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.750      ; 1.818      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 3.960      ;
; -0.161 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 3.960      ;
; -0.157 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.828      ; 3.963      ;
; -0.017 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.117      ;
; -0.017 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.117      ;
; 0.003  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.844      ; 4.139      ;
; 0.003  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.844      ; 4.139      ;
; 0.003  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.844      ; 4.139      ;
; 0.003  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.844      ; 4.139      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.183      ;
; 0.055  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.183      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.190      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.190      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.190      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.190      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.190      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.836      ; 4.190      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.062  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.192      ;
; 0.067  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.844      ; 4.203      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.081  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.202      ;
; 0.143  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.830      ; 4.265      ;
; 0.181  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.866      ; 4.339      ;
; 0.194  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.863      ; 4.349      ;
; 0.194  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.863      ; 4.349      ;
; 0.194  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.863      ; 4.349      ;
; 0.194  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.863      ; 4.349      ;
; 0.195  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.316      ;
; 0.195  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.316      ;
; 0.195  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.316      ;
; 0.195  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.316      ;
; 0.195  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.316      ;
; 0.195  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.316      ;
; 0.284  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.830      ; 4.406      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.293  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.423      ;
; 0.294  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.835      ; 4.421      ;
; 0.357  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.487      ;
; 0.357  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.487      ;
; 0.357  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.487      ;
; 0.357  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.487      ;
; 0.357  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.487      ;
; 0.385  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.866      ; 4.543      ;
; 0.385  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.866      ; 4.543      ;
; 0.391  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.835      ; 4.518      ;
; 0.403  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.828      ; 4.523      ;
; 0.403  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.828      ; 4.523      ;
; 0.403  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.828      ; 4.523      ;
; 0.403  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.828      ; 4.523      ;
; 0.403  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.828      ; 4.523      ;
; 0.422  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.846      ; 4.560      ;
; 0.450  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.580      ;
; 0.450  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.580      ;
; 0.450  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.580      ;
; 0.473  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.829      ; 4.594      ;
; 0.517  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.647      ;
; 0.517  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.838      ; 4.647      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.570  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.840      ; 4.702      ;
; 0.586  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.827      ; 4.705      ;
; 0.586  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.827      ; 4.705      ;
; 0.586  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.827      ; 4.705      ;
; 0.586  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.827      ; 4.705      ;
; 0.590  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.839      ; 4.721      ;
; 0.590  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.839      ; 4.721      ;
; 0.590  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.839      ; 4.721      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.607  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.842      ; 4.741      ;
; 0.660  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.841      ; 4.793      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.459 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 0.810      ;
; 0.460 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 0.811      ;
; 0.592 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 0.943      ;
; 0.644 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 0.995      ;
; 0.644 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 0.995      ;
; 0.671 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.557      ; 1.020      ;
; 0.722 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.558      ; 1.072      ;
; 0.758 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 1.109      ;
; 0.797 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.558      ; 1.147      ;
; 0.878 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.557      ; 1.227      ;
; 0.886 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 1.237      ;
; 0.933 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.557      ; 1.282      ;
; 0.970 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.535      ; 1.297      ;
; 0.979 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 1.333      ;
; 0.992 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.561      ; 1.345      ;
; 0.992 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 1.339      ;
; 0.998 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 1.349      ;
; 1.026 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.538      ; 1.356      ;
; 1.064 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.565      ; 1.421      ;
; 1.103 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.536      ; 1.431      ;
; 1.107 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.558      ; 1.457      ;
; 1.166 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 1.517      ;
; 1.168 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.535      ; 1.495      ;
; 1.194 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.541      ; 1.527      ;
; 1.195 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 1.542      ;
; 1.206 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.559      ; 1.557      ;
; 1.216 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.536      ; 1.544      ;
; 1.221 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 1.568      ;
; 1.225 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 1.572      ;
; 1.230 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.565      ; 1.587      ;
; 1.231 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.544      ; 1.567      ;
; 1.240 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.561      ; 1.593      ;
; 1.260 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.541      ; 1.593      ;
; 1.267 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.555      ; 1.614      ;
; 1.270 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.538      ; 1.600      ;
; 1.272 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.538      ; 1.602      ;
; 1.440 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.562      ; 1.794      ;
; 1.478 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.556      ; 1.826      ;
; 1.489 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.536      ; 1.817      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.069 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.424      ;
; 3.193 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.548      ;
; 3.212 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.567      ;
; 3.334 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.689      ;
; 3.352 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.707      ;
; 3.473 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.828      ;
; 3.490 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.845      ;
; 3.613 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.968      ;
; 3.629 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 1.984      ;
; 3.752 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 2.107      ;
; 3.770 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 2.125      ;
; 3.892 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 2.247      ;
; 3.930 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.264      ;
; 4.053 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.387      ;
; 4.148 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.924     ; 2.506      ;
; 4.187 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.923     ; 2.546      ;
; 4.193 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.527      ;
; 4.207 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.923     ; 2.566      ;
; 4.219 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.924     ; 2.577      ;
; 4.301 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.924     ; 2.659      ;
; 4.325 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.923     ; 2.684      ;
; 4.353 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.687      ;
; 4.475 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.809      ;
; 4.493 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 2.827      ;
; 4.560 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.924     ; 2.918      ;
; 4.627 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 2.976      ;
; 4.699 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 3.054      ;
; 4.754 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.927     ; 3.109      ;
; 4.808 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.944     ; 3.146      ;
; 4.824 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 3.158      ;
; 4.872 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.923     ; 3.231      ;
; 4.911 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.944     ; 3.249      ;
; 4.914 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.923     ; 3.273      ;
; 4.943 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.947     ; 3.278      ;
; 4.960 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 3.309      ;
; 4.971 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.944     ; 3.309      ;
; 4.991 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.944     ; 3.329      ;
; 5.016 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 3.365      ;
; 5.032 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.944     ; 3.370      ;
; 5.050 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.947     ; 3.385      ;
; 5.087 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.091     ; 3.278      ;
; 5.128 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 3.462      ;
; 5.142 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.947     ; 3.477      ;
; 5.188 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.933     ; 3.537      ;
; 5.231 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.929     ; 3.584      ;
; 5.306 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 3.640      ;
; 5.324 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.947     ; 3.659      ;
; 5.347 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 3.681      ;
; 5.659 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.948     ; 3.993      ;
; 5.750 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.944     ; 4.088      ;
; 5.752 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.928     ; 4.106      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                            ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 3.504 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -2.169     ; 1.557      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.312 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.461     ; 1.782      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.258 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.805     ; 2.384      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.745 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -3.112     ; 1.564      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.797 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.782     ; 1.936      ;
; -1.733 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.782     ; 1.872      ;
; -1.455 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 2.377      ;
; -1.089 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.080     ; 2.010      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.449  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.013     ; 2.377      ;
; -1.449  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.013     ; 2.377      ;
; -1.083  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.014     ; 2.010      ;
; -1.083  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.014     ; 2.010      ;
; 997.975 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.936      ;
; 997.975 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.936      ;
; 998.039 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.872      ;
; 998.039 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.080     ; 1.872      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.761 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 1.855      ;
; 0.761 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 1.855      ;
; 1.140 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.235      ;
; 1.140 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.783      ; 2.235      ;
; 1.444 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.766      ;
; 1.444 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.766      ;
; 1.474 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.796      ;
; 1.474 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.796      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.460 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.014      ; 1.766      ;
; 1.490 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.014      ; 1.796      ;
; 1.543 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.080      ; 1.855      ;
; 1.922 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.081      ; 2.235      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.550 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.411     ; 1.421      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.026 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.091     ; 2.217      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                    ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 4.167 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.774     ; 1.675      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.292  ; 0.512        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.293  ; 0.513        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.294  ; 0.514        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.297  ; 0.485        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.298  ; 0.486        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.299  ; 0.487        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.300  ; 0.488        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.491  ; 0.491        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.143  ; 0.363        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.445  ; 0.633        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.585  ; 0.585        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                    ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.210  ; 0.430        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.380  ; 0.568        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.479  ; 0.479        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.520  ; 0.520        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.217  ; 0.437        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.373  ; 0.561        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.513  ; 0.513        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                     ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.261  ; 0.481        ; 0.220          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.331  ; 0.519        ; 0.188          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.929 ; 19.929       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.972 ; 19.972       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.027 ; 20.027       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.577 ; 499.797      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.578 ; 499.798      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.578 ; 499.798      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.578 ; 499.798      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.579 ; 499.799      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.580 ; 499.800      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.582 ; 499.802      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.582 ; 499.802      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.582 ; 499.802      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.582 ; 499.802      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.583 ; 499.803      ; 0.220          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.635 ; 499.823      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.636 ; 499.824      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.637 ; 499.825      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.638 ; 499.826      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.640 ; 499.828      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.641 ; 499.829      ; 0.188          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.223  ; 4.418  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 3.756  ; 3.933  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.223  ; 4.418  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.500  ; 2.667  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 2.069  ; 2.245  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.793  ; 2.953  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.352  ; 2.476  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.000  ; 3.149  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.920  ; 2.066  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 14.395 ; 15.243 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 13.905 ; 14.802 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 14.395 ; 15.243 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 5.807  ; 6.019  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.113  ; 6.363  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 15.541 ; 15.599 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 15.541 ; 15.599 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.397 ; -0.652 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.455 ; -0.665 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.482 ; -0.688 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.764 ; -1.045 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.518 ; -0.768 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.872 ; -1.133 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.414 ; -0.660 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.677 ; -0.942 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.397 ; -0.652 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -1.109 ; -1.409 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -1.787 ; -1.858 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -1.109 ; -1.409 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -5.126 ; -5.327 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.405 ; -5.637 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -1.497 ; -1.708 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -1.497 ; -1.708 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.064  ; 7.299  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.064  ; 7.299  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 21.431 ; 20.942 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 18.075 ; 17.623 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 19.308 ; 18.624 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 19.161 ; 18.688 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 19.530 ; 18.776 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 17.531 ; 17.166 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 21.431 ; 20.942 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 17.535 ; 17.099 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 18.497 ; 18.009 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.042  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.982  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.384 ; 15.017 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.116 ; 11.866 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.356 ; 12.149 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.679 ; 11.485 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.356 ; 12.061 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.303 ; 12.970 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.384 ; 15.017 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.365 ; 13.062 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.675 ; 13.307 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.915  ; 8.978  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.915  ; 8.978  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.063  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 26.291 ; 25.852 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.152 ; 14.574 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 26.291 ; 25.852 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.410 ; 10.318 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.821 ; 11.364 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 12.283 ; 11.874 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 10.268 ; 10.128 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.335 ; 10.298 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.772  ; 8.526  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.816  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.816  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 22.021 ; 21.539 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.263 ; 15.857 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 22.021 ; 21.539 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 16.036 ; 15.538 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 15.145 ; 14.657 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.570 ; 14.129 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 18.745 ; 18.932 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 18.474 ; 18.122 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 13.425 ; 12.959 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.855  ; 5.916  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 15.333 ; 14.605 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 15.333 ; 14.605 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 12.457 ; 12.229 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 11.135 ; 10.662 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.356 ; 9.921  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 12.457 ; 12.229 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.312 ; 10.752 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.312 ; 10.752 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 14.432 ; 13.829 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 14.432 ; 13.829 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.090  ; 6.232  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.090  ; 6.232  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.530  ; 8.292  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 10.862 ; 10.510 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 10.695 ; 10.350 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 9.243  ; 9.053  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 10.511 ; 10.080 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 11.238 ; 10.827 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 10.021 ; 9.889  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 10.301 ; 10.119 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.530  ; 8.292  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.935  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.876  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.475  ; 9.285  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.230 ; 10.973 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.829 ; 10.519 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.475  ; 9.285  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.121 ; 10.817 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.877 ; 11.548 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.107 ; 13.729 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.071 ; 11.760 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.413 ; 11.953 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.234  ; 4.548  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.234  ; 8.296  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.548  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.295  ; 5.050  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.874  ; 7.615  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.389  ; 6.843  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.765  ; 6.613  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.407  ; 6.891  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 8.032  ; 7.505  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.787  ; 6.648  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.703  ; 6.649  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.295  ; 5.050  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.302  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.302  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.836  ; 3.836  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 4.358  ; 4.358  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.836  ; 3.836  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.836  ; 3.836  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.836  ; 3.836  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.033  ; 5.033  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.390  ; 4.390  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.836  ; 3.836  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.390  ; 4.390  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.377  ; 5.440  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.676 ; 13.899 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.676 ; 13.899 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 10.024 ; 9.603  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.672 ; 10.186 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.024 ; 9.603  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 11.928 ; 11.689 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.944 ; 10.403 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.944 ; 10.403 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.712 ; 13.024 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.712 ; 13.024 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 7.043  ; 6.906  ; 7.383  ; 7.383  ;
; mode_usb_n ; usb_d[1]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[2]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[3]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[4]    ; 7.746  ; 7.609  ; 8.157  ; 8.157  ;
; mode_usb_n ; usb_d[5]    ; 7.076  ; 6.939  ; 7.427  ; 7.427  ;
; mode_usb_n ; usb_d[6]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[7]    ; 7.076  ; 6.939  ; 7.427  ; 7.427  ;
; mode_usb_n ; usb_rdn     ; 4.679  ; 4.679  ; 4.856  ; 4.725  ;
; mode_usb_n ; usb_wr      ; 4.660  ; 4.660  ; 4.833  ; 4.702  ;
; sw[0]      ; led[0]      ;        ; 6.700  ; 6.940  ;        ;
; sw[1]      ; led[1]      ;        ; 7.202  ; 7.389  ;        ;
; sw[1]      ; usb_d[1]    ; 13.461 ; 12.976 ; 13.654 ; 13.246 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.314  ; 6.314  ; 6.644  ; 6.710  ;
; mode_usb_n ; usb_d[1]    ; 5.792  ; 5.792  ; 6.034  ; 6.100  ;
; mode_usb_n ; usb_d[2]    ; 5.792  ; 5.792  ; 6.034  ; 6.100  ;
; mode_usb_n ; usb_d[3]    ; 5.792  ; 5.792  ; 6.034  ; 6.100  ;
; mode_usb_n ; usb_d[4]    ; 6.989  ; 6.989  ; 7.387  ; 7.453  ;
; mode_usb_n ; usb_d[5]    ; 6.346  ; 6.346  ; 6.687  ; 6.753  ;
; mode_usb_n ; usb_d[6]    ; 5.792  ; 5.792  ; 6.034  ; 6.100  ;
; mode_usb_n ; usb_d[7]    ; 6.346  ; 6.346  ; 6.687  ; 6.753  ;
; mode_usb_n ; usb_rdn     ; 4.085  ; 4.145  ; 4.257  ; 4.257  ;
; mode_usb_n ; usb_wr      ; 4.067  ; 4.127  ; 4.235  ; 4.235  ;
; sw[0]      ; led[0]      ;        ; 6.560  ; 6.787  ;        ;
; sw[1]      ; led[1]      ;        ; 7.042  ; 7.218  ;        ;
; sw[1]      ; usb_d[1]    ; 13.041 ; 12.559 ; 13.202 ; 12.779 ;
+------------+-------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 26.28 MHz  ; 26.28 MHz       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 173.43 MHz ; 173.43 MHz      ; USBBridge:inst|USBRDn                             ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -7.424 ; -7.424        ;
; USBBridge:inst|USBRDn                             ; -4.766 ; -436.805      ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -4.541 ; -147.949      ;
; lab:inst4|UA:inst100|y[1]                         ; -2.767 ; -2.767        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.842 ; -44.754       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.431 ; -4.848        ;
; USBBridge:inst|USBRDn                             ; -0.127 ; -0.392        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.611  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 2.817  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 3.198  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -4.024 ; -4.024        ;
; lab:inst4|UA:inst100|y[11]                        ; -4.015 ; -4.015        ;
; lab:inst4|UA:inst100|y[23]                        ; -3.497 ; -3.497        ;
; USBBridge:inst|USBRDn                             ; -1.526 ; -2.995        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.232 ; -4.236        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.715 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 1.315 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 3.410 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 3.791 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 3.996 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.487  ; -172.492      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.487  ; -47.584       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.487  ; -1.487        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.487  ; -1.487        ;
; clk_25mhz                                         ; 19.917  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.448 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -7.424 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.414     ; 5.942      ;
; -6.928 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.717     ; 5.143      ;
; -6.766 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 5.287      ;
; -6.723 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 5.244      ;
; -5.851 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 4.355      ;
; -5.808 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.424     ; 4.316      ;
; -5.712 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.412     ; 4.232      ;
; -5.420 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.924      ;
; -5.404 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.417     ; 3.919      ;
; -5.354 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.858      ;
; -5.230 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.734      ;
; -5.180 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.684      ;
; -5.150 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.654      ;
; -5.132 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.424     ; 3.640      ;
; -5.122 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.407     ; 3.647      ;
; -5.115 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.424     ; 3.623      ;
; -5.088 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.407     ; 3.613      ;
; -5.058 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.417     ; 3.573      ;
; -5.034 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.417     ; 3.549      ;
; -4.982 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.424     ; 3.490      ;
; -4.969 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.473      ;
; -4.968 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.472      ;
; -4.950 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.424     ; 3.458      ;
; -4.934 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.424     ; 3.442      ;
; -4.898 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 3.402      ;
; -4.821 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.409     ; 3.344      ;
; -4.769 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.417     ; 3.284      ;
; -4.499 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.409     ; 3.022      ;
; -4.498 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.407     ; 3.023      ;
; -4.451 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.409     ; 2.974      ;
; -4.445 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 2.949      ;
; -4.418 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.407     ; 2.943      ;
; -4.358 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 2.862      ;
; -4.319 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 2.823      ;
; -4.299 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.409     ; 2.822      ;
; -4.289 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.407     ; 2.814      ;
; -4.104 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 2.608      ;
; -3.978 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 2.482      ;
; -3.934 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.428     ; 2.438      ;
; -3.834 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 2.355      ;
; -3.796 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 2.317      ;
; -3.709 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 2.230      ;
; -3.666 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 2.187      ;
; -3.584 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 2.105      ;
; -3.541 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 2.062      ;
; -3.455 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 1.976      ;
; -3.420 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 1.941      ;
; -3.333 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 1.854      ;
; -3.294 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 1.815      ;
; -3.207 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 1.728      ;
; -3.163 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.411     ; 1.684      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.766 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.689      ;
; -4.766 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.689      ;
; -4.766 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.689      ;
; -4.766 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.689      ;
; -4.716 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 3.144      ;
; -4.712 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 3.140      ;
; -4.693 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.619      ;
; -4.689 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 3.117      ;
; -4.676 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.609      ;
; -4.676 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.609      ;
; -4.676 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.609      ;
; -4.598 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 3.026      ;
; -4.563 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 2.991      ;
; -4.461 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.162     ; 3.301      ;
; -4.428 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.354      ;
; -4.406 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.329      ;
; -4.406 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.329      ;
; -4.406 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.329      ;
; -4.406 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.329      ;
; -4.405 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 2.833      ;
; -4.394 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.162     ; 3.234      ;
; -4.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.282      ;
; -4.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.282      ;
; -4.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.282      ;
; -4.351 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.282      ;
; -4.348 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.271      ;
; -4.348 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.271      ;
; -4.348 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.271      ;
; -4.348 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.271      ;
; -4.333 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.259      ;
; -4.328 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.259      ;
; -4.328 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.259      ;
; -4.328 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.259      ;
; -4.328 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.259      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.249      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.249      ;
; -4.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.249      ;
; -4.285 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.043     ; 5.244      ;
; -4.258 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.191      ;
; -4.258 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.191      ;
; -4.258 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.191      ;
; -4.247 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.162     ; 3.087      ;
; -4.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.168      ;
; -4.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.168      ;
; -4.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.168      ;
; -4.237 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.168      ;
; -4.233 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.169      ;
; -4.233 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.169      ;
; -4.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.151      ;
; -4.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.151      ;
; -4.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.151      ;
; -4.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.151      ;
; -4.224 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.156      ;
; -4.210 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.146      ;
; -4.210 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.146      ;
; -4.205 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.128      ;
; -4.205 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.128      ;
; -4.205 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.128      ;
; -4.205 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.079     ; 5.128      ;
; -4.198 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 2.626      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.192 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.128      ;
; -4.182 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 5.117      ;
; -4.182 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 5.117      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.109      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.109      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.109      ;
; -4.170 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.063     ; 5.109      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.169 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 5.105      ;
; -4.147 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 5.079      ;
; -4.138 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.071      ;
; -4.138 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.071      ;
; -4.138 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 5.071      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.133 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.078     ; 5.057      ;
; -4.126 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 5.052      ;
; -4.126 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.574     ; 2.554      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.056      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.056      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.056      ;
; -4.125 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 5.056      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -4.541 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.299      ; 5.782      ;
; -4.379 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.277      ; 5.598      ;
; -4.142 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.443      ; 7.537      ;
; -4.039 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.278      ; 5.259      ;
; -4.020 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 5.227      ;
; -3.809 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.266      ; 5.017      ;
; -3.790 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 5.001      ;
; -3.657 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.465      ; 7.074      ;
; -3.598 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 4.809      ;
; -3.550 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.266      ; 4.758      ;
; -3.452 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 4.663      ;
; -3.433 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.278      ; 4.653      ;
; -3.379 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.430      ; 6.761      ;
; -3.373 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.266      ; 4.581      ;
; -3.248 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 4.459      ;
; -3.246 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 4.457      ;
; -2.906 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 4.113      ;
; -2.794 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 4.001      ;
; -2.703 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.278      ; 3.923      ;
; -2.703 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 3.914      ;
; -2.703 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 3.914      ;
; -2.437 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 3.648      ;
; -2.321 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 3.532      ;
; -2.319 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 3.530      ;
; -2.290 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 3.497      ;
; -2.119 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 3.326      ;
; -2.099 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 3.306      ;
; -2.076 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.265      ; 3.283      ;
; -2.036 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.269      ; 3.247      ;
; -1.725 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.444      ; 5.121      ;
; -1.645 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.444      ; 5.041      ;
; -1.557 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 2.461      ;
; -1.519 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.299      ; 2.760      ;
; -1.503 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.433      ; 4.888      ;
; -1.500 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.278      ; 2.720      ;
; -1.492 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.264      ; 2.698      ;
; -1.485 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.267      ; 2.694      ;
; -1.391 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.005      ; 2.338      ;
; -1.283 ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 2.213      ;
; -1.281 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 2.197      ;
; -1.270 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 2.174      ;
; -1.241 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.156      ;
; -1.210 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.125      ;
; -1.201 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 2.116      ;
; -1.184 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.022     ; 2.104      ;
; -1.173 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 2.077      ;
; -1.121 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.042     ; 2.021      ;
; -1.085 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 2.001      ;
; -1.081 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.017     ; 2.006      ;
; -1.079 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.015     ; 2.006      ;
; -1.072 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.025     ; 1.989      ;
; -1.071 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 1.985      ;
; -1.061 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 1.969      ;
; -1.058 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.037     ; 1.963      ;
; -1.043 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.025     ; 1.960      ;
; -1.032 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.022     ; 1.952      ;
; -1.011 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 1.923      ;
; -1.003 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 1.915      ;
; -0.999 ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 1.929      ;
; -0.998 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.914      ;
; -0.996 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 1.899      ;
; -0.996 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.013     ; 1.925      ;
; -0.972 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 1.876      ;
; -0.971 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 1.883      ;
; -0.964 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 1.867      ;
; -0.959 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 1.862      ;
; -0.958 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.868      ;
; -0.958 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.038     ; 1.862      ;
; -0.957 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.867      ;
; -0.951 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.866      ;
; -0.950 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.865      ;
; -0.945 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.025     ; 1.862      ;
; -0.936 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.025     ; 1.853      ;
; -0.933 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 1.836      ;
; -0.931 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.847      ;
; -0.927 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.843      ;
; -0.918 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.834      ;
; -0.911 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 1.825      ;
; -0.896 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.811      ;
; -0.895 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.810      ;
; -0.894 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.809      ;
; -0.880 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.432      ; 4.264      ;
; -0.865 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.037     ; 1.770      ;
; -0.860 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.799      ;
; -0.849 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.788      ;
; -0.838 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.030     ; 1.750      ;
; -0.836 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.027     ; 1.751      ;
; -0.836 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 1.750      ;
; -0.829 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.926      ; 5.437      ;
; -0.804 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.720      ;
; -0.799 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.039     ; 1.702      ;
; -0.798 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.026     ; 1.714      ;
; -0.787 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.028     ; 1.701      ;
; -0.782 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.036     ; 1.688      ;
; -0.751 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.690      ;
; -0.702 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.003     ; 1.641      ;
; -0.577 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 3.637      ; 5.396      ;
; -0.550 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 2.435      ; 3.937      ;
; -0.481 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.637      ; 4.800      ;
; -0.240 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 3.637      ; 4.559      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -2.767 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -2.243     ; 1.536      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.842 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.379     ; 1.885      ;
; -1.827 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.363     ; 1.886      ;
; -1.760 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 1.825      ;
; -1.613 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.366     ; 1.669      ;
; -1.555 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.377     ; 1.600      ;
; -1.546 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 1.608      ;
; -1.543 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.378     ; 1.587      ;
; -1.534 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.366     ; 1.590      ;
; -1.531 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.374     ; 1.579      ;
; -1.508 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.372     ; 1.558      ;
; -1.505 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.365     ; 1.562      ;
; -1.504 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.365     ; 1.561      ;
; -1.488 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.355     ; 1.555      ;
; -1.487 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 1.549      ;
; -1.477 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.379     ; 1.520      ;
; -1.471 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.375     ; 1.518      ;
; -1.458 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.380     ; 1.500      ;
; -1.448 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 1.510      ;
; -1.427 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.379     ; 1.470      ;
; -1.404 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.464      ;
; -1.383 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.355     ; 1.450      ;
; -1.360 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.377     ; 1.405      ;
; -1.336 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.361     ; 1.397      ;
; -1.330 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 1.392      ;
; -1.314 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.380     ; 1.356      ;
; -1.314 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.365     ; 1.371      ;
; -1.302 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.357     ; 1.367      ;
; -1.180 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.240      ;
; -1.172 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.232      ;
; -1.153 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.213      ;
; -1.138 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.360     ; 1.200      ;
; -1.089 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.149      ;
; -1.019 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.079      ;
; -0.990 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.050      ;
; -0.987 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.047      ;
; -0.956 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 1.016      ;
; -0.929 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 0.989      ;
; -0.792 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 0.852      ;
; -0.788 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.362     ; 0.848      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.431 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.467      ; 3.571      ;
; -1.240 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[3]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.467      ; 3.262      ;
; -0.434 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.480      ; 4.581      ;
; -0.387 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.472      ; 4.620      ;
; -0.385 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.472      ; 4.622      ;
; -0.385 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[22]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.472      ; 4.122      ;
; -0.385 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|y[26]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.472      ; 4.122      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.196 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.009      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.143 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.562      ;
; -0.055 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.164      ; 4.134      ;
; -0.007 ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                                 ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.164      ; 4.682      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.093  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.163      ; 4.281      ;
; 0.095  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|y[17]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.065      ; 3.445      ;
; 0.134  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 4.849      ;
; 0.171  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.386      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.191  ; lab:inst4|UA:inst100|y[11]                                                                                    ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                                ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.163      ; 4.879      ;
; 0.248  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|y[10]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.068      ; 3.601      ;
; 0.372  ; lab:inst4|UA:inst100|pc[3]                                                                                    ; lab:inst4|UA:inst100|pc[3]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.372  ; lab:inst4|UA:inst100|pc[4]                                                                                    ; lab:inst4|UA:inst100|pc[4]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.372  ; lab:inst4|UA:inst100|pc[5]                                                                                    ; lab:inst4|UA:inst100|pc[5]                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.374  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|pc[3]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.063      ; 3.722      ;
; 0.375  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.393  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.997      ; 1.685      ;
; 0.403  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.180      ; 4.618      ;
; 0.432  ; USBBridge:inst|DOStrobes[0]                                                                                   ; lab:inst4|UA:inst100|pc[0]                                                                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.021      ; 1.748      ;
; 0.475  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 4.180      ; 5.190      ;
; 0.489  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 1.491      ;
; 0.592  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.707      ; 1.594      ;
; 0.644  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; lab:inst4|UA:inst100|pc[1]                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 4.480      ; 5.159      ;
; 0.647  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.673      ; 1.615      ;
; 0.660  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.954      ;
; 0.660  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.681      ; 1.636      ;
; 0.661  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.955      ;
; 0.662  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.956      ;
; 0.662  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.677      ; 1.634      ;
; 0.664  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.958      ;
; 0.668  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.676      ; 1.639      ;
; 0.670  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.649      ;
; 0.671  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]                                                     ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.684      ; 1.650      ;
; 0.675  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.681      ; 1.651      ;
; 0.675  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 1.640      ;
; 0.678  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.973      ;
; 0.678  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 1.643      ;
; 0.684  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.978      ;
; 0.685  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.682      ; 1.662      ;
; 0.687  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.982      ;
; 0.688  ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.982      ;
; 0.688  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                     ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.681      ; 1.664      ;
; 0.689  ; lab:inst4|inst42                                                                                              ; lab:inst4|UA:inst100|pc[5]                                                                                    ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.077      ; 4.051      ;
; 0.690  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.984      ;
; 0.692  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.987      ;
; 0.694  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.988      ;
; 0.694  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.989      ;
; 0.696  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.993      ;
; 0.702  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.996      ;
; 0.702  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]                                                    ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                      ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.670      ; 1.667      ;
; 0.703  ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.998      ;
; 0.704  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]                                                    ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                    ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.671      ; 1.670      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.430      ; 3.578      ;
; -0.127 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.430      ; 3.578      ;
; -0.120 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.582      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 3.705      ;
; -0.009 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 3.705      ;
; 0.009  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.443      ; 3.727      ;
; 0.009  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.443      ; 3.727      ;
; 0.009  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.443      ; 3.727      ;
; 0.009  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.443      ; 3.727      ;
; 0.070  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.441      ; 3.786      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.076  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.788      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.083  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.785      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.836      ;
; 0.128  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.836      ;
; 0.139  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.847      ;
; 0.139  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.847      ;
; 0.139  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.847      ;
; 0.139  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.847      ;
; 0.139  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.847      ;
; 0.139  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.847      ;
; 0.143  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.431      ; 3.849      ;
; 0.171  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.463      ; 3.909      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.876      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.876      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.876      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.876      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.876      ;
; 0.174  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.427      ; 3.876      ;
; 0.185  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.458      ; 3.918      ;
; 0.185  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.458      ; 3.918      ;
; 0.185  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.458      ; 3.918      ;
; 0.185  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.458      ; 3.918      ;
; 0.263  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.429      ; 3.967      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.276  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.437      ; 3.988      ;
; 0.286  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.433      ; 3.994      ;
; 0.327  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.038      ;
; 0.327  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.038      ;
; 0.327  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.038      ;
; 0.327  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.038      ;
; 0.327  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.038      ;
; 0.344  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.463      ; 4.082      ;
; 0.344  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.463      ; 4.082      ;
; 0.361  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.062      ;
; 0.361  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.062      ;
; 0.361  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.062      ;
; 0.361  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.062      ;
; 0.361  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.062      ;
; 0.370  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.435      ; 4.080      ;
; 0.387  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.444      ; 4.106      ;
; 0.431  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.142      ;
; 0.431  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.142      ;
; 0.431  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.142      ;
; 0.442  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.429      ; 4.146      ;
; 0.458  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.435      ; 4.168      ;
; 0.458  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.435      ; 4.168      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.503  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.217      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.239      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.239      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.239      ;
; 0.538  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.426      ; 4.239      ;
; 0.541  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.252      ;
; 0.541  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.252      ;
; 0.541  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.436      ; 4.252      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.555  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.269      ;
; 0.588  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.439      ; 4.302      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.611 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 0.745      ;
; 0.613 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 0.747      ;
; 0.734 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 0.868      ;
; 0.783 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.358      ; 0.916      ;
; 0.784 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 0.918      ;
; 0.785 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 0.919      ;
; 0.832 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 0.966      ;
; 0.892 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 1.026      ;
; 0.933 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 1.067      ;
; 0.985 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.358      ; 1.118      ;
; 1.017 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 1.151      ;
; 1.043 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.358      ; 1.176      ;
; 1.043 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.341      ; 1.159      ;
; 1.064 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.361      ; 1.200      ;
; 1.066 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.363      ; 1.204      ;
; 1.070 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 1.204      ;
; 1.075 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.355      ; 1.205      ;
; 1.091 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.343      ; 1.209      ;
; 1.140 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.365      ; 1.280      ;
; 1.167 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.342      ; 1.284      ;
; 1.181 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.358      ; 1.314      ;
; 1.238 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.341      ; 1.354      ;
; 1.239 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 1.373      ;
; 1.262 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.346      ; 1.383      ;
; 1.268 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.355      ; 1.398      ;
; 1.275 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.359      ; 1.409      ;
; 1.283 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.342      ; 1.400      ;
; 1.286 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.355      ; 1.416      ;
; 1.298 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.361      ; 1.434      ;
; 1.303 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.355      ; 1.433      ;
; 1.304 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.349      ; 1.428      ;
; 1.312 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.365      ; 1.452      ;
; 1.318 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.355      ; 1.448      ;
; 1.320 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.347      ; 1.442      ;
; 1.327 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.343      ; 1.445      ;
; 1.342 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.343      ; 1.460      ;
; 1.494 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.363      ; 1.632      ;
; 1.515 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.357      ; 1.647      ;
; 1.530 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.342      ; 1.647      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 2.817 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.306      ;
; 2.918 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.407      ;
; 2.942 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.431      ;
; 3.040 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.529      ;
; 3.064 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.553      ;
; 3.157 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.646      ;
; 3.184 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.673      ;
; 3.284 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.773      ;
; 3.305 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.794      ;
; 3.404 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.893      ;
; 3.428 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 1.917      ;
; 3.525 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.776     ; 2.014      ;
; 3.564 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.037      ;
; 3.665 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.138      ;
; 3.734 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 2.226      ;
; 3.765 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.772     ; 2.258      ;
; 3.776 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.772     ; 2.269      ;
; 3.787 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.260      ;
; 3.794 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 2.286      ;
; 3.871 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 2.363      ;
; 3.885 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.772     ; 2.378      ;
; 3.934 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.407      ;
; 4.032 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.505      ;
; 4.056 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.529      ;
; 4.123 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.773     ; 2.615      ;
; 4.165 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 2.649      ;
; 4.228 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.775     ; 2.718      ;
; 4.306 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.788     ; 2.783      ;
; 4.317 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 2.790      ;
; 4.321 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.775     ; 2.811      ;
; 4.374 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.772     ; 2.867      ;
; 4.398 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.788     ; 2.875      ;
; 4.404 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.772     ; 2.897      ;
; 4.420 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.791     ; 2.894      ;
; 4.446 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.788     ; 2.923      ;
; 4.468 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.788     ; 2.945      ;
; 4.470 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 2.954      ;
; 4.504 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.788     ; 2.981      ;
; 4.516 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.791     ; 2.990      ;
; 4.530 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 3.014      ;
; 4.581 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 3.054      ;
; 4.592 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.791     ; 3.066      ;
; 4.686 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.781     ; 3.170      ;
; 4.724 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.070     ; 2.919      ;
; 4.729 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.778     ; 3.216      ;
; 4.747 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 3.220      ;
; 4.783 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 3.256      ;
; 4.794 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.791     ; 3.268      ;
; 5.054 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.792     ; 3.527      ;
; 5.134 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.777     ; 3.622      ;
; 5.164 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -1.788     ; 3.641      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 3.198 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.998     ; 1.405      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.024 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -3.343     ; 1.613      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -4.015 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -2.716     ; 2.231      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.497 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -3.013     ; 1.416      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.526 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.697     ; 1.751      ;
; -1.469 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.697     ; 1.694      ;
; -1.232 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 2.163      ;
; -0.886 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 1.816      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.232  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.011     ; 2.163      ;
; -1.232  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.011     ; 2.163      ;
; -0.886  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 1.816      ;
; -0.886  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.012     ; 1.816      ;
; 998.172 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.751      ;
; 998.172 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.751      ;
; 998.229 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.694      ;
; 998.229 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.069     ; 1.694      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.715 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 1.707      ;
; 0.715 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 1.707      ;
; 1.062 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.055      ;
; 1.062 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.698      ; 2.055      ;
; 1.308 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.602      ;
; 1.308 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.602      ;
; 1.361 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.655      ;
; 1.361 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.655      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.315 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.012      ; 1.602      ;
; 1.368 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.012      ; 1.655      ;
; 1.420 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.707      ;
; 1.767 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.073      ; 2.055      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.410 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -2.378     ; 1.297      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.791 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -2.069     ; 1.987      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 3.996 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -2.722     ; 1.539      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.146  ; 0.330        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.147  ; 0.331        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.370  ; 0.370        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.371  ; 0.371        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.445  ; 0.661        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.445  ; 0.661        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.069  ; 0.285        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.339  ; 0.339        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.522  ; 0.706        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.655  ; 0.655        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.131  ; 0.347        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.401  ; 0.401        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.462  ; 0.646        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.595  ; 0.595        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.144  ; 0.360        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.450  ; 0.634        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.203  ; 0.419        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.393  ; 0.577        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.473  ; 0.473        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.526  ; 0.526        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.917 ; 19.917       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.949 ; 19.949       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.966 ; 19.966       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.034 ; 20.034       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.051 ; 20.051       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.082 ; 20.082       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[3]                                                                                ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[0]                                                                                 ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[18]                                                                                ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[19]                                                                                ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[20]                                                                                ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[4]                                                                                 ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[7]                                                                                 ;
; 499.448 ; 499.664      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[8]                                                                                 ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[10]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[11]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[12]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[13]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[14]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[17]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[1]                                                                                 ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[21]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[22]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[23]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[24]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[26]                                                                                ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[2]                                                                                 ;
; 499.449 ; 499.665      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[3]                                                                                 ;
; 499.451 ; 499.667      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[4]                                                                                ;
; 499.452 ; 499.668      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[0]                                                                                ;
; 499.452 ; 499.668      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[6]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[5]                                                                                ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[5]                                                                                 ;
; 499.455 ; 499.671      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|y[6]                                                                                 ;
; 499.493 ; 499.677      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.494 ; 499.678      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.495 ; 499.679      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.496 ; 499.680      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 3.804  ; 3.884  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 3.366  ; 3.412  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 3.804  ; 3.884  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.227  ; 2.225  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 1.809  ; 1.845  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.534  ; 2.478  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.105  ; 2.029  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.685  ; 2.686  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.684  ; 1.679  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 12.889 ; 14.072 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 12.414 ; 13.669 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 12.889 ; 14.072 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 5.152  ; 5.238  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 5.423  ; 5.544  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 14.858 ; 14.605 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 14.858 ; 14.605 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.232 ; -0.398 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.318 ; -0.398 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.325 ; -0.435 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.597 ; -0.764 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.375 ; -0.496 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.711 ; -0.819 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.254 ; -0.417 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.486 ; -0.685 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.232 ; -0.406 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.775 ; -0.980 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -1.481 ; -1.314 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.775 ; -0.980 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -4.550 ; -4.629 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -4.804 ; -4.909 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -1.323 ; -1.368 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -1.323 ; -1.368 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 6.743  ; 7.079  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.743  ; 7.079  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 20.569 ; 19.727 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 17.336 ; 16.650 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 18.394 ; 17.207 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 18.429 ; 17.574 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 18.581 ; 17.351 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 16.781 ; 16.197 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 20.569 ; 19.727 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 16.741 ; 15.970 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 17.763 ; 16.949 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.944  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.726  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.576 ; 13.911 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.367 ; 10.918 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.690 ; 11.174 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.043 ; 10.693 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.608 ; 11.089 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.536 ; 12.003 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 14.576 ; 13.911 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.561 ; 11.999 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.943 ; 12.202 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.559  ; 8.708  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.559  ; 8.708  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.091  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 24.962 ; 24.240 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 14.646 ; 13.625 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 24.962 ; 24.240 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.140 ; 9.923  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.472 ; 10.872 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 11.873 ; 11.148 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 10.057 ; 9.824  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 9.996  ; 9.906  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.567  ; 8.219  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.692  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.692  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 21.115 ; 20.355 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.523 ; 14.790 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 21.115 ; 20.355 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 15.276 ; 14.370 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 14.389 ; 13.625 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 13.878 ; 13.075 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 17.629 ; 17.943 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 17.524 ; 16.992 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 12.825 ; 11.997 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.856  ; 5.850  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.785 ; 13.474 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.785 ; 13.474 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 11.933 ; 11.524 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.697 ; 9.920  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.016 ; 9.257  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 11.933 ; 11.524 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.906 ; 10.000 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.906 ; 10.000 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.903 ; 12.738 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.903 ; 12.738 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 5.778  ; 6.038  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 5.778  ; 6.038  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.165  ; 7.826  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 10.370 ; 9.850  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 10.138 ; 9.687  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 8.851  ; 8.498  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 10.099 ; 9.431  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 10.603 ; 10.105 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 9.653  ; 9.429  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 9.762  ; 9.549  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.165  ; 7.826  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.841  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.631  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.913  ; 8.570  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.561 ; 10.107 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.214 ; 9.700  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.913  ; 8.570  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.482 ; 9.950  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.155 ; 10.640 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.407 ; 12.752 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.387 ; 10.808 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.746 ; 10.979 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 7.945  ; 4.625  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.945  ; 8.089  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.625  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.272  ; 4.930  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.590  ; 7.243  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 7.328  ; 6.561  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 6.587  ; 6.333  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 7.332  ; 6.613  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 7.890  ; 7.168  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 6.761  ; 6.534  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 6.504  ; 6.411  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.272  ; 4.930  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.240  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.240  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.740  ; 3.740  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 4.209  ; 4.209  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.740  ; 3.740  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.740  ; 3.740  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.740  ; 3.740  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.827  ; 4.827  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.237  ; 4.237  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.740  ; 3.740  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.237  ; 4.237  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.435  ; 5.433  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 14.164 ; 12.830 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 14.164 ; 12.830 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 9.700  ; 8.970  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 10.249 ; 9.487  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 9.700  ; 8.970  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 11.338 ; 10.928 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 10.556 ; 9.684  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 10.556 ; 9.684  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 13.223 ; 11.999 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 13.223 ; 11.999 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 6.283  ; 6.150  ; 6.838  ; 6.838  ;
; mode_usb_n ; usb_d[1]    ; 5.795  ; 5.662  ; 6.211  ; 6.211  ;
; mode_usb_n ; usb_d[2]    ; 5.795  ; 5.662  ; 6.211  ; 6.211  ;
; mode_usb_n ; usb_d[3]    ; 5.795  ; 5.662  ; 6.211  ; 6.211  ;
; mode_usb_n ; usb_d[4]    ; 6.926  ; 6.793  ; 7.585  ; 7.585  ;
; mode_usb_n ; usb_d[5]    ; 6.312  ; 6.179  ; 6.869  ; 6.869  ;
; mode_usb_n ; usb_d[6]    ; 5.795  ; 5.662  ; 6.211  ; 6.211  ;
; mode_usb_n ; usb_d[7]    ; 6.312  ; 6.179  ; 6.869  ; 6.869  ;
; mode_usb_n ; usb_rdn     ; 4.172  ; 4.172  ; 4.416  ; 4.295  ;
; mode_usb_n ; usb_wr      ; 4.153  ; 4.153  ; 4.399  ; 4.278  ;
; sw[0]      ; led[0]      ;        ; 6.285  ; 6.448  ;        ;
; sw[1]      ; led[1]      ;        ; 6.776  ; 6.856  ;        ;
; sw[1]      ; usb_d[1]    ; 12.791 ; 12.026 ; 12.788 ; 12.102 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 5.907  ; 5.907  ; 6.442  ; 6.435  ;
; mode_usb_n ; usb_d[1]    ; 5.438  ; 5.438  ; 5.840  ; 5.833  ;
; mode_usb_n ; usb_d[2]    ; 5.438  ; 5.438  ; 5.840  ; 5.833  ;
; mode_usb_n ; usb_d[3]    ; 5.438  ; 5.438  ; 5.840  ; 5.833  ;
; mode_usb_n ; usb_d[4]    ; 6.525  ; 6.525  ; 7.160  ; 7.153  ;
; mode_usb_n ; usb_d[5]    ; 5.935  ; 5.935  ; 6.472  ; 6.465  ;
; mode_usb_n ; usb_d[6]    ; 5.438  ; 5.438  ; 5.840  ; 5.833  ;
; mode_usb_n ; usb_d[7]    ; 5.935  ; 5.935  ; 6.472  ; 6.465  ;
; mode_usb_n ; usb_rdn     ; 3.917  ; 3.913  ; 4.149  ; 4.149  ;
; mode_usb_n ; usb_wr      ; 3.899  ; 3.895  ; 4.133  ; 4.133  ;
; sw[0]      ; led[0]      ;        ; 6.163  ; 6.317  ;        ;
; sw[1]      ; led[1]      ;        ; 6.634  ; 6.709  ;        ;
; sw[1]      ; usb_d[1]    ; 12.390 ; 11.654 ; 12.373 ; 11.688 ;
+------------+-------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[11]                        ; -3.167 ; -3.167        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.868 ; -32.300       ;
; USBBridge:inst|USBRDn                             ; -1.664 ; -140.364      ;
; lab:inst4|UA:inst100|y[1]                         ; -0.798 ; -0.798        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.434 ; -8.512        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.679 ; -10.815       ;
; USBBridge:inst|USBRDn                             ; -0.291 ; -11.235       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0.265  ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.416  ; 0.000         ;
; lab:inst4|UA:inst100|y[1]                         ; 1.505  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; lab:inst4|UA:inst100|y[24]                        ; -1.285 ; -1.285        ;
; lab:inst4|UA:inst100|y[11]                        ; -1.283 ; -1.283        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.038 ; -1.038        ;
; USBBridge:inst|USBRDn                             ; -0.402 ; -0.782        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.034 ; -0.068        ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.133 ; 0.000         ;
; USBBridge:inst|USBRDn                             ; 0.641 ; 0.000         ;
; lab:inst4|UA:inst100|y[23]                        ; 1.410 ; 0.000         ;
; lab:inst4|UA:inst100|y[11]                        ; 1.605 ; 0.000         ;
; lab:inst4|UA:inst100|y[24]                        ; 1.644 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; lab:inst4|UA:inst100|y[11]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[1]                         ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[23]                        ; -1.000  ; -1.000        ;
; lab:inst4|UA:inst100|y[24]                        ; -1.000  ; -1.000        ;
; clk_25mhz                                         ; 19.597  ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 499.595 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -3.167 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.337     ; 2.747      ;
; -2.867 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.333     ; 2.451      ;
; -2.822 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.333     ; 2.406      ;
; -2.652 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.142     ; 2.427      ;
; -2.527 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.342     ; 2.102      ;
; -2.504 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.335     ; 2.086      ;
; -2.444 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 2.016      ;
; -2.351 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.923      ;
; -2.282 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.343     ; 1.856      ;
; -2.279 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.851      ;
; -2.202 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.338     ; 1.781      ;
; -2.172 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.338     ; 1.751      ;
; -2.169 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.343     ; 1.743      ;
; -2.162 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.343     ; 1.736      ;
; -2.141 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.338     ; 1.720      ;
; -2.141 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.342     ; 1.716      ;
; -2.137 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.709      ;
; -2.119 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.342     ; 1.694      ;
; -2.111 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.331     ; 1.697      ;
; -2.111 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.343     ; 1.685      ;
; -2.104 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.342     ; 1.679      ;
; -2.089 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.331     ; 1.675      ;
; -2.080 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.342     ; 1.655      ;
; -1.999 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.342     ; 1.574      ;
; -1.985 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.557      ;
; -1.923 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.338     ; 1.502      ;
; -1.892 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.333     ; 1.476      ;
; -1.877 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.449      ;
; -1.858 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.430      ;
; -1.812 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.333     ; 1.396      ;
; -1.791 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.363      ;
; -1.776 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.331     ; 1.362      ;
; -1.746 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.331     ; 1.332      ;
; -1.743 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.333     ; 1.327      ;
; -1.740 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.312      ;
; -1.723 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.333     ; 1.307      ;
; -1.719 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.331     ; 1.305      ;
; -1.672 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.244      ;
; -1.593 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 1.176      ;
; -1.586 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.345     ; 1.158      ;
; -1.525 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 1.108      ;
; -1.507 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 1.090      ;
; -1.457 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 1.040      ;
; -1.439 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 1.022      ;
; -1.387 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.970      ;
; -1.372 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.955      ;
; -1.322 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.905      ;
; -1.304 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.887      ;
; -1.254 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.837      ;
; -1.236 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.819      ;
; -1.168 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.334     ; 0.751      ;
+--------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                        ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.868 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[0]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 2.711      ;
; -1.820 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 2.656      ;
; -1.633 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[1]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.993      ; 3.563      ;
; -1.560 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[19]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 2.387      ;
; -1.548 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[5]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.385      ;
; -1.431 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[17]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.260      ;
; -1.414 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[2]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.243      ;
; -1.373 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[10]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.202      ;
; -1.346 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[14]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.175      ;
; -1.311 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[0]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.000      ; 3.248      ;
; -1.283 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[1]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.112      ;
; -1.253 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[11]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.082      ;
; -1.205 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[13]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.034      ;
; -1.201 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 2.030      ;
; -1.168 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[2]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 2.005      ;
; -1.163 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[3]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.982      ; 3.082      ;
; -0.975 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[12]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.804      ;
; -0.972 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[4]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.799      ;
; -0.972 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.801      ;
; -0.969 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[0]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.796      ;
; -0.953 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[6]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.790      ;
; -0.823 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[21]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.652      ;
; -0.822 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[24]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.651      ;
; -0.815 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[3]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.644      ;
; -0.756 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[18]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.583      ;
; -0.724 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[8]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.551      ;
; -0.708 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[7]                                                                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.535      ;
; -0.702 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[20]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.100     ; 1.529      ;
; -0.653 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|y[23]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.482      ;
; -0.394 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[6]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.084     ; 1.237      ;
; -0.381 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.102     ; 1.206      ;
; -0.364 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[4]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.098     ; 1.193      ;
; -0.349 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[2]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.994      ; 2.280      ;
; -0.342 ; USBBridge:inst|DOStrobes[0]                                ; lab:inst4|UA:inst100|pc[5]                                                                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.179      ;
; -0.317 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.794      ; 2.643      ;
; -0.295 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[4]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.986      ; 2.218      ;
; -0.281 ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|pc[5]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.994      ; 2.212      ;
; -0.241 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.615      ; 2.388      ;
; -0.238 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.615      ; 2.385      ;
; -0.180 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.088      ; 1.195      ;
; -0.172 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.622      ; 2.326      ;
; -0.117 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.067      ; 1.111      ;
; -0.104 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.794      ; 2.430      ;
; -0.005 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 1.006      ;
; 0.011  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.067      ; 0.983      ;
; 0.024  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 0.975      ;
; 0.030  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 0.969      ;
; 0.040  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.960      ;
; 0.046  ; USBBridge:inst|DOStrobes[3]                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 0.962      ;
; 0.048  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.067      ; 0.946      ;
; 0.051  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[10]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.986      ; 1.872      ;
; 0.057  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.075      ; 0.945      ;
; 0.074  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.986      ; 1.849      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.075  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.785      ; 2.252      ;
; 0.077  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.065      ; 0.915      ;
; 0.087  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.066      ; 0.906      ;
; 0.092  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.077      ; 0.912      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 0.911      ;
; 0.104  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.897      ;
; 0.104  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 0.899      ;
; 0.111  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 0.892      ;
; 0.120  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.071      ; 0.878      ;
; 0.121  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 0.887      ;
; 0.122  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 0.886      ;
; 0.123  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.066      ; 0.870      ;
; 0.123  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.076      ; 0.880      ;
; 0.124  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.066      ; 0.869      ;
; 0.127  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 0.872      ;
; 0.129  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.067      ; 0.865      ;
; 0.131  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.869      ;
; 0.133  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.071      ; 0.865      ;
; 0.133  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.867      ;
; 0.134  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.067      ; 0.860      ;
; 0.136  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.068      ; 0.859      ;
; 0.139  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.862      ;
; 0.143  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.857      ;
; 0.150  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.851      ;
; 0.150  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.851      ;
; 0.152  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.848      ;
; 0.153  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.848      ;
; 0.153  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.848      ;
; 0.153  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.070      ; 0.844      ;
; 0.159  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.841      ;
; 0.160  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.074      ; 0.841      ;
; 0.163  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 0.836      ;
; 0.166  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.073      ; 0.834      ;
; 0.167  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 0.832      ;
; 0.169  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.085      ; 0.843      ;
; 0.169  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 1.786      ; 2.159      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.619      ;
; -1.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.619      ;
; -1.664 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.619      ;
; -1.658 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.609      ;
; -1.658 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.609      ;
; -1.658 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.609      ;
; -1.658 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.609      ;
; -1.647 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.240     ; 1.394      ;
; -1.646 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.240     ; 1.393      ;
; -1.641 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.241     ; 1.387      ;
; -1.586 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.241     ; 1.332      ;
; -1.577 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.528      ;
; -1.561 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.241     ; 1.307      ;
; -1.540 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.241     ; 1.286      ;
; -1.515 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.053     ; 1.449      ;
; -1.493 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.053     ; 1.427      ;
; -1.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.445      ;
; -1.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.445      ;
; -1.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.445      ;
; -1.484 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.435      ;
; -1.484 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.435      ;
; -1.484 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.435      ;
; -1.484 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.435      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.423      ;
; -1.469 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.424      ;
; -1.469 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.424      ;
; -1.469 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.032     ; 2.424      ;
; -1.463 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.414      ;
; -1.463 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.414      ;
; -1.463 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.414      ;
; -1.463 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.414      ;
; -1.457 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.408      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.456 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.406      ;
; -1.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.397      ;
; -1.433 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.021     ; 2.399      ;
; -1.429 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.380      ;
; -1.420 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.241     ; 1.166      ;
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.241     ; 1.162      ;
; -1.410 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.367      ;
; -1.410 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.367      ;
; -1.410 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.367      ;
; -1.410 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.367      ;
; -1.403 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 2.354      ;
; -1.400 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.350      ;
; -1.393 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.350      ;
; -1.393 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.350      ;
; -1.393 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.350      ;
; -1.393 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.350      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.390 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.339      ;
; -1.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.053     ; 1.310      ;
; -1.372 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.028     ; 2.331      ;
; -1.372 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.028     ; 2.331      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.323      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.323      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.323      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.038     ; 2.316      ;
; -1.363 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.037     ; 2.313      ;
; -1.361 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.313      ;
; -1.361 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.313      ;
; -1.361 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.313      ;
; -1.361 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.313      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.028     ; 2.314      ;
; -1.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.028     ; 2.314      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.306      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.306      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.031     ; 2.306      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.296      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.296      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.296      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.296      ;
; -1.342 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.299      ;
; -1.342 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.030     ; 2.299      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; -0.798 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 1.000        ; -1.118     ; 0.677      ;
+--------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.434 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.014     ; 0.827      ;
; -0.432 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.837      ;
; -0.418 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.001      ; 0.826      ;
; -0.389 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.006     ; 0.790      ;
; -0.370 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.000      ; 0.777      ;
; -0.364 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.006     ; 0.765      ;
; -0.347 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.005     ; 0.749      ;
; -0.346 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.005     ; 0.748      ;
; -0.344 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.013     ; 0.738      ;
; -0.332 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.012     ; 0.727      ;
; -0.327 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.010     ; 0.724      ;
; -0.319 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.007     ; 0.719      ;
; -0.309 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.004      ; 0.720      ;
; -0.305 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.014     ; 0.698      ;
; -0.274 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.001     ; 0.680      ;
; -0.274 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.009     ; 0.672      ;
; -0.272 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.013     ; 0.666      ;
; -0.270 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.004      ; 0.681      ;
; -0.267 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.014     ; 0.660      ;
; -0.262 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.012     ; 0.657      ;
; -0.261 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.001     ; 0.667      ;
; -0.251 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.005     ; 0.653      ;
; -0.243 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.648      ;
; -0.241 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.001      ; 0.649      ;
; -0.240 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.003     ; 0.644      ;
; -0.237 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.000      ; 0.644      ;
; -0.224 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.013     ; 0.618      ;
; -0.186 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.591      ;
; -0.163 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.003     ; 0.567      ;
; -0.152 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.003     ; 0.556      ;
; -0.141 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.003     ; 0.545      ;
; -0.136 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.001     ; 0.542      ;
; -0.090 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.003     ; 0.494      ;
; -0.085 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.490      ;
; -0.085 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.490      ;
; -0.064 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.003     ; 0.468      ;
; -0.053 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.458      ;
; 0.011  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.394      ;
; 0.015  ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.002     ; 0.390      ;
+--------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.679 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.893      ; 1.503      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.467 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.100      ; 1.912      ;
; -0.404 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.090      ; 1.965      ;
; -0.320 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.098      ; 2.067      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.315 ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.089      ; 2.053      ;
; -0.183 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[26]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.897      ; 2.003      ;
; -0.181 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|y[22]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.897      ; 2.005      ;
; -0.131 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; USBBridge:inst|DFFE_inst33                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.098      ; 2.256      ;
; -0.098 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[3]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.893      ; 1.584      ;
; 0.009  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.662      ;
; 0.025  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.678      ;
; 0.036  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.674      ;
; 0.038  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.672      ;
; 0.041  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.682      ;
; 0.043  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.684      ;
; 0.046  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.678      ;
; 0.050  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.689      ;
; 0.050  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.688      ;
; 0.051  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.691      ;
; 0.066  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.700      ;
; 0.070  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.702      ;
; 0.072  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.713      ;
; 0.072  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.711      ;
; 0.072  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.713      ;
; 0.073  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.726      ;
; 0.073  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.712      ;
; 0.074  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.713      ;
; 0.075  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 0.728      ;
; 0.080  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.719      ;
; 0.082  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.721      ;
; 0.082  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.723      ;
; 0.083  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.722      ;
; 0.086  ; USBBridge:inst|DOStrobes[2]                                ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.734      ;
; 0.086  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.719      ;
; 0.087  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.720      ;
; 0.090  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.731      ;
; 0.090  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.721      ;
; 0.091  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.724      ;
; 0.092  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.733      ;
; 0.094  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.735      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.737      ;
; 0.097  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.453      ; 0.734      ;
; 0.101  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.741      ;
; 0.101  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.734      ;
; 0.108  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                        ; lab:inst4|UA:inst100|pc[1]                                                                                ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.904      ; 2.301      ;
; 0.108  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0] ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.456      ; 0.748      ;
; 0.121  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 0.755      ;
; 0.125  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.763      ;
; 0.125  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 0.763      ;
; 0.126  ; lab:inst4|inst42                                           ; lab:inst4|UA:inst100|y[17]                                                                                ; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.304      ; 1.604      ;
; 0.127  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.770      ;
; 0.131  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.463      ; 0.778      ;
; 0.136  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.778      ;
; 0.143  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 0.786      ;
; 0.147  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.788      ;
; 0.148  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.796      ;
; 0.149  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.460      ; 0.793      ;
; 0.155  ; USBBridge:inst|DFFE_inst23                                 ; USBBridge:inst|DFFE_inst23                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[3]                                 ; lab:inst4|UA:inst100|pc[3]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[4]                                 ; lab:inst4|UA:inst100|pc[4]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.157  ; lab:inst4|UA:inst100|pc[5]                                 ; lab:inst4|UA:inst100|pc[5]                                                                                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.160  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.793      ;
; 0.166  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]  ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.797      ;
; 0.171  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.810      ;
; 0.172  ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 0.814      ;
; 0.178  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.811      ;
; 0.185  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4] ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 0.824      ;
; 0.193  ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]  ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.457      ; 0.834      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
; 0.196  ; lab:inst4|UA:inst100|y[11]                                 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.100      ; 2.075      ;
+--------+------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.291 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.685      ;
; -0.281 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.813      ; 1.696      ;
; -0.281 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.813      ; 1.696      ;
; -0.250 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 1.731      ;
; -0.250 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 1.731      ;
; -0.230 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.819      ; 1.753      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.228 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.747      ;
; -0.222 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.820      ; 1.762      ;
; -0.222 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.820      ; 1.762      ;
; -0.222 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.820      ; 1.762      ;
; -0.222 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.820      ; 1.762      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.198 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.781      ;
; -0.181 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.794      ;
; -0.181 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.794      ;
; -0.181 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.794      ;
; -0.181 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.794      ;
; -0.181 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.794      ;
; -0.181 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.794      ;
; -0.167 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.823      ; 1.820      ;
; -0.167 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.823      ; 1.820      ;
; -0.167 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.823      ; 1.820      ;
; -0.167 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.823      ; 1.820      ;
; -0.148 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.830      ;
; -0.141 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.828      ; 1.851      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.129 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.850      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.850      ;
; -0.114 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.816      ; 1.866      ;
; -0.106 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.872      ;
; -0.106 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.872      ;
; -0.106 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.872      ;
; -0.106 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.872      ;
; -0.106 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.872      ;
; -0.101 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.828      ; 1.891      ;
; -0.101 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.828      ; 1.891      ;
; -0.087 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.819      ; 1.896      ;
; -0.084 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.891      ;
; -0.084 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 1.891      ;
; -0.083 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.810      ; 1.891      ;
; -0.083 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.810      ; 1.891      ;
; -0.083 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.810      ; 1.891      ;
; -0.083 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.810      ; 1.891      ;
; -0.083 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.810      ; 1.891      ;
; -0.082 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.894      ;
; -0.082 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.894      ;
; -0.082 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.894      ;
; -0.082 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.894      ;
; -0.082 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.894      ;
; -0.082 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.894      ;
; -0.064 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.822      ; 1.922      ;
; -0.024 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.954      ;
; -0.024 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.954      ;
; -0.024 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.814      ; 1.954      ;
; -0.011 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.812      ; 1.965      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.979      ;
; 0.000  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.815      ; 1.979      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.004  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.818      ; 1.986      ;
; 0.023  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.816      ; 2.003      ;
; 0.023  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.816      ; 2.003      ;
; 0.023  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.816      ; 2.003      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.032  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.817      ; 2.013      ;
; 0.045  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 2.020      ;
; 0.045  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 2.020      ;
; 0.045  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 2.020      ;
; 0.045  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.811      ; 2.020      ;
; 0.049  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.819      ; 2.032      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.265 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.330      ;
; 0.266 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.331      ;
; 0.319 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.384      ;
; 0.333 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.399      ; 0.396      ;
; 0.345 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.410      ;
; 0.345 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.410      ;
; 0.355 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.400      ; 0.419      ;
; 0.389 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.400      ; 0.453      ;
; 0.390 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.455      ;
; 0.411 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.399      ; 0.474      ;
; 0.412 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.477      ;
; 0.423 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.399      ; 0.486      ;
; 0.461 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.391      ; 0.516      ;
; 0.483 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.404      ; 0.551      ;
; 0.483 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.548      ;
; 0.486 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.403      ; 0.553      ;
; 0.493 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.397      ; 0.554      ;
; 0.494 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.391      ; 0.549      ;
; 0.500 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.400      ; 0.564      ;
; 0.504 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.407      ; 0.575      ;
; 0.511 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.389      ; 0.564      ;
; 0.528 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.391      ; 0.583      ;
; 0.530 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.595      ;
; 0.540 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.605      ;
; 0.540 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.395      ; 0.599      ;
; 0.557 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.389      ; 0.610      ;
; 0.565 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.407      ; 0.636      ;
; 0.565 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.397      ; 0.626      ;
; 0.570 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.394      ; 0.628      ;
; 0.577 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.391      ; 0.632      ;
; 0.578 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.397      ; 0.639      ;
; 0.578 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.397      ; 0.639      ;
; 0.579 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.403      ; 0.646      ;
; 0.585 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.397      ; 0.646      ;
; 0.586 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.391      ; 0.641      ;
; 0.608 ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.397      ; 0.669      ;
; 0.656 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.404      ; 0.724      ;
; 0.672 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.401      ; 0.737      ;
; 0.682 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.389      ; 0.735      ;
+-------+-----------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[11]'                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.416 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.582      ;
; 1.471 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.637      ;
; 1.483 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.649      ;
; 1.536 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.702      ;
; 1.549 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.715      ;
; 1.601 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.767      ;
; 1.614 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.780      ;
; 1.669 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.835      ;
; 1.680 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.846      ;
; 1.734 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.900      ;
; 1.746 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.912      ;
; 1.799 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 0.965      ;
; 1.821 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 0.977      ;
; 1.875 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]             ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.031      ;
; 1.912 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.079      ;
; 1.923 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.986     ; 1.091      ;
; 1.932 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.986     ; 1.100      ;
; 1.933 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.100      ;
; 1.942 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.098      ;
; 1.984 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.151      ;
; 1.988 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.986     ; 1.156      ;
; 2.021 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.177      ;
; 2.047 ; lab:inst4|UA:inst100|y[14]                                                 ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.818     ; 1.383      ;
; 2.074 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.230      ;
; 2.077 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.987     ; 1.244      ;
; 2.087 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.243      ;
; 2.110 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 1.276      ;
; 2.128 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.992     ; 1.290      ;
; 2.144 ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]   ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.988     ; 1.310      ;
; 2.198 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.354      ;
; 2.203 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.361      ;
; 2.234 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.986     ; 1.402      ;
; 2.254 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.986     ; 1.422      ;
; 2.268 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.426      ;
; 2.280 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.438      ;
; 2.282 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.992     ; 1.444      ;
; 2.289 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.446      ;
; 2.307 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.465      ;
; 2.312 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.992     ; 1.474      ;
; 2.319 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.477      ;
; 2.339 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.496      ;
; 2.342 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.991     ; 1.505      ;
; 2.355 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.511      ;
; 2.368 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.525      ;
; 2.382 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.992     ; 1.544      ;
; 2.430 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.586      ;
; 2.439 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.997     ; 1.596      ;
; 2.460 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.616      ;
; 2.588 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.998     ; 1.744      ;
; 2.631 ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]              ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.989     ; 1.796      ;
; 2.652 ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.996     ; 1.810      ;
+-------+----------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab:inst4|UA:inst100|y[1]'                                                                                                                             ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node          ; Launch Clock          ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+
; 1.505 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6] ; lab:inst4|inst42 ; USBBridge:inst|USBRDn ; lab:inst4|UA:inst100|y[1] ; 0.000        ; -1.003     ; 0.596      ;
+-------+------------------------------------------------------------+------------------+-----------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.285 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 1.000        ; -1.411     ; 0.791      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.283 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 1.000        ; -1.140     ; 1.060      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; -1.038 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 1.000        ; -1.268     ; 0.687      ;
+--------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.402 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.464     ; 0.845      ;
; -0.380 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.464     ; 0.823      ;
; -0.091 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 1.043      ;
; 0.071  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 0.880      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.034  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.082      ; 1.043      ;
; -0.034  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.082      ; 1.043      ;
; 0.128   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 0.880      ;
; 0.128   ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.081      ; 0.880      ;
; 999.094 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.845      ;
; 999.094 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.845      ;
; 999.116 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.823      ;
; 999.116 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.038     ; 0.823      ;
+---------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.133 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.781      ;
; 0.133 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.464      ; 0.781      ;
; 0.268 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.917      ;
; 0.268 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.465      ; 0.917      ;
; 0.595 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.747      ;
; 0.595 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DFFE_inst33          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.747      ;
; 0.602 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.754      ;
; 0.602 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DFFE_inst23          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.754      ;
+-------+-----------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.641 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.781      ;
; 0.664 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.081     ; 0.747      ;
; 0.671 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; -0.081     ; 0.754      ;
; 0.776 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.037      ; 0.917      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[23]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.410 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst86 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23] ; 0.000        ; -0.950     ; 0.614      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[11]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.605 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst88 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11] ; 0.000        ; -0.816     ; 0.943      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'lab:inst4|UA:inst100|y[24]'                                                                                                                     ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node          ; Launch Clock                                      ; Latch Clock                ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+
; 1.644 ; lab:inst4|UA:inst100|y[0] ; lab:inst4|inst89 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24] ; 0.000        ; -1.098     ; 0.700      ;
+-------+---------------------------+------------------+---------------------------------------------------+----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.073  ; 0.289        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.074  ; 0.290        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[4]|clk                 ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[6]|clk                 ;
; 0.294  ; 0.294        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[5]|clk                 ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|inclk[0]                  ;
; 0.317  ; 0.317        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED~clkctrl|outclk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|q                                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|q                                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[11]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.353  ; 0.569        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; lab:inst4|inst88      ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst100|y[11]|q ;
; 0.575  ; 0.575        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[11] ; Rise       ; inst4|inst88|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[1]'                                                     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.253  ; 0.437        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.343  ; 0.559        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; lab:inst4|inst42     ;
; 0.433  ; 0.433        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst100|y[1]|q ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[1] ; Rise       ; inst4|inst42|clk     ;
+--------+--------------+----------------+------------------+---------------------------+------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[23]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.240  ; 0.424        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.354  ; 0.570        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; lab:inst4|inst86      ;
; 0.420  ; 0.420        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst100|y[23]|q ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[23] ; Rise       ; inst4|inst86|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lab:inst4|UA:inst100|y[24]'                                                      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.261  ; 0.445        ; 0.184          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.335  ; 0.551        ; 0.216          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; lab:inst4|inst89      ;
; 0.441  ; 0.441        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst100|y[24]|q ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; lab:inst4|UA:inst100|y[24] ; Rise       ; inst4|inst89|clk      ;
+--------+--------------+----------------+------------------+----------------------------+------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                       ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                       ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                 ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                  ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                  ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                  ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                  ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[10]                                            ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[11]                                            ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[1]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[2]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[3]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[4]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[5]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[6]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[7]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[8]                                             ;
; 499.595 ; 499.811      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[9]                                             ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst17|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                 ;
; 499.596 ; 499.812      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21]                                 ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                                  ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                                  ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                                  ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[12]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[13]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[14]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[15]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[16]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[17]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[18]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[19]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[20]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[21]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[22]                                            ;
; 499.597 ; 499.813      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[23]                                            ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT1:inst18|CT:inst|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[0]         ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[1]         ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[2]         ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[3]         ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[4]         ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|CT3:inst33|lpm_counter:lpm_counter_component|cntr_7cj:auto_generated|counter_reg_bit[5]         ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10]                                ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11]                                ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12]                                ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst2|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                                  ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13]                                 ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                                  ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22]                                 ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23]                                 ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg1:inst|Rg_1:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                                  ;
; 499.598 ; 499.814      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; lab:inst4|Rg3:inst9|Rg_3:inst|lpm_ff:lpm_ff_component|dffs[0]                                             ;
; 499.636 ; 499.820      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[1]                                                                                ;
; 499.636 ; 499.820      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lab:inst4|UA:inst100|pc[2]                                                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 1.977 ; 2.563 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 1.741 ; 2.345 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 1.977 ; 2.563 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 1.156 ; 1.843 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 1.043 ; 1.715 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.293 ; 2.010 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 1.083 ; 1.752 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 1.465 ; 2.182 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 0.893 ; 1.516 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 7.541 ; 7.440 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 7.358 ; 7.231 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 7.541 ; 7.440 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 2.753 ; 3.316 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 2.916 ; 3.518 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 6.983 ; 7.723 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 6.983 ; 7.723 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.297 ; -0.849 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.302 ; -0.883 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.343 ; -0.920 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.461 ; -1.075 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.360 ; -0.954 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.501 ; -1.140 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.299 ; -0.852 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.463 ; -1.049 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.297 ; -0.849 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.757 ; -1.351 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -0.967 ; -1.645 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.757 ; -1.351 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -2.432 ; -2.991 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -2.586 ; -3.177 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.623 ; -1.249 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.623 ; -1.249 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 3.453  ; 3.353  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 3.453  ; 3.353  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 9.855  ; 10.397 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 8.191  ; 8.447  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.372  ; 8.873  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 8.447  ; 8.752  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 8.509  ; 9.067  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 7.922  ; 8.153  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 9.855  ; 10.397 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.920  ; 8.432  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.325  ; 8.608  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.453  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 2.619  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.290  ; 7.597  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.642  ; 5.842  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.766  ; 6.018  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.458  ; 5.562  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.704  ; 5.889  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.171  ; 6.385  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.290  ; 7.597  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.228  ; 6.504  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.256  ; 6.560  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 4.122  ; 4.002  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.122  ; 4.002  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 2.252  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 11.807 ; 12.109 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 6.452  ; 6.807  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 11.807 ; 12.109 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.060  ; 5.125  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.503  ; 5.753  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.442  ; 5.998  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 5.148  ; 5.298  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.132  ; 5.267  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.205  ; 4.302  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.422  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.422  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 10.129 ; 10.431 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 7.312  ; 7.666  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 10.129 ; 10.431 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 7.017  ; 7.255  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.729  ; 6.905  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 6.479  ; 6.804  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 8.935  ; 8.961  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 8.599  ; 8.918  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.978  ; 6.312  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.996  ; 3.147  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 6.565  ; 7.175  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 6.565  ; 7.175  ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 5.630  ; 5.933  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 4.834  ; 5.128  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.486  ; 4.825  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 5.630  ; 5.933  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.940  ; 5.297  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.940  ; 5.297  ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 6.173  ; 6.757  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 6.173  ; 6.757  ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 2.998 ; 2.852 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 2.998 ; 2.852 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.909 ; 4.014 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.851 ; 5.046 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.773 ; 4.980 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.146 ; 4.266 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.692 ; 4.900 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.992 ; 5.174 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.848 ; 5.007 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.754 ; 4.888 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 3.909 ; 4.014 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.406 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.566 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.483 ; 4.598 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.245 ; 5.446 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.086 ; 5.287 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.483 ; 4.598 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.149 ; 5.335 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.547 ; 5.754 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.729 ; 7.020 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.641 ; 5.922 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.702 ; 5.954 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.807 ; 2.016 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.807 ; 3.691 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.016 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.343 ; 2.444 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.516 ; 3.667 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.197 ; 3.365 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.998 ; 3.081 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.179 ; 3.308 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.499 ; 3.662 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.285 ; 3.440 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.105 ; 3.246 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.343 ; 2.444 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.167 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.167 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.193 ; 2.193 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.513 ; 2.513 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.217 ; 2.217 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.217 ; 2.217 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.767 ; 2.915 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 6.291 ; 6.842 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 6.291 ; 6.842 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.349 ; 4.678 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 4.642 ; 4.908 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.349 ; 4.678 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 5.368 ; 5.647 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.787 ; 5.132 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.787 ; 5.132 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.871 ; 6.387 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.871 ; 6.387 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.260 ; 4.260 ; 4.461 ; 4.458 ;
; mode_usb_n ; usb_d[1]    ; 3.988 ; 3.988 ; 4.207 ; 4.204 ;
; mode_usb_n ; usb_d[2]    ; 3.988 ; 3.988 ; 4.207 ; 4.204 ;
; mode_usb_n ; usb_d[3]    ; 3.988 ; 3.988 ; 4.207 ; 4.204 ;
; mode_usb_n ; usb_d[4]    ; 4.647 ; 4.647 ; 4.794 ; 4.791 ;
; mode_usb_n ; usb_d[5]    ; 4.294 ; 4.294 ; 4.485 ; 4.482 ;
; mode_usb_n ; usb_d[6]    ; 3.988 ; 3.988 ; 4.207 ; 4.204 ;
; mode_usb_n ; usb_d[7]    ; 4.294 ; 4.294 ; 4.485 ; 4.482 ;
; mode_usb_n ; usb_rdn     ; 3.143 ; 3.139 ; 3.484 ; 3.484 ;
; mode_usb_n ; usb_wr      ; 3.126 ; 3.122 ; 3.461 ; 3.461 ;
; sw[0]      ; led[0]      ;       ; 3.326 ; 3.906 ;       ;
; sw[1]      ; led[1]      ;       ; 3.550 ; 4.166 ;       ;
; sw[1]      ; usb_d[1]    ; 6.037 ; 6.318 ; 6.681 ; 6.988 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.400 ; 3.334 ; 3.541 ; 3.541 ;
; mode_usb_n ; usb_d[1]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[2]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[3]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[4]    ; 3.772 ; 3.706 ; 3.861 ; 3.861 ;
; mode_usb_n ; usb_d[5]    ; 3.433 ; 3.367 ; 3.565 ; 3.565 ;
; mode_usb_n ; usb_d[6]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[7]    ; 3.433 ; 3.367 ; 3.565 ; 3.565 ;
; mode_usb_n ; usb_rdn     ; 2.275 ; 2.275 ; 2.675 ; 2.617 ;
; mode_usb_n ; usb_wr      ; 2.258 ; 2.258 ; 2.653 ; 2.595 ;
; sw[0]      ; led[0]      ;       ; 3.257 ; 3.832 ;       ;
; sw[1]      ; led[1]      ;       ; 3.471 ; 4.080 ;       ;
; sw[1]      ; usb_d[1]    ; 5.856 ; 6.112 ; 6.475 ; 6.762 ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -8.047   ; -1.431  ; -4.312   ; 0.133   ; -1.487              ;
;  USBBridge:inst|USBRDn                             ; -5.138   ; -0.291  ; -1.797   ; 0.641   ; -1.487              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.844   ; 0.265   ; N/A      ; N/A     ; -1.487              ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 19.597              ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -4.980   ; -1.431  ; -1.449   ; 0.133   ; 499.448             ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.047   ; 1.416   ; -4.258   ; 1.605   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -3.057   ; 1.505   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.745   ; 1.410   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -4.312   ; 1.644   ; -1.487              ;
; Design-wide TNS                                    ; -693.698 ; -22.05  ; -20.909  ; 0.0     ; -226.024            ;
;  USBBridge:inst|USBRDn                             ; -470.395 ; -11.235 ; -3.530   ; 0.000   ; -172.492            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -44.754  ; 0.000   ; N/A      ; N/A     ; -47.584             ;
;  clk_25mhz                                         ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -167.732 ; -10.815 ; -5.064   ; 0.000   ; 0.000               ;
;  lab:inst4|UA:inst100|y[11]                        ; -8.047   ; 0.000   ; -4.258   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[1]                         ; -3.057   ; 0.000   ; N/A      ; N/A     ; -1.487              ;
;  lab:inst4|UA:inst100|y[23]                        ; N/A      ; N/A     ; -3.745   ; 0.000   ; -1.487              ;
;  lab:inst4|UA:inst100|y[24]                        ; N/A      ; N/A     ; -4.312   ; 0.000   ; -1.487              ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.223  ; 4.418  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 3.756  ; 3.933  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.223  ; 4.418  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.500  ; 2.667  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 2.069  ; 2.245  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.793  ; 2.953  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.352  ; 2.476  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 3.000  ; 3.149  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.920  ; 2.066  ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 14.395 ; 15.243 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; 13.905 ; 14.802 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 14.395 ; 15.243 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; 5.807  ; 6.019  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.113  ; 6.363  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; 15.541 ; 15.599 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; 15.541 ; 15.599 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.232 ; -0.398 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.302 ; -0.398 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.325 ; -0.435 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.461 ; -0.764 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.360 ; -0.496 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.501 ; -0.819 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.254 ; -0.417 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.463 ; -0.685 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.232 ; -0.406 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.757 ; -0.980 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[0]    ; clk_25mhz             ; -0.967 ; -1.314 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.757 ; -0.980 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_rxfn  ; clk_25mhz             ; -2.432 ; -2.991 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -2.586 ; -3.177 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; sw[*]     ; clk_25mhz             ; -0.623 ; -1.249 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  sw[1]    ; clk_25mhz             ; -0.623 ; -1.249 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 7.064  ; 7.299  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.064  ; 7.299  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 21.431 ; 20.942 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 18.075 ; 17.623 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 19.308 ; 18.624 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 19.161 ; 18.688 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 19.530 ; 18.776 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 17.531 ; 17.166 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 21.431 ; 20.942 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 17.535 ; 17.099 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 18.497 ; 18.009 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 5.042  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.982  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.384 ; 15.017 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.116 ; 11.866 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.356 ; 12.149 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.679 ; 11.485 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.356 ; 12.061 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.303 ; 12.970 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 15.384 ; 15.017 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.365 ; 13.062 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.675 ; 13.307 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 8.915  ; 8.978  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 8.915  ; 8.978  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.091  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 26.291 ; 25.852 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 15.152 ; 14.574 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 26.291 ; 25.852 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.410 ; 10.318 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.821 ; 11.364 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 12.283 ; 11.874 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 10.268 ; 10.128 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 10.335 ; 10.298 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.772  ; 8.526  ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.816  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.816  ;        ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 22.021 ; 21.539 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 16.263 ; 15.857 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 22.021 ; 21.539 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 16.036 ; 15.538 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 15.145 ; 14.657 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 14.570 ; 14.129 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 18.745 ; 18.932 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 18.474 ; 18.122 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 13.425 ; 12.959 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 5.856  ; 5.916  ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 15.333 ; 14.605 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 15.333 ; 14.605 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 12.457 ; 12.229 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 11.135 ; 10.662 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 10.356 ; 9.921  ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 12.457 ; 12.229 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 11.312 ; 10.752 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 11.312 ; 10.752 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 14.432 ; 13.829 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 14.432 ; 13.829 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; led[*]    ; USBBridge:inst|USBRDn               ; 2.998 ; 2.852 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 2.998 ; 2.852 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.909 ; 4.014 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.851 ; 5.046 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 4.773 ; 4.980 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 4.146 ; 4.266 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.692 ; 4.900 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.992 ; 5.174 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.848 ; 5.007 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.754 ; 4.888 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 3.909 ; 4.014 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.406 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.566 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.483 ; 4.598 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.245 ; 5.446 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.086 ; 5.287 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.483 ; 4.598 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.149 ; 5.335 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.547 ; 5.754 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.729 ; 7.020 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.641 ; 5.922 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.702 ; 5.954 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; led[*]    ; clk_25mhz                           ; 3.807 ; 2.016 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.807 ; 3.691 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.016 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.343 ; 2.444 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.516 ; 3.667 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.197 ; 3.365 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.998 ; 3.081 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.179 ; 3.308 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 3.499 ; 3.662 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.285 ; 3.440 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.105 ; 3.246 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.343 ; 2.444 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.167 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.167 ;       ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.193 ; 2.193 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.513 ; 2.513 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.217 ; 2.217 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 1.950 ; 1.950 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.217 ; 2.217 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.767 ; 2.915 ; Fall       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[11]          ; 6.291 ; 6.842 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
;  usb_d[3] ; lab:inst4|UA:inst100|y[11]          ; 6.291 ; 6.842 ; Rise       ; lab:inst4|UA:inst100|y[11]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[1]           ; 4.349 ; 4.678 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[0] ; lab:inst4|UA:inst100|y[1]           ; 4.642 ; 4.908 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[1]           ; 4.349 ; 4.678 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
;  usb_d[6] ; lab:inst4|UA:inst100|y[1]           ; 5.368 ; 5.647 ; Rise       ; lab:inst4|UA:inst100|y[1]                         ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[23]          ; 4.787 ; 5.132 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
;  usb_d[4] ; lab:inst4|UA:inst100|y[23]          ; 4.787 ; 5.132 ; Rise       ; lab:inst4|UA:inst100|y[23]                        ;
; usb_d[*]  ; lab:inst4|UA:inst100|y[24]          ; 5.871 ; 6.387 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
;  usb_d[1] ; lab:inst4|UA:inst100|y[24]          ; 5.871 ; 6.387 ; Rise       ; lab:inst4|UA:inst100|y[24]                        ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; mode_usb_n ; usb_d[0]    ; 7.043  ; 6.906  ; 7.383  ; 7.383  ;
; mode_usb_n ; usb_d[1]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[2]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[3]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[4]    ; 7.746  ; 7.609  ; 8.157  ; 8.157  ;
; mode_usb_n ; usb_d[5]    ; 7.076  ; 6.939  ; 7.427  ; 7.427  ;
; mode_usb_n ; usb_d[6]    ; 6.500  ; 6.363  ; 6.748  ; 6.748  ;
; mode_usb_n ; usb_d[7]    ; 7.076  ; 6.939  ; 7.427  ; 7.427  ;
; mode_usb_n ; usb_rdn     ; 4.679  ; 4.679  ; 4.856  ; 4.725  ;
; mode_usb_n ; usb_wr      ; 4.660  ; 4.660  ; 4.833  ; 4.702  ;
; sw[0]      ; led[0]      ;        ; 6.700  ; 6.940  ;        ;
; sw[1]      ; led[1]      ;        ; 7.202  ; 7.389  ;        ;
; sw[1]      ; usb_d[1]    ; 13.461 ; 12.976 ; 13.654 ; 13.246 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.400 ; 3.334 ; 3.541 ; 3.541 ;
; mode_usb_n ; usb_d[1]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[2]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[3]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[4]    ; 3.772 ; 3.706 ; 3.861 ; 3.861 ;
; mode_usb_n ; usb_d[5]    ; 3.433 ; 3.367 ; 3.565 ; 3.565 ;
; mode_usb_n ; usb_d[6]    ; 3.138 ; 3.072 ; 3.298 ; 3.298 ;
; mode_usb_n ; usb_d[7]    ; 3.433 ; 3.367 ; 3.565 ; 3.565 ;
; mode_usb_n ; usb_rdn     ; 2.275 ; 2.275 ; 2.675 ; 2.617 ;
; mode_usb_n ; usb_wr      ; 2.258 ; 2.258 ; 2.653 ; 2.595 ;
; sw[0]      ; led[0]      ;       ; 3.257 ; 3.832 ;       ;
; sw[1]      ; led[1]      ;       ; 3.471 ; 4.080 ;       ;
; sw[1]      ; usb_d[1]    ; 5.856 ; 6.112 ; 6.475 ; 6.762 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-009 s                 ; 3.48e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-009 s                ; 3.48e-009 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.35 V              ; -0.00735 V          ; 0.126 V                              ; 0.011 V                              ; 4.7e-010 s                  ; 4.63e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.35 V             ; -0.00735 V         ; 0.126 V                             ; 0.011 V                             ; 4.7e-010 s                 ; 4.63e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-007 V                  ; 2.34 V              ; -0.00803 V          ; 0.14 V                               ; 0.045 V                              ; 6.89e-010 s                 ; 6.56e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-007 V                 ; 2.34 V             ; -0.00803 V         ; 0.14 V                              ; 0.045 V                             ; 6.89e-010 s                ; 6.56e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.33 V              ; -0.00215 V          ; 0.091 V                              ; 0.057 V                              ; 3.77e-009 s                 ; 3.49e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.33 V             ; -0.00215 V         ; 0.091 V                             ; 0.057 V                             ; 3.77e-009 s                ; 3.49e-009 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-007 V                  ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-010 s                 ; 4.81e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-007 V                 ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-010 s                ; 4.81e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-007 V                  ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-010 s                  ; 3.85e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-007 V                 ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-010 s                 ; 3.85e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-007 V                  ; 2.34 V              ; -0.00726 V          ; 0.108 V                              ; 0.026 V                              ; 6.58e-010 s                 ; 8.2e-010 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-007 V                 ; 2.34 V             ; -0.00726 V         ; 0.108 V                             ; 0.026 V                             ; 6.58e-010 s                ; 8.2e-010 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 533      ; 336      ; 948      ; 1924     ;
; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 125      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 25       ; 122      ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 39       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 533      ; 336      ; 948      ; 1924     ;
; lab:inst4|UA:inst100|y[1]                         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 17       ; 0        ; 0        ; 0        ;
; lab:inst4|UA:inst100|y[11]                        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 24       ; 24       ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 125      ; 0        ; 58       ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 2        ; 2        ;
; USBBridge:inst|USBRDn                             ; lab:inst4|UA:inst100|y[1]                         ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 25       ; 122      ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 0        ; 39       ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 4        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[11]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[23]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; lab:inst4|UA:inst100|y[24]                        ; 1        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 178   ; 178  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 319   ; 319  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 23:51:15 2019
Info: Command: quartus_sta lab -c lab
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "ALUUAPR" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ALUUAPR -section_id "Root Region" was ignored
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ALUUAPR -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ALUUAPR -section_id Top was ignored
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst4|inst50~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'lab.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[1] lab:inst4|UA:inst100|y[1]
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[23] lab:inst4|UA:inst100|y[23]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[11] lab:inst4|UA:inst100|y[11]
    Info: create_clock -period 1.000 -name lab:inst4|UA:inst100|y[24] lab:inst4|UA:inst100|y[24]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -8.047
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -8.047        -8.047 lab:inst4|UA:inst100|y[11] 
    Info:    -5.138      -470.395 USBBridge:inst|USBRDn 
    Info:    -4.980      -167.732 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -3.057        -3.057 lab:inst4|UA:inst100|y[1] 
    Info:    -1.844       -44.467 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -1.419
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.419        -5.636 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.161        -0.513 USBBridge:inst|USBRDn 
    Info:     0.459         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     3.069         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.504         0.000 lab:inst4|UA:inst100|y[1] 
Info: Worst-case recovery slack is -4.312
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.312        -4.312 lab:inst4|UA:inst100|y[24] 
    Info:    -4.258        -4.258 lab:inst4|UA:inst100|y[11] 
    Info:    -3.745        -3.745 lab:inst4|UA:inst100|y[23] 
    Info:    -1.797        -3.530 USBBridge:inst|USBRDn 
    Info:    -1.449        -5.064 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.761
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.761         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.460         0.000 USBBridge:inst|USBRDn 
    Info:     3.550         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     4.026         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     4.167         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.929         0.000 clk_25mhz 
    Info:   499.577         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.424
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -7.424        -7.424 lab:inst4|UA:inst100|y[11] 
    Info:    -4.766      -436.805 USBBridge:inst|USBRDn 
    Info:    -4.541      -147.949 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.767        -2.767 lab:inst4|UA:inst100|y[1] 
    Info:    -1.842       -44.754 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -1.431
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.431        -4.848 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.127        -0.392 USBBridge:inst|USBRDn 
    Info:     0.611         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     2.817         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.198         0.000 lab:inst4|UA:inst100|y[1] 
Info: Worst-case recovery slack is -4.024
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -4.024        -4.024 lab:inst4|UA:inst100|y[24] 
    Info:    -4.015        -4.015 lab:inst4|UA:inst100|y[11] 
    Info:    -3.497        -3.497 lab:inst4|UA:inst100|y[23] 
    Info:    -1.526        -2.995 USBBridge:inst|USBRDn 
    Info:    -1.232        -4.236 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.715
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.715         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.315         0.000 USBBridge:inst|USBRDn 
    Info:     3.410         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     3.791         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     3.996         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.487      -172.492 USBBridge:inst|USBRDn 
    Info:    -1.487       -47.584 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[11] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[1] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[23] 
    Info:    -1.487        -1.487 lab:inst4|UA:inst100|y[24] 
    Info:    19.917         0.000 clk_25mhz 
    Info:   499.448         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.010
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[11]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {lab:inst4|UA:inst100|y[1]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[24]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[23]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[11]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {lab:inst4|UA:inst100|y[1]}] -hold 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.167
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.167        -3.167 lab:inst4|UA:inst100|y[11] 
    Info:    -1.868       -32.300 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.664      -140.364 USBBridge:inst|USBRDn 
    Info:    -0.798        -0.798 lab:inst4|UA:inst100|y[1] 
    Info:    -0.434        -8.512 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
Info: Worst-case hold slack is -0.679
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.679       -10.815 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.291       -11.235 USBBridge:inst|USBRDn 
    Info:     0.265         0.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:     1.416         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.505         0.000 lab:inst4|UA:inst100|y[1] 
Info: Worst-case recovery slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285        -1.285 lab:inst4|UA:inst100|y[24] 
    Info:    -1.283        -1.283 lab:inst4|UA:inst100|y[11] 
    Info:    -1.038        -1.038 lab:inst4|UA:inst100|y[23] 
    Info:    -0.402        -0.782 USBBridge:inst|USBRDn 
    Info:    -0.034        -0.068 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 0.133
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.133         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.641         0.000 USBBridge:inst|USBRDn 
    Info:     1.410         0.000 lab:inst4|UA:inst100|y[23] 
    Info:     1.605         0.000 lab:inst4|UA:inst100|y[11] 
    Info:     1.644         0.000 lab:inst4|UA:inst100|y[24] 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[11] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[1] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[23] 
    Info:    -1.000        -1.000 lab:inst4|UA:inst100|y[24] 
    Info:    19.597         0.000 clk_25mhz 
    Info:   499.595         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Mon Dec 02 23:51:20 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


