#**********************************************************************************************************
# CRT Configuration
#**********************************************************************************************************

# ACPU PLL Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000110,0x00000005		# OEB=1, RSTB=0, POW=1
w 0x98000110,0x00000007		# OEB=1, RSTB=1, POW=1
w 0x980005c0,0x0000000c		# turn off OC_EN_ACPU
w 0x980005c4,0x00012ded		# 550MHz(Default)
w 0x980005c0,0x0000000d		# turn on OC_EN_ACPU

# DDSA PLL Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000128,0x00000005		# OEB=1, RSTB=0, POW=1
w 0x98000128,0x00000007		# OEB=1, RSTB=1, POW=1
w 0x98000560,0x0000000c		# turn off OC_EN_DDSA
w 0x98000564,0x00006800		# 432MHz(Default)
w 0x98000560,0x0000000d		# turn on OC_EN_DDSA

# PSAUD1A/PSAUD2A PLL Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000134,0x0000000f		# release RSTB
w 0x98000130,0x000006bd		# 49.152MHz(Default) & enable PS_EN

# PLL Output Enable Setting 
#----------------------------------------------------------------------------------------------------------
n 200000
w 0x98000110,0x00000003		# enable ACPU PLL OEB
w 0x98000128,0x00000003		# enable DDSA PLL OEB
w 0x98000134,0x00000005		# enable PSAUD1A/PSAUD2A PLL OEB

# Reset & Clock Enable Setting 
#----------------------------------------------------------------------------------------------------------
w 0x98000050,0x0c000f03		# CLOCK_ENABLE1
w 0x98000054,0x003003ff		# CLOCK_ENABLE2
w 0x98000058,0x0000038c		# CLOCK_ENABLE3
w 0x9800005c,0x00000080		# CLOCK_ENABLE4
w 0x98000060,0x00000001		# GROUP_CK_EN
w 0x98000000,0x028c0003		# SOFT_RESET1
w 0x98000004,0x00000330		# SOFT_RESET2
w 0x98000008,0xc03000f3		# SOFT_RESET3
w 0x98000014,0x0003000c		# SOFT_RESET6_SECURE
m 0x9800708c,0xfffffeff,0x00000100		# ISO CLOCK_ENABLE
m 0x98007088,0xffffe67f,0x00001980		# ISO SOFT_RESET


#**********************************************************************************************************
# SCPU Wrapper Configuration 
#**********************************************************************************************************
w 0x9801d100,0x105f3e11		# diable scpuw write path to DMC path by setting bit 22
w 0x9801d004,0xb0101400		# enable DMC express lane
w 0x9801a020,0x00000000		# sync operation


#**********************************************************************************************************
# SB2 Configuration 
#**********************************************************************************************************
w 0x9801a808,0x00000013		# NOR flash access


#**********************************************************************************************************
# DC_SYS Configuration 
#**********************************************************************************************************
w 0x98008004,0x01c00f00
w 0x98008020,0x3a1f7b30
w 0x98008740,0x00000d88
w 0x9801b0e4,0x2e0f5314


#**********************************************************************************************************
# DPI_CRT Configuration
#**********************************************************************************************************

# PLL Initial Value Setting
#----------------------------------------------------------------------------------------------------------
w 0x98000000,0x03cc0003		# rstn_dcphy_crt
w 0x9800e008,0xb0a00000		# dpi_ldo_pow
w 0x9800e08c,0x00000009		# pll_ldo_rst_n
w 0x9800e00c,0x6400000f
w 0x9800e07c,0x00000c04		# cts fifo bypass
w 0x9800e018,0x04d07677

# DCC Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e030,0x97052811
w 0x9800e034,0x97052811
w 0x9800e038,0x97052811
w 0x9800e03c,0x97052811
w 0x9800e040,0x97052811
w 0x9800e044,0x97052811
w 0x9800e048,0x97052811
w 0x9800e04c,0x97052811
w 0x9800e050,0x97052811
w 0x9800e054,0x97052811
w 0x9800e058,0x97052811
w 0x9800e0a4,0x97052811
w 0x9800e0a8,0x97052811


# PLL PI Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e010,0x18180010		# ck0/cmd/dqs0/dqs1 PI sel
w 0x9800e014,0x00001818		# dqs2/dqs3/dq0 PI sel
w 0x9800e098,0x14000000		# dq1/dq2/dq3/cs0 PI sel
w 0x9800e0a0,0x00000000		# cs1/ck1 PI sel
w 0x9800e080,0x34343434
w 0x9800e084,0x00000012
w 0x9800e088,0x00002222
w 0x9800e094,0x30000000

# SSC NFCODE Fetch
#----------------------------------------------------------------------------------------------------------
w 0x9800e000,0x00000202		# pin mux for DDR4
w 0x9800e09c,0x09093fff		# dpi_ck*_dly
w 0x9800e024,0x00000000		# dpi_f_code
w 0x9800e028,0x00002e2e		# dpi_n_code
w 0x9800e08c,0x0000000b		# pll_ssc_dig_rst_n = 1
w 0x9800e08c,0x00000003		# ptr_rst_n = 0
w 0x9800e08c,0x0000000f		# rst_n = 1 & ptr_rst_n = 1
w 0x9800e01c,0x00000008		# dpi_ssc_flag_init = 1

# Clock Turn-on Setting
#----------------------------------------------------------------------------------------------------------
w 0x9800e004,0x32223fff		# DPI internal clock/alpha eye clk gating enable
w 0x9800e008,0xb0a0843d		# oesync
w 0x9800e008,0xb0a7843d		# PLLDDR OE
w 0x9800e008,0xb0af843d		# dpi_reg_pwroff_mode = 1
w 0x9800e008,0x90af843d		# dpi_reg_crt_pwroff_dis = 0
w 0x9800e008,0x80af843d		# dpi_reg_pwroff_fsm_dis = 0
w 0x9800e114,0x2c60ffff		# PAD OE
w 0x9800e118,0x003c8807		# PAD OE EX for DDR4


#**********************************************************************************************************
# DPI_DLL Configuration
#**********************************************************************************************************
w 0x9800f018,0x000000ff
w 0x9800f01c,0x000000ff
w 0x9800f318,0x000000ff
w 0x9800f31c,0x000000ff
w 0x9800f008,0x00000000		# ODT always turn on (0x03c00008)
w 0x9800f00c,0x00000000
w 0x9800f308,0x00000000
w 0x9800f30c,0x00000000
w 0x9800e174,0x00000404		# tm_rd_fifo
w 0x9800f2f8,0x00000002		# dqs0_en
w 0x9800f2fc,0x00000002		# dqs1_en
w 0x9800f5f8,0x00000002		# dqs2_en
w 0x9800f5fc,0x00000002		# dqs3_en
w 0x9800f0d8,0x00000000		# dq0_ie_frc_en
w 0x9800f0dc,0x00000000		# dq1_ie_frc_en
w 0x9800f3d8,0x00000000		# dq2_ie_frc_en
w 0x9800f3dc,0x00000000		# dq3_ie_frc_en
w 0x9800f020,0x0a0a0a08
w 0x9800f038,0x0a0a0a05
w 0x9800f320,0x0a0a0a08
w 0x9800f338,0x0a0a0a05
w 0x9800e16c,0x04000000		# dcc_dsp_dbg_sel = 0x1
w 0x9800e17c,0x11117777
w 0x9800e11c,0xffffffff
w 0x9800e120,0x00000003
w 0x9800e208,0x903ea006
w 0x9800e20c,0x0000000c
w 0x9800e208,0x903ea004


#**********************************************************************************************************
# ZQ Calibration
#**********************************************************************************************************
w 0x98007f08,0x00000005		# turn on DDR IO pad

w 0x9800e200,0x00000038		# s0/s1/s2/s3 Vref_range
w 0x9800e194,0x00181818		# odt_ttcp_set_7_pre = 0
w 0x9800e19c,0x00181818		# odt_ttcn_set_7_pre = 0
w 0x9800e388,0x00181818
w 0x9800e398,0x00181818

w 0x9800e000,0x00000202		# zq_ddr3_mode = 0 (DDR4)
w 0x9800e1f4,0xc0014080		# za_cal_sel = 0 (DQ)
w 0x9800e130,0x04008c19
w 0x9800e134,0x46204620		# zq_vref_range_ini = 0 zq_vref_s_ini = 34
w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004
w 0x9800e130,0x04018c19				# rzq_cal_en = 1
p 0x9800e22c,0x00000400,0x00000400		# wait RZQ calibration done = 1
w 0x9800e22c,0x00000000
w 0x9800e130,0x04008c19				# rzq_cal_en = 0

w 0x9800e1f4,0xd0014080		# za_cal_sel = 1 (CMD)
w 0x9800e130,0x04008c19
w 0x9800e134,0x46204620		# zq_vref_range_ini = 0 zq_vref_s_ini = 34
w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004
w 0x9800e130,0x04018c19				# rzq_cal_en = 1
p 0x9800e22c,0x00000400,0x00000400		# wait RZQ calibration done = 1
w 0x9800e22c,0x00000000
w 0x9800e130,0x04008c19				# rzq_cal_en = 0

w 0x9800e000,0xc0000202		# zq_ddr3_mode = 1 (DDR3)
w 0x9800e1f4,0xc0014080		# za_cal_sel = 0 (DQ)
w 0x9800e130,0x0c028c19		# dzq_auto_up = 1 dzq_up_sel = 0(set0)
w 0x9800e134,0x456044d0		# zq_vref_range_ini = 0 zq_vref_s_ini = 13
w 0x9800e138,0x00180024		# ODT60/OCD40
w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004
w 0x9800e130,0x0d028c19				# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x0c028c19				# zctrl_start = 0

w 0x9800e1f4,0xd0014080		# za_cal_sel = 1 (CMD)
w 0x9800e130,0x1c028c19		# dzq_auto_up = 1 dzq_up_sel = 1(set1)
w 0x9800e134,0x456044d0		# zq_vref_range_ini = 0 zq_vref_s_ini = 22
w 0x9800e138,0x00180024		# ODT60/OCD40
w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004
w 0x9800e130,0x1d028c19				# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x1c028c19				# zctrl_start = 0

w 0x9800e1f4,0xc0014080		# za_cal_sel = 0 (DQ)
w 0x9800e130,0x2c028c19		# dzq_auto_up = 1 dzq_up_sel = 2(set2)
w 0x9800e134,0x456044d0		# zq_vref_range_ini = 0 zq_vref_s_ini = 13
w 0x9800e138,0x00050024		# ODT288/OCD40
w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004
w 0x9800e130,0x2d028c19				# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x2c028c19				# zctrl_start = 0

w 0x9800e1f4,0xc0014080		# za_cal_sel = 0 (DQ)
w 0x9800e130,0x3c028c19		# dzq_auto_up = 1 dzq_up_sel = 3(set3)
w 0x9800e134,0x456044d0		# zq_vref_range_ini = 0 zq_vref_s_ini = 13
w 0x9800e138,0x00130024		# ODT75/OCD40
w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004
w 0x9800e130,0x3d028c19				# zctrl_start = 1
p 0x9800e144,0x80000000,0x80000000		# wait zctrl_status[31] = 1
w 0x9800e130,0x3c028c19				# zctrl_start = 0

w 0x9800e1fc,0x1c1c1c1c
w 0x9800e370,0x1c1c1c1c
w 0x9800e208,0x903ea006
w 0x9800e20c,0x0000000c
w 0x9800e208,0x903ea004

w 0x9800e1d4,0x77770000		# DQ[3:0] ODT
w 0x9800e1dc,0x77770000		# DQS+[3:0] ODT
w 0x9800e1e0,0x22223333		# DQS-[3:0] ODT
w 0x9800e418,0x00000000		# DCK ODT
w 0x9800e1f0,0x11111111		# DCK OCD


#**********************************************************************************************************
# Emphasis Mode Control
#**********************************************************************************************************
# 0
w 0x9800f148,0x00000010
w 0x9800f148,0x00000030
w 0x9800f148,0x00000050
w 0x9800f148,0x00000070
w 0x9800f148,0x00000090
w 0x9800f148,0x000000b0
w 0x9800f148,0x000000d0
w 0x9800f148,0x000000f0
w 0x9800f148,0x00000110
w 0x9800f148,0x00000130
w 0x9800f148,0x00000150
w 0x9800f148,0x00000170
w 0x9800f148,0x00000171
w 0x9800f148,0x00004001

# 1
w 0x9800f14c,0x00000010
w 0x9800f14c,0x00000030
w 0x9800f14c,0x00000050
w 0x9800f14c,0x00000070
w 0x9800f14c,0x00000090
w 0x9800f14c,0x000000b0
w 0x9800f14c,0x000000d0
w 0x9800f14c,0x000000f0
w 0x9800f14c,0x00000110
w 0x9800f14c,0x00000130
w 0x9800f14c,0x00000150
w 0x9800f14c,0x00000170
w 0x9800f14c,0x00000171
w 0x9800f14c,0x00004001

# 2
w 0x9800f448,0x00000010
w 0x9800f448,0x00000030
w 0x9800f448,0x00000050
w 0x9800f448,0x00000070
w 0x9800f448,0x00000090
w 0x9800f448,0x000000b0
w 0x9800f448,0x000000d0
w 0x9800f448,0x000000f0
w 0x9800f448,0x00000110
w 0x9800f448,0x00000130
w 0x9800f448,0x00000150
w 0x9800f448,0x00000170
w 0x9800f448,0x00000171
w 0x9800f448,0x00004001

# 3
w 0x9800f44c,0x00000010
w 0x9800f44c,0x00000030
w 0x9800f44c,0x00000050
w 0x9800f44c,0x00000070
w 0x9800f44c,0x00000090
w 0x9800f44c,0x000000b0
w 0x9800f44c,0x000000d0
w 0x9800f44c,0x000000f0
w 0x9800f44c,0x00000110
w 0x9800f44c,0x00000130
w 0x9800f44c,0x00000150
w 0x9800f44c,0x00000170
w 0x9800f44c,0x00000171
w 0x9800f44c,0x00004001

w 0x9800e208,0x903ea006
w 0x9800e20c,0x00000003
w 0x9800e208,0x903ea004


#**********************************************************************************************************
# RXI310 Configuration
#**********************************************************************************************************
w 0x9800e80c,0x00000700
w 0x9800ea24,0x00000064
w 0x9800ea40,0x00080202		# write buffer timeout = 256 cycles
w 0x9800ea44,0x18181802		# write buffer threshold = 24 entries
w 0x9800e804,0x00c20214		# BG unmap
w 0x9800e808,0x00704010		# Dynamic CKE
w 0x9800e810,0x01141eea		# DRR: ZQCL_INV/REF_NUM/tREF/tRFC
w 0x9800e814,0x008eb56a		# TPR0: tZQCS/TXP_EN/tCKE/tRTP/tWR/tRAS/tRP
w 0x9800e818,0x147b29f5		# TPR1: tFAW/tRTW/tWTR/tCCD/tRCD/tRC/tRRD
w 0x9800e81c,0x005461c2		# TPR2: tMRD
w 0x9800e820,0x00448000		# TPR3: tRRD_S/tWTR_S/tCCD_S
w 0x9800e830,0x0aa08168		# MR_INFO: tDQSCK_MAX/ADD_LAT/RD_LAT/WR_LAT
w 0x9800e834,0x00000a50		# MR0
w 0x9800e838,0x00000101		# MR1
w 0x9800e83c,0x00000028		# MR2
w 0x9800e840,0x00000200		# MR3
w 0x9800e844,0x00001800		# MR4
w 0x9800e848,0x00001400		# MR5
w 0x9800e84c,0x00000c89		# MR6
w 0x9800eb00,0x00000000
w 0x9800eb04,0x77800802
w 0x9800eb00,0x00000001		# Index: WR
w 0x9800eb04,0x00000008		# WR  chop unit = 8, default weight
w 0x9800eb00,0x00000004		# Index: RD0
w 0x9800eb04,0x00000004		# RD0 chop unit = 4, default weight
w 0x9800eb00,0x00000007		# Index: RD1
w 0x9800eb04,0x00000004		# RD1 chop unit = 4, default weight
w 0x9800eb00,0x0000000a		# Index: RD2
w 0x9800eb04,0x00000004		# RD2 chop unit = 4, default weight
w 0x9800eb00,0x00000010		# Index: RD3
w 0x9800eb04,0x00000004		# RD3 chop unit = 4, default weight	
w 0x9800eb00,0x00000030		# enable user priority via front-end
w 0x9800eb04,0x0e013014		# [18:17] = 2'b00; default using in-order first policy
w 0x9800eb00,0x00000033
w 0x9800eb04,0x411000b0		# SCPU enable bypass mode (reduce latency) for benchmarking
w 0x9800eb00,0x00000034
w 0x9800eb04,0x205f0158		# Modify read allocation ratio
w 0x9800e800,0x00000100
w 0xfffffff8,0x00000000
w 0x9800e800,0x00000001
p 0x9800e800,0x00000001,0x00000001
w 0xfffffffc,0x00000000
w 0xfffffff0,0x00000000
w 0x9800e800,0x80000000
w 0xfffffff4,0x00000000
w 0x9800e80c,0x00000600


#**********************************************************************************************************
# DPI Active Clock Gating
#**********************************************************************************************************
w 0x9800ef18,0x000001cc
w 0x9800e090,0x00000420		# rw block


#**********************************************************************************************************
# Turn off ZQ PAD
#**********************************************************************************************************
w 0x9800e130,0x3c228c19
w 0x9800e130,0x3c028c19
w 0x9800e134,0x64016401
w 0x9800e150,0x00000000


#**********************************************************************************************************
# Disable Alpha Eye/MPC/DPI Register Interface
#**********************************************************************************************************
w 0x9800e368,0x00000000		# disable Vref update
w 0x9800e36c,0x00001020		# Vref_H for DDR4 & disable alpha eye
w 0x9800f060,0xff00ff00		# DQ PAD O2(Vref_h) power down
w 0x9800f360,0xff00ff00		# DQ PAD O2(Vref_h) power down
w 0x9800e31c,0x00000000
w 0x9800e060,0x00000077		# Disable regif & MPC module & non-pipe


#**********************************************************************************************************
# Turn on eJTAG Loc1
#**********************************************************************************************************
w 0x9804e048,0x00400900
m 0x9804f004,0x00000007,0x249adb68


#**********************************************************************************************************
# Turn on ACPU Clock
#**********************************************************************************************************
w 0xfffffff0,0x00000000
w 0x9801a360,0x0000acd1
w 0xfffffff4,0x00000000
