<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge"/>
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Meltdown and Spectre</title>

  <link rel="stylesheet" href="css/bootstrap.css" media="screen">
  <link rel="stylesheet" href="css/custom.min.css">
</head>
<body>
<div class="navbar navbar-expand-lg fixed-top navbar-dark bg-primary">
  <div class="container">
    <button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarColor01" aria-controls="navbarColor01" aria-expanded="false" aria-label="Toggle navigation" style="">
      <span class="navbar-toggler-icon"></span>
    </button>
    <div class="collapse navbar-collapse" id="navbarColor01">
      <ul class="navbar-nav">
        <li class="nav-item"><a class="nav-link" href="index.html">Home</a></li>
        <li class="nav-item dropdown active">
          <a class="nav-link dropdown-toggle" data-toggle="dropdown" href="background-overview.html">Background<span class="caret"></span></a>
          <div class="dropdown-menu">
            <a class="dropdown-item" href="background-overview.html">Overview of Computer Architecture</a>
            <a class="dropdown-item" href="background-memory-management.html">Memory Management and Attacks</a>
            <a class="dropdown-item" href="background-cpu-speculative-execution.html">CPU Management</a>
            <a class="dropdown-item" href="background-flush-reload.html">CPU Side Channel Attacks</a>
          </div>
        </li>
        <li class="nav-item"><a class="nav-link" href="meltdown-attack.html">Meltdown</a></li>
        <li class="nav-item"><a class="nav-link" href="spectre-attack.html">Spectre</a></li>
      </ul>
    </div>
  </div>
</div>

<div class="jumbo jumbo-solid">
  <div class="container">
    <div class="offset-md-1">
      <h1 class="jumbo-header">CPU Management</h1>
    </div>
  </div>
</div>

<div class="container">

  <div class="row">
    <div class="offset-md-1 col-md-10">
      <h2>Pipelining and Out of Order Execution</h2>
      <p>
        Say, for example, an instruction (I1) requires some input data from the main memory to run, whilst another instruction (I2) already has its input data in cache memory, it would be more
        effective to run I2 first then I1, as fetching data from main memory takes much more time than recalling from the cache. Out of order execution is used to proficiently process instructions, by
        depending on the availability of its operands and execution units rather than strictly running each instruction depending on when it was added to the queue<sup><a href="#1">[1]</a></sup>; as
        such, recently added instructions to the queue may be processed earlier than older instructions.
      </p>
      <p>
        Although each instruction may run in a different order to when it was called, the order of results will correspond to the timeline of when each instruction was added to the queue<sup><a
          href="#2">[2]</a></sup>. The process goes as follows<sup><a href="#3">[3]</a></sup>:
      </p>
      <p>
      <ol>
        <li> The instruction is added to a queue made up of other instructions, following the fetch cycle</li>
        <li>If an instruction's input data become available, it is allowed to leave the queue, regardless of when it was added to the queue, and is executed by an available and suitable functional
          unit</li>
        <li>The result of this process is collected in another queue</li>
        <li> Once the result of all the older instructions before it are available, all the results from the queue are written back to the register file</li>
      </ol>
      </p>

      <figure class="figure text-center d-block">
        <video style="width: 75%;" autoplay loop controls>
          <source src="images/oooe.mp4" type="video/mp4"/>
          <img src="images/oooe.gif"/>
        </video>
        <figcaption class="figure-caption">Figure 1 shows how out of order execution works</figcaption>
      </figure>

      <p>
        This system allows the CPU to reach an optimum of reading the input data, executing instructions and returning the results. Pipelining also adds to streamlining this entire process, by
        delegating to every functional unit a part of a task as soon as it is free<sup><a href="#4">[4]</a></sup>. This allows different parts of the instruction to be processed at the same time,
        making the entire procedure time-efficient<sup><a href="#5">[5]</a></sup>.
      </p>
    </div>
  </div>

  <div class="row">
    <div class="col-sm-12">
      <div class="d-flex justify-content-between">
        <p>
          <small><a href="background-cpu-speculative-execution.html">&laquo; Branch Prediction & Speculative Execution</a></small>
        </p>
        <p><b><a href="background-flush-reload.html">CPU Side Channel Attacks &raquo;</a></b></p>
      </div>
    </div>
  </div>

  <hr>
  <row>
    <div class="col-md-12 references">
      <p>
        <span id="1"><sup>[1]</sup></span>Kukunas, J, (2015), <i>Power and Performance: Software Analysis and Optimization</i>, Waltham, MA: Morgan Kaufmann, p.37<br/>

        <span id="2"><sup>[2]</sup></span>Mutlu, O, (2015), <i>Lecture 12. Out of Order Execution - Carnegie Mellon - Comp. Arch. 2015</i>, [online video]<a
          href="https://www.youtube.com/watch?v=P-mXr9adbCc"> https://www.youtube.com/watch?v=P-mXr9adbCc </a>(Accessed 06 Mar. 2018)<br/>

        <span id="3"><sup>[3]</sup></span>Cs.uaf.edu, (2018), <i>Out-of-order Execution</i>, [online] <a href="https://www.cs.uaf.edu/2011/spring/cs641/proj1/vsanditi/">
        https://www.cs.uaf.edu/2011/spring/cs641/proj1/vsanditi/ </a>(Accessed 01 Mar. 2018)<br/>

        <span id="4"><sup>[4]</sup></span>Pcguide.com, (2018), <i>Out-of-Order Execution</i>, [online]<a href="http://www.pcguide.com/ref/cpu/arch/int/featOOE-c.html">
        http://www.pcguide.com/ref/cpu/arch/int/featOOE-c.html </a>(Accessed 08 Mar. 2018)<br/>

        <span id="5"><sup>[5]</sup></span>Shen, J. and Lipasti, M., (2005), <i>Modern Processor Design: Fundamentals of Superscalar Processors</i>, New York: McGraw-Hill, pp.39-97
      </p>
    </div>
  </row>
  <hr>

  <footer id="footer">
    <div class="row">
      <div class="col-lg-12">
        <p>Created by <a href="#">Dingyu Chen</a>, <a href="#">Anindita Ghosh</a>, <a href="#">Giovanni Passerello</a> and <a href="kelvin/index.html">Kelvin Zhang</a>.</p>
      </div>
    </div>
  </footer>


</div>


<script src="js/jquery.min.js"></script>
<script src="js/bootstrap.min.js"></script>
</body>
</html>
