# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Lab4Taller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/win.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:46 on Apr 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/win.sv 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 22:05:47 on Apr 24,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/pruebaContador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:05:47 on Apr 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/pruebaContador.sv 
# -- Compiling module pruebaContador
# 
# Top level modules:
# 	pruebaContador
# End time: 22:05:47 on Apr 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Test1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Test1 
# Start time: 22:05:47 on Apr 24,2022
# ** Error: (vsim-3170) Could not find 'Test1'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/arman/Documents/1Semestre2022/Lab4/simulation/modelsim/rtl_work
#             C:/Users/arman/Documents/1Semestre2022/Lab4/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab4Taller_run_msim_rtl_verilog.do PAUSED at line 12
vsim work.pruebaContador
# vsim work.pruebaContador 
# Start time: 22:05:47 on Apr 24,2022
# Loading sv_std.std
# Loading work.pruebaContador
# Loading work.win
add wave -position end  sim:/pruebaContador/w/player1
add wave -position end  sim:/pruebaContador/w/player2
add wave -position end  sim:/pruebaContador/w/parejas
add wave -position end  sim:/pruebaContador/w/win
run -all
# End time: 22:07:58 on Apr 24,2022, Elapsed time: 0:02:11
# Errors: 1, Warnings: 0
