

================================================================
== Vivado HLS Report for 'Userplane_L1_Data_Gen'
================================================================
* Date:           Wed Mar 17 19:03:53 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        12_Dummy_L1_to_UPLANE
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.076|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     143|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      87|    -|
|Register         |        -|      -|     165|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     165|     230|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_147_p2             |     +    |      0|  0|  12|           4|           1|
    |add_ln700_fu_165_p2               |     +    |      0|  0|  15|           6|           1|
    |L1_data_out_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |L1_data_out_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_165                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_178                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_187                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_192                  |    and   |      0|  0|   2|           1|           1|
    |L1_data_out_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln10_1_fu_209_p2             |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln10_fu_204_p2               |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_1_fu_177_p2            |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln879_fu_141_p2              |   icmp   |      0|  0|   9|           4|           2|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |or_ln215_fu_222_p2                |    or    |      0|  0|   2|           1|           1|
    |select_ln215_1_fu_228_p3          |  select  |      0|  0|   9|           1|           9|
    |select_ln215_2_fu_240_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln215_3_fu_248_p3          |  select  |      0|  0|   6|           1|           6|
    |select_ln215_4_fu_260_p3          |  select  |      0|  0|   6|           1|           5|
    |select_ln215_5_fu_268_p3          |  select  |      0|  0|   7|           1|           7|
    |select_ln215_fu_214_p3            |  select  |      0|  0|   9|           1|           9|
    |select_ln68_fu_183_p3             |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 143|          46|          70|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |L1_data_out_V_1_data_in               |  15|          3|   64|        192|
    |L1_data_out_V_1_data_out              |   9|          2|   64|        128|
    |L1_data_out_V_1_state                 |  15|          3|    2|          6|
    |L1_data_out_V_TDATA_blk_n             |   9|          2|    1|          2|
    |ap_phi_mux_storemerge1_phi_fu_112_p4  |  15|          3|    2|          6|
    |data_src_state                        |  15|          3|    2|          6|
    |section_count_V                       |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  87|         18|  139|        348|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |L1_data_out_V_1_payload_A                  |  64|   0|   64|          0|
    |L1_data_out_V_1_payload_B                  |  64|   0|   64|          0|
    |L1_data_out_V_1_sel_rd                     |   1|   0|    1|          0|
    |L1_data_out_V_1_sel_wr                     |   1|   0|    1|          0|
    |L1_data_out_V_1_state                      |   2|   0|    2|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |data_src_state                             |   2|   0|    2|          0|
    |data_src_state_load_reg_311                |   2|   0|    2|          0|
    |data_src_state_load_reg_311_pp0_iter1_reg  |   2|   0|    2|          0|
    |section_count_V                            |   4|   0|    4|          0|
    |sym_count_V                                |   6|   0|    6|          0|
    |t_V_reg_316                                |   6|   0|    6|          0|
    |t_V_reg_316_pp0_iter1_reg                  |   6|   0|    6|          0|
    |trunc_ln215_reg_322                        |   2|   0|    2|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 165|   0|  165|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+--------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|   Protocol   |     Source Object     |    C Type    |
+----------------------+-----+-----+--------------+-----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_none | Userplane_L1_Data_Gen | return value |
|ap_rst_n              |  in |    1| ap_ctrl_none | Userplane_L1_Data_Gen | return value |
|L1_data_out_V_TDATA   | out |   64|     axis     |     L1_data_out_V     |    pointer   |
|L1_data_out_V_TVALID  | out |    1|     axis     |     L1_data_out_V     |    pointer   |
|L1_data_out_V_TREADY  |  in |    1|     axis     |     L1_data_out_V     |    pointer   |
|st_out_V              | out |    4|    ap_none   |        st_out_V       |    pointer   |
|symbol_number_V       | out |    6|    ap_none   |    symbol_number_V    |    pointer   |
+----------------------+-----+-----+--------------+-----------------------+--------------+

