--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml BasicComputer.twx BasicComputer.ncd -o BasicComputer.twr
BasicComputer.pcf

Design file:              BasicComputer.ncd
Physical constraint file: BasicComputer.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    5.361(R)|      SLOW  |   -1.534(R)|      FAST  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+
memory_address_register_out<0>|        10.652(R)|      SLOW  |         5.629(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<1>|        10.787(R)|      SLOW  |         5.605(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<2>|        10.719(R)|      SLOW  |         5.575(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<3>|        10.838(R)|      SLOW  |         5.628(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<4>|        10.555(R)|      SLOW  |         5.466(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<5>|        10.273(R)|      SLOW  |         5.513(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<6>|        10.456(R)|      SLOW  |         5.749(R)|      FAST  |clock_BUFGP       |   0.000|
memory_address_register_out<7>|        10.664(R)|      SLOW  |         5.591(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<0>   |        11.083(R)|      SLOW  |         5.790(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<1>   |        11.139(R)|      SLOW  |         5.828(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<2>   |        10.827(R)|      SLOW  |         5.659(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<3>   |        10.670(R)|      SLOW  |         5.558(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<4>   |        10.934(R)|      SLOW  |         5.703(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<5>   |        10.667(R)|      SLOW  |         5.552(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<6>   |        10.692(R)|      SLOW  |         5.577(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<7>   |        10.577(R)|      SLOW  |         5.473(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<8>   |         9.338(R)|      SLOW  |         4.743(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<9>   |         9.331(R)|      SLOW  |         4.728(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<10>  |         9.639(R)|      SLOW  |         4.965(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<11>  |         9.648(R)|      SLOW  |         4.932(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<12>  |         9.472(R)|      SLOW  |         4.850(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<13>  |         9.442(R)|      SLOW  |         4.820(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<14>  |         9.338(R)|      SLOW  |         4.724(R)|      FAST  |clock_BUFGP       |   0.000|
memory_data_register_out<15>  |         9.464(R)|      SLOW  |         4.803(R)|      FAST  |clock_BUFGP       |   0.000|
memory_write_out              |        10.376(R)|      SLOW  |         5.585(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<0>        |         8.847(R)|      SLOW  |         4.785(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<1>        |         7.477(R)|      SLOW  |         3.985(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<2>        |         7.681(R)|      SLOW  |         4.103(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<3>        |         7.500(R)|      SLOW  |         4.026(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<4>        |         7.821(R)|      SLOW  |         4.229(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<5>        |         7.450(R)|      SLOW  |         3.958(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<6>        |         7.732(R)|      SLOW  |         4.136(R)|      FAST  |clock_BUFGP       |   0.000|
program_counter_out<7>        |         8.752(R)|      SLOW  |         4.741(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<0>            |         8.853(R)|      SLOW  |         4.812(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<1>            |         8.995(R)|      SLOW  |         4.924(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<2>            |         8.990(R)|      SLOW  |         4.889(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<3>            |         9.049(R)|      SLOW  |         4.898(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<4>            |         8.798(R)|      SLOW  |         4.770(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<5>            |         9.037(R)|      SLOW  |         4.979(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<6>            |         8.917(R)|      SLOW  |         4.838(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<7>            |         8.930(R)|      SLOW  |         4.818(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<8>            |         9.145(R)|      SLOW  |         4.967(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<9>            |         8.794(R)|      SLOW  |         4.766(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<10>           |         9.107(R)|      SLOW  |         5.002(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<11>           |         9.289(R)|      SLOW  |         5.125(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<12>           |         9.100(R)|      SLOW  |         5.001(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<13>           |         9.065(R)|      SLOW  |         4.958(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<14>           |         9.307(R)|      SLOW  |         5.106(R)|      FAST  |clock_BUFGP       |   0.000|
register_ac_out<15>           |         9.521(R)|      SLOW  |         5.276(R)|      FAST  |clock_BUFGP       |   0.000|
------------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.264|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Jun 07 03:28:25 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4553 MB



