
<html><head><title>Introducing Virtuoso SystemVerilog Netlister</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-09-19" />
<meta name="CreateTime" content="1600542788" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views." />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introducing Virtuoso SystemVerilog Netlister" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-09-19" />
<meta name="ModifiedTime" content="1600542788" />
<meta name="NextFile" content="chap2.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="preface.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Introducing Virtuoso SystemVerilog Netlister" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vsvnICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="preface.html" title="Preface">Preface</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap2.html" title="Using SystemVerilog in Batch Mode">Using SystemVerilog in Batch M ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>1
<a id="pgfId-1064395"></a></h1>
<h1>
<a id="pgfId-1051076"></a><hr />
<a id="98672"></a>Introducing Virtuoso SystemVerilog Netlister<hr />
</h1>

<p>
<a id="pgfId-1094593"></a>Digital system verification uses the SystemVerilog language extensively, and this has introduced the Digital-Mixed-Signal (DMS) use model. The DMS use model allows discrete models to represent analog circuits. SystemVerilog allows you to use user-defined type and resolution functions, which make the net obsolete as a scalar object. </p>
<p>
<a id="pgfId-1094594"></a>These use-model changes require a netlister that supports modern constructs, imports data from a design database, and produces a simulator-compatible netlist. A netlister that has these capabilities can traverse the design hierarchy to build the complete structure of a netlist. In such cases, the hierarchy can be a schematic view and a text view, or only a text view. </p>
<p>
<a id="pgfId-1094595"></a>Virtuoso<sup>&#174;</sup> SystemVerilog Netlister is a utility that helps you generate netlists of digital SystemVerilog designs. This utility imports configuration views of digital designs for netlist generation, directly parses and accesses SystemVerilog and Verilog text models and creates LRM-compliant SystemVerilog configurations to generate compatible netlists. </p>
<p>
<a id="pgfId-1094596"></a>The following table lists the main features of SystemVerilog Netlister: <br /></p>
<table class="webflareTable" id="#id1094597">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1094599">
<a id="pgfId-1094599"></a>Main Features</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1094601">
<a id="pgfId-1094601"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094603"></a>Dual Interface</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094605"></a>Provides a graphical user interface and a command-line interface. Supports the batch or command-line mode using the <code>runsv</code> command.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094607"></a>LRM-compliant Netlist</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094609"></a>Uses only SystemVerilog LRM constructs. This makes the netlist simulator-independent and available to a SystemVerilog-compliant tool. Vendor extensions are not supported. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094611"></a>HED Config </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094613"></a>Fully supports HED configurations that match UNL. Netlist generation is based on HED configurations. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094615"></a>Direct Access to HDL File</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<ul><li>
<a id="pgfId-1094617"></a>Restricts the use of the direct access OA file. </li><li>
<a id="pgfId-1094618"></a>Updating the OA for text or symbol for text-in-text instance is redundant. </li><li>
<a id="pgfId-1094619"></a>Supports read-only libraries. </li><li>
<a id="pgfId-1094620"></a>Supports handling ports of packed or unpacked arrays in the design.</li><li>
<a id="pgfId-1094621"></a>Ensures accurate datatype propagation from leaf-level SystemVerilog and Verilog cellviews to top-level schematic views. The datatype propagation is based on the native datatype definitions from text files. By default, datatype propagation is disabled. </li><li>
<a id="pgfId-1094622"></a>Ensures that instances are saved with explicit port connections. Supports smart connections with module ports of Verilog and SystemVerilog views.</li><li>
<a id="pgfId-1094623"></a>Requires the following:<ul><li>
<a id="pgfId-1094624"></a>Instance parameters are netlisted correctly and parameters are propagated in a UNL-supported method. </li><li>
<a id="pgfId-1094625"></a>Instance parameters that differ from the default parameters use the explicit declaration format.</li></ul></li></ul>









</td>
</tr>
</tbody></table>
<p>
<a id="pgfId-1094626"></a>Some of the advantages that SystemVerilog Netlister offers, which the NC Verilog Netlister does not, are as follows: </p>
<ul><li>
<a id="pgfId-1094627"></a>Symbol is redundant for text-in-text instances</li><li>
<a id="pgfId-1094628"></a>OA update for text is redundant</li><li>
<a id="pgfId-1094629"></a>Schematic text sandwich structure </li><li>
<a id="pgfId-1094630"></a>Support for read-only libraries</li><li>
<a id="pgfId-1094631"></a>Full support for HED config</li><li>
<a id="pgfId-1094632"></a>Flexible flowchart control</li><li>
<a id="pgfId-1094633"></a>Advanced parameter and bus handling</li><li>
<a id="pgfId-1094634"></a>Simulator-independent netlist and binding</li></ul>








<h2>
<a id="pgfId-1094636"></a><a id="77289"></a>Additional Benefits of SystemVerilog Netlister</h2>

<p>
<a id="pgfId-1094637"></a>SystemVerilog Netlister provides a quick and efficient approach to netlist SystemVerilog designs and provides the following additional features and capabilities:<br /> </p>
<table class="webflareTable" id="#id1094638">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1094640">
<a id="pgfId-1094640"></a>Feature</span>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<span class="tbl-head" id="#id1094642">
<a id="pgfId-1094642"></a>Description</span>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094644"></a>Schematic Text Sandwich Configuration</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094646"></a>Supports the following formats: </p>

<ul><li>
<a id="pgfId-1094647"></a>Text-in-schematic</li><li>
<a id="pgfId-1094648"></a>Schematic-in-text</li><li>
<a id="pgfId-1094649"></a>Text-in-text</li></ul>



</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094651"></a>Text on Top </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094653"></a>Supports digital text-on-top views (Verilog, SystemVerilog). Allows descending into the leaf-level schematic or text views. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094655"></a>Creation of SV 2001 Config for Bindings</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094657"></a>Supports:</p>

<ul><li>
<a id="pgfId-1094658"></a>Same cell from different libraries</li><li>
<a id="pgfId-1094659"></a>Multiple views of the same cell</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094661"></a>Config in Config </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094663"></a>Supports config-in-config views where config view has the top-level schematic of different cells.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094665"></a>Symbol Avoidance</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094667"></a>Avoids the requirement for a symbol unless the cell is instantiated in a schematic view.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094669"></a>Data type Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094671"></a>Supports SystemVerilog data types. Requires that any net, port, or bus from a schematic or symbol uses the <code>interconnect</code> net type, by default. Support for the <code>wire</code> net type is also available. Allows declaring internal signals with these nettypes. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094673"></a>Instance Parameters Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094675"></a>Requires the following:</p>

<ul><li>
<a id="pgfId-1094676"></a>Instance parameters are netlisted correctly and parameters are propagated in a UNL-supported method.</li><li>
<a id="pgfId-1094677"></a>Instance parameters that differ from the default parameters use the explicit declaration format.</li></ul>


</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094679"></a>Port Connection Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094681"></a>Ensures that instances are saved with explicit port connections. Supports smart connections with module ports of Verilog and SystemVerilog views. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094683"></a>Optional xrunArgs File Creation</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094685"></a>Creates an <code>xrunArgs</code> file, which includes the full set of generated files. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094687"></a>Keywords Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094689"></a>Prefixes each 1800-2012 keyword with an escape character. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094691"></a>Inherited Connection Handling</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094693"></a>Mandates the use of port-drilling only for schematic views.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094695"></a>Self-contained Netlist Creation</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094697"></a>Creates a self-contained set of files without links to the text views in dfII*. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094699"></a>ANSI Port Declaration</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094701"></a>Supports module port declaration in ANSI format. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094703"></a>Iterated Instance Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094705"></a>Supports instance arrays instead of flattened instances in the design.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094707"></a>Design Variable Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094709"></a>Supports the use of design variables. All design variables are saved in the <code>cds_globals.sv</code> file.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094711"></a>Shorting Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094713"></a>Supports shorting devices with two terminals.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094715"></a>Bind to Open Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094717"></a>Supports binding instances to open ports. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094719"></a>Save/Load State</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094721"></a>Supports saving states with specified settings and subsequently loading these saved states for reuse.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094723"></a>cdsenv Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094725"></a>Provides various <code>.cdsenv</code> options for configuring netlist generation. Saves the values of these options into states. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094727"></a>CDF Parameter Support</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094729"></a>Fully supports CDF parameters, including <code>pPar</code>. </p>
</td>
</tr>
</tbody></table>

<h2>
<a id="pgfId-1092420"></a><a id="10185"></a>Prerequisites for Using SystemVerilog Netlister</h2>

<p>
<a id="pgfId-1092421"></a>Ensure that you have the following tools:</p>
<ul><li>
<a id="pgfId-1092422"></a>Cadence Xcelium <code>xrun</code> utility 64-bit version (18.09 or higher)<br />
<a id="pgfId-1092423"></a>The <code>xrun</code> utility helps you specify all input files and options in a single command. <br />
<a id="pgfId-1092424"></a>It can take SystemVerilog designs as input. The utility uses the Cadence Native Code tools to compile and netlist designs. </li><li>
<a id="pgfId-1092425"></a>Cadence Virtuoso 64-bit version (IC6.1.8 ISR8 or higher)<br />
<a id="pgfId-1092426"></a>SystemVerilog Netlister is launched from Virtuoso. </li></ul>







<h3>
<a id="pgfId-1092427"></a>Updating your .cshrc File</h3>

<p>
<a id="pgfId-1094083"></a>Ensure that you update your <code>.cshrc </code>file as follows:</p>
<ul><li>
<a id="pgfId-1093436"></a>Specify the path to the Virtuoso installation.</li><li>
<a id="pgfId-1092429"></a>Specify the path to the Xcelium installation.<br /><div class="webflare-information-macro webflare-macro-tip">
<a id="pgfId-1092430"></a>
To ensure that you use the 64-bit version of Virtuoso and Xcelium, add the environment variable <span class="webflare-courier-new" style="white-space:pre"><em>setenv CDS_AUTO_64BIT ALL </em></span>to your <code>.cshrc</code> file. </div></li></ul>



<h2>
<a id="pgfId-1058187"></a><a id="50841"></a>Netlist Generation Flow</h2>

<p>
<a id="pgfId-1063592"></a>The generic flow for using SystemVerilog Netlister is as follows:</p>
<ol><li>
<a id="pgfId-1080912"></a>Ensure that the environment is ready for using SystemVerilog Netlister. See <a href="chap1.html#10185">Prerequisites for Using SystemVerilog Netlister</a>. </li><li>
<a id="pgfId-1080878"></a>Launch SystemVerilog Netlister from Virtuoso. See <a href="chap1.html#18900">Launching the SystemVerilog Netlister Interface</a>.</li><li>
<a id="pgfId-1063593"></a>Specify your design. The design must have a SystemVerilog configuration (config) view at the leaf level. See <a href="chap3.html#91694">Specifying a Design</a>.</li><li>
<a id="pgfId-1058977"></a>Configure the options for generating a netlist of the specified design. See <a href="chap3.html#79498">Setting Up Netlist Generation Options</a>.</li><li>
<a id="pgfId-1081173"></a>Configure the design variables for the specified design. See <a href="chap3.html#89247">Setting Up Design Variables</a>.</li><li>
<a id="pgfId-1081166"></a>Generate a netlist of the design. See <a href="chap3.html#15337">Generating a Netlist</a>.</li><li>
<a id="pgfId-1069006"></a>View the netlist results as required. See <a href="chap3.html#15898">Viewing a Netlist</a>.</li><li>
<a id="pgfId-1085715"></a>Save settings as states or load saved states. See <a href="chap3.html#49860">Managing States</a>. </li></ol>







<p>
<a id="pgfId-1069007"></a>To know about any issues that you might encounter while using SystemVerilog Netlister, refer to the log in the Virtuoso CIW. The status of the last operation is also visible on the SystemVerilog Netlister window. </p>

<h2>
<a id="pgfId-1073205"></a><a id="18900"></a>Launching the SystemVerilog Netlister Interface</h2>

<p>
<a id="pgfId-1061077"></a>SystemVerilog Netlister provides a simple and efficient interface to let you configure settings and options for netlist generation. </p>
<p>
<a id="pgfId-1093779"></a>To launch the SystemVerilog Netlister application and specify the design: </p>
<ol><li>
<a id="pgfId-1060535"></a>Launch Virtuoso. </li><li>
<a id="pgfId-1082069"></a>In the CIW, choose <em>Tools &#8211; SystemVerilog &#8211; Netlister</em>. <br />
<a id="pgfId-1095115"></a>The <em>SystemVerilog Netlister </em>window appears. Click <em>Browse</em> to specify the design. <br />
<a id="pgfId-1067873"></a> <div class="webflare-div-image">
<img width="668" height="575" src="images/chap1-3.gif" /></div></li></ol>






<p>
<a id="pgfId-1095087"></a>To select the design and launch the SystemVerilog Netlister application: </p>
<ol><li>
<a id="pgfId-1095088"></a>Launch Virtuoso. </li><li>
<a id="pgfId-1095089"></a>In the CIW, choose <em>Tools &#8211; Library Manager</em>. 
The <em>Library Manager </em>window appears. </li><li>
<a id="pgfId-1095297"></a>In the <em>Library Manager </em>window, select a library from the <em>Library</em> list. <br />
<a id="pgfId-1095412"></a>The cells present in the specified library appear in the <em>Cell</em> list. </li><li>
<a id="pgfId-1095413"></a>Select a cell from the <em>Cell</em> list. <br />
<a id="pgfId-1095414"></a>The views present in the specified cell appear in the <em>View </em>list. </li><li>
<a id="pgfId-1095384"></a>Select a <code>dnl_state*</code> view from the <em>View</em> list. <br />
<a id="pgfId-1095407"></a>The <em>SystemVerilog Netlister </em>window appears and shows the design. </li></ol>












<h3>
<a id="pgfId-1058478"></a><a id="18950"></a>Understanding the Graphical User Interface<a id="sysVlogUserInterface"></a></h3>

<p>
<a id="pgfId-1057920"></a>The following figure illustrates the main window of SystemVerilog Netlister:</p>

<p>
<a id="pgfId-1056192"></a></p>
<div class="webflare-div-image">
<img width="668" height="478" src="images/chap1-4.gif" /></div>

<p>
<a id="pgfId-1061176"></a>The following table describes the main sections of the SystemVerilog Netlister window:</p>

<p>
<a id="pgfId-1061238"></a> </p>
<table class="webflareTable" id="#id1080636">
<tbody><tr>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061262"></a><strong>Section</strong></p>
</th>
<th class="webflareTh" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061264"></a><strong>Description</strong></p>
</th>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094839"></a>Menus</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1094841"></a>Displays the Commands and Help menus. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061282"></a>Design </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1061284"></a>Specifies the library, cell, and view of the top-level design. </p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1082545"></a>You can select only configuration views.</div>
<p>
<a id="pgfId-1065552"></a>For details, see <a href="chap3.html#91694">Specifying a Design</a>.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1063323"></a>Setting </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<p>
<a id="pgfId-1063336"></a>Specifies the options and design variables required for netlist generation. </p>
<p>
<a id="pgfId-1068385"></a>For details, see <a href="chap3.html#79498">Setting Up Netlist Generation Options</a> and <a href="chap3.html#89247">Setting Up Design Variables</a>.</p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1084295"></a>Actions </p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">

<p>
<a id="pgfId-1084297"></a>Specifies the netlisting actions. You can generate or regenerate a netlist to view the netlisting results. </p>
<p>
<a id="pgfId-1084304"></a>For details, see <a href="chap3.html#28011">Netlisting a Design</a>. </p>

</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1063319"></a>Status bar</p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1063321"></a>Displays the current status of the selected item.</p>
</td>
</tr>
</tbody></table>
<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="preface.html" id="prev" title="Preface">Preface</a></em></b><b><em><a href="chap2.html" id="nex" title="Using SystemVerilog in Batch Mode">Using SystemVerilog in Batch M ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>