===========
IR
===========

Introduction
===============
Infrared remote (IR for short) is a wireless, non-contact control technology, 
which has the advantages of strong anti-interference ability, reliable 
information transmission, low power consumption and low cost. The infrared 
remote control transmitting circuit uses infrared light emitting diodes to 
emit modulated infrared light waves. The receiving circuit consists of 
infrared receiving diodes, triodes or silicon photocells. They convert 
the infrared light emitted by the infrared transmitter into the 
corresponding electrical signal and send it to the rear amplifier.

IR main features
=================
- Receiving data with NEC, RC-5 protocol
- Receiving arbitrary format data in pulse width counting mode
- Powerful infrared waveform editing capabilities, which can emit waveforms conforming to various protocols
- Power settings of up to 15 gears to suit different power requirements
- Supports up to 64-bit data bits
- 64-byte receive FIFO
- Programmable carrier frequency and duty cycle

Function description
=======================
Fixed receiving protocol
-------------------------------
IR receiver supports two fixed protocols, NEC protocol and RC-5 protocol.

- NEC protocol

The logic 1 and logic 0 waveforms of the NEC protocol are shown in the following figure:

.. figure:: /content/IR/picture/nec_logical.png
   :align: center

   nec logical

Logic 1 is 2.25ms, pulse time is 560us; logic 0 bit is 1.12ms, pulse time is 560us.

The specific format of the NEC protocol is shown in the following figure:

.. figure:: /content/IR/picture/nec.png
   :align: center

   nec

The first pulse is a high-level pulse of 9ms and a low-level of 4.5ms, followed by an 8-bit address code and its inverse code, and then an 8-bit command code and its inverse code. The tail pulse is 560us high and 560us low.

- RC-5 protocol

The logic 1 and logic 0 waveforms of the RC-5 protocol are shown in the following figure:

.. figure:: /content/IR/picture/rc5_logical.png
   :align: center

   rc5 logical

Logic 1 is 1.778ms, which is 889us low and then 889us high; logic 0 and logic 1 have opposite waveforms.

The specific format of the RC-5 protocol is shown in the following figure:

.. figure:: /content/IR/picture/rc5.png
   :align: center

   rc5

The first two bits are the start bit, fixed to logic 1, and the third bit is 
the flip bit. When a key value is issued and then pressed, the bit will be 
inverted. The next 5 bits are the address code and the 6 bits command code.
The first two bits are the start bit, fixed to logic 1, and the third bit is the flip bit. When a key value is issued and then pressed, the bit will be inverted. The next 5 digits are the address code and the 6-digit command code.

It should be noted that in order to improve the receiving sensitivity, the common infrared integrated receiver head outputs a low level after receiving a high level, so when the IR receiving function is used, the receiving flip function must be turned on.

Pulse width reception
----------------------------
For data in any format other than the NEC and RC-5 protocols, the IR will count the duration of each high and low level in turn using its clock, and then store the data in a 64-byte depth receiving FIFO.

Normal sending mode
------------------------
Users can configure the corresponding configurations of the head pulse, tail pulse, logic 0 and logic 1 pulses according to specific protocols. When setting, it is necessary to calculate the common pulse width unit of various pulses with different widths in the protocol used, that is, the greatest common divisor, fill in the lower 12 bits of the register IRTX_PULSE_WIDTH, and each pulse fills its corresponding multiple in the register IRTX_PW.

IR supports a maximum of 64-bit data bits and is divided into two 32-bit registers IRTX_DATA_WORD0 and IRTX_DATA_WORD1.

Pulse width transmission
-----------------------------
For protocols that are not suitable for normal transmission mode, IR provides 
a pulse width transmission method. First calculate the common pulse width unit 
of the pulses of different widths in the protocol used, that is, the greatest 
common divisor, and fill in the lower 12 bits of the register IRTX_PULSE_WIDTH. 
Then fill the register IRTX_SWM_PW_n(0 <= n <= 7)with multiples corresponding 
to the respective level widths from the first high level to the last level, 
each level width multiple occupies 4-bit .


Carrier modulation
-----------------------
Setting the upper 16 bits of the IRTX_PULSE_WIDTH register can generate carriers with different frequencies and duty cycles. The <TXMPH1W> bit in this register sets the width of carrier phase 1, and the <TXMPH0W> bit sets the width of carrier phase 0.

IR interrupt
-------------
IR has separate transmit and receive interrupts, and a transmit interrupt is 
generated when a transmit operation ends. When a piece of data is received, 
it will wait for the continuous level to reach the set end threshold to 
generate a receive interrupt.

The user can query the send interrupt status and clear the interrupt by register 
IRTX_INT_STS, and query the receive interrupt status and clear the interrupt 
by register IRRX_INT_STS.


Register description
==========================

+---------------------------+---------------------------------------+
| Name                      | Description                           |
+---------------------------+---------------------------------------+
| `irtx_config`_            | IR TX configuration register          |
+---------------------------+---------------------------------------+
| `irtx_int_sts`_           | IR TX interrupt status                |
+---------------------------+---------------------------------------+
| `irtx_data_word0`_        | IR TX  data word0                     |
+---------------------------+---------------------------------------+
| `irtx_data_word1`_        | IR TX data word1                      |
+---------------------------+---------------------------------------+
| `irtx_pulse_width`_       | IR TX pulse width                     |
+---------------------------+---------------------------------------+
| `irtx_pw`_                | IR TX pulse width of phase            |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_0`_          | IR TX Software Mode pulse width data0 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_1`_          | IR TX Software Mode pulse width data1 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_2`_          | IR TX Software Mode pulse width data2 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_3`_          | IR TX Software Mode pulse width data3 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_4`_          | IR TX Software Mode pulse width data4 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_5`_          | IR TX Software Mode pulse width data5 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_6`_          | IR TX Software Mode pulse width data6 |
+---------------------------+---------------------------------------+
| `irtx_swm_pw_7`_          | IR TX Software Mode pulse width data7 |
+---------------------------+---------------------------------------+
| `irrx_config`_            | IR RX configuration register          |
+---------------------------+---------------------------------------+
| `irrx_int_sts`_           | IR RX interrupt status                |
+---------------------------+---------------------------------------+
| `irrx_pw_config`_         | IR RX pulse width configuration       |
+---------------------------+---------------------------------------+
| `irrx_data_count`_        | IR RX data bit count                  |
+---------------------------+---------------------------------------+
| `irrx_data_word0`_        | IR RX data word0                      |
+---------------------------+---------------------------------------+
| `irrx_data_word1`_        | IR RX data word1                      |
+---------------------------+---------------------------------------+
| `irrx_swm_fifo_config_0`_ | IR RX FIFO configuration              |
+---------------------------+---------------------------------------+
| `irrx_swm_fifo_rdata`_    | IR RX software mode pulse width data  |
+---------------------------+---------------------------------------+

irtx_config
-------------
 
**Address：**  0x4000a600
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                  | TXDATANU              |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXDATANU                                      | TPHLIS    | TXTPEN    | TXHHLI    | TXHEN     | RSVD      | TXL1HLI   | TXL0HLI   | TXDAEN    | TXSWEN    | TXMDEN    | TXOEN     | TXEN      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                                          |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:18    | RSVD     |        |             |                                                                                                                                                                                      |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 17:12    | TXDATANU | R/W    | 6'D31       | Bit count of Data phase (unit: bit / PW for normal / SWM)                                                                                                                            |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 11       | TPHLIS   | R/W    | 1'B0        | Tail pulse H/L inverse signal (Don't care if SWM is enabled)                                                                                                                         |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)                                                                                                                          |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)                                                                                                                          |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 10       | TXTPEN   | R/W    | 1'B1        | Enable signal of tail pulse (Don't care if SWM is enabled)                                                                                                                           |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 9        | TXHHLI   | R/W    | 1'B0        | Tail pulse H/L inverse signal (Don't care if SWM is enabled)                                                                                                                         |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)                                                                                                                          |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)                                                                                                                          |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 8        | TXHEN    | R/W    | 1'B1        | Enable signal of head pulse (Don't care if SWM is enabled)                                                                                                                           |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 7        | RSVD     |        |             |                                                                                                                                                                                      |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 6        | TXL1HLI  | R/W    | 1'B0        | Logic 1 H/L inverse signal (Don't care if SWM is enabled)                                                                                                                            |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)                                                                                                                          |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)                                                                                                                          |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 5        | TXL0HLI  | R/W    | 1'B0        | Logic 0 H/L inverse signal (Don't care if SWM is enabled)                                                                                                                            |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 0: Phase 0 is High (Active), phase 1 is Low (Idle) (H -> L)                                                                                                                          |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 1: Phase 0 is Low (Idle), phase 1 is High (Active) (L -> H)                                                                                                                          |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 4        | TXDAEN   | R/W    | 1'B1        | Enable signal of data phase (Don't care if SWM is enabled)                                                                                                                           |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 3        | TXSWEN   | R/W    | 1'B0        | Enable signal of IRTX Software Mode (SWM)                                                                                                                                            |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 2        | TXMDEN   | R/W    | 1'B0        | Enable signal of output modulation                                                                                                                                                   |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 1        | TXOEN    | R/W    | 1'B0        | Output inverse signal                                                                                                                                                                |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 1'b0: Output stays at Low during idle state                                                                                                                                          |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | 1'b1: Output stays at High during idle state                                                                                                                                         |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | TXEN     | R/W    | 1'B0        | Enable signal of IRTX function                                                                                                                                                       |
+          +          +        +             +                                                                                                                                                                                      +
|          |          |        |             | Asserting this bit will trigger the transaction, and should be de-asserted after finish                                                                                              |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_int_sts
--------------
 
**Address：**  0x4000a604
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                              | TXEEN     | RSVD                                                                              | TXECLR    |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                              | TXEMASK   | RSVD                                                                              | TXEINT    |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------+
| Bit      | Name     |Type    | Reset       | Description                      |
+----------+----------+--------+-------------+----------------------------------+
| 31:25    | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 24       | TXEEN    | R/W    | 1'B1        | Interrupt enable of irtx_end_int |
+----------+----------+--------+-------------+----------------------------------+
| 23:17    | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 16       | TXECLR   | W1C    | 1'B0        | Interrupt clear of irtx_end_int  |
+----------+----------+--------+-------------+----------------------------------+
| 15:9     | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 8        | TXEMASK  | R/W    | 1'B1        | Interrupt mask of irtx_end_int   |
+----------+----------+--------+-------------+----------------------------------+
| 7:1      | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 0        | TXEINT   | R      | 1'B0        | IRTX transfer end interrupt      |
+----------+----------+--------+-------------+----------------------------------+

irtx_data_word0
-----------------
 
**Address：**  0x4000a608
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXDW0                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXDW0                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                   |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:0     | TXDW0    | R/W    | 32'H0       | TX data word 0 (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+-----------------------------------------------+

irtx_data_word1
-----------------
 
**Address：**  0x4000a60c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXDW1                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXDW1                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                   |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:0     | TXDW1    | R/W    | 32'H0       | TX data word 1 (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+-----------------------------------------------+

irtx_pulse_width
------------------
 
**Address：**  0x4000a610
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXMPH1W                                                                                       | TXMPH0W                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                          | TXPWU                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------------+
| Bit      | Name     |Type    | Reset       | Description              |
+----------+----------+--------+-------------+--------------------------+
| 31:24    | TXMPH1W  | R/W    | 8'D34       | Modulation phase 1 width |
+----------+----------+--------+-------------+--------------------------+
| 23:16    | TXMPH0W  | R/W    | 8'D17       | Modulation phase 0 width |
+----------+----------+--------+-------------+--------------------------+
| 15:12    | RSVD     |        |             |                          |
+----------+----------+--------+-------------+--------------------------+
| 11:0     | TXPWU    | R/W    | 12'D1124    | Pulse width unit         |
+----------+----------+--------+-------------+--------------------------+

irtx_pw
---------
 
**Address：**  0x4000a614
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXTPH1W                                       | TXTPH0W                                       | TXHPH1W                                       | TXHPH0W                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXL1PH1W                                      | TXL1PH0W                                      | TXL0PH1W                                      | TXL0PH0WS                                     |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                      |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 31:28    | TXTPH1W  | R/W    | 4'D0        | Pulse width of tail pulse phase 1 (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 27:24    | TXTPH0W  | R/W    | 4'D0        | Pulse width of tail pulse phase 0 (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 23:20    | TXHPH1W  | R/W    | 4'D7        | Pulse width of head pulse phase 1 (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 19:16    | TXHPH0W  | R/W    | 4'D15       | Pulse width of head pulse phase 0 (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 15:12    | TXL1PH1W | R/W    | 4'D2        | Pulse width of logic1 phase 1 (Don't care if SWM is enabled)     |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 11:8     | TXL1PH0W | R/W    | 4'D0        | Pulse width of logic1 phase 0 (Don't care if SWM is enabled)     |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 7:4      | TXL0PH1W | R/W    | 4'D0        | Pulse width of logic0 phase 1 (Don't care if SWM is enabled)     |
+----------+----------+--------+-------------+------------------------------------------------------------------+
| 3:0      | TXL0PH0WS| R/W    | 4'D0        | Pulse width of logic0 phase 0 (Don't care if SWM is enabled)     |
+----------+----------+--------+-------------+------------------------------------------------------------------+

irtx_swm_pw_0
---------------
 
**Address：**  0x4000a640
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW0                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW0                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                  |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW0  | R/W    | 32'H0       | IRTX Software Mode pulse width data #0~#7, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                              +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                               |
+----------+----------+--------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_1
---------------
 
**Address：**  0x4000a644
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW1                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW1                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                   |
+----------+----------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW1  | R/W    | 32'H0       | IRTX Software Mode pulse width data #8~#15, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                               +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                |
+----------+----------+--------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_2
---------------
 
**Address：**  0x4000a648
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW2                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW2                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                    |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW2  | R/W    | 32'H0       | IRTX Software Mode pulse width data #16~#23, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                                +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                 |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_3
---------------
 
**Address：**  0x4000a64c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW3                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW3                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                    |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW3  | R/W    | 32'H0       | IRTX Software Mode pulse width data #24~#31, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                                +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                 |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_4
---------------
 
**Address：**  0x4000a650
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW4                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW4                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                    |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW4  | R/W    | 32'H0       | IRTX Software Mode pulse width data #32~#39, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                                +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                 |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_5
---------------
 
**Address：**  0x4000a654
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW5                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW5                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                    |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW5  | R/W    | 32'H0       | IRTX Software Mode pulse width data #40~#47, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                                +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                 |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_6
---------------
 
**Address：**  0x4000a658
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW6                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW6                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                    |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW6  | R/W    | 32'H0       | IRTX Software Mode pulse width data #48~#55, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                                +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                 |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

irtx_swm_pw_7
---------------
 
**Address：**  0x4000a65c
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW7                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| TXSWPW7                                                                                                                                                                                       |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                                                                    |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 31:0     | TXSWPW7  | R/W    | 32'H0       | IRTX Software Mode pulse width data #56~#63, each pulse is represented by 4-bit                                                                                |
+          +          +        +             +                                                                                                                                                                +
|          |          |        |             | ([3:0] is the 1st pulse, [7:4] is the 2nd pulse, [11:8] is the 3rd pulse, etc)                                                                                 |
+----------+----------+--------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

irrx_config
-------------
 
**Address：**  0x4000a680
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                          | RXDEGCNT                                      | RSVD                              | RXDGEN    | RXMODE                | RXININV   | RXEN      |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                                                            |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 31:12    | RSVD     |        |             |                                                                                                                        |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 11:8     | RXDEGCNT | R/W    | 4'D0        | De-glitch function cycle count                                                                                         |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 7:5      | RSVD     |        |             |                                                                                                                        |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 4        | RXDGEN   | R/W    | 1'B0        | Enable signal of IRRX input de-glitch function                                                                         |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 3:2      | RXMODE   | R/W    | 2'D0        | IRRX mode                                                                                                              |
+          +          +        +             +                                                                                                                        +
|          |          |        |             | 0: NEC                                                                                                                 |
+          +          +        +             +                                                                                                                        +
|          |          |        |             | 1: RC5                                                                                                                 |
+          +          +        +             +                                                                                                                        +
|          |          |        |             | 2: SW pulse-width detection mode (SWM)                                                                                 |
+          +          +        +             +                                                                                                                        +
|          |          |        |             | 3: Reserved                                                                                                            |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 1        | RXININV  | R/W    | 1'B1        | Input inverse signal                                                                                                   |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+
| 0        | RXEN     | R/W    | 1'B0        | Enable signal of IRRX function                                                                                         |
+          +          +        +             +                                                                                                                        +
|          |          |        |             | Asserting this bit will trigger the transaction, and should be de-asserted after finish                                |
+----------+----------+--------+-------------+------------------------------------------------------------------------------------------------------------------------+

irrx_int_sts
--------------
 
**Address：**  0x4000a684
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                              | RXEEN     | RSVD                                                                              | RXECLR    |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                              | RXEMASK   | RSVD                                                                              | RXEINT    |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------+
| Bit      | Name     |Type    | Reset       | Description                      |
+----------+----------+--------+-------------+----------------------------------+
| 31:25    | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 24       | RXEEN    | R/W    | 1'B1        | Interrupt enable of irrx_end_int |
+----------+----------+--------+-------------+----------------------------------+
| 23:17    | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 16       | RXECLR   | W1C    | 1'B0        | Interrupt clear of irrx_end_int  |
+----------+----------+--------+-------------+----------------------------------+
| 15:9     | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 8        | RXEMASK  | R/W    | 1'B1        | Interrupt mask of irrx_end_int   |
+----------+----------+--------+-------------+----------------------------------+
| 7:1      | RSVD     |        |             |                                  |
+----------+----------+--------+-------------+----------------------------------+
| 0        | RXEINT   | R      | 1'B0        | IRRX transfer end interrupt      |
+----------+----------+--------+-------------+----------------------------------+

irrx_pw_config
----------------
 
**Address：**  0x4000a688
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXETH                                                                                                                                                                                         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXDATH                                                                                                                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                                                 |
+----------+----------+--------+-------------+-----------------------------------------------------------------------------+
| 31:16    | RXETH    | R/W    | 16'D8999    | Pulse width threshold to trigger END condition                              |
+----------+----------+--------+-------------+-----------------------------------------------------------------------------+
| 15:0     | RXDATH   | R/W    | 16'D3399    | Pulse width threshold for Logic0/1 detection (Don't care if SWM is enabled) |
+----------+----------+--------+-------------+-----------------------------------------------------------------------------+

irrx_data_count
-----------------
 
**Address：**  0x4000a690
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                      | RXDACNT                                                                           |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-----------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                   |
+----------+----------+--------+-------------+-----------------------------------------------+
| 31:7     | RSVD     |        |             |                                               |
+----------+----------+--------+-------------+-----------------------------------------------+
| 6:0      | RXDACNT  | R      | 7'D0        | RX data bit count (pulse-width count for SWM) |
+----------+----------+--------+-------------+-----------------------------------------------+

irrx_data_word0
-----------------
 
**Address：**  0x4000a694
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXDAW0                                                                                                                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXDAW0                                                                                                                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------+
| Bit      | Name     |Type    | Reset       | Description    |
+----------+----------+--------+-------------+----------------+
| 31:0     | RXDAW0   | R      | 32'H0       | RX data word 0 |
+----------+----------+--------+-------------+----------------+

irrx_data_word1
-----------------
 
**Address：**  0x4000a698
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXDAW1                                                                                                                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXDAW1                                                                                                                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------+
| Bit      | Name     |Type    | Reset       | Description    |
+----------+----------+--------+-------------+----------------+
| 31:0     | RXDAW1   | R      | 32'H0       | RX data word 1 |
+----------+----------+--------+-------------+----------------+

irrx_swm_fifo_config_0
------------------------
 
**Address：**  0x4000a6c0
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                      | RXFIFOCN                                                                          | RXFUF     | RXFOF     | RSVD      | RXFCLR    |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+----------------------------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                                              |
+----------+----------+--------+-------------+----------------------------------------------------------+
| 31:11    | RSVD     |        |             |                                                          |
+----------+----------+--------+-------------+----------------------------------------------------------+
| 10:4     | RXFIFOCN | R      | 7'D0        | RX FIFO available count                                  |
+----------+----------+--------+-------------+----------------------------------------------------------+
| 3        | RXFUF    | R      | 1'B0        | Underflow flag of RX FIFO, can be cleared by rx_fifo_clr |
+----------+----------+--------+-------------+----------------------------------------------------------+
| 2        | RXFOF    | R      | 1'B0        | Overflow flag of RX FIFO, can be cleared by rx_fifo_clr  |
+----------+----------+--------+-------------+----------------------------------------------------------+
| 1        | RSVD     |        |             |                                                          |
+----------+----------+--------+-------------+----------------------------------------------------------+
| 0        | RXFCLR   | W1C    | 1'B0        | Clear signal of RX FIFO                                  |
+----------+----------+--------+-------------+----------------------------------------------------------+

irrx_swm_fifo_rdata
---------------------
 
**Address：**  0x4000a6c4
 

+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 31        | 30        | 29        | 28        | 27        | 26        | 25        | 24        | 23        | 22        | 21        | 20        | 19        | 18        | 17        | 16        | 
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RSVD                                                                                                                                                                                          |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| 15        | 14        | 13        | 12        | 11        | 10        | 9         | 8         | 7         | 6         | 5         | 4         | 3         | 2         | 1         | 0         |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 
| RXFRDA                                                                                                                                                                                        |
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+ 

+----------+----------+--------+-------------+-------------------------------------+
| Bit      | Name     |Type    | Reset       | Description                         |
+----------+----------+--------+-------------+-------------------------------------+
| 31:16    | RSVD     |        |             |                                     |
+----------+----------+--------+-------------+-------------------------------------+
| 15:0     | RXFRDA   | R      | 16'H0       | IRRX Software Mode pulse width data |
+----------+----------+--------+-------------+-------------------------------------+

