# compile vhdl design source files
vhdl xil_defaultlib  "../../../rat4.srcs/sources_1/new/rat_alu.vhd"
vhdl xil_defaultlib  "../../../rat4.srcs/sim_1/new/alu_sim.vhd"

# Do not sort compile order
nosort
