<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › kvm › booke_emulate.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>booke_emulate.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright IBM Corp. 2008</span>
<span class="cm"> * Copyright 2011 Freescale Semiconductor, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Hollis Blanchard &lt;hollisb@us.ibm.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kvm_host.h&gt;</span>
<span class="cp">#include &lt;asm/disassemble.h&gt;</span>

<span class="cp">#include &quot;booke.h&quot;</span>

<span class="cp">#define OP_19_XOP_RFI     50</span>

<span class="cp">#define OP_31_XOP_MFMSR   83</span>
<span class="cp">#define OP_31_XOP_WRTEE   131</span>
<span class="cp">#define OP_31_XOP_MTMSR   146</span>
<span class="cp">#define OP_31_XOP_WRTEEI  163</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">kvmppc_emul_rfi</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">pc</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">srr0</span><span class="p">;</span>
	<span class="n">kvmppc_set_msr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">srr1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">kvmppc_booke_emulate_op</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_run</span> <span class="o">*</span><span class="n">run</span><span class="p">,</span> <span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span>
                            <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">inst</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">advance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_DONE</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rs</span> <span class="o">=</span> <span class="n">get_rs</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rt</span> <span class="o">=</span> <span class="n">get_rt</span><span class="p">(</span><span class="n">inst</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">get_op</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">19</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">get_xop</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">OP_19_XOP_RFI</span>:
			<span class="n">kvmppc_emul_rfi</span><span class="p">(</span><span class="n">vcpu</span><span class="p">);</span>
			<span class="n">kvmppc_set_exit_type</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">EMULATED_RFI_EXITS</span><span class="p">);</span>
			<span class="o">*</span><span class="n">advance</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mi">31</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">get_xop</span><span class="p">(</span><span class="n">inst</span><span class="p">))</span> <span class="p">{</span>

		<span class="k">case</span> <span class="n">OP_31_XOP_MFMSR</span>:
			<span class="n">kvmppc_set_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rt</span><span class="p">,</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span><span class="p">);</span>
			<span class="n">kvmppc_set_exit_type</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">EMULATED_MFMSR_EXITS</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">OP_31_XOP_MTMSR</span>:
			<span class="n">kvmppc_set_exit_type</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">EMULATED_MTMSR_EXITS</span><span class="p">);</span>
			<span class="n">kvmppc_set_msr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">OP_31_XOP_WRTEE</span>:
			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">=</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MSR_EE</span><span class="p">)</span>
					<span class="o">|</span> <span class="p">(</span><span class="n">kvmppc_get_gpr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">rs</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">MSR_EE</span><span class="p">);</span>
			<span class="n">kvmppc_set_exit_type</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">EMULATED_WRTEE_EXITS</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="k">case</span> <span class="n">OP_31_XOP_WRTEEI</span>:
			<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">=</span> <span class="p">(</span><span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">msr</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MSR_EE</span><span class="p">)</span>
							 <span class="o">|</span> <span class="p">(</span><span class="n">inst</span> <span class="o">&amp;</span> <span class="n">MSR_EE</span><span class="p">);</span>
			<span class="n">kvmppc_set_exit_type</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">EMULATED_WRTEE_EXITS</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="nl">default:</span>
			<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">emulated</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * NOTE: some of these registers are not emulated on BOOKE_HV (GS-mode).</span>
<span class="cm"> * Their backing store is in real registers, and these functions</span>
<span class="cm"> * will return the wrong result if called for them in another context</span>
<span class="cm"> * (such as debugging).</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">kvmppc_booke_emulate_mtspr</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sprn</span><span class="p">,</span> <span class="n">ulong</span> <span class="n">spr_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_DONE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sprn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPRN_DEAR</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dar</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_ESR</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">esr</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBCR0</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">dbcr0</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBCR1</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">dbcr1</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBSR</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">dbsr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_TSR</span>:
		<span class="n">kvmppc_clr_tsr_bits</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">spr_val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_TCR</span>:
		<span class="n">kvmppc_set_tcr</span><span class="p">(</span><span class="n">vcpu</span><span class="p">,</span> <span class="n">spr_val</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note: SPRG4-7 are user-readable.</span>
<span class="cm">	 * These values are loaded into the real SPRGs when resuming the</span>
<span class="cm">	 * guest (PR-mode only).</span>
<span class="cm">	 */</span>
	<span class="k">case</span> <span class="n">SPRN_SPRG4</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">sprg4</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_SPRG5</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">sprg5</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_SPRG6</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">sprg6</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_SPRG7</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">sprg7</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SPRN_IVPR</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivpr</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_KVM_BOOKE_HV</span>
		<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_GIVPR</span><span class="p">,</span> <span class="n">spr_val</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR0</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_CRITICAL</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR1</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_MACHINE_CHECK</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR2</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DATA_STORAGE</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_KVM_BOOKE_HV</span>
		<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_GIVOR2</span><span class="p">,</span> <span class="n">spr_val</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR3</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_INST_STORAGE</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR4</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_EXTERNAL</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR5</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_ALIGNMENT</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR6</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_PROGRAM</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR7</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_FP_UNAVAIL</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR8</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_SYSCALL</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_KVM_BOOKE_HV</span>
		<span class="n">mtspr</span><span class="p">(</span><span class="n">SPRN_GIVOR8</span><span class="p">,</span> <span class="n">spr_val</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR9</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_AP_UNAVAIL</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR10</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DECREMENTER</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR11</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_FIT</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR12</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_WATCHDOG</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR13</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DTLB_MISS</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR14</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_ITLB_MISS</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR15</span>:
		<span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DEBUG</span><span class="p">]</span> <span class="o">=</span> <span class="n">spr_val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">emulated</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">kvmppc_booke_emulate_mfspr</span><span class="p">(</span><span class="k">struct</span> <span class="n">kvm_vcpu</span> <span class="o">*</span><span class="n">vcpu</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sprn</span><span class="p">,</span> <span class="n">ulong</span> <span class="o">*</span><span class="n">spr_val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_DONE</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sprn</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">SPRN_IVPR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivpr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DEAR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">dar</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_ESR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">shared</span><span class="o">-&gt;</span><span class="n">esr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBCR0</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">dbcr0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBCR1</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">dbcr1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_DBSR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">dbsr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_TSR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">tsr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_TCR</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">tcr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">SPRN_IVOR0</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_CRITICAL</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR1</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_MACHINE_CHECK</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR2</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DATA_STORAGE</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR3</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_INST_STORAGE</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR4</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_EXTERNAL</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR5</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_ALIGNMENT</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR6</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_PROGRAM</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR7</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_FP_UNAVAIL</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR8</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_SYSCALL</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR9</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_AP_UNAVAIL</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR10</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DECREMENTER</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR11</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_FIT</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR12</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_WATCHDOG</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR13</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DTLB_MISS</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR14</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_ITLB_MISS</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SPRN_IVOR15</span>:
		<span class="o">*</span><span class="n">spr_val</span> <span class="o">=</span> <span class="n">vcpu</span><span class="o">-&gt;</span><span class="n">arch</span><span class="p">.</span><span class="n">ivor</span><span class="p">[</span><span class="n">BOOKE_IRQPRIO_DEBUG</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="n">emulated</span> <span class="o">=</span> <span class="n">EMULATE_FAIL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">emulated</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
