// Seed: 2580350672
module module_0 (
    output tri id_0,
    input uwire id_1,
    output supply0 id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8,
    output tri id_9,
    output tri id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    input tri id_14,
    input supply1 id_15
    , id_17
);
  always @* if (1 && -1) deassign id_10;
endmodule
module module_1 #(
    parameter id_15 = 32'd30,
    parameter id_7  = 32'd62
) (
    input wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri1 id_5,
    output wor id_6,
    input wire _id_7,
    input wire id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri0 _id_15,
    input wire id_16,
    input wire id_17,
    output supply1 id_18,
    output tri id_19,
    output tri id_20,
    output supply0 id_21
);
  wire id_23 = id_11;
  wire id_24;
  wire [id_7 : -1 'b0 !=  id_15] id_25;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_21,
      id_21,
      id_11,
      id_0,
      id_6,
      id_2,
      id_2,
      id_21,
      id_6,
      id_8,
      id_13,
      id_14,
      id_5,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_3 = id_13 == -1;
endmodule
