
STARDUST_OBC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000124dc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007fc  080126b0  080126b0  000226b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012eac  08012eac  000301dc  2**0
                  CONTENTS
  4 .ARM          00000008  08012eac  08012eac  00022eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012eb4  08012eb4  000301dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012eb4  08012eb4  00022eb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012eb8  08012eb8  00022eb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08012ebc  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006ea8  200001e0  08013098  000301e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000c00  20007088  08013098  00037088  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301dc  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003020c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002988d  00000000  00000000  0003024f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000060f0  00000000  00000000  00059adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002128  00000000  00000000  0005fbd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001989  00000000  00000000  00061cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000097cf  00000000  00000000  00063681  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002af6c  00000000  00000000  0006ce50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000eaa0a  00000000  00000000  00097dbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00009fa8  00000000  00000000  001827c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006f  00000000  00000000  0018c770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08012694 	.word	0x08012694

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08012694 	.word	0x08012694

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a6 	b.w	800102c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9e08      	ldr	r6, [sp, #32]
 8000d6a:	460d      	mov	r5, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	460f      	mov	r7, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4694      	mov	ip, r2
 8000d78:	d965      	bls.n	8000e46 <__udivmoddi4+0xe2>
 8000d7a:	fab2 f382 	clz	r3, r2
 8000d7e:	b143      	cbz	r3, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d84:	f1c3 0220 	rsb	r2, r3, #32
 8000d88:	409f      	lsls	r7, r3
 8000d8a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	409c      	lsls	r4, r3
 8000d92:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d96:	fa1f f58c 	uxth.w	r5, ip
 8000d9a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d9e:	0c22      	lsrs	r2, r4, #16
 8000da0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000da4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000da8:	fb01 f005 	mul.w	r0, r1, r5
 8000dac:	4290      	cmp	r0, r2
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db0:	eb1c 0202 	adds.w	r2, ip, r2
 8000db4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000db8:	f080 811c 	bcs.w	8000ff4 <__udivmoddi4+0x290>
 8000dbc:	4290      	cmp	r0, r2
 8000dbe:	f240 8119 	bls.w	8000ff4 <__udivmoddi4+0x290>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	4462      	add	r2, ip
 8000dc6:	1a12      	subs	r2, r2, r0
 8000dc8:	b2a4      	uxth	r4, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dd6:	fb00 f505 	mul.w	r5, r0, r5
 8000dda:	42a5      	cmp	r5, r4
 8000ddc:	d90a      	bls.n	8000df4 <__udivmoddi4+0x90>
 8000dde:	eb1c 0404 	adds.w	r4, ip, r4
 8000de2:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de6:	f080 8107 	bcs.w	8000ff8 <__udivmoddi4+0x294>
 8000dea:	42a5      	cmp	r5, r4
 8000dec:	f240 8104 	bls.w	8000ff8 <__udivmoddi4+0x294>
 8000df0:	4464      	add	r4, ip
 8000df2:	3802      	subs	r0, #2
 8000df4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df8:	1b64      	subs	r4, r4, r5
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11e      	cbz	r6, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40dc      	lsrs	r4, r3
 8000e00:	2300      	movs	r3, #0
 8000e02:	e9c6 4300 	strd	r4, r3, [r6]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d908      	bls.n	8000e20 <__udivmoddi4+0xbc>
 8000e0e:	2e00      	cmp	r6, #0
 8000e10:	f000 80ed 	beq.w	8000fee <__udivmoddi4+0x28a>
 8000e14:	2100      	movs	r1, #0
 8000e16:	e9c6 0500 	strd	r0, r5, [r6]
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e20:	fab3 f183 	clz	r1, r3
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d149      	bne.n	8000ebc <__udivmoddi4+0x158>
 8000e28:	42ab      	cmp	r3, r5
 8000e2a:	d302      	bcc.n	8000e32 <__udivmoddi4+0xce>
 8000e2c:	4282      	cmp	r2, r0
 8000e2e:	f200 80f8 	bhi.w	8001022 <__udivmoddi4+0x2be>
 8000e32:	1a84      	subs	r4, r0, r2
 8000e34:	eb65 0203 	sbc.w	r2, r5, r3
 8000e38:	2001      	movs	r0, #1
 8000e3a:	4617      	mov	r7, r2
 8000e3c:	2e00      	cmp	r6, #0
 8000e3e:	d0e2      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	e9c6 4700 	strd	r4, r7, [r6]
 8000e44:	e7df      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e46:	b902      	cbnz	r2, 8000e4a <__udivmoddi4+0xe6>
 8000e48:	deff      	udf	#255	; 0xff
 8000e4a:	fab2 f382 	clz	r3, r2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	f040 8090 	bne.w	8000f74 <__udivmoddi4+0x210>
 8000e54:	1a8a      	subs	r2, r1, r2
 8000e56:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e5a:	fa1f fe8c 	uxth.w	lr, ip
 8000e5e:	2101      	movs	r1, #1
 8000e60:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e64:	fb07 2015 	mls	r0, r7, r5, r2
 8000e68:	0c22      	lsrs	r2, r4, #16
 8000e6a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e6e:	fb0e f005 	mul.w	r0, lr, r5
 8000e72:	4290      	cmp	r0, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x124>
 8000e76:	eb1c 0202 	adds.w	r2, ip, r2
 8000e7a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x122>
 8000e80:	4290      	cmp	r0, r2
 8000e82:	f200 80cb 	bhi.w	800101c <__udivmoddi4+0x2b8>
 8000e86:	4645      	mov	r5, r8
 8000e88:	1a12      	subs	r2, r2, r0
 8000e8a:	b2a4      	uxth	r4, r4
 8000e8c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e90:	fb07 2210 	mls	r2, r7, r0, r2
 8000e94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e98:	fb0e fe00 	mul.w	lr, lr, r0
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x14e>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x14c>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	f200 80bb 	bhi.w	8001026 <__udivmoddi4+0x2c2>
 8000eb0:	4610      	mov	r0, r2
 8000eb2:	eba4 040e 	sub.w	r4, r4, lr
 8000eb6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000eba:	e79f      	b.n	8000dfc <__udivmoddi4+0x98>
 8000ebc:	f1c1 0720 	rsb	r7, r1, #32
 8000ec0:	408b      	lsls	r3, r1
 8000ec2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ec6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eca:	fa05 f401 	lsl.w	r4, r5, r1
 8000ece:	fa20 f307 	lsr.w	r3, r0, r7
 8000ed2:	40fd      	lsrs	r5, r7
 8000ed4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ed8:	4323      	orrs	r3, r4
 8000eda:	fbb5 f8f9 	udiv	r8, r5, r9
 8000ede:	fa1f fe8c 	uxth.w	lr, ip
 8000ee2:	fb09 5518 	mls	r5, r9, r8, r5
 8000ee6:	0c1c      	lsrs	r4, r3, #16
 8000ee8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000eec:	fb08 f50e 	mul.w	r5, r8, lr
 8000ef0:	42a5      	cmp	r5, r4
 8000ef2:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef6:	fa00 f001 	lsl.w	r0, r0, r1
 8000efa:	d90b      	bls.n	8000f14 <__udivmoddi4+0x1b0>
 8000efc:	eb1c 0404 	adds.w	r4, ip, r4
 8000f00:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f04:	f080 8088 	bcs.w	8001018 <__udivmoddi4+0x2b4>
 8000f08:	42a5      	cmp	r5, r4
 8000f0a:	f240 8085 	bls.w	8001018 <__udivmoddi4+0x2b4>
 8000f0e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f12:	4464      	add	r4, ip
 8000f14:	1b64      	subs	r4, r4, r5
 8000f16:	b29d      	uxth	r5, r3
 8000f18:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f1c:	fb09 4413 	mls	r4, r9, r3, r4
 8000f20:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000f24:	fb03 fe0e 	mul.w	lr, r3, lr
 8000f28:	45a6      	cmp	lr, r4
 8000f2a:	d908      	bls.n	8000f3e <__udivmoddi4+0x1da>
 8000f2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000f30:	f103 35ff 	add.w	r5, r3, #4294967295
 8000f34:	d26c      	bcs.n	8001010 <__udivmoddi4+0x2ac>
 8000f36:	45a6      	cmp	lr, r4
 8000f38:	d96a      	bls.n	8001010 <__udivmoddi4+0x2ac>
 8000f3a:	3b02      	subs	r3, #2
 8000f3c:	4464      	add	r4, ip
 8000f3e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f42:	fba3 9502 	umull	r9, r5, r3, r2
 8000f46:	eba4 040e 	sub.w	r4, r4, lr
 8000f4a:	42ac      	cmp	r4, r5
 8000f4c:	46c8      	mov	r8, r9
 8000f4e:	46ae      	mov	lr, r5
 8000f50:	d356      	bcc.n	8001000 <__udivmoddi4+0x29c>
 8000f52:	d053      	beq.n	8000ffc <__udivmoddi4+0x298>
 8000f54:	b156      	cbz	r6, 8000f6c <__udivmoddi4+0x208>
 8000f56:	ebb0 0208 	subs.w	r2, r0, r8
 8000f5a:	eb64 040e 	sbc.w	r4, r4, lr
 8000f5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f62:	40ca      	lsrs	r2, r1
 8000f64:	40cc      	lsrs	r4, r1
 8000f66:	4317      	orrs	r7, r2
 8000f68:	e9c6 7400 	strd	r7, r4, [r6]
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	2100      	movs	r1, #0
 8000f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f74:	f1c3 0120 	rsb	r1, r3, #32
 8000f78:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f7c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f80:	fa25 f101 	lsr.w	r1, r5, r1
 8000f84:	409d      	lsls	r5, r3
 8000f86:	432a      	orrs	r2, r5
 8000f88:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f8c:	fa1f fe8c 	uxth.w	lr, ip
 8000f90:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f94:	fb07 1510 	mls	r5, r7, r0, r1
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f9e:	fb00 f50e 	mul.w	r5, r0, lr
 8000fa2:	428d      	cmp	r5, r1
 8000fa4:	fa04 f403 	lsl.w	r4, r4, r3
 8000fa8:	d908      	bls.n	8000fbc <__udivmoddi4+0x258>
 8000faa:	eb1c 0101 	adds.w	r1, ip, r1
 8000fae:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fb2:	d22f      	bcs.n	8001014 <__udivmoddi4+0x2b0>
 8000fb4:	428d      	cmp	r5, r1
 8000fb6:	d92d      	bls.n	8001014 <__udivmoddi4+0x2b0>
 8000fb8:	3802      	subs	r0, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	1b49      	subs	r1, r1, r5
 8000fbe:	b292      	uxth	r2, r2
 8000fc0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000fc4:	fb07 1115 	mls	r1, r7, r5, r1
 8000fc8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fcc:	fb05 f10e 	mul.w	r1, r5, lr
 8000fd0:	4291      	cmp	r1, r2
 8000fd2:	d908      	bls.n	8000fe6 <__udivmoddi4+0x282>
 8000fd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000fd8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000fdc:	d216      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000fde:	4291      	cmp	r1, r2
 8000fe0:	d914      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000fe2:	3d02      	subs	r5, #2
 8000fe4:	4462      	add	r2, ip
 8000fe6:	1a52      	subs	r2, r2, r1
 8000fe8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fec:	e738      	b.n	8000e60 <__udivmoddi4+0xfc>
 8000fee:	4631      	mov	r1, r6
 8000ff0:	4630      	mov	r0, r6
 8000ff2:	e708      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000ff4:	4639      	mov	r1, r7
 8000ff6:	e6e6      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000ff8:	4610      	mov	r0, r2
 8000ffa:	e6fb      	b.n	8000df4 <__udivmoddi4+0x90>
 8000ffc:	4548      	cmp	r0, r9
 8000ffe:	d2a9      	bcs.n	8000f54 <__udivmoddi4+0x1f0>
 8001000:	ebb9 0802 	subs.w	r8, r9, r2
 8001004:	eb65 0e0c 	sbc.w	lr, r5, ip
 8001008:	3b01      	subs	r3, #1
 800100a:	e7a3      	b.n	8000f54 <__udivmoddi4+0x1f0>
 800100c:	4645      	mov	r5, r8
 800100e:	e7ea      	b.n	8000fe6 <__udivmoddi4+0x282>
 8001010:	462b      	mov	r3, r5
 8001012:	e794      	b.n	8000f3e <__udivmoddi4+0x1da>
 8001014:	4640      	mov	r0, r8
 8001016:	e7d1      	b.n	8000fbc <__udivmoddi4+0x258>
 8001018:	46d0      	mov	r8, sl
 800101a:	e77b      	b.n	8000f14 <__udivmoddi4+0x1b0>
 800101c:	3d02      	subs	r5, #2
 800101e:	4462      	add	r2, ip
 8001020:	e732      	b.n	8000e88 <__udivmoddi4+0x124>
 8001022:	4608      	mov	r0, r1
 8001024:	e70a      	b.n	8000e3c <__udivmoddi4+0xd8>
 8001026:	4464      	add	r4, ip
 8001028:	3802      	subs	r0, #2
 800102a:	e742      	b.n	8000eb2 <__udivmoddi4+0x14e>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <checkLiftoff>:
#include "checking.h"

#include "system.h"

uint8_t checkLiftoff()
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
    if (fabs((double)accel.absG) > LIFTOFF_ACCELERATION &&
 8001034:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <checkLiftoff+0x40>)
 8001036:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800103a:	eef0 7ae7 	vabs.f32	s15, s15
 800103e:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8001042:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800104a:	dd0b      	ble.n	8001064 <checkLiftoff+0x34>
        altitude.altitude > LIFTOFF_ALTITUDE)
 800104c:	4b09      	ldr	r3, [pc, #36]	; (8001074 <checkLiftoff+0x44>)
 800104e:	edd3 7a03 	vldr	s15, [r3, #12]
    if (fabs((double)accel.absG) > LIFTOFF_ACCELERATION &&
 8001052:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8001078 <checkLiftoff+0x48>
 8001056:	eef4 7ac7 	vcmpe.f32	s15, s14
 800105a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800105e:	dd01      	ble.n	8001064 <checkLiftoff+0x34>
    {
        return 1;
 8001060:	2301      	movs	r3, #1
 8001062:	e000      	b.n	8001066 <checkLiftoff+0x36>
    }
    else
        return 0;
 8001064:	2300      	movs	r3, #0
}
 8001066:	4618      	mov	r0, r3
 8001068:	46bd      	mov	sp, r7
 800106a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800106e:	4770      	bx	lr
 8001070:	20000844 	.word	0x20000844
 8001074:	20000908 	.word	0x20000908
 8001078:	437a0000 	.word	0x437a0000

0800107c <checkBurnout>:

uint8_t checkBurnout()
{
 800107c:	b480      	push	{r7}
 800107e:	af00      	add	r7, sp, #0
    if (fabs((double)accel.absG) < BURNOUT_ACCELERATION &&
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <checkBurnout+0x40>)
 8001082:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001086:	eef0 7ae7 	vabs.f32	s15, s15
 800108a:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 800108e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001096:	d50b      	bpl.n	80010b0 <checkBurnout+0x34>
        altitude.altitude > BURNOUT_ALTITUDE)
 8001098:	4b09      	ldr	r3, [pc, #36]	; (80010c0 <checkBurnout+0x44>)
 800109a:	edd3 7a03 	vldr	s15, [r3, #12]
    if (fabs((double)accel.absG) < BURNOUT_ACCELERATION &&
 800109e:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80010c4 <checkBurnout+0x48>
 80010a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010aa:	dd01      	ble.n	80010b0 <checkBurnout+0x34>
    {
        return 1;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e000      	b.n	80010b2 <checkBurnout+0x36>
    }
    else
        return 0;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ba:	4770      	bx	lr
 80010bc:	20000844 	.word	0x20000844
 80010c0:	20000908 	.word	0x20000908
 80010c4:	44480000 	.word	0x44480000

080010c8 <checkApogee>:

uint8_t checkApogee()
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
    if (altitude.altitude > APOGEE_ALTITUDE &&
 80010cc:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <checkApogee+0x80>)
 80010ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80010d2:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 800114c <checkApogee+0x84>
 80010d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010de:	dd2d      	ble.n	800113c <checkApogee+0x74>
        velocity.verticalVelocity < APOGEE_VERTICAL_VELOCITY &&
 80010e0:	4b1b      	ldr	r3, [pc, #108]	; (8001150 <checkApogee+0x88>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
    if (altitude.altitude > APOGEE_ALTITUDE &&
 80010e6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	d523      	bpl.n	800113c <checkApogee+0x74>
        accel.x < 0.5 && (fabs(accel.y) > 0.5 || fabs(accel.z) > 0.5))
 80010f4:	4b17      	ldr	r3, [pc, #92]	; (8001154 <checkApogee+0x8c>)
 80010f6:	edd3 7a00 	vldr	s15, [r3]
        velocity.verticalVelocity < APOGEE_VERTICAL_VELOCITY &&
 80010fa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80010fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001106:	d519      	bpl.n	800113c <checkApogee+0x74>
        accel.x < 0.5 && (fabs(accel.y) > 0.5 || fabs(accel.z) > 0.5))
 8001108:	4b12      	ldr	r3, [pc, #72]	; (8001154 <checkApogee+0x8c>)
 800110a:	edd3 7a01 	vldr	s15, [r3, #4]
 800110e:	eef0 7ae7 	vabs.f32	s15, s15
 8001112:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001116:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800111e:	dc0b      	bgt.n	8001138 <checkApogee+0x70>
 8001120:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <checkApogee+0x8c>)
 8001122:	edd3 7a02 	vldr	s15, [r3, #8]
 8001126:	eef0 7ae7 	vabs.f32	s15, s15
 800112a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800112e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001136:	dd01      	ble.n	800113c <checkApogee+0x74>
    {
        return 1;
 8001138:	2301      	movs	r3, #1
 800113a:	e000      	b.n	800113e <checkApogee+0x76>
    }
    else
        return 0;
 800113c:	2300      	movs	r3, #0
}
 800113e:	4618      	mov	r0, r3
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	20000908 	.word	0x20000908
 800114c:	45bb8000 	.word	0x45bb8000
 8001150:	200008c0 	.word	0x200008c0
 8001154:	20000844 	.word	0x20000844

08001158 <checkMainParachute>:

uint8_t checkMainParachute()
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
    if (altitude.altitude < MAIN_PARACHUTE_ALTITUDE)
 800115c:	4b08      	ldr	r3, [pc, #32]	; (8001180 <checkMainParachute+0x28>)
 800115e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001162:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001184 <checkMainParachute+0x2c>
 8001166:	eef4 7ac7 	vcmpe.f32	s15, s14
 800116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116e:	d501      	bpl.n	8001174 <checkMainParachute+0x1c>
    {
        return 1;
 8001170:	2301      	movs	r3, #1
 8001172:	e000      	b.n	8001176 <checkMainParachute+0x1e>
    }
    else
        return 0;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr
 8001180:	20000908 	.word	0x20000908
 8001184:	447a0000 	.word	0x447a0000

08001188 <checkLanding>:

uint8_t checkLanding()
{
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
    if (velocity.verticalVelocity > -1 && velocity.verticalVelocity < 1 &&
 800118c:	4b12      	ldr	r3, [pc, #72]	; (80011d8 <checkLanding+0x50>)
 800118e:	edd3 7a00 	vldr	s15, [r3]
 8001192:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001196:	eef4 7ac7 	vcmpe.f32	s15, s14
 800119a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800119e:	dd15      	ble.n	80011cc <checkLanding+0x44>
 80011a0:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <checkLanding+0x50>)
 80011a2:	edd3 7a00 	vldr	s15, [r3]
 80011a6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80011aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011b2:	d50b      	bpl.n	80011cc <checkLanding+0x44>
        altitude.altitude < 100)
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <checkLanding+0x54>)
 80011b6:	edd3 7a03 	vldr	s15, [r3, #12]
    if (velocity.verticalVelocity > -1 && velocity.verticalVelocity < 1 &&
 80011ba:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80011e0 <checkLanding+0x58>
 80011be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c6:	d501      	bpl.n	80011cc <checkLanding+0x44>
    {
        return 1;
 80011c8:	2301      	movs	r3, #1
 80011ca:	e000      	b.n	80011ce <checkLanding+0x46>
    }
    else
        return 0;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	200008c0 	.word	0x200008c0
 80011dc:	20000908 	.word	0x20000908
 80011e0:	42c80000 	.word	0x42c80000

080011e4 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 80011ea:	2300      	movs	r3, #0
 80011ec:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 80011ee:	4b13      	ldr	r3, [pc, #76]	; (800123c <BSP_I2C2_Init+0x58>)
 80011f0:	4a13      	ldr	r2, [pc, #76]	; (8001240 <BSP_I2C2_Init+0x5c>)
 80011f2:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 80011f4:	4b13      	ldr	r3, [pc, #76]	; (8001244 <BSP_I2C2_Init+0x60>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	1c5a      	adds	r2, r3, #1
 80011fa:	4912      	ldr	r1, [pc, #72]	; (8001244 <BSP_I2C2_Init+0x60>)
 80011fc:	600a      	str	r2, [r1, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d117      	bne.n	8001232 <BSP_I2C2_Init+0x4e>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8001202:	480e      	ldr	r0, [pc, #56]	; (800123c <BSP_I2C2_Init+0x58>)
 8001204:	f003 f8e9 	bl	80043da <HAL_I2C_GetState>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d111      	bne.n	8001232 <BSP_I2C2_Init+0x4e>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 800120e:	480b      	ldr	r0, [pc, #44]	; (800123c <BSP_I2C2_Init+0x58>)
 8001210:	f000 f84e 	bl	80012b0 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d10b      	bne.n	8001232 <BSP_I2C2_Init+0x4e>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 800121a:	4808      	ldr	r0, [pc, #32]	; (800123c <BSP_I2C2_Init+0x58>)
 800121c:	f000 f814 	bl	8001248 <MX_I2C2_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001226:	f06f 0307 	mvn.w	r3, #7
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	e001      	b.n	8001232 <BSP_I2C2_Init+0x4e>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 800122e:	2300      	movs	r3, #0
 8001230:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8001232:	687b      	ldr	r3, [r7, #4]
}
 8001234:	4618      	mov	r0, r3
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200001fc 	.word	0x200001fc
 8001240:	40005800 	.word	0x40005800
 8001244:	20000250 	.word	0x20000250

08001248 <MX_I2C2_Init>:
}

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001250:	2300      	movs	r3, #0
 8001252:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	4a14      	ldr	r2, [pc, #80]	; (80012a8 <MX_I2C2_Init+0x60>)
 8001258:	601a      	str	r2, [r3, #0]
  hi2c->Init.ClockSpeed = 400000;
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a13      	ldr	r2, [pc, #76]	; (80012ac <MX_I2C2_Init+0x64>)
 800125e:	605a      	str	r2, [r3, #4]
  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  hi2c->Init.OwnAddress1 = 0;
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001272:	611a      	str	r2, [r3, #16]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2 = 0;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2200      	movs	r2, #0
 800128a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	f002 fa5b 	bl	8003748 <HAL_I2C_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_I2C2_Init+0x54>
  {
    ret = HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800129c:	7bfb      	ldrb	r3, [r7, #15]
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40005800 	.word	0x40005800
 80012ac:	00061a80 	.word	0x00061a80

080012b0 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08a      	sub	sp, #40	; 0x28
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b8:	2300      	movs	r3, #0
 80012ba:	613b      	str	r3, [r7, #16]
 80012bc:	4b2a      	ldr	r3, [pc, #168]	; (8001368 <I2C2_MspInit+0xb8>)
 80012be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c0:	4a29      	ldr	r2, [pc, #164]	; (8001368 <I2C2_MspInit+0xb8>)
 80012c2:	f043 0302 	orr.w	r3, r3, #2
 80012c6:	6313      	str	r3, [r2, #48]	; 0x30
 80012c8:	4b27      	ldr	r3, [pc, #156]	; (8001368 <I2C2_MspInit+0xb8>)
 80012ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012cc:	f003 0302 	and.w	r3, r3, #2
 80012d0:	613b      	str	r3, [r7, #16]
 80012d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012d4:	2300      	movs	r3, #0
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	4b23      	ldr	r3, [pc, #140]	; (8001368 <I2C2_MspInit+0xb8>)
 80012da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012dc:	4a22      	ldr	r2, [pc, #136]	; (8001368 <I2C2_MspInit+0xb8>)
 80012de:	f043 0304 	orr.w	r3, r3, #4
 80012e2:	6313      	str	r3, [r2, #48]	; 0x30
 80012e4:	4b20      	ldr	r3, [pc, #128]	; (8001368 <I2C2_MspInit+0xb8>)
 80012e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e8:	f003 0304 	and.w	r3, r3, #4
 80012ec:	60fb      	str	r3, [r7, #12]
 80012ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PC12     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 80012f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80012f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f6:	2312      	movs	r3, #18
 80012f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fe:	2303      	movs	r3, #3
 8001300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8001302:	2304      	movs	r3, #4
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	4619      	mov	r1, r3
 800130c:	4817      	ldr	r0, [pc, #92]	; (800136c <I2C2_MspInit+0xbc>)
 800130e:	f002 f831 	bl	8003374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8001312:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001318:	2312      	movs	r3, #18
 800131a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8001324:	2304      	movs	r3, #4
 8001326:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	4619      	mov	r1, r3
 800132e:	4810      	ldr	r0, [pc, #64]	; (8001370 <I2C2_MspInit+0xc0>)
 8001330:	f002 f820 	bl	8003374 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001334:	2300      	movs	r3, #0
 8001336:	60bb      	str	r3, [r7, #8]
 8001338:	4b0b      	ldr	r3, [pc, #44]	; (8001368 <I2C2_MspInit+0xb8>)
 800133a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800133c:	4a0a      	ldr	r2, [pc, #40]	; (8001368 <I2C2_MspInit+0xb8>)
 800133e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001342:	6413      	str	r3, [r2, #64]	; 0x40
 8001344:	4b08      	ldr	r3, [pc, #32]	; (8001368 <I2C2_MspInit+0xb8>)
 8001346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001348:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8001350:	2200      	movs	r2, #0
 8001352:	2105      	movs	r1, #5
 8001354:	2021      	movs	r0, #33	; 0x21
 8001356:	f001 fbc7 	bl	8002ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800135a:	2021      	movs	r0, #33	; 0x21
 800135c:	f001 fbe0 	bl	8002b20 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8001360:	bf00      	nop
 8001362:	3728      	adds	r7, #40	; 0x28
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40023800 	.word	0x40023800
 800136c:	40020400 	.word	0x40020400
 8001370:	40020800 	.word	0x40020800

08001374 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800137a:	2300      	movs	r3, #0
 800137c:	607b      	str	r3, [r7, #4]
 800137e:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <MX_DMA_Init+0x4c>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	4a0f      	ldr	r2, [pc, #60]	; (80013c0 <MX_DMA_Init+0x4c>)
 8001384:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001388:	6313      	str	r3, [r2, #48]	; 0x30
 800138a:	4b0d      	ldr	r3, [pc, #52]	; (80013c0 <MX_DMA_Init+0x4c>)
 800138c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8001396:	2200      	movs	r2, #0
 8001398:	2105      	movs	r1, #5
 800139a:	203b      	movs	r0, #59	; 0x3b
 800139c:	f001 fba4 	bl	8002ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80013a0:	203b      	movs	r0, #59	; 0x3b
 80013a2:	f001 fbbd 	bl	8002b20 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80013a6:	2200      	movs	r2, #0
 80013a8:	2105      	movs	r1, #5
 80013aa:	2045      	movs	r0, #69	; 0x45
 80013ac:	f001 fb9c 	bl	8002ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80013b0:	2045      	movs	r0, #69	; 0x45
 80013b2:	f001 fbb5 	bl	8002b20 <HAL_NVIC_EnableIRQ>

}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800

080013c4 <MX_FREERTOS_Init>:
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
    /* USER CODE END RTOS_QUEUES */

    /* Create the thread(s) */
    /* creation of defaultTask */
    defaultTaskHandle =
        osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80013c8:	4a1c      	ldr	r2, [pc, #112]	; (800143c <MX_FREERTOS_Init+0x78>)
 80013ca:	2100      	movs	r1, #0
 80013cc:	481c      	ldr	r0, [pc, #112]	; (8001440 <MX_FREERTOS_Init+0x7c>)
 80013ce:	f009 f9e4 	bl	800a79a <osThreadNew>
 80013d2:	4603      	mov	r3, r0
    defaultTaskHandle =
 80013d4:	4a1b      	ldr	r2, [pc, #108]	; (8001444 <MX_FREERTOS_Init+0x80>)
 80013d6:	6013      	str	r3, [r2, #0]

    /* creation of runCommand */
    runCommandHandle =
        osThreadNew(runCommandEntry, NULL, &runCommand_attributes);
 80013d8:	4a1b      	ldr	r2, [pc, #108]	; (8001448 <MX_FREERTOS_Init+0x84>)
 80013da:	2100      	movs	r1, #0
 80013dc:	481b      	ldr	r0, [pc, #108]	; (800144c <MX_FREERTOS_Init+0x88>)
 80013de:	f009 f9dc 	bl	800a79a <osThreadNew>
 80013e2:	4603      	mov	r3, r0
    runCommandHandle =
 80013e4:	4a1a      	ldr	r2, [pc, #104]	; (8001450 <MX_FREERTOS_Init+0x8c>)
 80013e6:	6013      	str	r3, [r2, #0]

    /* creation of sendTelemetry */
    sendTelemetryHandle =
        osThreadNew(sendTelemetryEntry, NULL, &sendTelemetry_attributes);
 80013e8:	4a1a      	ldr	r2, [pc, #104]	; (8001454 <MX_FREERTOS_Init+0x90>)
 80013ea:	2100      	movs	r1, #0
 80013ec:	481a      	ldr	r0, [pc, #104]	; (8001458 <MX_FREERTOS_Init+0x94>)
 80013ee:	f009 f9d4 	bl	800a79a <osThreadNew>
 80013f2:	4603      	mov	r3, r0
    sendTelemetryHandle =
 80013f4:	4a19      	ldr	r2, [pc, #100]	; (800145c <MX_FREERTOS_Init+0x98>)
 80013f6:	6013      	str	r3, [r2, #0]

    /* creation of checkState */
    checkStateHandle =
        osThreadNew(checkStateEntry, NULL, &checkState_attributes);
 80013f8:	4a19      	ldr	r2, [pc, #100]	; (8001460 <MX_FREERTOS_Init+0x9c>)
 80013fa:	2100      	movs	r1, #0
 80013fc:	4819      	ldr	r0, [pc, #100]	; (8001464 <MX_FREERTOS_Init+0xa0>)
 80013fe:	f009 f9cc 	bl	800a79a <osThreadNew>
 8001402:	4603      	mov	r3, r0
    checkStateHandle =
 8001404:	4a18      	ldr	r2, [pc, #96]	; (8001468 <MX_FREERTOS_Init+0xa4>)
 8001406:	6013      	str	r3, [r2, #0]

    /* creation of someLoop */
    someLoopHandle = osThreadNew(someLoopEntry, NULL, &someLoop_attributes);
 8001408:	4a18      	ldr	r2, [pc, #96]	; (800146c <MX_FREERTOS_Init+0xa8>)
 800140a:	2100      	movs	r1, #0
 800140c:	4818      	ldr	r0, [pc, #96]	; (8001470 <MX_FREERTOS_Init+0xac>)
 800140e:	f009 f9c4 	bl	800a79a <osThreadNew>
 8001412:	4603      	mov	r3, r0
 8001414:	4a17      	ldr	r2, [pc, #92]	; (8001474 <MX_FREERTOS_Init+0xb0>)
 8001416:	6013      	str	r3, [r2, #0]

    /* creation of sdLog */
    sdLogHandle = osThreadNew(sdLogEnrty, NULL, &sdLog_attributes);
 8001418:	4a17      	ldr	r2, [pc, #92]	; (8001478 <MX_FREERTOS_Init+0xb4>)
 800141a:	2100      	movs	r1, #0
 800141c:	4817      	ldr	r0, [pc, #92]	; (800147c <MX_FREERTOS_Init+0xb8>)
 800141e:	f009 f9bc 	bl	800a79a <osThreadNew>
 8001422:	4603      	mov	r3, r0
 8001424:	4a16      	ldr	r2, [pc, #88]	; (8001480 <MX_FREERTOS_Init+0xbc>)
 8001426:	6013      	str	r3, [r2, #0]

    /* creation of dataTask */
    dataTaskHandle = osThreadNew(dataTaskEntry, NULL, &dataTask_attributes);
 8001428:	4a16      	ldr	r2, [pc, #88]	; (8001484 <MX_FREERTOS_Init+0xc0>)
 800142a:	2100      	movs	r1, #0
 800142c:	4816      	ldr	r0, [pc, #88]	; (8001488 <MX_FREERTOS_Init+0xc4>)
 800142e:	f009 f9b4 	bl	800a79a <osThreadNew>
 8001432:	4603      	mov	r3, r0
 8001434:	4a15      	ldr	r2, [pc, #84]	; (800148c <MX_FREERTOS_Init+0xc8>)
 8001436:	6013      	str	r3, [r2, #0]
    /* USER CODE END RTOS_THREADS */

    /* USER CODE BEGIN RTOS_EVENTS */
    /* add events, ... */
    /* USER CODE END RTOS_EVENTS */
}
 8001438:	bf00      	nop
 800143a:	bd80      	pop	{r7, pc}
 800143c:	08012938 	.word	0x08012938
 8001440:	08001491 	.word	0x08001491
 8001444:	20000258 	.word	0x20000258
 8001448:	0801295c 	.word	0x0801295c
 800144c:	080014a1 	.word	0x080014a1
 8001450:	2000025c 	.word	0x2000025c
 8001454:	08012980 	.word	0x08012980
 8001458:	080014b1 	.word	0x080014b1
 800145c:	20000260 	.word	0x20000260
 8001460:	080129a4 	.word	0x080129a4
 8001464:	080014c1 	.word	0x080014c1
 8001468:	20000264 	.word	0x20000264
 800146c:	080129c8 	.word	0x080129c8
 8001470:	08001655 	.word	0x08001655
 8001474:	20000268 	.word	0x20000268
 8001478:	080129ec 	.word	0x080129ec
 800147c:	08001665 	.word	0x08001665
 8001480:	2000026c 	.word	0x2000026c
 8001484:	08012a10 	.word	0x08012a10
 8001488:	080016a9 	.word	0x080016a9
 800148c:	20000270 	.word	0x20000270

08001490 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN StartDefaultTask */
    /* Infinite loop */
    for (;;)
    {
        osDelay(100);
 8001498:	2064      	movs	r0, #100	; 0x64
 800149a:	f009 fa10 	bl	800a8be <osDelay>
 800149e:	e7fb      	b.n	8001498 <StartDefaultTask+0x8>

080014a0 <runCommandEntry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_runCommandEntry */
void runCommandEntry(void *argument)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
        //            HAL_GPIO_WritePin(DRAGP_GPIO_Port, DRAGP_Pin,
        //            GPIO_PIN_SET); HAL_GPIO_WritePin(MAINP_GPIO_Port,
        //            MAINP_Pin, GPIO_PIN_SET);
        //        }

        osDelay(1);
 80014a8:	2001      	movs	r0, #1
 80014aa:	f009 fa08 	bl	800a8be <osDelay>
 80014ae:	e7fb      	b.n	80014a8 <runCommandEntry+0x8>

080014b0 <sendTelemetryEntry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_sendTelemetryEntry */
void sendTelemetryEntry(void *argument)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
//        createTxString();
//        HAL_UART_Transmit(&huart2, (uint8_t *)tlcTxString, strlen(tlcTxString),
//                          100);
//        HAL_UART_Transmit(&huart4, (uint8_t *)tlcTxString, strlen(tlcTxString),
//                          100);
        osDelay(10);
 80014b8:	200a      	movs	r0, #10
 80014ba:	f009 fa00 	bl	800a8be <osDelay>
 80014be:	e7fb      	b.n	80014b8 <sendTelemetryEntry+0x8>

080014c0 <checkStateEntry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_checkStateEntry */
void checkStateEntry(void *argument)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b082      	sub	sp, #8
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN checkStateEntry */
    /* Infinite loop */
    for (;;)
    {
        if(time.current != time.prevTime){
 80014c8:	4b5d      	ldr	r3, [pc, #372]	; (8001640 <checkStateEntry+0x180>)
 80014ca:	ed93 7a00 	vldr	s14, [r3]
 80014ce:	4b5c      	ldr	r3, [pc, #368]	; (8001640 <checkStateEntry+0x180>)
 80014d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80014d4:	eeb4 7a67 	vcmp.f32	s14, s15
 80014d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014dc:	d00f      	beq.n	80014fe <checkStateEntry+0x3e>
    		sprintf(flightStateData, "%d\n", flightState);
 80014de:	4b59      	ldr	r3, [pc, #356]	; (8001644 <checkStateEntry+0x184>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	461a      	mov	r2, r3
 80014e4:	4958      	ldr	r1, [pc, #352]	; (8001648 <checkStateEntry+0x188>)
 80014e6:	4859      	ldr	r0, [pc, #356]	; (800164c <checkStateEntry+0x18c>)
 80014e8:	f00d f870 	bl	800e5cc <siprintf>
    		HAL_UART_Transmit_IT(&huart2, flightStateData, sizeof(flightStateData));
 80014ec:	2202      	movs	r2, #2
 80014ee:	4957      	ldr	r1, [pc, #348]	; (800164c <checkStateEntry+0x18c>)
 80014f0:	4857      	ldr	r0, [pc, #348]	; (8001650 <checkStateEntry+0x190>)
 80014f2:	f007 f92c 	bl	800874e <HAL_UART_Transmit_IT>
    		time.prevTime = time.current;
 80014f6:	4b52      	ldr	r3, [pc, #328]	; (8001640 <checkStateEntry+0x180>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	4a51      	ldr	r2, [pc, #324]	; (8001640 <checkStateEntry+0x180>)
 80014fc:	6053      	str	r3, [r2, #4]
        }

        switch (flightState)
 80014fe:	4b51      	ldr	r3, [pc, #324]	; (8001644 <checkStateEntry+0x184>)
 8001500:	781b      	ldrb	r3, [r3, #0]
 8001502:	3b01      	subs	r3, #1
 8001504:	2b08      	cmp	r3, #8
 8001506:	f200 808b 	bhi.w	8001620 <checkStateEntry+0x160>
 800150a:	a201      	add	r2, pc, #4	; (adr r2, 8001510 <checkStateEntry+0x50>)
 800150c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001510:	08001535 	.word	0x08001535
 8001514:	08001621 	.word	0x08001621
 8001518:	08001621 	.word	0x08001621
 800151c:	08001559 	.word	0x08001559
 8001520:	0800157d 	.word	0x0800157d
 8001524:	080015a7 	.word	0x080015a7
 8001528:	080015d1 	.word	0x080015d1
 800152c:	080015f5 	.word	0x080015f5
 8001530:	08001617 	.word	0x08001617
        {
        case START:
            if (checkLiftoff() == 1)
 8001534:	f7ff fd7c 	bl	8001030 <checkLiftoff>
 8001538:	4603      	mov	r3, r0
 800153a:	2b01      	cmp	r3, #1
 800153c:	d172      	bne.n	8001624 <checkStateEntry+0x164>
            {
                time.liftoffTime = HAL_GetTick();
 800153e:	f001 f9eb 	bl	8002918 <HAL_GetTick>
 8001542:	ee07 0a90 	vmov	s15, r0
 8001546:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154a:	4b3d      	ldr	r3, [pc, #244]	; (8001640 <checkStateEntry+0x180>)
 800154c:	edc3 7a02 	vstr	s15, [r3, #8]
                flightState = AFTER_LIFTOFF;
 8001550:	4b3c      	ldr	r3, [pc, #240]	; (8001644 <checkStateEntry+0x184>)
 8001552:	2204      	movs	r2, #4
 8001554:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001556:	e065      	b.n	8001624 <checkStateEntry+0x164>

        case AFTER_LIFTOFF:
            if (checkBurnout() == 1)
 8001558:	f7ff fd90 	bl	800107c <checkBurnout>
 800155c:	4603      	mov	r3, r0
 800155e:	2b01      	cmp	r3, #1
 8001560:	d162      	bne.n	8001628 <checkStateEntry+0x168>
            {
                time.burnoutTime = HAL_GetTick();
 8001562:	f001 f9d9 	bl	8002918 <HAL_GetTick>
 8001566:	ee07 0a90 	vmov	s15, r0
 800156a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800156e:	4b34      	ldr	r3, [pc, #208]	; (8001640 <checkStateEntry+0x180>)
 8001570:	edc3 7a03 	vstr	s15, [r3, #12]
                flightState = AFTER_BURNOUT;
 8001574:	4b33      	ldr	r3, [pc, #204]	; (8001644 <checkStateEntry+0x184>)
 8001576:	2205      	movs	r2, #5
 8001578:	701a      	strb	r2, [r3, #0]
            }
            break;
 800157a:	e055      	b.n	8001628 <checkStateEntry+0x168>

        case AFTER_BURNOUT:
            if (checkApogee() == 1)
 800157c:	f7ff fda4 	bl	80010c8 <checkApogee>
 8001580:	4603      	mov	r3, r0
 8001582:	2b01      	cmp	r3, #1
 8001584:	d152      	bne.n	800162c <checkStateEntry+0x16c>
            {
                time.apogeeTime = HAL_GetTick();
 8001586:	f001 f9c7 	bl	8002918 <HAL_GetTick>
 800158a:	ee07 0a90 	vmov	s15, r0
 800158e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001592:	4b2b      	ldr	r3, [pc, #172]	; (8001640 <checkStateEntry+0x180>)
 8001594:	edc3 7a04 	vstr	s15, [r3, #16]
                flightState = AFTER_APOGEE;
 8001598:	4b2a      	ldr	r3, [pc, #168]	; (8001644 <checkStateEntry+0x184>)
 800159a:	2206      	movs	r2, #6
 800159c:	701a      	strb	r2, [r3, #0]
                dragSchute(1);
 800159e:	2001      	movs	r0, #1
 80015a0:	f000 fffe 	bl	80025a0 <dragSchute>
            }
            break;
 80015a4:	e042      	b.n	800162c <checkStateEntry+0x16c>

        case AFTER_APOGEE:
            if (checkMainParachute() == 1)
 80015a6:	f7ff fdd7 	bl	8001158 <checkMainParachute>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d13f      	bne.n	8001630 <checkStateEntry+0x170>
            {
                time.mainParachuteTime = HAL_GetTick();
 80015b0:	f001 f9b2 	bl	8002918 <HAL_GetTick>
 80015b4:	ee07 0a90 	vmov	s15, r0
 80015b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015bc:	4b20      	ldr	r3, [pc, #128]	; (8001640 <checkStateEntry+0x180>)
 80015be:	edc3 7a05 	vstr	s15, [r3, #20]
                flightState = AFTER_MAIN_PAR;
 80015c2:	4b20      	ldr	r3, [pc, #128]	; (8001644 <checkStateEntry+0x184>)
 80015c4:	2207      	movs	r2, #7
 80015c6:	701a      	strb	r2, [r3, #0]
                mainSchute(1);
 80015c8:	2001      	movs	r0, #1
 80015ca:	f001 f803 	bl	80025d4 <mainSchute>
            }
            break;
 80015ce:	e02f      	b.n	8001630 <checkStateEntry+0x170>

        case AFTER_MAIN_PAR:
            if (checkLanding() == 1)
 80015d0:	f7ff fdda 	bl	8001188 <checkLanding>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d12c      	bne.n	8001634 <checkStateEntry+0x174>
            {
                time.landingTime = HAL_GetTick();
 80015da:	f001 f99d 	bl	8002918 <HAL_GetTick>
 80015de:	ee07 0a90 	vmov	s15, r0
 80015e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015e6:	4b16      	ldr	r3, [pc, #88]	; (8001640 <checkStateEntry+0x180>)
 80015e8:	edc3 7a08 	vstr	s15, [r3, #32]
                flightState = LANDED;
 80015ec:	4b15      	ldr	r3, [pc, #84]	; (8001644 <checkStateEntry+0x184>)
 80015ee:	2208      	movs	r2, #8
 80015f0:	701a      	strb	r2, [r3, #0]
            }
            break;
 80015f2:	e01f      	b.n	8001634 <checkStateEntry+0x174>

        case LANDED:
            if (time.landingTime == 0.0f)
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <checkStateEntry+0x180>)
 80015f6:	edd3 7a08 	vldr	s15, [r3, #32]
 80015fa:	eef5 7a40 	vcmp.f32	s15, #0.0
 80015fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001602:	d103      	bne.n	800160c <checkStateEntry+0x14c>
            {
                time.landingTime = time.current;
 8001604:	4b0e      	ldr	r3, [pc, #56]	; (8001640 <checkStateEntry+0x180>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a0d      	ldr	r2, [pc, #52]	; (8001640 <checkStateEntry+0x180>)
 800160a:	6213      	str	r3, [r2, #32]
            }
            osDelay(10000); /* TODO: Something for saving power*/
 800160c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001610:	f009 f955 	bl	800a8be <osDelay>
            break;
 8001614:	e00f      	b.n	8001636 <checkStateEntry+0x176>

        case FLIGHT_FAILURE:
            osDelay(10000); /* TODO: Something for saving power*/
 8001616:	f242 7010 	movw	r0, #10000	; 0x2710
 800161a:	f009 f950 	bl	800a8be <osDelay>
            break;
 800161e:	e00a      	b.n	8001636 <checkStateEntry+0x176>

        default:
            // DEBUG_PROFILE_X
            break;
 8001620:	bf00      	nop
 8001622:	e008      	b.n	8001636 <checkStateEntry+0x176>
            break;
 8001624:	bf00      	nop
 8001626:	e006      	b.n	8001636 <checkStateEntry+0x176>
            break;
 8001628:	bf00      	nop
 800162a:	e004      	b.n	8001636 <checkStateEntry+0x176>
            break;
 800162c:	bf00      	nop
 800162e:	e002      	b.n	8001636 <checkStateEntry+0x176>
            break;
 8001630:	bf00      	nop
 8001632:	e000      	b.n	8001636 <checkStateEntry+0x176>
            break;
 8001634:	bf00      	nop
        }
        osDelay(1);
 8001636:	2001      	movs	r0, #1
 8001638:	f009 f941 	bl	800a8be <osDelay>
        if(time.current != time.prevTime){
 800163c:	e744      	b.n	80014c8 <checkStateEntry+0x8>
 800163e:	bf00      	nop
 8001640:	20000820 	.word	0x20000820
 8001644:	20000000 	.word	0x20000000
 8001648:	08012704 	.word	0x08012704
 800164c:	20000254 	.word	0x20000254
 8001650:	2000099c 	.word	0x2000099c

08001654 <someLoopEntry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_someLoopEntry */
void someLoopEntry(void *argument)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
        //        strlen(tlcTxString),
        //                          100);
        //        HAL_UART_Transmit(&huart2, (uint8_t *)tlcTxString,
        //        strlen(tlcTxString),
        //                          100);
        osDelay(10);
 800165c:	200a      	movs	r0, #10
 800165e:	f009 f92e 	bl	800a8be <osDelay>
 8001662:	e7fb      	b.n	800165c <someLoopEntry+0x8>

08001664 <sdLogEnrty>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_sdLogEnrty */
void sdLogEnrty(void *argument)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b086      	sub	sp, #24
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN sdLogEnrty */
    // initSD();
    // fram_init();

    int fram_flight_state = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
    fram_flight_state = fram_read8(FRAM_FLIGHT_STATE_ADDR);
 8001670:	2050      	movs	r0, #80	; 0x50
 8001672:	f001 f8dd 	bl	8002830 <fram_read8>
 8001676:	4603      	mov	r3, r0
 8001678:	617b      	str	r3, [r7, #20]
    if (fram_flight_state == LANDED)
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	2b08      	cmp	r3, #8
 800167e:	d101      	bne.n	8001684 <sdLogEnrty+0x20>
    {
        fram_flight_state = START;
 8001680:	2301      	movs	r3, #1
 8001682:	617b      	str	r3, [r7, #20]
    }
    if (fram_flight_state != START)
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2b01      	cmp	r3, #1
 8001688:	d003      	beq.n	8001692 <sdLogEnrty+0x2e>
    {
        flightState = fram_flight_state;
 800168a:	697b      	ldr	r3, [r7, #20]
 800168c:	b2da      	uxtb	r2, r3
 800168e:	4b05      	ldr	r3, [pc, #20]	; (80016a4 <sdLogEnrty+0x40>)
 8001690:	701a      	strb	r2, [r3, #0]
    }

    float test_float = 0.0f;
 8001692:	f04f 0300 	mov.w	r3, #0
 8001696:	613b      	str	r3, [r7, #16]
    int tick_t = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
        // fram_write8(FRAM_SYS_TICK_ADDR, fram_test8);
        // osDelay(10);

        // fram_debug_data = fram_read8(FRAM_SYS_TICK_ADDR);

        osDelay(1);
 800169c:	2001      	movs	r0, #1
 800169e:	f009 f90e 	bl	800a8be <osDelay>
 80016a2:	e7fb      	b.n	800169c <sdLogEnrty+0x38>
 80016a4:	20000000 	.word	0x20000000

080016a8 <dataTaskEntry>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_dataTaskEntry */
void dataTaskEntry(void *argument)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
        // HAL_GPIO_TogglePin(USERL_GPIO_Port, USERL_Pin);

        //altitudeApogee();
        //velocityCalculated();
        // dataCollectingTime = HAL_GetTick() - temp;
        osDelay(1);
 80016b0:	2001      	movs	r0, #1
 80016b2:	f009 f904 	bl	800a8be <osDelay>
 80016b6:	e7fb      	b.n	80016b0 <dataTaskEntry+0x8>

080016b8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08a      	sub	sp, #40	; 0x28
 80016bc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016be:	f107 0314 	add.w	r3, r7, #20
 80016c2:	2200      	movs	r2, #0
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	605a      	str	r2, [r3, #4]
 80016c8:	609a      	str	r2, [r3, #8]
 80016ca:	60da      	str	r2, [r3, #12]
 80016cc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016ce:	2300      	movs	r3, #0
 80016d0:	613b      	str	r3, [r7, #16]
 80016d2:	4b41      	ldr	r3, [pc, #260]	; (80017d8 <MX_GPIO_Init+0x120>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016d6:	4a40      	ldr	r2, [pc, #256]	; (80017d8 <MX_GPIO_Init+0x120>)
 80016d8:	f043 0304 	orr.w	r3, r3, #4
 80016dc:	6313      	str	r3, [r2, #48]	; 0x30
 80016de:	4b3e      	ldr	r3, [pc, #248]	; (80017d8 <MX_GPIO_Init+0x120>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016e2:	f003 0304 	and.w	r3, r3, #4
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	4b3a      	ldr	r3, [pc, #232]	; (80017d8 <MX_GPIO_Init+0x120>)
 80016f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016f2:	4a39      	ldr	r2, [pc, #228]	; (80017d8 <MX_GPIO_Init+0x120>)
 80016f4:	f043 0301 	orr.w	r3, r3, #1
 80016f8:	6313      	str	r3, [r2, #48]	; 0x30
 80016fa:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <MX_GPIO_Init+0x120>)
 80016fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
 8001704:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001706:	2300      	movs	r3, #0
 8001708:	60bb      	str	r3, [r7, #8]
 800170a:	4b33      	ldr	r3, [pc, #204]	; (80017d8 <MX_GPIO_Init+0x120>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a32      	ldr	r2, [pc, #200]	; (80017d8 <MX_GPIO_Init+0x120>)
 8001710:	f043 0302 	orr.w	r3, r3, #2
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b30      	ldr	r3, [pc, #192]	; (80017d8 <MX_GPIO_Init+0x120>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	60bb      	str	r3, [r7, #8]
 8001720:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
 8001726:	4b2c      	ldr	r3, [pc, #176]	; (80017d8 <MX_GPIO_Init+0x120>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	4a2b      	ldr	r2, [pc, #172]	; (80017d8 <MX_GPIO_Init+0x120>)
 800172c:	f043 0308 	orr.w	r3, r3, #8
 8001730:	6313      	str	r3, [r2, #48]	; 0x30
 8001732:	4b29      	ldr	r3, [pc, #164]	; (80017d8 <MX_GPIO_Init+0x120>)
 8001734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001736:	f003 0308 	and.w	r3, r3, #8
 800173a:	607b      	str	r3, [r7, #4]
 800173c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MAINP_Pin|DRAGP_Pin, GPIO_PIN_RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2103      	movs	r1, #3
 8001742:	4826      	ldr	r0, [pc, #152]	; (80017dc <MX_GPIO_Init+0x124>)
 8001744:	f001 ffc2 	bl	80036cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USERL_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	2118      	movs	r1, #24
 800174c:	4824      	ldr	r0, [pc, #144]	; (80017e0 <MX_GPIO_Init+0x128>)
 800174e:	f001 ffbd 	bl	80036cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USERB_Pin;
 8001752:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001758:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800175c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USERB_GPIO_Port, &GPIO_InitStruct);
 8001762:	f107 0314 	add.w	r3, r7, #20
 8001766:	4619      	mov	r1, r3
 8001768:	481c      	ldr	r0, [pc, #112]	; (80017dc <MX_GPIO_Init+0x124>)
 800176a:	f001 fe03 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800176e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	4816      	ldr	r0, [pc, #88]	; (80017dc <MX_GPIO_Init+0x124>)
 8001784:	f001 fdf6 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = MAINP_Pin|DRAGP_Pin;
 8001788:	2303      	movs	r3, #3
 800178a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800178c:	2301      	movs	r3, #1
 800178e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001794:	2300      	movs	r3, #0
 8001796:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001798:	f107 0314 	add.w	r3, r7, #20
 800179c:	4619      	mov	r1, r3
 800179e:	480f      	ldr	r0, [pc, #60]	; (80017dc <MX_GPIO_Init+0x124>)
 80017a0:	f001 fde8 	bl	8003374 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = USERL_Pin|BUZZER_Pin;
 80017a4:	2318      	movs	r3, #24
 80017a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017a8:	2301      	movs	r3, #1
 80017aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b4:	f107 0314 	add.w	r3, r7, #20
 80017b8:	4619      	mov	r1, r3
 80017ba:	4809      	ldr	r0, [pc, #36]	; (80017e0 <MX_GPIO_Init+0x128>)
 80017bc:	f001 fdda 	bl	8003374 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80017c0:	2200      	movs	r2, #0
 80017c2:	2105      	movs	r1, #5
 80017c4:	2028      	movs	r0, #40	; 0x28
 80017c6:	f001 f98f 	bl	8002ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80017ca:	2028      	movs	r0, #40	; 0x28
 80017cc:	f001 f9a8 	bl	8002b20 <HAL_NVIC_EnableIRQ>

}
 80017d0:	bf00      	nop
 80017d2:	3728      	adds	r7, #40	; 0x28
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	40023800 	.word	0x40023800
 80017dc:	40020800 	.word	0x40020800
 80017e0:	40020400 	.word	0x40020400

080017e4 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80017e8:	4b12      	ldr	r3, [pc, #72]	; (8001834 <MX_I2C1_Init+0x50>)
 80017ea:	4a13      	ldr	r2, [pc, #76]	; (8001838 <MX_I2C1_Init+0x54>)
 80017ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80017ee:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_I2C1_Init+0x50>)
 80017f0:	4a12      	ldr	r2, [pc, #72]	; (800183c <MX_I2C1_Init+0x58>)
 80017f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80017f4:	4b0f      	ldr	r3, [pc, #60]	; (8001834 <MX_I2C1_Init+0x50>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80017fa:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <MX_I2C1_Init+0x50>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001800:	4b0c      	ldr	r3, [pc, #48]	; (8001834 <MX_I2C1_Init+0x50>)
 8001802:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001806:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001808:	4b0a      	ldr	r3, [pc, #40]	; (8001834 <MX_I2C1_Init+0x50>)
 800180a:	2200      	movs	r2, #0
 800180c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800180e:	4b09      	ldr	r3, [pc, #36]	; (8001834 <MX_I2C1_Init+0x50>)
 8001810:	2200      	movs	r2, #0
 8001812:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001814:	4b07      	ldr	r3, [pc, #28]	; (8001834 <MX_I2C1_Init+0x50>)
 8001816:	2200      	movs	r2, #0
 8001818:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800181a:	4b06      	ldr	r3, [pc, #24]	; (8001834 <MX_I2C1_Init+0x50>)
 800181c:	2200      	movs	r2, #0
 800181e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001820:	4804      	ldr	r0, [pc, #16]	; (8001834 <MX_I2C1_Init+0x50>)
 8001822:	f001 ff91 	bl	8003748 <HAL_I2C_Init>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800182c:	f000 fa67 	bl	8001cfe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001830:	bf00      	nop
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20000274 	.word	0x20000274
 8001838:	40005400 	.word	0x40005400
 800183c:	00061a80 	.word	0x00061a80

08001840 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001844:	4b12      	ldr	r3, [pc, #72]	; (8001890 <MX_I2C3_Init+0x50>)
 8001846:	4a13      	ldr	r2, [pc, #76]	; (8001894 <MX_I2C3_Init+0x54>)
 8001848:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800184a:	4b11      	ldr	r3, [pc, #68]	; (8001890 <MX_I2C3_Init+0x50>)
 800184c:	4a12      	ldr	r2, [pc, #72]	; (8001898 <MX_I2C3_Init+0x58>)
 800184e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001850:	4b0f      	ldr	r3, [pc, #60]	; (8001890 <MX_I2C3_Init+0x50>)
 8001852:	2200      	movs	r2, #0
 8001854:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001856:	4b0e      	ldr	r3, [pc, #56]	; (8001890 <MX_I2C3_Init+0x50>)
 8001858:	2200      	movs	r2, #0
 800185a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800185c:	4b0c      	ldr	r3, [pc, #48]	; (8001890 <MX_I2C3_Init+0x50>)
 800185e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001862:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001864:	4b0a      	ldr	r3, [pc, #40]	; (8001890 <MX_I2C3_Init+0x50>)
 8001866:	2200      	movs	r2, #0
 8001868:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800186a:	4b09      	ldr	r3, [pc, #36]	; (8001890 <MX_I2C3_Init+0x50>)
 800186c:	2200      	movs	r2, #0
 800186e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <MX_I2C3_Init+0x50>)
 8001872:	2200      	movs	r2, #0
 8001874:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001876:	4b06      	ldr	r3, [pc, #24]	; (8001890 <MX_I2C3_Init+0x50>)
 8001878:	2200      	movs	r2, #0
 800187a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800187c:	4804      	ldr	r0, [pc, #16]	; (8001890 <MX_I2C3_Init+0x50>)
 800187e:	f001 ff63 	bl	8003748 <HAL_I2C_Init>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d001      	beq.n	800188c <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001888:	f000 fa39 	bl	8001cfe <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800188c:	bf00      	nop
 800188e:	bd80      	pop	{r7, pc}
 8001890:	200002c8 	.word	0x200002c8
 8001894:	40005c00 	.word	0x40005c00
 8001898:	000186a0 	.word	0x000186a0

0800189c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b08c      	sub	sp, #48	; 0x30
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 031c 	add.w	r3, r7, #28
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a4a      	ldr	r2, [pc, #296]	; (80019e4 <HAL_I2C_MspInit+0x148>)
 80018ba:	4293      	cmp	r3, r2
 80018bc:	d134      	bne.n	8001928 <HAL_I2C_MspInit+0x8c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	61bb      	str	r3, [r7, #24]
 80018c2:	4b49      	ldr	r3, [pc, #292]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a48      	ldr	r2, [pc, #288]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 80018c8:	f043 0302 	orr.w	r3, r3, #2
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b46      	ldr	r3, [pc, #280]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f003 0302 	and.w	r3, r3, #2
 80018d6:	61bb      	str	r3, [r7, #24]
 80018d8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018da:	23c0      	movs	r3, #192	; 0xc0
 80018dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018de:	2312      	movs	r3, #18
 80018e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018ea:	2304      	movs	r3, #4
 80018ec:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	f107 031c 	add.w	r3, r7, #28
 80018f2:	4619      	mov	r1, r3
 80018f4:	483d      	ldr	r0, [pc, #244]	; (80019ec <HAL_I2C_MspInit+0x150>)
 80018f6:	f001 fd3d 	bl	8003374 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80018fa:	2300      	movs	r3, #0
 80018fc:	617b      	str	r3, [r7, #20]
 80018fe:	4b3a      	ldr	r3, [pc, #232]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	4a39      	ldr	r2, [pc, #228]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001904:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001908:	6413      	str	r3, [r2, #64]	; 0x40
 800190a:	4b37      	ldr	r3, [pc, #220]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 800190c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001912:	617b      	str	r3, [r7, #20]
 8001914:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001916:	2200      	movs	r2, #0
 8001918:	2105      	movs	r1, #5
 800191a:	201f      	movs	r0, #31
 800191c:	f001 f8e4 	bl	8002ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001920:	201f      	movs	r0, #31
 8001922:	f001 f8fd 	bl	8002b20 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001926:	e058      	b.n	80019da <HAL_I2C_MspInit+0x13e>
  else if(i2cHandle->Instance==I2C3)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a30      	ldr	r2, [pc, #192]	; (80019f0 <HAL_I2C_MspInit+0x154>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d153      	bne.n	80019da <HAL_I2C_MspInit+0x13e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001932:	2300      	movs	r3, #0
 8001934:	613b      	str	r3, [r7, #16]
 8001936:	4b2c      	ldr	r3, [pc, #176]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	4a2b      	ldr	r2, [pc, #172]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 800193c:	f043 0304 	orr.w	r3, r3, #4
 8001940:	6313      	str	r3, [r2, #48]	; 0x30
 8001942:	4b29      	ldr	r3, [pc, #164]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	f003 0304 	and.w	r3, r3, #4
 800194a:	613b      	str	r3, [r7, #16]
 800194c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800194e:	2300      	movs	r3, #0
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	4b25      	ldr	r3, [pc, #148]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	4a24      	ldr	r2, [pc, #144]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001958:	f043 0301 	orr.w	r3, r3, #1
 800195c:	6313      	str	r3, [r2, #48]	; 0x30
 800195e:	4b22      	ldr	r3, [pc, #136]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	f003 0301 	and.w	r3, r3, #1
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800196a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800196e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001970:	2312      	movs	r3, #18
 8001972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001978:	2303      	movs	r3, #3
 800197a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800197c:	2304      	movs	r3, #4
 800197e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001980:	f107 031c 	add.w	r3, r7, #28
 8001984:	4619      	mov	r1, r3
 8001986:	481b      	ldr	r0, [pc, #108]	; (80019f4 <HAL_I2C_MspInit+0x158>)
 8001988:	f001 fcf4 	bl	8003374 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800198c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001992:	2312      	movs	r3, #18
 8001994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001996:	2300      	movs	r3, #0
 8001998:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800199e:	2304      	movs	r3, #4
 80019a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	f107 031c 	add.w	r3, r7, #28
 80019a6:	4619      	mov	r1, r3
 80019a8:	4813      	ldr	r0, [pc, #76]	; (80019f8 <HAL_I2C_MspInit+0x15c>)
 80019aa:	f001 fce3 	bl	8003374 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	60bb      	str	r3, [r7, #8]
 80019b2:	4b0d      	ldr	r3, [pc, #52]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 80019b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b6:	4a0c      	ldr	r2, [pc, #48]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 80019b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80019bc:	6413      	str	r3, [r2, #64]	; 0x40
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <HAL_I2C_MspInit+0x14c>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2105      	movs	r1, #5
 80019ce:	2048      	movs	r0, #72	; 0x48
 80019d0:	f001 f88a 	bl	8002ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80019d4:	2048      	movs	r0, #72	; 0x48
 80019d6:	f001 f8a3 	bl	8002b20 <HAL_NVIC_EnableIRQ>
}
 80019da:	bf00      	nop
 80019dc:	3730      	adds	r7, #48	; 0x30
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40005400 	.word	0x40005400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020400 	.word	0x40020400
 80019f0:	40005c00 	.word	0x40005c00
 80019f4:	40020800 	.word	0x40020800
 80019f8:	40020000 	.word	0x40020000

080019fc <HAL_I2C_MemRxCpltCallback>:
/* USER CODE END PTD */

/* Private define ------------------------------------------------------------*/
/* USER CODE BEGIN PD */
void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019fc:	b480      	push	{r7}
 80019fe:	b083      	sub	sp, #12
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
    if (hi2c->Instance == hi2c1.Instance)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4b07      	ldr	r3, [pc, #28]	; (8001a28 <HAL_I2C_MemRxCpltCallback+0x2c>)
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	d004      	beq.n	8001a1a <HAL_I2C_MemRxCpltCallback+0x1e>
    {
        /* BMP280 IT*/
    }
    else if (hi2c->Instance == hi2c2.Instance)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681a      	ldr	r2, [r3, #0]
 8001a14:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <HAL_I2C_MemRxCpltCallback+0x30>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	429a      	cmp	r2, r3
    }
    else if (hi2c->Instance == hi2c3.Instance)
    {
        /* LIS & MB85R  IT*/
    }
}
 8001a1a:	bf00      	nop
 8001a1c:	370c      	adds	r7, #12
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	20000274 	.word	0x20000274
 8001a2c:	200001fc 	.word	0x200001fc

08001a30 <HAL_UART_RxCpltCallback>:
uint8_t rxBuffer[2];
uint8_t rxIndex = 0;
uint8_t rxStr[270];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
    if (huart->Instance == huart4.Instance)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	4b42      	ldr	r3, [pc, #264]	; (8001b48 <HAL_UART_RxCpltCallback+0x118>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	429a      	cmp	r2, r3
 8001a42:	d14b      	bne.n	8001adc <HAL_UART_RxCpltCallback+0xac>
    {
        // receive telemetry strong that ends with '\n' then parse
        if (tlcRxByte == '\n')
 8001a44:	4b41      	ldr	r3, [pc, #260]	; (8001b4c <HAL_UART_RxCpltCallback+0x11c>)
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	2b0a      	cmp	r3, #10
 8001a4a:	d11f      	bne.n	8001a8c <HAL_UART_RxCpltCallback+0x5c>
        {
            tlcRxString[tlcRxIndex] = '\n';
 8001a4c:	4b40      	ldr	r3, [pc, #256]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4a40      	ldr	r2, [pc, #256]	; (8001b54 <HAL_UART_RxCpltCallback+0x124>)
 8001a52:	210a      	movs	r1, #10
 8001a54:	54d1      	strb	r1, [r2, r3]
            tlcRxIndex++;
 8001a56:	4b3e      	ldr	r3, [pc, #248]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	4a3c      	ldr	r2, [pc, #240]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001a5e:	6013      	str	r3, [r2, #0]
            // parse telemetry string
            parseTlcString(tlcRxString);
 8001a60:	483c      	ldr	r0, [pc, #240]	; (8001b54 <HAL_UART_RxCpltCallback+0x124>)
 8001a62:	f000 fd45 	bl	80024f0 <parseTlcString>
            tlcRxIndex = 0;
 8001a66:	4b3a      	ldr	r3, [pc, #232]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	601a      	str	r2, [r3, #0]
            // clear telemetry string
            for (int i = 0; i < sizeof(tlcRxString); i++)
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]
 8001a70:	e007      	b.n	8001a82 <HAL_UART_RxCpltCallback+0x52>
            {
                tlcRxString[i] = '\0';
 8001a72:	4a38      	ldr	r2, [pc, #224]	; (8001b54 <HAL_UART_RxCpltCallback+0x124>)
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	4413      	add	r3, r2
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < sizeof(tlcRxString); i++)
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	617b      	str	r3, [r7, #20]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001a88:	d3f3      	bcc.n	8001a72 <HAL_UART_RxCpltCallback+0x42>
 8001a8a:	e00a      	b.n	8001aa2 <HAL_UART_RxCpltCallback+0x72>
            }
        }
        else
        {
            tlcRxString[tlcRxIndex] = tlcRxByte;
 8001a8c:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a2e      	ldr	r2, [pc, #184]	; (8001b4c <HAL_UART_RxCpltCallback+0x11c>)
 8001a92:	7811      	ldrb	r1, [r2, #0]
 8001a94:	4a2f      	ldr	r2, [pc, #188]	; (8001b54 <HAL_UART_RxCpltCallback+0x124>)
 8001a96:	54d1      	strb	r1, [r2, r3]
            tlcRxIndex++;
 8001a98:	4b2d      	ldr	r3, [pc, #180]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	4a2c      	ldr	r2, [pc, #176]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001aa0:	6013      	str	r3, [r2, #0]
        }

        if (tlcRxIndex > STRING_BUFFER_SIZE)
 8001aa2:	4b2b      	ldr	r3, [pc, #172]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001aaa:	dd11      	ble.n	8001ad0 <HAL_UART_RxCpltCallback+0xa0>
        {
            tlcRxIndex = 0;
 8001aac:	4b28      	ldr	r3, [pc, #160]	; (8001b50 <HAL_UART_RxCpltCallback+0x120>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
            for (int i = 0; i < sizeof(tlcRxString); i++)
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	613b      	str	r3, [r7, #16]
 8001ab6:	e007      	b.n	8001ac8 <HAL_UART_RxCpltCallback+0x98>
            {
                tlcRxString[i] = '\0';
 8001ab8:	4a26      	ldr	r2, [pc, #152]	; (8001b54 <HAL_UART_RxCpltCallback+0x124>)
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	4413      	add	r3, r2
 8001abe:	2200      	movs	r2, #0
 8001ac0:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < sizeof(tlcRxString); i++)
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	3301      	adds	r3, #1
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8001ace:	d3f3      	bcc.n	8001ab8 <HAL_UART_RxCpltCallback+0x88>
            }
        }
        HAL_UART_Receive_IT(&huart4, &tlcRxByte, 1);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	491e      	ldr	r1, [pc, #120]	; (8001b4c <HAL_UART_RxCpltCallback+0x11c>)
 8001ad4:	481c      	ldr	r0, [pc, #112]	; (8001b48 <HAL_UART_RxCpltCallback+0x118>)
 8001ad6:	f006 fe7f 	bl	80087d8 <HAL_UART_Receive_IT>
 8001ada:	e02c      	b.n	8001b36 <HAL_UART_RxCpltCallback+0x106>
    }
    else if (huart->Instance == huart2.Instance)
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	4b1d      	ldr	r3, [pc, #116]	; (8001b58 <HAL_UART_RxCpltCallback+0x128>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d126      	bne.n	8001b36 <HAL_UART_RxCpltCallback+0x106>
    {
        if (rxBuffer[0] != '\n')
 8001ae8:	4b1c      	ldr	r3, [pc, #112]	; (8001b5c <HAL_UART_RxCpltCallback+0x12c>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	2b0a      	cmp	r3, #10
 8001aee:	d00d      	beq.n	8001b0c <HAL_UART_RxCpltCallback+0xdc>
        {
            rxStr[rxIndex] = rxBuffer[0];
 8001af0:	4b1b      	ldr	r3, [pc, #108]	; (8001b60 <HAL_UART_RxCpltCallback+0x130>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	461a      	mov	r2, r3
 8001af6:	4b19      	ldr	r3, [pc, #100]	; (8001b5c <HAL_UART_RxCpltCallback+0x12c>)
 8001af8:	7819      	ldrb	r1, [r3, #0]
 8001afa:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <HAL_UART_RxCpltCallback+0x134>)
 8001afc:	5499      	strb	r1, [r3, r2]
            rxIndex++;
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <HAL_UART_RxCpltCallback+0x130>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	3301      	adds	r3, #1
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	4b16      	ldr	r3, [pc, #88]	; (8001b60 <HAL_UART_RxCpltCallback+0x130>)
 8001b08:	701a      	strb	r2, [r3, #0]
 8001b0a:	e014      	b.n	8001b36 <HAL_UART_RxCpltCallback+0x106>
        }
        else
        {
            //parseData(rxStr);
            //parseKongrulData(rxStr);
            parseIllinoisData(rxStr);
 8001b0c:	4815      	ldr	r0, [pc, #84]	; (8001b64 <HAL_UART_RxCpltCallback+0x134>)
 8001b0e:	f000 fc91 	bl	8002434 <parseIllinoisData>
            rxIndex = 0;
 8001b12:	4b13      	ldr	r3, [pc, #76]	; (8001b60 <HAL_UART_RxCpltCallback+0x130>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < sizeof(rxStr); i++)
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
 8001b1c:	e007      	b.n	8001b2e <HAL_UART_RxCpltCallback+0xfe>
            {
                rxStr[i] = '\0';
 8001b1e:	4a11      	ldr	r2, [pc, #68]	; (8001b64 <HAL_UART_RxCpltCallback+0x134>)
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	4413      	add	r3, r2
 8001b24:	2200      	movs	r2, #0
 8001b26:	701a      	strb	r2, [r3, #0]
            for (int i = 0; i < sizeof(rxStr); i++)
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	60fb      	str	r3, [r7, #12]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 8001b34:	d3f3      	bcc.n	8001b1e <HAL_UART_RxCpltCallback+0xee>
            }
        }
    }
    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001b36:	2201      	movs	r2, #1
 8001b38:	4908      	ldr	r1, [pc, #32]	; (8001b5c <HAL_UART_RxCpltCallback+0x12c>)
 8001b3a:	4807      	ldr	r0, [pc, #28]	; (8001b58 <HAL_UART_RxCpltCallback+0x128>)
 8001b3c:	f006 fe4c 	bl	80087d8 <HAL_UART_Receive_IT>
}
 8001b40:	bf00      	nop
 8001b42:	3718      	adds	r7, #24
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	20000958 	.word	0x20000958
 8001b4c:	2000031c 	.word	0x2000031c
 8001b50:	20000320 	.word	0x20000320
 8001b54:	200005c8 	.word	0x200005c8
 8001b58:	2000099c 	.word	0x2000099c
 8001b5c:	20000324 	.word	0x20000324
 8001b60:	20000326 	.word	0x20000326
 8001b64:	20000328 	.word	0x20000328

08001b68 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
    /* MCU
     * Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the
     * Systick. */
    HAL_Init();
 8001b6e:	f000 fe9d 	bl	80028ac <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 8001b72:	f000 f843 	bl	8001bfc <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 8001b76:	f7ff fd9f 	bl	80016b8 <MX_GPIO_Init>
    MX_DMA_Init();
 8001b7a:	f7ff fbfb 	bl	8001374 <MX_DMA_Init>
    MX_I2C1_Init();
 8001b7e:	f7ff fe31 	bl	80017e4 <MX_I2C1_Init>
    MX_SDIO_SD_Init();
 8001b82:	f000 f8c5 	bl	8001d10 <MX_SDIO_SD_Init>
    MX_UART4_Init();
 8001b86:	f000 fd51 	bl	800262c <MX_UART4_Init>
    MX_USART2_UART_Init();
 8001b8a:	f000 fd79 	bl	8002680 <MX_USART2_UART_Init>
    MX_FATFS_Init();
 8001b8e:	f008 fa7f 	bl	800a090 <MX_FATFS_Init>
    MX_I2C3_Init();
 8001b92:	f7ff fe55 	bl	8001840 <MX_I2C3_Init>
    /* USER CODE BEGIN 2 */
    led(1);
 8001b96:	2001      	movs	r0, #1
 8001b98:	f000 fce8 	bl	800256c <led>
    BSP_I2C2_Init();
 8001b9c:	f7ff fb22 	bl	80011e4 <BSP_I2C2_Init>

    openingThemeSong(400);
 8001ba0:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001ba4:	f000 fbf6 	bl	8002394 <openingThemeSong>

    HAL_UART_Receive_IT(&huart2, rxBuffer, 1);
 8001ba8:	2201      	movs	r2, #1
 8001baa:	4911      	ldr	r1, [pc, #68]	; (8001bf0 <main+0x88>)
 8001bac:	4811      	ldr	r0, [pc, #68]	; (8001bf4 <main+0x8c>)
 8001bae:	f006 fe13 	bl	80087d8 <HAL_UART_Receive_IT>

    //     i2c address scan
    for (int i = 0; i < 0xFF + 1; i++)
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	607b      	str	r3, [r7, #4]
 8001bb6:	e011      	b.n	8001bdc <main+0x74>
    {
        if (HAL_I2C_IsDeviceReady(&hi2c3, i, 2, 10) == HAL_OK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	b299      	uxth	r1, r3
 8001bbc:	230a      	movs	r3, #10
 8001bbe:	2202      	movs	r2, #2
 8001bc0:	480d      	ldr	r0, [pc, #52]	; (8001bf8 <main+0x90>)
 8001bc2:	f002 f92b 	bl	8003e1c <HAL_I2C_IsDeviceReady>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d104      	bne.n	8001bd6 <main+0x6e>
        {
            int a = i >> 1;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	105b      	asrs	r3, r3, #1
 8001bd0:	603b      	str	r3, [r7, #0]
            a = 0;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 0xFF + 1; i++)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	3301      	adds	r3, #1
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2bff      	cmp	r3, #255	; 0xff
 8001be0:	ddea      	ble.n	8001bb8 <main+0x50>
    }

    /* USER CODE END 2 */

    /* Init scheduler */
    osKernelInitialize(); /* Call init function for freertos objects (in
 8001be2:	f008 fd59 	bl	800a698 <osKernelInitialize>
                             freertos.c) */
    MX_FREERTOS_Init();
 8001be6:	f7ff fbed 	bl	80013c4 <MX_FREERTOS_Init>

    /* Start scheduler */
    osKernelStart();
 8001bea:	f008 fd9b 	bl	800a724 <osKernelStart>
    /* We should never get here as control is now taken by the scheduler */
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
 8001bee:	e7fe      	b.n	8001bee <main+0x86>
 8001bf0:	20000324 	.word	0x20000324
 8001bf4:	2000099c 	.word	0x2000099c
 8001bf8:	200002c8 	.word	0x200002c8

08001bfc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b094      	sub	sp, #80	; 0x50
 8001c00:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c02:	f107 031c 	add.w	r3, r7, #28
 8001c06:	2234      	movs	r2, #52	; 0x34
 8001c08:	2100      	movs	r1, #0
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f00c fd6f 	bl	800e6ee <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c10:	f107 0308 	add.w	r3, r7, #8
 8001c14:	2200      	movs	r2, #0
 8001c16:	601a      	str	r2, [r3, #0]
 8001c18:	605a      	str	r2, [r3, #4]
 8001c1a:	609a      	str	r2, [r3, #8]
 8001c1c:	60da      	str	r2, [r3, #12]
 8001c1e:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c20:	2300      	movs	r3, #0
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	4b2c      	ldr	r3, [pc, #176]	; (8001cd8 <SystemClock_Config+0xdc>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c28:	4a2b      	ldr	r2, [pc, #172]	; (8001cd8 <SystemClock_Config+0xdc>)
 8001c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c30:	4b29      	ldr	r3, [pc, #164]	; (8001cd8 <SystemClock_Config+0xdc>)
 8001c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	603b      	str	r3, [r7, #0]
 8001c40:	4b26      	ldr	r3, [pc, #152]	; (8001cdc <SystemClock_Config+0xe0>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a25      	ldr	r2, [pc, #148]	; (8001cdc <SystemClock_Config+0xe0>)
 8001c46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001c4a:	6013      	str	r3, [r2, #0]
 8001c4c:	4b23      	ldr	r3, [pc, #140]	; (8001cdc <SystemClock_Config+0xe0>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c54:	603b      	str	r3, [r7, #0]
 8001c56:	683b      	ldr	r3, [r7, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c60:	2310      	movs	r3, #16
 8001c62:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c64:	2302      	movs	r3, #2
 8001c66:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 8001c70:	23b4      	movs	r3, #180	; 0xb4
 8001c72:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c74:	2302      	movs	r3, #2
 8001c76:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLQ = 8;
 8001c78:	2308      	movs	r3, #8
 8001c7a:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	4618      	mov	r0, r3
 8001c86:	f004 feaf 	bl	80069e8 <HAL_RCC_OscConfig>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <SystemClock_Config+0x98>
    {
        Error_Handler();
 8001c90:	f000 f835 	bl	8001cfe <Error_Handler>
    }

    /** Activate the Over-Drive mode
     */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001c94:	f004 f838 	bl	8005d08 <HAL_PWREx_EnableOverDrive>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <SystemClock_Config+0xa6>
    {
        Error_Handler();
 8001c9e:	f000 f82e 	bl	8001cfe <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 8001ca2:	230f      	movs	r3, #15
 8001ca4:	60bb      	str	r3, [r7, #8]
                                  RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001cae:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001cb2:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001cb4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cb8:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001cba:	f107 0308 	add.w	r3, r7, #8
 8001cbe:	2105      	movs	r1, #5
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f004 f871 	bl	8005da8 <HAL_RCC_ClockConfig>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <SystemClock_Config+0xd4>
    {
        Error_Handler();
 8001ccc:	f000 f817 	bl	8001cfe <Error_Handler>
    }
}
 8001cd0:	bf00      	nop
 8001cd2:	3750      	adds	r7, #80	; 0x50
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	40023800 	.word	0x40023800
 8001cdc:	40007000 	.word	0x40007000

08001ce0 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
    /* USER CODE BEGIN Callback 0 */

    /* USER CODE END Callback 0 */
    if (htim->Instance == TIM2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cf0:	d101      	bne.n	8001cf6 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        HAL_IncTick();
 8001cf2:	f000 fdfd 	bl	80028f0 <HAL_IncTick>
    }
    /* USER CODE BEGIN Callback 1 */

    /* USER CODE END Callback 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	3708      	adds	r7, #8
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}

08001cfe <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d02:	b672      	cpsid	i
}
 8001d04:	bf00      	nop
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1)
    {
        led(0);
 8001d06:	2000      	movs	r0, #0
 8001d08:	f000 fc30 	bl	800256c <led>
 8001d0c:	e7fb      	b.n	8001d06 <Error_Handler+0x8>
	...

08001d10 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8001d14:	4b0c      	ldr	r3, [pc, #48]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d16:	4a0d      	ldr	r2, [pc, #52]	; (8001d4c <MX_SDIO_SD_Init+0x3c>)
 8001d18:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001d1a:	4b0b      	ldr	r3, [pc, #44]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8001d20:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d22:	2200      	movs	r2, #0
 8001d24:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8001d26:	4b08      	ldr	r3, [pc, #32]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8001d2c:	4b06      	ldr	r3, [pc, #24]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8001d32:	4b05      	ldr	r3, [pc, #20]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 8001d38:	4b03      	ldr	r3, [pc, #12]	; (8001d48 <MX_SDIO_SD_Init+0x38>)
 8001d3a:	2204      	movs	r2, #4
 8001d3c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8001d3e:	bf00      	nop
 8001d40:	46bd      	mov	sp, r7
 8001d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d46:	4770      	bx	lr
 8001d48:	20000438 	.word	0x20000438
 8001d4c:	40012c00 	.word	0x40012c00

08001d50 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b0a2      	sub	sp, #136	; 0x88
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d58:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
 8001d60:	605a      	str	r2, [r3, #4]
 8001d62:	609a      	str	r2, [r3, #8]
 8001d64:	60da      	str	r2, [r3, #12]
 8001d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d68:	f107 0318 	add.w	r3, r7, #24
 8001d6c:	225c      	movs	r2, #92	; 0x5c
 8001d6e:	2100      	movs	r1, #0
 8001d70:	4618      	mov	r0, r3
 8001d72:	f00c fcbc 	bl	800e6ee <memset>
  if(sdHandle->Instance==SDIO)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a83      	ldr	r2, [pc, #524]	; (8001f88 <HAL_SD_MspInit+0x238>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	f040 80fe 	bne.w	8001f7e <HAL_SD_MspInit+0x22e>

  /* USER CODE END SDIO_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDIO|RCC_PERIPHCLK_CLK48;
 8001d82:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d86:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	66fb      	str	r3, [r7, #108]	; 0x6c
    PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d90:	f107 0318 	add.w	r3, r7, #24
 8001d94:	4618      	mov	r0, r3
 8001d96:	f004 f953 	bl	8006040 <HAL_RCCEx_PeriphCLKConfig>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d001      	beq.n	8001da4 <HAL_SD_MspInit+0x54>
    {
      Error_Handler();
 8001da0:	f7ff ffad 	bl	8001cfe <Error_Handler>
    }

    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	4b78      	ldr	r3, [pc, #480]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dac:	4a77      	ldr	r2, [pc, #476]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001dae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001db2:	6453      	str	r3, [r2, #68]	; 0x44
 8001db4:	4b75      	ldr	r3, [pc, #468]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	613b      	str	r3, [r7, #16]
 8001dc4:	4b71      	ldr	r3, [pc, #452]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc8:	4a70      	ldr	r2, [pc, #448]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001dca:	f043 0302 	orr.w	r3, r3, #2
 8001dce:	6313      	str	r3, [r2, #48]	; 0x30
 8001dd0:	4b6e      	ldr	r3, [pc, #440]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd4:	f003 0302 	and.w	r3, r3, #2
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ddc:	2300      	movs	r3, #0
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	4b6a      	ldr	r3, [pc, #424]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de4:	4a69      	ldr	r2, [pc, #420]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001de6:	f043 0304 	orr.w	r3, r3, #4
 8001dea:	6313      	str	r3, [r2, #48]	; 0x30
 8001dec:	4b67      	ldr	r3, [pc, #412]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df0:	f003 0304 	and.w	r3, r3, #4
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
 8001dfc:	4b63      	ldr	r3, [pc, #396]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e00:	4a62      	ldr	r2, [pc, #392]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001e02:	f043 0308 	orr.w	r3, r3, #8
 8001e06:	6313      	str	r3, [r2, #48]	; 0x30
 8001e08:	4b60      	ldr	r3, [pc, #384]	; (8001f8c <HAL_SD_MspInit+0x23c>)
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0c:	f003 0308 	and.w	r3, r3, #8
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PB2     ------> SDIO_CK
    PC8     ------> SDIO_D0
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e14:	2304      	movs	r3, #4
 8001e16:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e18:	2302      	movs	r3, #2
 8001e1a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e20:	2303      	movs	r3, #3
 8001e22:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e26:	230c      	movs	r3, #12
 8001e28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e2c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e30:	4619      	mov	r1, r3
 8001e32:	4857      	ldr	r0, [pc, #348]	; (8001f90 <HAL_SD_MspInit+0x240>)
 8001e34:	f001 fa9e 	bl	8003374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e3c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e46:	2303      	movs	r3, #3
 8001e48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e4c:	230c      	movs	r3, #12
 8001e4e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e52:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e56:	4619      	mov	r1, r3
 8001e58:	484e      	ldr	r0, [pc, #312]	; (8001f94 <HAL_SD_MspInit+0x244>)
 8001e5a:	f001 fa8b 	bl	8003374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e5e:	2304      	movs	r3, #4
 8001e60:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e62:	2302      	movs	r3, #2
 8001e64:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	2300      	movs	r3, #0
 8001e68:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e70:	230c      	movs	r3, #12
 8001e72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e76:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4846      	ldr	r0, [pc, #280]	; (8001f98 <HAL_SD_MspInit+0x248>)
 8001e7e:	f001 fa79 	bl	8003374 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001e82:	4b46      	ldr	r3, [pc, #280]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001e84:	4a46      	ldr	r2, [pc, #280]	; (8001fa0 <HAL_SD_MspInit+0x250>)
 8001e86:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e88:	4b44      	ldr	r3, [pc, #272]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001e8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e8e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e90:	4b42      	ldr	r3, [pc, #264]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e96:	4b41      	ldr	r3, [pc, #260]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e9c:	4b3f      	ldr	r3, [pc, #252]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001e9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ea2:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ea4:	4b3d      	ldr	r3, [pc, #244]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ea6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001eaa:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001eac:	4b3b      	ldr	r3, [pc, #236]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001eae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eb2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001eb4:	4b39      	ldr	r3, [pc, #228]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001eba:	4b38      	ldr	r3, [pc, #224]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ec0:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ec2:	2204      	movs	r2, #4
 8001ec4:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001ec6:	4b35      	ldr	r3, [pc, #212]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ec8:	2203      	movs	r2, #3
 8001eca:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001ecc:	4b33      	ldr	r3, [pc, #204]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ece:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ed2:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ed4:	4b31      	ldr	r3, [pc, #196]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ed6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001eda:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001edc:	482f      	ldr	r0, [pc, #188]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ede:	f000 fe2d 	bl	8002b3c <HAL_DMA_Init>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <HAL_SD_MspInit+0x19c>
    {
      Error_Handler();
 8001ee8:	f7ff ff09 	bl	8001cfe <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a2b      	ldr	r2, [pc, #172]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ef0:	641a      	str	r2, [r3, #64]	; 0x40
 8001ef2:	4a2a      	ldr	r2, [pc, #168]	; (8001f9c <HAL_SD_MspInit+0x24c>)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001ef8:	4b2a      	ldr	r3, [pc, #168]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001efa:	4a2b      	ldr	r2, [pc, #172]	; (8001fa8 <HAL_SD_MspInit+0x258>)
 8001efc:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001efe:	4b29      	ldr	r3, [pc, #164]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f00:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f04:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f06:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f08:	2240      	movs	r2, #64	; 0x40
 8001f0a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f0c:	4b25      	ldr	r3, [pc, #148]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f12:	4b24      	ldr	r3, [pc, #144]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001f18:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f1a:	4b22      	ldr	r3, [pc, #136]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f1c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f20:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f24:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f28:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001f2a:	4b1e      	ldr	r3, [pc, #120]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f2c:	2220      	movs	r2, #32
 8001f2e:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f30:	4b1c      	ldr	r3, [pc, #112]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001f36:	4b1b      	ldr	r3, [pc, #108]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f38:	2204      	movs	r2, #4
 8001f3a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001f3c:	4b19      	ldr	r3, [pc, #100]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f3e:	2203      	movs	r2, #3
 8001f40:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001f42:	4b18      	ldr	r3, [pc, #96]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f44:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001f48:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001f4a:	4b16      	ldr	r3, [pc, #88]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f4c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f50:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001f52:	4814      	ldr	r0, [pc, #80]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f54:	f000 fdf2 	bl	8002b3c <HAL_DMA_Init>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <HAL_SD_MspInit+0x212>
    {
      Error_Handler();
 8001f5e:	f7ff fece 	bl	8001cfe <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4a0f      	ldr	r2, [pc, #60]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f66:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f68:	4a0e      	ldr	r2, [pc, #56]	; (8001fa4 <HAL_SD_MspInit+0x254>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 5, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	2105      	movs	r1, #5
 8001f72:	2031      	movs	r0, #49	; 0x31
 8001f74:	f000 fdb8 	bl	8002ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001f78:	2031      	movs	r0, #49	; 0x31
 8001f7a:	f000 fdd1 	bl	8002b20 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3788      	adds	r7, #136	; 0x88
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	40012c00 	.word	0x40012c00
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40020400 	.word	0x40020400
 8001f94:	40020800 	.word	0x40020800
 8001f98:	40020c00 	.word	0x40020c00
 8001f9c:	200004bc 	.word	0x200004bc
 8001fa0:	40026458 	.word	0x40026458
 8001fa4:	2000051c 	.word	0x2000051c
 8001fa8:	400264a0 	.word	0x400264a0

08001fac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b082      	sub	sp, #8
 8001fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	607b      	str	r3, [r7, #4]
 8001fb6:	4b16      	ldr	r3, [pc, #88]	; (8002010 <HAL_MspInit+0x64>)
 8001fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fba:	4a15      	ldr	r2, [pc, #84]	; (8002010 <HAL_MspInit+0x64>)
 8001fbc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fc0:	6453      	str	r3, [r2, #68]	; 0x44
 8001fc2:	4b13      	ldr	r3, [pc, #76]	; (8002010 <HAL_MspInit+0x64>)
 8001fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001fc6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fca:	607b      	str	r3, [r7, #4]
 8001fcc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fce:	2300      	movs	r3, #0
 8001fd0:	603b      	str	r3, [r7, #0]
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <HAL_MspInit+0x64>)
 8001fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd6:	4a0e      	ldr	r2, [pc, #56]	; (8002010 <HAL_MspInit+0x64>)
 8001fd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8001fde:	4b0c      	ldr	r3, [pc, #48]	; (8002010 <HAL_MspInit+0x64>)
 8001fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fe6:	603b      	str	r3, [r7, #0]
 8001fe8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fea:	2200      	movs	r2, #0
 8001fec:	210f      	movs	r1, #15
 8001fee:	f06f 0001 	mvn.w	r0, #1
 8001ff2:	f000 fd79 	bl	8002ae8 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	2105      	movs	r1, #5
 8001ffa:	2001      	movs	r0, #1
 8001ffc:	f000 fd74 	bl	8002ae8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8002000:	2001      	movs	r0, #1
 8002002:	f000 fd8d 	bl	8002b20 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002006:	bf00      	nop
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	40023800 	.word	0x40023800

08002014 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08e      	sub	sp, #56	; 0x38
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800201c:	2300      	movs	r3, #0
 800201e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002020:	2300      	movs	r3, #0
 8002022:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
 8002028:	4b34      	ldr	r3, [pc, #208]	; (80020fc <HAL_InitTick+0xe8>)
 800202a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202c:	4a33      	ldr	r2, [pc, #204]	; (80020fc <HAL_InitTick+0xe8>)
 800202e:	f043 0301 	orr.w	r3, r3, #1
 8002032:	6413      	str	r3, [r2, #64]	; 0x40
 8002034:	4b31      	ldr	r3, [pc, #196]	; (80020fc <HAL_InitTick+0xe8>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	60fb      	str	r3, [r7, #12]
 800203e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002040:	f107 0210 	add.w	r2, r7, #16
 8002044:	f107 0314 	add.w	r3, r7, #20
 8002048:	4611      	mov	r1, r2
 800204a:	4618      	mov	r0, r3
 800204c:	f003 ffc6 	bl	8005fdc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002050:	6a3b      	ldr	r3, [r7, #32]
 8002052:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002056:	2b00      	cmp	r3, #0
 8002058:	d103      	bne.n	8002062 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800205a:	f003 ff97 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 800205e:	6378      	str	r0, [r7, #52]	; 0x34
 8002060:	e004      	b.n	800206c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002062:	f003 ff93 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 8002066:	4603      	mov	r3, r0
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800206c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800206e:	4a24      	ldr	r2, [pc, #144]	; (8002100 <HAL_InitTick+0xec>)
 8002070:	fba2 2303 	umull	r2, r3, r2, r3
 8002074:	0c9b      	lsrs	r3, r3, #18
 8002076:	3b01      	subs	r3, #1
 8002078:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800207a:	4b22      	ldr	r3, [pc, #136]	; (8002104 <HAL_InitTick+0xf0>)
 800207c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002080:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002082:	4b20      	ldr	r3, [pc, #128]	; (8002104 <HAL_InitTick+0xf0>)
 8002084:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002088:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800208a:	4a1e      	ldr	r2, [pc, #120]	; (8002104 <HAL_InitTick+0xf0>)
 800208c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800208e:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8002090:	4b1c      	ldr	r3, [pc, #112]	; (8002104 <HAL_InitTick+0xf0>)
 8002092:	2200      	movs	r2, #0
 8002094:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002096:	4b1b      	ldr	r3, [pc, #108]	; (8002104 <HAL_InitTick+0xf0>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800209c:	4b19      	ldr	r3, [pc, #100]	; (8002104 <HAL_InitTick+0xf0>)
 800209e:	2200      	movs	r2, #0
 80020a0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 80020a2:	4818      	ldr	r0, [pc, #96]	; (8002104 <HAL_InitTick+0xf0>)
 80020a4:	f006 f858 	bl	8008158 <HAL_TIM_Base_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80020ae:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d11b      	bne.n	80020ee <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80020b6:	4813      	ldr	r0, [pc, #76]	; (8002104 <HAL_InitTick+0xf0>)
 80020b8:	f006 f8a8 	bl	800820c <HAL_TIM_Base_Start_IT>
 80020bc:	4603      	mov	r3, r0
 80020be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80020c2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d111      	bne.n	80020ee <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80020ca:	201c      	movs	r0, #28
 80020cc:	f000 fd28 	bl	8002b20 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b0f      	cmp	r3, #15
 80020d4:	d808      	bhi.n	80020e8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80020d6:	2200      	movs	r2, #0
 80020d8:	6879      	ldr	r1, [r7, #4]
 80020da:	201c      	movs	r0, #28
 80020dc:	f000 fd04 	bl	8002ae8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020e0:	4a09      	ldr	r2, [pc, #36]	; (8002108 <HAL_InitTick+0xf4>)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6013      	str	r3, [r2, #0]
 80020e6:	e002      	b.n	80020ee <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80020ee:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3738      	adds	r7, #56	; 0x38
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40023800 	.word	0x40023800
 8002100:	431bde83 	.word	0x431bde83
 8002104:	2000057c 	.word	0x2000057c
 8002108:	20000008 	.word	0x20000008

0800210c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002110:	e7fe      	b.n	8002110 <NMI_Handler+0x4>

08002112 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002112:	b480      	push	{r7}
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002116:	e7fe      	b.n	8002116 <HardFault_Handler+0x4>

08002118 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800211c:	e7fe      	b.n	800211c <MemManage_Handler+0x4>

0800211e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800211e:	b480      	push	{r7}
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002122:	e7fe      	b.n	8002122 <BusFault_Handler+0x4>

08002124 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002128:	e7fe      	b.n	8002128 <UsageFault_Handler+0x4>

0800212a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800212a:	b480      	push	{r7}
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 800213c:	f003 fdca 	bl	8005cd4 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8002140:	bf00      	nop
 8002142:	bd80      	pop	{r7, pc}

08002144 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002148:	4802      	ldr	r0, [pc, #8]	; (8002154 <TIM2_IRQHandler+0x10>)
 800214a:	f006 f8cf 	bl	80082ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	2000057c 	.word	0x2000057c

08002158 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800215c:	4802      	ldr	r0, [pc, #8]	; (8002168 <I2C1_EV_IRQHandler+0x10>)
 800215e:	f001 ff8b 	bl	8004078 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20000274 	.word	0x20000274

0800216c <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8002170:	4802      	ldr	r0, [pc, #8]	; (800217c <I2C2_EV_IRQHandler+0x10>)
 8002172:	f001 ff81 	bl	8004078 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8002176:	bf00      	nop
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	200001fc 	.word	0x200001fc

08002180 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002184:	4802      	ldr	r0, [pc, #8]	; (8002190 <USART2_IRQHandler+0x10>)
 8002186:	f006 fb57 	bl	8008838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800218a:	bf00      	nop
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	2000099c 	.word	0x2000099c

08002194 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USERB_Pin);
 8002198:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800219c:	f001 fab0 	bl	8003700 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80021a0:	bf00      	nop
 80021a2:	bd80      	pop	{r7, pc}

080021a4 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 80021a8:	4802      	ldr	r0, [pc, #8]	; (80021b4 <SDIO_IRQHandler+0x10>)
 80021aa:	f005 f92d 	bl	8007408 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 80021ae:	bf00      	nop
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	20000438 	.word	0x20000438

080021b8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80021bc:	4802      	ldr	r0, [pc, #8]	; (80021c8 <UART4_IRQHandler+0x10>)
 80021be:	f006 fb3b 	bl	8008838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80021c2:	bf00      	nop
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000958 	.word	0x20000958

080021cc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80021d0:	4802      	ldr	r0, [pc, #8]	; (80021dc <DMA2_Stream3_IRQHandler+0x10>)
 80021d2:	f000 fe4b 	bl	8002e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80021d6:	bf00      	nop
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	200004bc 	.word	0x200004bc

080021e0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80021e4:	4802      	ldr	r0, [pc, #8]	; (80021f0 <DMA2_Stream6_IRQHandler+0x10>)
 80021e6:	f000 fe41 	bl	8002e6c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	2000051c 	.word	0x2000051c

080021f4 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80021f8:	4802      	ldr	r0, [pc, #8]	; (8002204 <I2C3_EV_IRQHandler+0x10>)
 80021fa:	f001 ff3d 	bl	8004078 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200002c8 	.word	0x200002c8

08002208 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  return 1;
 800220c:	2301      	movs	r3, #1
}
 800220e:	4618      	mov	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <_kill>:

int _kill(int pid, int sig)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002222:	f00c fb1d 	bl	800e860 <__errno>
 8002226:	4603      	mov	r3, r0
 8002228:	2216      	movs	r2, #22
 800222a:	601a      	str	r2, [r3, #0]
  return -1;
 800222c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002230:	4618      	mov	r0, r3
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <_exit>:

void _exit (int status)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002240:	f04f 31ff 	mov.w	r1, #4294967295
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ffe7 	bl	8002218 <_kill>
  while (1) {}    /* Make sure we hang here */
 800224a:	e7fe      	b.n	800224a <_exit+0x12>

0800224c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b086      	sub	sp, #24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002258:	2300      	movs	r3, #0
 800225a:	617b      	str	r3, [r7, #20]
 800225c:	e00a      	b.n	8002274 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800225e:	f3af 8000 	nop.w
 8002262:	4601      	mov	r1, r0
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	1c5a      	adds	r2, r3, #1
 8002268:	60ba      	str	r2, [r7, #8]
 800226a:	b2ca      	uxtb	r2, r1
 800226c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	3301      	adds	r3, #1
 8002272:	617b      	str	r3, [r7, #20]
 8002274:	697a      	ldr	r2, [r7, #20]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	429a      	cmp	r2, r3
 800227a:	dbf0      	blt.n	800225e <_read+0x12>
  }

  return len;
 800227c:	687b      	ldr	r3, [r7, #4]
}
 800227e:	4618      	mov	r0, r3
 8002280:	3718      	adds	r7, #24
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b086      	sub	sp, #24
 800228a:	af00      	add	r7, sp, #0
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002292:	2300      	movs	r3, #0
 8002294:	617b      	str	r3, [r7, #20]
 8002296:	e009      	b.n	80022ac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	1c5a      	adds	r2, r3, #1
 800229c:	60ba      	str	r2, [r7, #8]
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	3301      	adds	r3, #1
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	697a      	ldr	r2, [r7, #20]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	dbf1      	blt.n	8002298 <_write+0x12>
  }
  return len;
 80022b4:	687b      	ldr	r3, [r7, #4]
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	3718      	adds	r7, #24
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}

080022be <_close>:

int _close(int file)
{
 80022be:	b480      	push	{r7}
 80022c0:	b083      	sub	sp, #12
 80022c2:	af00      	add	r7, sp, #0
 80022c4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022c6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr

080022d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022d6:	b480      	push	{r7}
 80022d8:	b083      	sub	sp, #12
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022e6:	605a      	str	r2, [r3, #4]
  return 0;
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <_isatty>:

int _isatty(int file)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022fe:	2301      	movs	r3, #1
}
 8002300:	4618      	mov	r0, r3
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800230c:	b480      	push	{r7}
 800230e:	b085      	sub	sp, #20
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	60b9      	str	r1, [r7, #8]
 8002316:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3714      	adds	r7, #20
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b086      	sub	sp, #24
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002330:	4a14      	ldr	r2, [pc, #80]	; (8002384 <_sbrk+0x5c>)
 8002332:	4b15      	ldr	r3, [pc, #84]	; (8002388 <_sbrk+0x60>)
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800233c:	4b13      	ldr	r3, [pc, #76]	; (800238c <_sbrk+0x64>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d102      	bne.n	800234a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002344:	4b11      	ldr	r3, [pc, #68]	; (800238c <_sbrk+0x64>)
 8002346:	4a12      	ldr	r2, [pc, #72]	; (8002390 <_sbrk+0x68>)
 8002348:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800234a:	4b10      	ldr	r3, [pc, #64]	; (800238c <_sbrk+0x64>)
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4413      	add	r3, r2
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	429a      	cmp	r2, r3
 8002356:	d207      	bcs.n	8002368 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002358:	f00c fa82 	bl	800e860 <__errno>
 800235c:	4603      	mov	r3, r0
 800235e:	220c      	movs	r2, #12
 8002360:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002362:	f04f 33ff 	mov.w	r3, #4294967295
 8002366:	e009      	b.n	800237c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002368:	4b08      	ldr	r3, [pc, #32]	; (800238c <_sbrk+0x64>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800236e:	4b07      	ldr	r3, [pc, #28]	; (800238c <_sbrk+0x64>)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4413      	add	r3, r2
 8002376:	4a05      	ldr	r2, [pc, #20]	; (800238c <_sbrk+0x64>)
 8002378:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800237a:	68fb      	ldr	r3, [r7, #12]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	20020000 	.word	0x20020000
 8002388:	00000800 	.word	0x00000800
 800238c:	200005c4 	.word	0x200005c4
 8002390:	20007088 	.word	0x20007088

08002394 <openingThemeSong>:
uint32_t byteswritten, bytesread;             /* File write/read counts */
uint8_t wtext[] = "STM32 FATFS works great!"; /* File write buffer */
uint8_t rtext[512];                           /* File read buffer */

void openingThemeSong(uint32_t time)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
    buzzer(1);
 800239c:	2001      	movs	r0, #1
 800239e:	f000 f8cb 	bl	8002538 <buzzer>
    led(1);
 80023a2:	2001      	movs	r0, #1
 80023a4:	f000 f8e2 	bl	800256c <led>
    HAL_Delay(time / 5);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a20      	ldr	r2, [pc, #128]	; (800242c <openingThemeSong+0x98>)
 80023ac:	fba2 2303 	umull	r2, r3, r2, r3
 80023b0:	089b      	lsrs	r3, r3, #2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f000 fabc 	bl	8002930 <HAL_Delay>
    buzzer(0);
 80023b8:	2000      	movs	r0, #0
 80023ba:	f000 f8bd 	bl	8002538 <buzzer>
    led(0);
 80023be:	2000      	movs	r0, #0
 80023c0:	f000 f8d4 	bl	800256c <led>
    HAL_Delay(time / 6);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a1a      	ldr	r2, [pc, #104]	; (8002430 <openingThemeSong+0x9c>)
 80023c8:	fba2 2303 	umull	r2, r3, r2, r3
 80023cc:	089b      	lsrs	r3, r3, #2
 80023ce:	4618      	mov	r0, r3
 80023d0:	f000 faae 	bl	8002930 <HAL_Delay>
    buzzer(1);
 80023d4:	2001      	movs	r0, #1
 80023d6:	f000 f8af 	bl	8002538 <buzzer>
    led(1);
 80023da:	2001      	movs	r0, #1
 80023dc:	f000 f8c6 	bl	800256c <led>
    HAL_Delay(time / 4);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	089b      	lsrs	r3, r3, #2
 80023e4:	4618      	mov	r0, r3
 80023e6:	f000 faa3 	bl	8002930 <HAL_Delay>
    buzzer(0);
 80023ea:	2000      	movs	r0, #0
 80023ec:	f000 f8a4 	bl	8002538 <buzzer>
    led(0);
 80023f0:	2000      	movs	r0, #0
 80023f2:	f000 f8bb 	bl	800256c <led>
    HAL_Delay(time / 2);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	085b      	lsrs	r3, r3, #1
 80023fa:	4618      	mov	r0, r3
 80023fc:	f000 fa98 	bl	8002930 <HAL_Delay>
    buzzer(1);
 8002400:	2001      	movs	r0, #1
 8002402:	f000 f899 	bl	8002538 <buzzer>
    led(1);
 8002406:	2001      	movs	r0, #1
 8002408:	f000 f8b0 	bl	800256c <led>
    HAL_Delay(time / 4);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	089b      	lsrs	r3, r3, #2
 8002410:	4618      	mov	r0, r3
 8002412:	f000 fa8d 	bl	8002930 <HAL_Delay>
    buzzer(0);
 8002416:	2000      	movs	r0, #0
 8002418:	f000 f88e 	bl	8002538 <buzzer>
    led(0);
 800241c:	2000      	movs	r0, #0
 800241e:	f000 f8a5 	bl	800256c <led>
}
 8002422:	bf00      	nop
 8002424:	3708      	adds	r7, #8
 8002426:	46bd      	mov	sp, r7
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	cccccccd 	.word	0xcccccccd
 8002430:	aaaaaaab 	.word	0xaaaaaaab

08002434 <parseIllinoisData>:
           &altitude.temperature, &altitude.humidity,
           &gps.latitude, &gps.longtitude, &time.current);
}

void parseIllinoisData(uint8_t *data)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b096      	sub	sp, #88	; 0x58
 8002438:	af14      	add	r7, sp, #80	; 0x50
 800243a:	6078      	str	r0, [r7, #4]
    sscanf(data, "%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%f,%d,%d,%f,%f,%f,%d,%d,%d", &time.current,
 800243c:	4b17      	ldr	r3, [pc, #92]	; (800249c <parseIllinoisData+0x68>)
 800243e:	9312      	str	r3, [sp, #72]	; 0x48
 8002440:	4b17      	ldr	r3, [pc, #92]	; (80024a0 <parseIllinoisData+0x6c>)
 8002442:	9311      	str	r3, [sp, #68]	; 0x44
 8002444:	4b17      	ldr	r3, [pc, #92]	; (80024a4 <parseIllinoisData+0x70>)
 8002446:	9310      	str	r3, [sp, #64]	; 0x40
 8002448:	4b17      	ldr	r3, [pc, #92]	; (80024a8 <parseIllinoisData+0x74>)
 800244a:	930f      	str	r3, [sp, #60]	; 0x3c
 800244c:	4b17      	ldr	r3, [pc, #92]	; (80024ac <parseIllinoisData+0x78>)
 800244e:	930e      	str	r3, [sp, #56]	; 0x38
 8002450:	4b17      	ldr	r3, [pc, #92]	; (80024b0 <parseIllinoisData+0x7c>)
 8002452:	930d      	str	r3, [sp, #52]	; 0x34
 8002454:	4b17      	ldr	r3, [pc, #92]	; (80024b4 <parseIllinoisData+0x80>)
 8002456:	930c      	str	r3, [sp, #48]	; 0x30
 8002458:	4b17      	ldr	r3, [pc, #92]	; (80024b8 <parseIllinoisData+0x84>)
 800245a:	930b      	str	r3, [sp, #44]	; 0x2c
 800245c:	4b12      	ldr	r3, [pc, #72]	; (80024a8 <parseIllinoisData+0x74>)
 800245e:	930a      	str	r3, [sp, #40]	; 0x28
 8002460:	4b16      	ldr	r3, [pc, #88]	; (80024bc <parseIllinoisData+0x88>)
 8002462:	9309      	str	r3, [sp, #36]	; 0x24
 8002464:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <parseIllinoisData+0x8c>)
 8002466:	9308      	str	r3, [sp, #32]
 8002468:	4b16      	ldr	r3, [pc, #88]	; (80024c4 <parseIllinoisData+0x90>)
 800246a:	9307      	str	r3, [sp, #28]
 800246c:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <parseIllinoisData+0x94>)
 800246e:	9306      	str	r3, [sp, #24]
 8002470:	4b16      	ldr	r3, [pc, #88]	; (80024cc <parseIllinoisData+0x98>)
 8002472:	9305      	str	r3, [sp, #20]
 8002474:	4b16      	ldr	r3, [pc, #88]	; (80024d0 <parseIllinoisData+0x9c>)
 8002476:	9304      	str	r3, [sp, #16]
 8002478:	4b16      	ldr	r3, [pc, #88]	; (80024d4 <parseIllinoisData+0xa0>)
 800247a:	9303      	str	r3, [sp, #12]
 800247c:	4b16      	ldr	r3, [pc, #88]	; (80024d8 <parseIllinoisData+0xa4>)
 800247e:	9302      	str	r3, [sp, #8]
 8002480:	4b16      	ldr	r3, [pc, #88]	; (80024dc <parseIllinoisData+0xa8>)
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	4b16      	ldr	r3, [pc, #88]	; (80024e0 <parseIllinoisData+0xac>)
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	4b16      	ldr	r3, [pc, #88]	; (80024e4 <parseIllinoisData+0xb0>)
 800248a:	4a17      	ldr	r2, [pc, #92]	; (80024e8 <parseIllinoisData+0xb4>)
 800248c:	4917      	ldr	r1, [pc, #92]	; (80024ec <parseIllinoisData+0xb8>)
 800248e:	6878      	ldr	r0, [r7, #4]
 8002490:	f00c f8bc 	bl	800e60c <siscanf>
           &mag.x, &mag.y, &mag.z,
           &gps.latitude, &gps.longtitude, &altitude.altitude, &gps.sat,
           &illinois.positionLock,
           &altitude.temperature, &altitude.pressure, &altitude.altitude,
           &illinois.rocketState, &illinois.l1_ext, &illinois.l2_ext);
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20000953 	.word	0x20000953
 80024a0:	20000952 	.word	0x20000952
 80024a4:	20000951 	.word	0x20000951
 80024a8:	20000914 	.word	0x20000914
 80024ac:	20000908 	.word	0x20000908
 80024b0:	20000910 	.word	0x20000910
 80024b4:	20000950 	.word	0x20000950
 80024b8:	200008fc 	.word	0x200008fc
 80024bc:	200008f4 	.word	0x200008f4
 80024c0:	200008f0 	.word	0x200008f0
 80024c4:	200008a0 	.word	0x200008a0
 80024c8:	2000089c 	.word	0x2000089c
 80024cc:	20000898 	.word	0x20000898
 80024d0:	2000087c 	.word	0x2000087c
 80024d4:	20000878 	.word	0x20000878
 80024d8:	20000874 	.word	0x20000874
 80024dc:	2000084c 	.word	0x2000084c
 80024e0:	20000848 	.word	0x20000848
 80024e4:	20000844 	.word	0x20000844
 80024e8:	20000820 	.word	0x20000820
 80024ec:	08012724 	.word	0x08012724

080024f0 <parseTlcString>:
    res = f_close(&SDFile);
    return;
}

void parseTlcString(char *data)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af04      	add	r7, sp, #16
 80024f6:	6078      	str	r0, [r7, #4]
    // parse string with sscanf
    // time(float), tlcStatus, bpcStatus, latitude, longitude, gps.altitude
    sscanf(data, "%f,%d,%d,%f,%f,%f\n", &tlcTime, &tlcStatus, &bpcStatus,
 80024f8:	4b08      	ldr	r3, [pc, #32]	; (800251c <parseTlcString+0x2c>)
 80024fa:	9303      	str	r3, [sp, #12]
 80024fc:	4b08      	ldr	r3, [pc, #32]	; (8002520 <parseTlcString+0x30>)
 80024fe:	9302      	str	r3, [sp, #8]
 8002500:	4b08      	ldr	r3, [pc, #32]	; (8002524 <parseTlcString+0x34>)
 8002502:	9301      	str	r3, [sp, #4]
 8002504:	4b08      	ldr	r3, [pc, #32]	; (8002528 <parseTlcString+0x38>)
 8002506:	9300      	str	r3, [sp, #0]
 8002508:	4b08      	ldr	r3, [pc, #32]	; (800252c <parseTlcString+0x3c>)
 800250a:	4a09      	ldr	r2, [pc, #36]	; (8002530 <parseTlcString+0x40>)
 800250c:	4909      	ldr	r1, [pc, #36]	; (8002534 <parseTlcString+0x44>)
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	f00c f87c 	bl	800e60c <siscanf>
           &gps.latitude, &gps.longtitude, &gps.altitude);
    return;
 8002514:	bf00      	nop
}
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}
 800251c:	200008f8 	.word	0x200008f8
 8002520:	200008f4 	.word	0x200008f4
 8002524:	200008f0 	.word	0x200008f0
 8002528:	20000955 	.word	0x20000955
 800252c:	20000954 	.word	0x20000954
 8002530:	2000092c 	.word	0x2000092c
 8002534:	080128f4 	.word	0x080128f4

08002538 <buzzer>:

    yrt_simpleKalman_init(&barometerKalman, 1, 1, 0.25);
}

void buzzer(uint8_t state)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
 800253e:	4603      	mov	r3, r0
 8002540:	71fb      	strb	r3, [r7, #7]
    if (state)
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <buzzer+0x1c>
    {
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8002548:	2201      	movs	r2, #1
 800254a:	2110      	movs	r1, #16
 800254c:	4806      	ldr	r0, [pc, #24]	; (8002568 <buzzer+0x30>)
 800254e:	f001 f8bd 	bl	80036cc <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
    }
}
 8002552:	e004      	b.n	800255e <buzzer+0x26>
        HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8002554:	2200      	movs	r2, #0
 8002556:	2110      	movs	r1, #16
 8002558:	4803      	ldr	r0, [pc, #12]	; (8002568 <buzzer+0x30>)
 800255a:	f001 f8b7 	bl	80036cc <HAL_GPIO_WritePin>
}
 800255e:	bf00      	nop
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	40020400 	.word	0x40020400

0800256c <led>:

void led(uint8_t state)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	4603      	mov	r3, r0
 8002574:	71fb      	strb	r3, [r7, #7]
    if (state)
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d005      	beq.n	8002588 <led+0x1c>
    {
        HAL_GPIO_WritePin(USERL_GPIO_Port, USERL_Pin, GPIO_PIN_SET);
 800257c:	2201      	movs	r2, #1
 800257e:	2108      	movs	r1, #8
 8002580:	4806      	ldr	r0, [pc, #24]	; (800259c <led+0x30>)
 8002582:	f001 f8a3 	bl	80036cc <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(USERL_GPIO_Port, USERL_Pin, GPIO_PIN_RESET);
    }
}
 8002586:	e004      	b.n	8002592 <led+0x26>
        HAL_GPIO_WritePin(USERL_GPIO_Port, USERL_Pin, GPIO_PIN_RESET);
 8002588:	2200      	movs	r2, #0
 800258a:	2108      	movs	r1, #8
 800258c:	4803      	ldr	r0, [pc, #12]	; (800259c <led+0x30>)
 800258e:	f001 f89d 	bl	80036cc <HAL_GPIO_WritePin>
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	40020400 	.word	0x40020400

080025a0 <dragSchute>:

void dragSchute(uint8_t state)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	4603      	mov	r3, r0
 80025a8:	71fb      	strb	r3, [r7, #7]
    if (state == 1)
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d105      	bne.n	80025bc <dragSchute+0x1c>
    {
        HAL_GPIO_WritePin(DRAGP_GPIO_Port, DRAGP_Pin, GPIO_PIN_SET);
 80025b0:	2201      	movs	r2, #1
 80025b2:	2102      	movs	r1, #2
 80025b4:	4806      	ldr	r0, [pc, #24]	; (80025d0 <dragSchute+0x30>)
 80025b6:	f001 f889 	bl	80036cc <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(DRAGP_GPIO_Port, DRAGP_Pin, GPIO_PIN_RESET);
    }
}
 80025ba:	e004      	b.n	80025c6 <dragSchute+0x26>
        HAL_GPIO_WritePin(DRAGP_GPIO_Port, DRAGP_Pin, GPIO_PIN_RESET);
 80025bc:	2200      	movs	r2, #0
 80025be:	2102      	movs	r1, #2
 80025c0:	4803      	ldr	r0, [pc, #12]	; (80025d0 <dragSchute+0x30>)
 80025c2:	f001 f883 	bl	80036cc <HAL_GPIO_WritePin>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}
 80025ce:	bf00      	nop
 80025d0:	40020800 	.word	0x40020800

080025d4 <mainSchute>:

void mainSchute(uint8_t state)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b082      	sub	sp, #8
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	71fb      	strb	r3, [r7, #7]
    if (state == 1)
 80025de:	79fb      	ldrb	r3, [r7, #7]
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d105      	bne.n	80025f0 <mainSchute+0x1c>
    {
        HAL_GPIO_WritePin(MAINP_GPIO_Port, MAINP_Pin, GPIO_PIN_SET);
 80025e4:	2201      	movs	r2, #1
 80025e6:	2101      	movs	r1, #1
 80025e8:	4806      	ldr	r0, [pc, #24]	; (8002604 <mainSchute+0x30>)
 80025ea:	f001 f86f 	bl	80036cc <HAL_GPIO_WritePin>
    }
    else
    {
        HAL_GPIO_WritePin(MAINP_GPIO_Port, MAINP_Pin, GPIO_PIN_RESET);
    }
}
 80025ee:	e004      	b.n	80025fa <mainSchute+0x26>
        HAL_GPIO_WritePin(MAINP_GPIO_Port, MAINP_Pin, GPIO_PIN_RESET);
 80025f0:	2200      	movs	r2, #0
 80025f2:	2101      	movs	r1, #1
 80025f4:	4803      	ldr	r0, [pc, #12]	; (8002604 <mainSchute+0x30>)
 80025f6:	f001 f869 	bl	80036cc <HAL_GPIO_WritePin>
}
 80025fa:	bf00      	nop
 80025fc:	3708      	adds	r7, #8
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40020800 	.word	0x40020800

08002608 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800260c:	4b06      	ldr	r3, [pc, #24]	; (8002628 <SystemInit+0x20>)
 800260e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002612:	4a05      	ldr	r2, [pc, #20]	; (8002628 <SystemInit+0x20>)
 8002614:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002618:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800261c:	bf00      	nop
 800261e:	46bd      	mov	sp, r7
 8002620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002624:	4770      	bx	lr
 8002626:	bf00      	nop
 8002628:	e000ed00 	.word	0xe000ed00

0800262c <MX_UART4_Init>:
UART_HandleTypeDef huart4;
UART_HandleTypeDef huart2;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002630:	4b11      	ldr	r3, [pc, #68]	; (8002678 <MX_UART4_Init+0x4c>)
 8002632:	4a12      	ldr	r2, [pc, #72]	; (800267c <MX_UART4_Init+0x50>)
 8002634:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002636:	4b10      	ldr	r3, [pc, #64]	; (8002678 <MX_UART4_Init+0x4c>)
 8002638:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800263c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800263e:	4b0e      	ldr	r3, [pc, #56]	; (8002678 <MX_UART4_Init+0x4c>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002644:	4b0c      	ldr	r3, [pc, #48]	; (8002678 <MX_UART4_Init+0x4c>)
 8002646:	2200      	movs	r2, #0
 8002648:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800264a:	4b0b      	ldr	r3, [pc, #44]	; (8002678 <MX_UART4_Init+0x4c>)
 800264c:	2200      	movs	r2, #0
 800264e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002650:	4b09      	ldr	r3, [pc, #36]	; (8002678 <MX_UART4_Init+0x4c>)
 8002652:	220c      	movs	r2, #12
 8002654:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002656:	4b08      	ldr	r3, [pc, #32]	; (8002678 <MX_UART4_Init+0x4c>)
 8002658:	2200      	movs	r2, #0
 800265a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800265c:	4b06      	ldr	r3, [pc, #24]	; (8002678 <MX_UART4_Init+0x4c>)
 800265e:	2200      	movs	r2, #0
 8002660:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002662:	4805      	ldr	r0, [pc, #20]	; (8002678 <MX_UART4_Init+0x4c>)
 8002664:	f006 f826 	bl	80086b4 <HAL_UART_Init>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800266e:	f7ff fb46 	bl	8001cfe <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000958 	.word	0x20000958
 800267c:	40004c00 	.word	0x40004c00

08002680 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002684:	4b11      	ldr	r3, [pc, #68]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 8002686:	4a12      	ldr	r2, [pc, #72]	; (80026d0 <MX_USART2_UART_Init+0x50>)
 8002688:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800268a:	4b10      	ldr	r3, [pc, #64]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 800268c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002690:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002692:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 8002694:	2200      	movs	r2, #0
 8002696:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002698:	4b0c      	ldr	r3, [pc, #48]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 800269a:	2200      	movs	r2, #0
 800269c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800269e:	4b0b      	ldr	r3, [pc, #44]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 80026a0:	2200      	movs	r2, #0
 80026a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026a4:	4b09      	ldr	r3, [pc, #36]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 80026a6:	220c      	movs	r2, #12
 80026a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026aa:	4b08      	ldr	r3, [pc, #32]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026b0:	4b06      	ldr	r3, [pc, #24]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026b6:	4805      	ldr	r0, [pc, #20]	; (80026cc <MX_USART2_UART_Init+0x4c>)
 80026b8:	f005 fffc 	bl	80086b4 <HAL_UART_Init>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d001      	beq.n	80026c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80026c2:	f7ff fb1c 	bl	8001cfe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80026c6:	bf00      	nop
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	2000099c 	.word	0x2000099c
 80026d0:	40004400 	.word	0x40004400

080026d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08c      	sub	sp, #48	; 0x30
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	2200      	movs	r2, #0
 80026e2:	601a      	str	r2, [r3, #0]
 80026e4:	605a      	str	r2, [r3, #4]
 80026e6:	609a      	str	r2, [r3, #8]
 80026e8:	60da      	str	r2, [r3, #12]
 80026ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a3a      	ldr	r2, [pc, #232]	; (80027dc <HAL_UART_MspInit+0x108>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	d134      	bne.n	8002760 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	61bb      	str	r3, [r7, #24]
 80026fa:	4b39      	ldr	r3, [pc, #228]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	4a38      	ldr	r2, [pc, #224]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002700:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002704:	6413      	str	r3, [r2, #64]	; 0x40
 8002706:	4b36      	ldr	r3, [pc, #216]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800270e:	61bb      	str	r3, [r7, #24]
 8002710:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	4b32      	ldr	r3, [pc, #200]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271a:	4a31      	ldr	r2, [pc, #196]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6313      	str	r3, [r2, #48]	; 0x30
 8002722:	4b2f      	ldr	r3, [pc, #188]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	617b      	str	r3, [r7, #20]
 800272c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800272e:	2303      	movs	r3, #3
 8002730:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002732:	2302      	movs	r3, #2
 8002734:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002736:	2300      	movs	r3, #0
 8002738:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800273a:	2303      	movs	r3, #3
 800273c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800273e:	2308      	movs	r3, #8
 8002740:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002742:	f107 031c 	add.w	r3, r7, #28
 8002746:	4619      	mov	r1, r3
 8002748:	4826      	ldr	r0, [pc, #152]	; (80027e4 <HAL_UART_MspInit+0x110>)
 800274a:	f000 fe13 	bl	8003374 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 800274e:	2200      	movs	r2, #0
 8002750:	2105      	movs	r1, #5
 8002752:	2034      	movs	r0, #52	; 0x34
 8002754:	f000 f9c8 	bl	8002ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002758:	2034      	movs	r0, #52	; 0x34
 800275a:	f000 f9e1 	bl	8002b20 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800275e:	e038      	b.n	80027d2 <HAL_UART_MspInit+0xfe>
  else if(uartHandle->Instance==USART2)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a20      	ldr	r2, [pc, #128]	; (80027e8 <HAL_UART_MspInit+0x114>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d133      	bne.n	80027d2 <HAL_UART_MspInit+0xfe>
    __HAL_RCC_USART2_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	613b      	str	r3, [r7, #16]
 800276e:	4b1c      	ldr	r3, [pc, #112]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002772:	4a1b      	ldr	r2, [pc, #108]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002774:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002778:	6413      	str	r3, [r2, #64]	; 0x40
 800277a:	4b19      	ldr	r3, [pc, #100]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 800277c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	60fb      	str	r3, [r7, #12]
 800278a:	4b15      	ldr	r3, [pc, #84]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	4a14      	ldr	r2, [pc, #80]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002790:	f043 0301 	orr.w	r3, r3, #1
 8002794:	6313      	str	r3, [r2, #48]	; 0x30
 8002796:	4b12      	ldr	r3, [pc, #72]	; (80027e0 <HAL_UART_MspInit+0x10c>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279a:	f003 0301 	and.w	r3, r3, #1
 800279e:	60fb      	str	r3, [r7, #12]
 80027a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027a2:	230c      	movs	r3, #12
 80027a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a6:	2302      	movs	r3, #2
 80027a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027aa:	2300      	movs	r3, #0
 80027ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ae:	2303      	movs	r3, #3
 80027b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027b2:	2307      	movs	r3, #7
 80027b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b6:	f107 031c 	add.w	r3, r7, #28
 80027ba:	4619      	mov	r1, r3
 80027bc:	4809      	ldr	r0, [pc, #36]	; (80027e4 <HAL_UART_MspInit+0x110>)
 80027be:	f000 fdd9 	bl	8003374 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80027c2:	2200      	movs	r2, #0
 80027c4:	2105      	movs	r1, #5
 80027c6:	2026      	movs	r0, #38	; 0x26
 80027c8:	f000 f98e 	bl	8002ae8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80027cc:	2026      	movs	r0, #38	; 0x26
 80027ce:	f000 f9a7 	bl	8002b20 <HAL_NVIC_EnableIRQ>
}
 80027d2:	bf00      	nop
 80027d4:	3730      	adds	r7, #48	; 0x30
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	40004c00 	.word	0x40004c00
 80027e0:	40023800 	.word	0x40023800
 80027e4:	40020000 	.word	0x40020000
 80027e8:	40004400 	.word	0x40004400

080027ec <ms5611_i2c_read_byte>:
    } else {
        return 0;
    }
}

static uint8_t ms5611_i2c_read_byte(uint16_t reg, uint8_t *data){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b088      	sub	sp, #32
 80027f0:	af04      	add	r7, sp, #16
 80027f2:	4603      	mov	r3, r0
 80027f4:	6039      	str	r1, [r7, #0]
 80027f6:	80fb      	strh	r3, [r7, #6]
    HAL_StatusTypeDef res;
    res = HAL_I2C_Mem_Read(FRAM_I2C, FRAM_ADDRESS_READ, reg, I2C_MEMADD_SIZE_16BIT,
 80027f8:	88fa      	ldrh	r2, [r7, #6]
 80027fa:	2364      	movs	r3, #100	; 0x64
 80027fc:	9302      	str	r3, [sp, #8]
 80027fe:	2301      	movs	r3, #1
 8002800:	9301      	str	r3, [sp, #4]
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	2310      	movs	r3, #16
 8002808:	21a1      	movs	r1, #161	; 0xa1
 800280a:	4808      	ldr	r0, [pc, #32]	; (800282c <ms5611_i2c_read_byte+0x40>)
 800280c:	f001 f8e0 	bl	80039d0 <HAL_I2C_Mem_Read>
 8002810:	4603      	mov	r3, r0
 8002812:	73fb      	strb	r3, [r7, #15]
                     data, 1, 100);

    // return data if success
    if (res == HAL_OK) {
 8002814:	7bfb      	ldrb	r3, [r7, #15]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d102      	bne.n	8002820 <ms5611_i2c_read_byte+0x34>
        return *data;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	e000      	b.n	8002822 <ms5611_i2c_read_byte+0x36>
    } else {
        return 0;
 8002820:	2300      	movs	r3, #0
    }
}
 8002822:	4618      	mov	r0, r3
 8002824:	3710      	adds	r7, #16
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	200001fc 	.word	0x200001fc

08002830 <fram_read8>:
    }
    return data;

}

uint8_t fram_read8(uint16_t framAddr){
 8002830:	b580      	push	{r7, lr}
 8002832:	b084      	sub	sp, #16
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	80fb      	strh	r3, [r7, #6]
    uint8_t data = 0;
 800283a:	2300      	movs	r3, #0
 800283c:	73fb      	strb	r3, [r7, #15]
    ms5611_i2c_read_byte(framAddr, &data);
 800283e:	f107 020f 	add.w	r2, r7, #15
 8002842:	88fb      	ldrh	r3, [r7, #6]
 8002844:	4611      	mov	r1, r2
 8002846:	4618      	mov	r0, r3
 8002848:	f7ff ffd0 	bl	80027ec <ms5611_i2c_read_byte>
    return data;
 800284c:	7bfb      	ldrb	r3, [r7, #15]
}
 800284e:	4618      	mov	r0, r3
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
	...

08002858 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002858:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002890 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800285c:	480d      	ldr	r0, [pc, #52]	; (8002894 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800285e:	490e      	ldr	r1, [pc, #56]	; (8002898 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002860:	4a0e      	ldr	r2, [pc, #56]	; (800289c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002862:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002864:	e002      	b.n	800286c <LoopCopyDataInit>

08002866 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002866:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002868:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800286a:	3304      	adds	r3, #4

0800286c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800286c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800286e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002870:	d3f9      	bcc.n	8002866 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002872:	4a0b      	ldr	r2, [pc, #44]	; (80028a0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002874:	4c0b      	ldr	r4, [pc, #44]	; (80028a4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002876:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002878:	e001      	b.n	800287e <LoopFillZerobss>

0800287a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800287a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800287c:	3204      	adds	r2, #4

0800287e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800287e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002880:	d3fb      	bcc.n	800287a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002882:	f7ff fec1 	bl	8002608 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002886:	f00b fff1 	bl	800e86c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800288a:	f7ff f96d 	bl	8001b68 <main>
  bx  lr    
 800288e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002890:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002894:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002898:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800289c:	08012ebc 	.word	0x08012ebc
  ldr r2, =_sbss
 80028a0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80028a4:	20007088 	.word	0x20007088

080028a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80028a8:	e7fe      	b.n	80028a8 <ADC_IRQHandler>
	...

080028ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028b0:	4b0e      	ldr	r3, [pc, #56]	; (80028ec <HAL_Init+0x40>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a0d      	ldr	r2, [pc, #52]	; (80028ec <HAL_Init+0x40>)
 80028b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028bc:	4b0b      	ldr	r3, [pc, #44]	; (80028ec <HAL_Init+0x40>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a0a      	ldr	r2, [pc, #40]	; (80028ec <HAL_Init+0x40>)
 80028c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80028c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028c8:	4b08      	ldr	r3, [pc, #32]	; (80028ec <HAL_Init+0x40>)
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a07      	ldr	r2, [pc, #28]	; (80028ec <HAL_Init+0x40>)
 80028ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028d4:	2003      	movs	r0, #3
 80028d6:	f000 f8fc 	bl	8002ad2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80028da:	2000      	movs	r0, #0
 80028dc:	f7ff fb9a 	bl	8002014 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80028e0:	f7ff fb64 	bl	8001fac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40023c00 	.word	0x40023c00

080028f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80028f4:	4b06      	ldr	r3, [pc, #24]	; (8002910 <HAL_IncTick+0x20>)
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	461a      	mov	r2, r3
 80028fa:	4b06      	ldr	r3, [pc, #24]	; (8002914 <HAL_IncTick+0x24>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4413      	add	r3, r2
 8002900:	4a04      	ldr	r2, [pc, #16]	; (8002914 <HAL_IncTick+0x24>)
 8002902:	6013      	str	r3, [r2, #0]
}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
 800290e:	bf00      	nop
 8002910:	2000000c 	.word	0x2000000c
 8002914:	200009e0 	.word	0x200009e0

08002918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  return uwTick;
 800291c:	4b03      	ldr	r3, [pc, #12]	; (800292c <HAL_GetTick+0x14>)
 800291e:	681b      	ldr	r3, [r3, #0]
}
 8002920:	4618      	mov	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr
 800292a:	bf00      	nop
 800292c:	200009e0 	.word	0x200009e0

08002930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002938:	f7ff ffee 	bl	8002918 <HAL_GetTick>
 800293c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002948:	d005      	beq.n	8002956 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800294a:	4b0a      	ldr	r3, [pc, #40]	; (8002974 <HAL_Delay+0x44>)
 800294c:	781b      	ldrb	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	4413      	add	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002956:	bf00      	nop
 8002958:	f7ff ffde 	bl	8002918 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	1ad3      	subs	r3, r2, r3
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	429a      	cmp	r2, r3
 8002966:	d8f7      	bhi.n	8002958 <HAL_Delay+0x28>
  {
  }
}
 8002968:	bf00      	nop
 800296a:	bf00      	nop
 800296c:	3710      	adds	r7, #16
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	2000000c 	.word	0x2000000c

08002978 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002978:	b480      	push	{r7}
 800297a:	b085      	sub	sp, #20
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f003 0307 	and.w	r3, r3, #7
 8002986:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002988:	4b0c      	ldr	r3, [pc, #48]	; (80029bc <__NVIC_SetPriorityGrouping+0x44>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800298e:	68ba      	ldr	r2, [r7, #8]
 8002990:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002994:	4013      	ands	r3, r2
 8002996:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029aa:	4a04      	ldr	r2, [pc, #16]	; (80029bc <__NVIC_SetPriorityGrouping+0x44>)
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	60d3      	str	r3, [r2, #12]
}
 80029b0:	bf00      	nop
 80029b2:	3714      	adds	r7, #20
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr
 80029bc:	e000ed00 	.word	0xe000ed00

080029c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029c0:	b480      	push	{r7}
 80029c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029c4:	4b04      	ldr	r3, [pc, #16]	; (80029d8 <__NVIC_GetPriorityGrouping+0x18>)
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	0a1b      	lsrs	r3, r3, #8
 80029ca:	f003 0307 	and.w	r3, r3, #7
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000ed00 	.word	0xe000ed00

080029dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	4603      	mov	r3, r0
 80029e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80029e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	db0b      	blt.n	8002a06 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80029ee:	79fb      	ldrb	r3, [r7, #7]
 80029f0:	f003 021f 	and.w	r2, r3, #31
 80029f4:	4907      	ldr	r1, [pc, #28]	; (8002a14 <__NVIC_EnableIRQ+0x38>)
 80029f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	2001      	movs	r0, #1
 80029fe:	fa00 f202 	lsl.w	r2, r0, r2
 8002a02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a06:	bf00      	nop
 8002a08:	370c      	adds	r7, #12
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	e000e100 	.word	0xe000e100

08002a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4603      	mov	r3, r0
 8002a20:	6039      	str	r1, [r7, #0]
 8002a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	db0a      	blt.n	8002a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	b2da      	uxtb	r2, r3
 8002a30:	490c      	ldr	r1, [pc, #48]	; (8002a64 <__NVIC_SetPriority+0x4c>)
 8002a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a36:	0112      	lsls	r2, r2, #4
 8002a38:	b2d2      	uxtb	r2, r2
 8002a3a:	440b      	add	r3, r1
 8002a3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a40:	e00a      	b.n	8002a58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	4908      	ldr	r1, [pc, #32]	; (8002a68 <__NVIC_SetPriority+0x50>)
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	f003 030f 	and.w	r3, r3, #15
 8002a4e:	3b04      	subs	r3, #4
 8002a50:	0112      	lsls	r2, r2, #4
 8002a52:	b2d2      	uxtb	r2, r2
 8002a54:	440b      	add	r3, r1
 8002a56:	761a      	strb	r2, [r3, #24]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	e000e100 	.word	0xe000e100
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b089      	sub	sp, #36	; 0x24
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f003 0307 	and.w	r3, r3, #7
 8002a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	f1c3 0307 	rsb	r3, r3, #7
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	bf28      	it	cs
 8002a8a:	2304      	movcs	r3, #4
 8002a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a8e:	69fb      	ldr	r3, [r7, #28]
 8002a90:	3304      	adds	r3, #4
 8002a92:	2b06      	cmp	r3, #6
 8002a94:	d902      	bls.n	8002a9c <NVIC_EncodePriority+0x30>
 8002a96:	69fb      	ldr	r3, [r7, #28]
 8002a98:	3b03      	subs	r3, #3
 8002a9a:	e000      	b.n	8002a9e <NVIC_EncodePriority+0x32>
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aa0:	f04f 32ff 	mov.w	r2, #4294967295
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43da      	mvns	r2, r3
 8002aac:	68bb      	ldr	r3, [r7, #8]
 8002aae:	401a      	ands	r2, r3
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ab4:	f04f 31ff 	mov.w	r1, #4294967295
 8002ab8:	697b      	ldr	r3, [r7, #20]
 8002aba:	fa01 f303 	lsl.w	r3, r1, r3
 8002abe:	43d9      	mvns	r1, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac4:	4313      	orrs	r3, r2
         );
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	3724      	adds	r7, #36	; 0x24
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr

08002ad2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b082      	sub	sp, #8
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002ada:	6878      	ldr	r0, [r7, #4]
 8002adc:	f7ff ff4c 	bl	8002978 <__NVIC_SetPriorityGrouping>
}
 8002ae0:	bf00      	nop
 8002ae2:	3708      	adds	r7, #8
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}

08002ae8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	b086      	sub	sp, #24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	4603      	mov	r3, r0
 8002af0:	60b9      	str	r1, [r7, #8]
 8002af2:	607a      	str	r2, [r7, #4]
 8002af4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002afa:	f7ff ff61 	bl	80029c0 <__NVIC_GetPriorityGrouping>
 8002afe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	68b9      	ldr	r1, [r7, #8]
 8002b04:	6978      	ldr	r0, [r7, #20]
 8002b06:	f7ff ffb1 	bl	8002a6c <NVIC_EncodePriority>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b10:	4611      	mov	r1, r2
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff ff80 	bl	8002a18 <__NVIC_SetPriority>
}
 8002b18:	bf00      	nop
 8002b1a:	3718      	adds	r7, #24
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	4603      	mov	r3, r0
 8002b28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff ff54 	bl	80029dc <__NVIC_EnableIRQ>
}
 8002b34:	bf00      	nop
 8002b36:	3708      	adds	r7, #8
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	bd80      	pop	{r7, pc}

08002b3c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b44:	2300      	movs	r3, #0
 8002b46:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b48:	f7ff fee6 	bl	8002918 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d101      	bne.n	8002b58 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e099      	b.n	8002c8c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2202      	movs	r2, #2
 8002b5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f022 0201 	bic.w	r2, r2, #1
 8002b76:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b78:	e00f      	b.n	8002b9a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b7a:	f7ff fecd 	bl	8002918 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b05      	cmp	r3, #5
 8002b86:	d908      	bls.n	8002b9a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2220      	movs	r2, #32
 8002b8c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2203      	movs	r2, #3
 8002b92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002b96:	2303      	movs	r3, #3
 8002b98:	e078      	b.n	8002c8c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0301 	and.w	r3, r3, #1
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1e8      	bne.n	8002b7a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	4b38      	ldr	r3, [pc, #224]	; (8002c94 <HAL_DMA_Init+0x158>)
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	685a      	ldr	r2, [r3, #4]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002bd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	699b      	ldr	r3, [r3, #24]
 8002bd8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bf0:	2b04      	cmp	r3, #4
 8002bf2:	d107      	bne.n	8002c04 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	4313      	orrs	r3, r2
 8002c02:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	697a      	ldr	r2, [r7, #20]
 8002c0a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	695b      	ldr	r3, [r3, #20]
 8002c12:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f023 0307 	bic.w	r3, r3, #7
 8002c1a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	2b04      	cmp	r3, #4
 8002c2c:	d117      	bne.n	8002c5e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c32:	697a      	ldr	r2, [r7, #20]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00e      	beq.n	8002c5e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c40:	6878      	ldr	r0, [r7, #4]
 8002c42:	f000 fb1b 	bl	800327c <DMA_CheckFifoParam>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d008      	beq.n	8002c5e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2240      	movs	r2, #64	; 0x40
 8002c50:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e016      	b.n	8002c8c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	697a      	ldr	r2, [r7, #20]
 8002c64:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fad2 	bl	8003210 <DMA_CalcBaseAndBitshift>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c74:	223f      	movs	r2, #63	; 0x3f
 8002c76:	409a      	lsls	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2200      	movs	r2, #0
 8002c80:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002c8a:	2300      	movs	r3, #0
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3718      	adds	r7, #24
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	f010803f 	.word	0xf010803f

08002c98 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b086      	sub	sp, #24
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d101      	bne.n	8002cbe <HAL_DMA_Start_IT+0x26>
 8002cba:	2302      	movs	r3, #2
 8002cbc:	e040      	b.n	8002d40 <HAL_DMA_Start_IT+0xa8>
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2201      	movs	r2, #1
 8002cc2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d12f      	bne.n	8002d32 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	68b9      	ldr	r1, [r7, #8]
 8002ce6:	68f8      	ldr	r0, [r7, #12]
 8002ce8:	f000 fa64 	bl	80031b4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cf0:	223f      	movs	r2, #63	; 0x3f
 8002cf2:	409a      	lsls	r2, r3
 8002cf4:	693b      	ldr	r3, [r7, #16]
 8002cf6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f042 0216 	orr.w	r2, r2, #22
 8002d06:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d007      	beq.n	8002d20 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f042 0208 	orr.w	r2, r2, #8
 8002d1e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f042 0201 	orr.w	r2, r2, #1
 8002d2e:	601a      	str	r2, [r3, #0]
 8002d30:	e005      	b.n	8002d3e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002d3a:	2302      	movs	r3, #2
 8002d3c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d40:	4618      	mov	r0, r3
 8002d42:	3718      	adds	r7, #24
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bd80      	pop	{r7, pc}

08002d48 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d54:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d56:	f7ff fddf 	bl	8002918 <HAL_GetTick>
 8002d5a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d008      	beq.n	8002d7a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2280      	movs	r2, #128	; 0x80
 8002d6c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e052      	b.n	8002e20 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f022 0216 	bic.w	r2, r2, #22
 8002d88:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	695a      	ldr	r2, [r3, #20]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d98:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d103      	bne.n	8002daa <HAL_DMA_Abort+0x62>
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d007      	beq.n	8002dba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	681a      	ldr	r2, [r3, #0]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0208 	bic.w	r2, r2, #8
 8002db8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f022 0201 	bic.w	r2, r2, #1
 8002dc8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dca:	e013      	b.n	8002df4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dcc:	f7ff fda4 	bl	8002918 <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b05      	cmp	r3, #5
 8002dd8:	d90c      	bls.n	8002df4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2220      	movs	r2, #32
 8002dde:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2203      	movs	r2, #3
 8002de4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002df0:	2303      	movs	r3, #3
 8002df2:	e015      	b.n	8002e20 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f003 0301 	and.w	r3, r3, #1
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d1e4      	bne.n	8002dcc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e06:	223f      	movs	r2, #63	; 0x3f
 8002e08:	409a      	lsls	r2, r3
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3710      	adds	r7, #16
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b083      	sub	sp, #12
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d004      	beq.n	8002e46 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2280      	movs	r2, #128	; 0x80
 8002e40:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e00c      	b.n	8002e60 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2205      	movs	r2, #5
 8002e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	681a      	ldr	r2, [r3, #0]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f022 0201 	bic.w	r2, r2, #1
 8002e5c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	370c      	adds	r7, #12
 8002e64:	46bd      	mov	sp, r7
 8002e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6a:	4770      	bx	lr

08002e6c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b086      	sub	sp, #24
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e78:	4b8e      	ldr	r3, [pc, #568]	; (80030b4 <HAL_DMA_IRQHandler+0x248>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a8e      	ldr	r2, [pc, #568]	; (80030b8 <HAL_DMA_IRQHandler+0x24c>)
 8002e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e82:	0a9b      	lsrs	r3, r3, #10
 8002e84:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e8a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e96:	2208      	movs	r2, #8
 8002e98:	409a      	lsls	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d01a      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d013      	beq.n	8002ed8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f022 0204 	bic.w	r2, r2, #4
 8002ebe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec4:	2208      	movs	r2, #8
 8002ec6:	409a      	lsls	r2, r3
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ed0:	f043 0201 	orr.w	r2, r3, #1
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002edc:	2201      	movs	r2, #1
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d012      	beq.n	8002f0e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	695b      	ldr	r3, [r3, #20]
 8002eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d00b      	beq.n	8002f0e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efa:	2201      	movs	r2, #1
 8002efc:	409a      	lsls	r2, r3
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f06:	f043 0202 	orr.w	r2, r3, #2
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f12:	2204      	movs	r2, #4
 8002f14:	409a      	lsls	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	4013      	ands	r3, r2
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d012      	beq.n	8002f44 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00b      	beq.n	8002f44 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f30:	2204      	movs	r2, #4
 8002f32:	409a      	lsls	r2, r3
 8002f34:	693b      	ldr	r3, [r7, #16]
 8002f36:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f3c:	f043 0204 	orr.w	r2, r3, #4
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f48:	2210      	movs	r2, #16
 8002f4a:	409a      	lsls	r2, r3
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	4013      	ands	r3, r2
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d043      	beq.n	8002fdc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0308 	and.w	r3, r3, #8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d03c      	beq.n	8002fdc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f66:	2210      	movs	r2, #16
 8002f68:	409a      	lsls	r2, r3
 8002f6a:	693b      	ldr	r3, [r7, #16]
 8002f6c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d018      	beq.n	8002fae <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d108      	bne.n	8002f9c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d024      	beq.n	8002fdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	4798      	blx	r3
 8002f9a:	e01f      	b.n	8002fdc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d01b      	beq.n	8002fdc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	4798      	blx	r3
 8002fac:	e016      	b.n	8002fdc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d107      	bne.n	8002fcc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 0208 	bic.w	r2, r2, #8
 8002fca:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d003      	beq.n	8002fdc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	6878      	ldr	r0, [r7, #4]
 8002fda:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	409a      	lsls	r2, r3
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 808f 	beq.w	800310c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	f000 8087 	beq.w	800310c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003002:	2220      	movs	r2, #32
 8003004:	409a      	lsls	r2, r3
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b05      	cmp	r3, #5
 8003014:	d136      	bne.n	8003084 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f022 0216 	bic.w	r2, r2, #22
 8003024:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	695a      	ldr	r2, [r3, #20]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003034:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303a:	2b00      	cmp	r3, #0
 800303c:	d103      	bne.n	8003046 <HAL_DMA_IRQHandler+0x1da>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003042:	2b00      	cmp	r3, #0
 8003044:	d007      	beq.n	8003056 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	681a      	ldr	r2, [r3, #0]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f022 0208 	bic.w	r2, r2, #8
 8003054:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800305a:	223f      	movs	r2, #63	; 0x3f
 800305c:	409a      	lsls	r2, r3
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2201      	movs	r2, #1
 8003066:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2200      	movs	r2, #0
 800306e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003076:	2b00      	cmp	r3, #0
 8003078:	d07e      	beq.n	8003178 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	4798      	blx	r3
        }
        return;
 8003082:	e079      	b.n	8003178 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d01d      	beq.n	80030ce <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d10d      	bne.n	80030bc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d031      	beq.n	800310c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	4798      	blx	r3
 80030b0:	e02c      	b.n	800310c <HAL_DMA_IRQHandler+0x2a0>
 80030b2:	bf00      	nop
 80030b4:	20000004 	.word	0x20000004
 80030b8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d023      	beq.n	800310c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	4798      	blx	r3
 80030cc:	e01e      	b.n	800310c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d10f      	bne.n	80030fc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f022 0210 	bic.w	r2, r2, #16
 80030ea:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2201      	movs	r2, #1
 80030f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003110:	2b00      	cmp	r3, #0
 8003112:	d032      	beq.n	800317a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003118:	f003 0301 	and.w	r3, r3, #1
 800311c:	2b00      	cmp	r3, #0
 800311e:	d022      	beq.n	8003166 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2205      	movs	r2, #5
 8003124:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f022 0201 	bic.w	r2, r2, #1
 8003136:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	3301      	adds	r3, #1
 800313c:	60bb      	str	r3, [r7, #8]
 800313e:	697a      	ldr	r2, [r7, #20]
 8003140:	429a      	cmp	r2, r3
 8003142:	d307      	bcc.n	8003154 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b00      	cmp	r3, #0
 8003150:	d1f2      	bne.n	8003138 <HAL_DMA_IRQHandler+0x2cc>
 8003152:	e000      	b.n	8003156 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003154:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2201      	movs	r2, #1
 800315a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316a:	2b00      	cmp	r3, #0
 800316c:	d005      	beq.n	800317a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003172:	6878      	ldr	r0, [r7, #4]
 8003174:	4798      	blx	r3
 8003176:	e000      	b.n	800317a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003178:	bf00      	nop
    }
  }
}
 800317a:	3718      	adds	r7, #24
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800318e:	b2db      	uxtb	r3, r3
}
 8003190:	4618      	mov	r0, r3
 8003192:	370c      	adds	r7, #12
 8003194:	46bd      	mov	sp, r7
 8003196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800319a:	4770      	bx	lr

0800319c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800319c:	b480      	push	{r7}
 800319e:	b083      	sub	sp, #12
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	370c      	adds	r7, #12
 80031ac:	46bd      	mov	sp, r7
 80031ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b2:	4770      	bx	lr

080031b4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b085      	sub	sp, #20
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	60f8      	str	r0, [r7, #12]
 80031bc:	60b9      	str	r1, [r7, #8]
 80031be:	607a      	str	r2, [r7, #4]
 80031c0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80031d0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	683a      	ldr	r2, [r7, #0]
 80031d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	689b      	ldr	r3, [r3, #8]
 80031de:	2b40      	cmp	r3, #64	; 0x40
 80031e0:	d108      	bne.n	80031f4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	68ba      	ldr	r2, [r7, #8]
 80031f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80031f2:	e007      	b.n	8003204 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	68ba      	ldr	r2, [r7, #8]
 80031fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	60da      	str	r2, [r3, #12]
}
 8003204:	bf00      	nop
 8003206:	3714      	adds	r7, #20
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003210:	b480      	push	{r7}
 8003212:	b085      	sub	sp, #20
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	b2db      	uxtb	r3, r3
 800321e:	3b10      	subs	r3, #16
 8003220:	4a14      	ldr	r2, [pc, #80]	; (8003274 <DMA_CalcBaseAndBitshift+0x64>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	091b      	lsrs	r3, r3, #4
 8003228:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800322a:	4a13      	ldr	r2, [pc, #76]	; (8003278 <DMA_CalcBaseAndBitshift+0x68>)
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	4413      	add	r3, r2
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	461a      	mov	r2, r3
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	2b03      	cmp	r3, #3
 800323c:	d909      	bls.n	8003252 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003246:	f023 0303 	bic.w	r3, r3, #3
 800324a:	1d1a      	adds	r2, r3, #4
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	659a      	str	r2, [r3, #88]	; 0x58
 8003250:	e007      	b.n	8003262 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800325a:	f023 0303 	bic.w	r3, r3, #3
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003266:	4618      	mov	r0, r3
 8003268:	3714      	adds	r7, #20
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	aaaaaaab 	.word	0xaaaaaaab
 8003278:	08012a4c 	.word	0x08012a4c

0800327c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003284:	2300      	movs	r3, #0
 8003286:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800328c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	699b      	ldr	r3, [r3, #24]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d11f      	bne.n	80032d6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003296:	68bb      	ldr	r3, [r7, #8]
 8003298:	2b03      	cmp	r3, #3
 800329a:	d856      	bhi.n	800334a <DMA_CheckFifoParam+0xce>
 800329c:	a201      	add	r2, pc, #4	; (adr r2, 80032a4 <DMA_CheckFifoParam+0x28>)
 800329e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a2:	bf00      	nop
 80032a4:	080032b5 	.word	0x080032b5
 80032a8:	080032c7 	.word	0x080032c7
 80032ac:	080032b5 	.word	0x080032b5
 80032b0:	0800334b 	.word	0x0800334b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d046      	beq.n	800334e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032c4:	e043      	b.n	800334e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ca:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80032ce:	d140      	bne.n	8003352 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80032d4:	e03d      	b.n	8003352 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80032de:	d121      	bne.n	8003324 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b03      	cmp	r3, #3
 80032e4:	d837      	bhi.n	8003356 <DMA_CheckFifoParam+0xda>
 80032e6:	a201      	add	r2, pc, #4	; (adr r2, 80032ec <DMA_CheckFifoParam+0x70>)
 80032e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ec:	080032fd 	.word	0x080032fd
 80032f0:	08003303 	.word	0x08003303
 80032f4:	080032fd 	.word	0x080032fd
 80032f8:	08003315 	.word	0x08003315
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80032fc:	2301      	movs	r3, #1
 80032fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003300:	e030      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d025      	beq.n	800335a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003312:	e022      	b.n	800335a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003318:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800331c:	d11f      	bne.n	800335e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003322:	e01c      	b.n	800335e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	2b02      	cmp	r3, #2
 8003328:	d903      	bls.n	8003332 <DMA_CheckFifoParam+0xb6>
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	2b03      	cmp	r3, #3
 800332e:	d003      	beq.n	8003338 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003330:	e018      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	73fb      	strb	r3, [r7, #15]
      break;
 8003336:	e015      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00e      	beq.n	8003362 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	73fb      	strb	r3, [r7, #15]
      break;
 8003348:	e00b      	b.n	8003362 <DMA_CheckFifoParam+0xe6>
      break;
 800334a:	bf00      	nop
 800334c:	e00a      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      break;
 800334e:	bf00      	nop
 8003350:	e008      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      break;
 8003352:	bf00      	nop
 8003354:	e006      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      break;
 8003356:	bf00      	nop
 8003358:	e004      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      break;
 800335a:	bf00      	nop
 800335c:	e002      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      break;   
 800335e:	bf00      	nop
 8003360:	e000      	b.n	8003364 <DMA_CheckFifoParam+0xe8>
      break;
 8003362:	bf00      	nop
    }
  } 
  
  return status; 
 8003364:	7bfb      	ldrb	r3, [r7, #15]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3714      	adds	r7, #20
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop

08003374 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003374:	b480      	push	{r7}
 8003376:	b089      	sub	sp, #36	; 0x24
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
 800337c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800337e:	2300      	movs	r3, #0
 8003380:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003382:	2300      	movs	r3, #0
 8003384:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003386:	2300      	movs	r3, #0
 8003388:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800338a:	2300      	movs	r3, #0
 800338c:	61fb      	str	r3, [r7, #28]
 800338e:	e165      	b.n	800365c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003390:	2201      	movs	r2, #1
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	697a      	ldr	r2, [r7, #20]
 80033a0:	4013      	ands	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	f040 8154 	bne.w	8003656 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d005      	beq.n	80033c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80033c2:	2b02      	cmp	r3, #2
 80033c4:	d130      	bne.n	8003428 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	689b      	ldr	r3, [r3, #8]
 80033ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	2203      	movs	r2, #3
 80033d2:	fa02 f303 	lsl.w	r3, r2, r3
 80033d6:	43db      	mvns	r3, r3
 80033d8:	69ba      	ldr	r2, [r7, #24]
 80033da:	4013      	ands	r3, r2
 80033dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	69ba      	ldr	r2, [r7, #24]
 80033ec:	4313      	orrs	r3, r2
 80033ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	69ba      	ldr	r2, [r7, #24]
 80033f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80033fc:	2201      	movs	r2, #1
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	fa02 f303 	lsl.w	r3, r2, r3
 8003404:	43db      	mvns	r3, r3
 8003406:	69ba      	ldr	r2, [r7, #24]
 8003408:	4013      	ands	r3, r2
 800340a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	091b      	lsrs	r3, r3, #4
 8003412:	f003 0201 	and.w	r2, r3, #1
 8003416:	69fb      	ldr	r3, [r7, #28]
 8003418:	fa02 f303 	lsl.w	r3, r2, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4313      	orrs	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69ba      	ldr	r2, [r7, #24]
 8003426:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f003 0303 	and.w	r3, r3, #3
 8003430:	2b03      	cmp	r3, #3
 8003432:	d017      	beq.n	8003464 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	2203      	movs	r2, #3
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	69ba      	ldr	r2, [r7, #24]
 8003448:	4013      	ands	r3, r2
 800344a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	689a      	ldr	r2, [r3, #8]
 8003450:	69fb      	ldr	r3, [r7, #28]
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	fa02 f303 	lsl.w	r3, r2, r3
 8003458:	69ba      	ldr	r2, [r7, #24]
 800345a:	4313      	orrs	r3, r2
 800345c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	69ba      	ldr	r2, [r7, #24]
 8003462:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	685b      	ldr	r3, [r3, #4]
 8003468:	f003 0303 	and.w	r3, r3, #3
 800346c:	2b02      	cmp	r3, #2
 800346e:	d123      	bne.n	80034b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	08da      	lsrs	r2, r3, #3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	3208      	adds	r2, #8
 8003478:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800347c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	220f      	movs	r2, #15
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	43db      	mvns	r3, r3
 800348e:	69ba      	ldr	r2, [r7, #24]
 8003490:	4013      	ands	r3, r2
 8003492:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	691a      	ldr	r2, [r3, #16]
 8003498:	69fb      	ldr	r3, [r7, #28]
 800349a:	f003 0307 	and.w	r3, r3, #7
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	fa02 f303 	lsl.w	r3, r2, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	08da      	lsrs	r2, r3, #3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	3208      	adds	r2, #8
 80034b2:	69b9      	ldr	r1, [r7, #24]
 80034b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	2203      	movs	r2, #3
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	43db      	mvns	r3, r3
 80034ca:	69ba      	ldr	r2, [r7, #24]
 80034cc:	4013      	ands	r3, r2
 80034ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f003 0203 	and.w	r2, r3, #3
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	fa02 f303 	lsl.w	r3, r2, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	69ba      	ldr	r2, [r7, #24]
 80034ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	f000 80ae 	beq.w	8003656 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034fa:	2300      	movs	r3, #0
 80034fc:	60fb      	str	r3, [r7, #12]
 80034fe:	4b5d      	ldr	r3, [pc, #372]	; (8003674 <HAL_GPIO_Init+0x300>)
 8003500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003502:	4a5c      	ldr	r2, [pc, #368]	; (8003674 <HAL_GPIO_Init+0x300>)
 8003504:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003508:	6453      	str	r3, [r2, #68]	; 0x44
 800350a:	4b5a      	ldr	r3, [pc, #360]	; (8003674 <HAL_GPIO_Init+0x300>)
 800350c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003512:	60fb      	str	r3, [r7, #12]
 8003514:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003516:	4a58      	ldr	r2, [pc, #352]	; (8003678 <HAL_GPIO_Init+0x304>)
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	089b      	lsrs	r3, r3, #2
 800351c:	3302      	adds	r3, #2
 800351e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003522:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	f003 0303 	and.w	r3, r3, #3
 800352a:	009b      	lsls	r3, r3, #2
 800352c:	220f      	movs	r2, #15
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43db      	mvns	r3, r3
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	4013      	ands	r3, r2
 8003538:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	4a4f      	ldr	r2, [pc, #316]	; (800367c <HAL_GPIO_Init+0x308>)
 800353e:	4293      	cmp	r3, r2
 8003540:	d025      	beq.n	800358e <HAL_GPIO_Init+0x21a>
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	4a4e      	ldr	r2, [pc, #312]	; (8003680 <HAL_GPIO_Init+0x30c>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d01f      	beq.n	800358a <HAL_GPIO_Init+0x216>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4a4d      	ldr	r2, [pc, #308]	; (8003684 <HAL_GPIO_Init+0x310>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d019      	beq.n	8003586 <HAL_GPIO_Init+0x212>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	4a4c      	ldr	r2, [pc, #304]	; (8003688 <HAL_GPIO_Init+0x314>)
 8003556:	4293      	cmp	r3, r2
 8003558:	d013      	beq.n	8003582 <HAL_GPIO_Init+0x20e>
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	4a4b      	ldr	r2, [pc, #300]	; (800368c <HAL_GPIO_Init+0x318>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d00d      	beq.n	800357e <HAL_GPIO_Init+0x20a>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a4a      	ldr	r2, [pc, #296]	; (8003690 <HAL_GPIO_Init+0x31c>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d007      	beq.n	800357a <HAL_GPIO_Init+0x206>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	4a49      	ldr	r2, [pc, #292]	; (8003694 <HAL_GPIO_Init+0x320>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d101      	bne.n	8003576 <HAL_GPIO_Init+0x202>
 8003572:	2306      	movs	r3, #6
 8003574:	e00c      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 8003576:	2307      	movs	r3, #7
 8003578:	e00a      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 800357a:	2305      	movs	r3, #5
 800357c:	e008      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 800357e:	2304      	movs	r3, #4
 8003580:	e006      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 8003582:	2303      	movs	r3, #3
 8003584:	e004      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 8003586:	2302      	movs	r3, #2
 8003588:	e002      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 800358a:	2301      	movs	r3, #1
 800358c:	e000      	b.n	8003590 <HAL_GPIO_Init+0x21c>
 800358e:	2300      	movs	r3, #0
 8003590:	69fa      	ldr	r2, [r7, #28]
 8003592:	f002 0203 	and.w	r2, r2, #3
 8003596:	0092      	lsls	r2, r2, #2
 8003598:	4093      	lsls	r3, r2
 800359a:	69ba      	ldr	r2, [r7, #24]
 800359c:	4313      	orrs	r3, r2
 800359e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035a0:	4935      	ldr	r1, [pc, #212]	; (8003678 <HAL_GPIO_Init+0x304>)
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	089b      	lsrs	r3, r3, #2
 80035a6:	3302      	adds	r3, #2
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80035ae:	4b3a      	ldr	r3, [pc, #232]	; (8003698 <HAL_GPIO_Init+0x324>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	43db      	mvns	r3, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4013      	ands	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d003      	beq.n	80035d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035d2:	4a31      	ldr	r2, [pc, #196]	; (8003698 <HAL_GPIO_Init+0x324>)
 80035d4:	69bb      	ldr	r3, [r7, #24]
 80035d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035d8:	4b2f      	ldr	r3, [pc, #188]	; (8003698 <HAL_GPIO_Init+0x324>)
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	685b      	ldr	r3, [r3, #4]
 80035ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d003      	beq.n	80035fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	693b      	ldr	r3, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035fc:	4a26      	ldr	r2, [pc, #152]	; (8003698 <HAL_GPIO_Init+0x324>)
 80035fe:	69bb      	ldr	r3, [r7, #24]
 8003600:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003602:	4b25      	ldr	r3, [pc, #148]	; (8003698 <HAL_GPIO_Init+0x324>)
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	43db      	mvns	r3, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4013      	ands	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003626:	4a1c      	ldr	r2, [pc, #112]	; (8003698 <HAL_GPIO_Init+0x324>)
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800362c:	4b1a      	ldr	r3, [pc, #104]	; (8003698 <HAL_GPIO_Init+0x324>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	4313      	orrs	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003650:	4a11      	ldr	r2, [pc, #68]	; (8003698 <HAL_GPIO_Init+0x324>)
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	3301      	adds	r3, #1
 800365a:	61fb      	str	r3, [r7, #28]
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	2b0f      	cmp	r3, #15
 8003660:	f67f ae96 	bls.w	8003390 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003664:	bf00      	nop
 8003666:	bf00      	nop
 8003668:	3724      	adds	r7, #36	; 0x24
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	40023800 	.word	0x40023800
 8003678:	40013800 	.word	0x40013800
 800367c:	40020000 	.word	0x40020000
 8003680:	40020400 	.word	0x40020400
 8003684:	40020800 	.word	0x40020800
 8003688:	40020c00 	.word	0x40020c00
 800368c:	40021000 	.word	0x40021000
 8003690:	40021400 	.word	0x40021400
 8003694:	40021800 	.word	0x40021800
 8003698:	40013c00 	.word	0x40013c00

0800369c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
 80036a4:	460b      	mov	r3, r1
 80036a6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	691a      	ldr	r2, [r3, #16]
 80036ac:	887b      	ldrh	r3, [r7, #2]
 80036ae:	4013      	ands	r3, r2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d002      	beq.n	80036ba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80036b4:	2301      	movs	r3, #1
 80036b6:	73fb      	strb	r3, [r7, #15]
 80036b8:	e001      	b.n	80036be <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80036ba:	2300      	movs	r3, #0
 80036bc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80036be:	7bfb      	ldrb	r3, [r7, #15]
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	460b      	mov	r3, r1
 80036d6:	807b      	strh	r3, [r7, #2]
 80036d8:	4613      	mov	r3, r2
 80036da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80036dc:	787b      	ldrb	r3, [r7, #1]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d003      	beq.n	80036ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80036e2:	887a      	ldrh	r2, [r7, #2]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80036e8:	e003      	b.n	80036f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80036ea:	887b      	ldrh	r3, [r7, #2]
 80036ec:	041a      	lsls	r2, r3, #16
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	619a      	str	r2, [r3, #24]
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
	...

08003700 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b082      	sub	sp, #8
 8003704:	af00      	add	r7, sp, #0
 8003706:	4603      	mov	r3, r0
 8003708:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800370a:	4b08      	ldr	r3, [pc, #32]	; (800372c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800370c:	695a      	ldr	r2, [r3, #20]
 800370e:	88fb      	ldrh	r3, [r7, #6]
 8003710:	4013      	ands	r3, r2
 8003712:	2b00      	cmp	r3, #0
 8003714:	d006      	beq.n	8003724 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003716:	4a05      	ldr	r2, [pc, #20]	; (800372c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800371c:	88fb      	ldrh	r3, [r7, #6]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 f806 	bl	8003730 <HAL_GPIO_EXTI_Callback>
  }
}
 8003724:	bf00      	nop
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	40013c00 	.word	0x40013c00

08003730 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003730:	b480      	push	{r7}
 8003732:	b083      	sub	sp, #12
 8003734:	af00      	add	r7, sp, #0
 8003736:	4603      	mov	r3, r0
 8003738:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800373a:	bf00      	nop
 800373c:	370c      	adds	r7, #12
 800373e:	46bd      	mov	sp, r7
 8003740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003744:	4770      	bx	lr
	...

08003748 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003756:	2301      	movs	r3, #1
 8003758:	e12b      	b.n	80039b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003760:	b2db      	uxtb	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	d106      	bne.n	8003774 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2200      	movs	r2, #0
 800376a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f7fe f894 	bl	800189c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2224      	movs	r2, #36	; 0x24
 8003778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681a      	ldr	r2, [r3, #0]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f022 0201 	bic.w	r2, r2, #1
 800378a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681a      	ldr	r2, [r3, #0]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800379a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681a      	ldr	r2, [r3, #0]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037ac:	f002 fbee 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 80037b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	4a81      	ldr	r2, [pc, #516]	; (80039bc <HAL_I2C_Init+0x274>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d807      	bhi.n	80037cc <HAL_I2C_Init+0x84>
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	4a80      	ldr	r2, [pc, #512]	; (80039c0 <HAL_I2C_Init+0x278>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	bf94      	ite	ls
 80037c4:	2301      	movls	r3, #1
 80037c6:	2300      	movhi	r3, #0
 80037c8:	b2db      	uxtb	r3, r3
 80037ca:	e006      	b.n	80037da <HAL_I2C_Init+0x92>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	4a7d      	ldr	r2, [pc, #500]	; (80039c4 <HAL_I2C_Init+0x27c>)
 80037d0:	4293      	cmp	r3, r2
 80037d2:	bf94      	ite	ls
 80037d4:	2301      	movls	r3, #1
 80037d6:	2300      	movhi	r3, #0
 80037d8:	b2db      	uxtb	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d001      	beq.n	80037e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	e0e7      	b.n	80039b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4a78      	ldr	r2, [pc, #480]	; (80039c8 <HAL_I2C_Init+0x280>)
 80037e6:	fba2 2303 	umull	r2, r3, r2, r3
 80037ea:	0c9b      	lsrs	r3, r3, #18
 80037ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	68ba      	ldr	r2, [r7, #8]
 80037fe:	430a      	orrs	r2, r1
 8003800:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	4a6a      	ldr	r2, [pc, #424]	; (80039bc <HAL_I2C_Init+0x274>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d802      	bhi.n	800381c <HAL_I2C_Init+0xd4>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	3301      	adds	r3, #1
 800381a:	e009      	b.n	8003830 <HAL_I2C_Init+0xe8>
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003822:	fb02 f303 	mul.w	r3, r2, r3
 8003826:	4a69      	ldr	r2, [pc, #420]	; (80039cc <HAL_I2C_Init+0x284>)
 8003828:	fba2 2303 	umull	r2, r3, r2, r3
 800382c:	099b      	lsrs	r3, r3, #6
 800382e:	3301      	adds	r3, #1
 8003830:	687a      	ldr	r2, [r7, #4]
 8003832:	6812      	ldr	r2, [r2, #0]
 8003834:	430b      	orrs	r3, r1
 8003836:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	69db      	ldr	r3, [r3, #28]
 800383e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003842:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	495c      	ldr	r1, [pc, #368]	; (80039bc <HAL_I2C_Init+0x274>)
 800384c:	428b      	cmp	r3, r1
 800384e:	d819      	bhi.n	8003884 <HAL_I2C_Init+0x13c>
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	1e59      	subs	r1, r3, #1
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	005b      	lsls	r3, r3, #1
 800385a:	fbb1 f3f3 	udiv	r3, r1, r3
 800385e:	1c59      	adds	r1, r3, #1
 8003860:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003864:	400b      	ands	r3, r1
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00a      	beq.n	8003880 <HAL_I2C_Init+0x138>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	1e59      	subs	r1, r3, #1
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	005b      	lsls	r3, r3, #1
 8003874:	fbb1 f3f3 	udiv	r3, r1, r3
 8003878:	3301      	adds	r3, #1
 800387a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800387e:	e051      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 8003880:	2304      	movs	r3, #4
 8003882:	e04f      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d111      	bne.n	80038b0 <HAL_I2C_Init+0x168>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	1e58      	subs	r0, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6859      	ldr	r1, [r3, #4]
 8003894:	460b      	mov	r3, r1
 8003896:	005b      	lsls	r3, r3, #1
 8003898:	440b      	add	r3, r1
 800389a:	fbb0 f3f3 	udiv	r3, r0, r3
 800389e:	3301      	adds	r3, #1
 80038a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	bf0c      	ite	eq
 80038a8:	2301      	moveq	r3, #1
 80038aa:	2300      	movne	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	e012      	b.n	80038d6 <HAL_I2C_Init+0x18e>
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1e58      	subs	r0, r3, #1
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6859      	ldr	r1, [r3, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	0099      	lsls	r1, r3, #2
 80038c0:	440b      	add	r3, r1
 80038c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038c6:	3301      	adds	r3, #1
 80038c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	bf0c      	ite	eq
 80038d0:	2301      	moveq	r3, #1
 80038d2:	2300      	movne	r3, #0
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_I2C_Init+0x196>
 80038da:	2301      	movs	r3, #1
 80038dc:	e022      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10e      	bne.n	8003904 <HAL_I2C_Init+0x1bc>
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1e58      	subs	r0, r3, #1
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6859      	ldr	r1, [r3, #4]
 80038ee:	460b      	mov	r3, r1
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	440b      	add	r3, r1
 80038f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80038f8:	3301      	adds	r3, #1
 80038fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003902:	e00f      	b.n	8003924 <HAL_I2C_Init+0x1dc>
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	1e58      	subs	r0, r3, #1
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	6859      	ldr	r1, [r3, #4]
 800390c:	460b      	mov	r3, r1
 800390e:	009b      	lsls	r3, r3, #2
 8003910:	440b      	add	r3, r1
 8003912:	0099      	lsls	r1, r3, #2
 8003914:	440b      	add	r3, r1
 8003916:	fbb0 f3f3 	udiv	r3, r0, r3
 800391a:	3301      	adds	r3, #1
 800391c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003920:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003924:	6879      	ldr	r1, [r7, #4]
 8003926:	6809      	ldr	r1, [r1, #0]
 8003928:	4313      	orrs	r3, r2
 800392a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	69da      	ldr	r2, [r3, #28]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	430a      	orrs	r2, r1
 8003946:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003952:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003956:	687a      	ldr	r2, [r7, #4]
 8003958:	6911      	ldr	r1, [r2, #16]
 800395a:	687a      	ldr	r2, [r7, #4]
 800395c:	68d2      	ldr	r2, [r2, #12]
 800395e:	4311      	orrs	r1, r2
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	430b      	orrs	r3, r1
 8003966:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	695a      	ldr	r2, [r3, #20]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	430a      	orrs	r2, r1
 8003982:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f042 0201 	orr.w	r2, r2, #1
 8003992:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2220      	movs	r2, #32
 800399e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2200      	movs	r2, #0
 80039a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	000186a0 	.word	0x000186a0
 80039c0:	001e847f 	.word	0x001e847f
 80039c4:	003d08ff 	.word	0x003d08ff
 80039c8:	431bde83 	.word	0x431bde83
 80039cc:	10624dd3 	.word	0x10624dd3

080039d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08c      	sub	sp, #48	; 0x30
 80039d4:	af02      	add	r7, sp, #8
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	4608      	mov	r0, r1
 80039da:	4611      	mov	r1, r2
 80039dc:	461a      	mov	r2, r3
 80039de:	4603      	mov	r3, r0
 80039e0:	817b      	strh	r3, [r7, #10]
 80039e2:	460b      	mov	r3, r1
 80039e4:	813b      	strh	r3, [r7, #8]
 80039e6:	4613      	mov	r3, r2
 80039e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039ea:	f7fe ff95 	bl	8002918 <HAL_GetTick>
 80039ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	f040 8208 	bne.w	8003e0e <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	2319      	movs	r3, #25
 8003a04:	2201      	movs	r2, #1
 8003a06:	497b      	ldr	r1, [pc, #492]	; (8003bf4 <HAL_I2C_Mem_Read+0x224>)
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f001 ff79 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a14:	2302      	movs	r3, #2
 8003a16:	e1fb      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d101      	bne.n	8003a26 <HAL_I2C_Mem_Read+0x56>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e1f4      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d007      	beq.n	8003a4c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0201 	orr.w	r2, r2, #1
 8003a4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2222      	movs	r2, #34	; 0x22
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2240      	movs	r2, #64	; 0x40
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003a7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	4a5b      	ldr	r2, [pc, #364]	; (8003bf8 <HAL_I2C_Mem_Read+0x228>)
 8003a8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a8e:	88f8      	ldrh	r0, [r7, #6]
 8003a90:	893a      	ldrh	r2, [r7, #8]
 8003a92:	8979      	ldrh	r1, [r7, #10]
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	9301      	str	r3, [sp, #4]
 8003a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f001 fd9e 	bl	80055e0 <I2C_RequestMemoryRead>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e1b0      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d113      	bne.n	8003ade <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	623b      	str	r3, [r7, #32]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	623b      	str	r3, [r7, #32]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	623b      	str	r3, [r7, #32]
 8003aca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	e184      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d11b      	bne.n	8003b1e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003af4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003af6:	2300      	movs	r3, #0
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	61fb      	str	r3, [r7, #28]
 8003b0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	e164      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d11b      	bne.n	8003b5e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b46:	2300      	movs	r3, #0
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	61bb      	str	r3, [r7, #24]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	e144      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5e:	2300      	movs	r3, #0
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b74:	e138      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	f200 80f1 	bhi.w	8003d62 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d123      	bne.n	8003bd0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f002 f801 	bl	8005b94 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e139      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bce:	e10b      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d14e      	bne.n	8003c76 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bde:	2200      	movs	r2, #0
 8003be0:	4906      	ldr	r1, [pc, #24]	; (8003bfc <HAL_I2C_Mem_Read+0x22c>)
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f001 fe8c 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d008      	beq.n	8003c00 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e10e      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
 8003bf2:	bf00      	nop
 8003bf4:	00100002 	.word	0x00100002
 8003bf8:	ffff0000 	.word	0xffff0000
 8003bfc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c74:	e0b8      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	4966      	ldr	r1, [pc, #408]	; (8003e18 <HAL_I2C_Mem_Read+0x448>)
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f001 fe3d 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0bf      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	b2d2      	uxtb	r2, r2
 8003cac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd8:	2200      	movs	r2, #0
 8003cda:	494f      	ldr	r1, [pc, #316]	; (8003e18 <HAL_I2C_Mem_Read+0x448>)
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f001 fe0f 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e091      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	691a      	ldr	r2, [r3, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d60:	e042      	b.n	8003de8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d64:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f001 ff14 	bl	8005b94 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e04c      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d118      	bne.n	8003de8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	691a      	ldr	r2, [r3, #16]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc0:	b2d2      	uxtb	r2, r2
 8003dc2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	3b01      	subs	r3, #1
 8003de2:	b29a      	uxth	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f47f aec2 	bne.w	8003b76 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2220      	movs	r2, #32
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	e000      	b.n	8003e10 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003e0e:	2302      	movs	r3, #2
  }
}
 8003e10:	4618      	mov	r0, r3
 8003e12:	3728      	adds	r7, #40	; 0x28
 8003e14:	46bd      	mov	sp, r7
 8003e16:	bd80      	pop	{r7, pc}
 8003e18:	00010004 	.word	0x00010004

08003e1c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b08a      	sub	sp, #40	; 0x28
 8003e20:	af02      	add	r7, sp, #8
 8003e22:	60f8      	str	r0, [r7, #12]
 8003e24:	607a      	str	r2, [r7, #4]
 8003e26:	603b      	str	r3, [r7, #0]
 8003e28:	460b      	mov	r3, r1
 8003e2a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003e2c:	f7fe fd74 	bl	8002918 <HAL_GetTick>
 8003e30:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b20      	cmp	r3, #32
 8003e40:	f040 8111 	bne.w	8004066 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	9300      	str	r3, [sp, #0]
 8003e48:	2319      	movs	r3, #25
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	4988      	ldr	r1, [pc, #544]	; (8004070 <HAL_I2C_IsDeviceReady+0x254>)
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f001 fd56 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003e54:	4603      	mov	r3, r0
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d001      	beq.n	8003e5e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003e5a:	2302      	movs	r3, #2
 8003e5c:	e104      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d101      	bne.n	8003e6c <HAL_I2C_IsDeviceReady+0x50>
 8003e68:	2302      	movs	r3, #2
 8003e6a:	e0fd      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2201      	movs	r2, #1
 8003e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 0301 	and.w	r3, r3, #1
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d007      	beq.n	8003e92 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f042 0201 	orr.w	r2, r2, #1
 8003e90:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003ea0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2224      	movs	r2, #36	; 0x24
 8003ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	4a70      	ldr	r2, [pc, #448]	; (8004074 <HAL_I2C_IsDeviceReady+0x258>)
 8003eb4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	9300      	str	r3, [sp, #0]
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ed2:	68f8      	ldr	r0, [r7, #12]
 8003ed4:	f001 fd14 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00d      	beq.n	8003efa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eec:	d103      	bne.n	8003ef6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ef4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e0b6      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003efa:	897b      	ldrh	r3, [r7, #10]
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	461a      	mov	r2, r3
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f08:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003f0a:	f7fe fd05 	bl	8002918 <HAL_GetTick>
 8003f0e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	695b      	ldr	r3, [r3, #20]
 8003f16:	f003 0302 	and.w	r3, r3, #2
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	bf0c      	ite	eq
 8003f1e:	2301      	moveq	r3, #1
 8003f20:	2300      	movne	r3, #0
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f34:	bf0c      	ite	eq
 8003f36:	2301      	moveq	r3, #1
 8003f38:	2300      	movne	r3, #0
 8003f3a:	b2db      	uxtb	r3, r3
 8003f3c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f3e:	e025      	b.n	8003f8c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f40:	f7fe fcea 	bl	8002918 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	683a      	ldr	r2, [r7, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d302      	bcc.n	8003f56 <HAL_I2C_IsDeviceReady+0x13a>
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d103      	bne.n	8003f5e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	22a0      	movs	r2, #160	; 0xa0
 8003f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	f003 0302 	and.w	r3, r3, #2
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	bf0c      	ite	eq
 8003f6c:	2301      	moveq	r3, #1
 8003f6e:	2300      	movne	r3, #0
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	695b      	ldr	r3, [r3, #20]
 8003f7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f82:	bf0c      	ite	eq
 8003f84:	2301      	moveq	r3, #1
 8003f86:	2300      	movne	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f92:	b2db      	uxtb	r3, r3
 8003f94:	2ba0      	cmp	r3, #160	; 0xa0
 8003f96:	d005      	beq.n	8003fa4 <HAL_I2C_IsDeviceReady+0x188>
 8003f98:	7dfb      	ldrb	r3, [r7, #23]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d102      	bne.n	8003fa4 <HAL_I2C_IsDeviceReady+0x188>
 8003f9e:	7dbb      	ldrb	r3, [r7, #22]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0cd      	beq.n	8003f40 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2220      	movs	r2, #32
 8003fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	695b      	ldr	r3, [r3, #20]
 8003fb2:	f003 0302 	and.w	r3, r3, #2
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d129      	bne.n	800400e <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fc8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fca:	2300      	movs	r3, #0
 8003fcc:	613b      	str	r3, [r7, #16]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	613b      	str	r3, [r7, #16]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	613b      	str	r3, [r7, #16]
 8003fde:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fe0:	69fb      	ldr	r3, [r7, #28]
 8003fe2:	9300      	str	r3, [sp, #0]
 8003fe4:	2319      	movs	r3, #25
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	4921      	ldr	r1, [pc, #132]	; (8004070 <HAL_I2C_IsDeviceReady+0x254>)
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f001 fc88 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d001      	beq.n	8003ffa <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e036      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800400a:	2300      	movs	r3, #0
 800400c:	e02c      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800401c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004026:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	9300      	str	r3, [sp, #0]
 800402c:	2319      	movs	r3, #25
 800402e:	2201      	movs	r2, #1
 8004030:	490f      	ldr	r1, [pc, #60]	; (8004070 <HAL_I2C_IsDeviceReady+0x254>)
 8004032:	68f8      	ldr	r0, [r7, #12]
 8004034:	f001 fc64 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 8004038:	4603      	mov	r3, r0
 800403a:	2b00      	cmp	r3, #0
 800403c:	d001      	beq.n	8004042 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e012      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004042:	69bb      	ldr	r3, [r7, #24]
 8004044:	3301      	adds	r3, #1
 8004046:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004048:	69ba      	ldr	r2, [r7, #24]
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	429a      	cmp	r2, r3
 800404e:	f4ff af32 	bcc.w	8003eb6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2220      	movs	r2, #32
 8004056:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2200      	movs	r2, #0
 800405e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e000      	b.n	8004068 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004066:	2302      	movs	r3, #2
  }
}
 8004068:	4618      	mov	r0, r3
 800406a:	3720      	adds	r7, #32
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	00100002 	.word	0x00100002
 8004074:	ffff0000 	.word	0xffff0000

08004078 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	685b      	ldr	r3, [r3, #4]
 800408a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004090:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004098:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040a0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80040a2:	7bfb      	ldrb	r3, [r7, #15]
 80040a4:	2b10      	cmp	r3, #16
 80040a6:	d003      	beq.n	80040b0 <HAL_I2C_EV_IRQHandler+0x38>
 80040a8:	7bfb      	ldrb	r3, [r7, #15]
 80040aa:	2b40      	cmp	r3, #64	; 0x40
 80040ac:	f040 80b1 	bne.w	8004212 <HAL_I2C_EV_IRQHandler+0x19a>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	695b      	ldr	r3, [r3, #20]
 80040be:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80040c0:	69fb      	ldr	r3, [r7, #28]
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d10d      	bne.n	80040e6 <HAL_I2C_EV_IRQHandler+0x6e>
 80040ca:	693b      	ldr	r3, [r7, #16]
 80040cc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80040d0:	d003      	beq.n	80040da <HAL_I2C_EV_IRQHandler+0x62>
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80040d8:	d101      	bne.n	80040de <HAL_I2C_EV_IRQHandler+0x66>
 80040da:	2301      	movs	r3, #1
 80040dc:	e000      	b.n	80040e0 <HAL_I2C_EV_IRQHandler+0x68>
 80040de:	2300      	movs	r3, #0
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	f000 8114 	beq.w	800430e <HAL_I2C_EV_IRQHandler+0x296>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80040e6:	69fb      	ldr	r3, [r7, #28]
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00b      	beq.n	8004108 <HAL_I2C_EV_IRQHandler+0x90>
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d006      	beq.n	8004108 <HAL_I2C_EV_IRQHandler+0x90>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f001 fdcf 	bl	8005c9e <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004100:	6878      	ldr	r0, [r7, #4]
 8004102:	f000 fcc3 	bl	8004a8c <I2C_Master_SB>
 8004106:	e083      	b.n	8004210 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	f003 0308 	and.w	r3, r3, #8
 800410e:	2b00      	cmp	r3, #0
 8004110:	d008      	beq.n	8004124 <HAL_I2C_EV_IRQHandler+0xac>
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <HAL_I2C_EV_IRQHandler+0xac>
    {
      I2C_Master_ADD10(hi2c);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 fd3b 	bl	8004b98 <I2C_Master_ADD10>
 8004122:	e075      	b.n	8004210 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	f003 0302 	and.w	r3, r3, #2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d008      	beq.n	8004140 <HAL_I2C_EV_IRQHandler+0xc8>
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004134:	2b00      	cmp	r3, #0
 8004136:	d003      	beq.n	8004140 <HAL_I2C_EV_IRQHandler+0xc8>
    {
      I2C_Master_ADDR(hi2c);
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fd57 	bl	8004bec <I2C_Master_ADDR>
 800413e:	e067      	b.n	8004210 <HAL_I2C_EV_IRQHandler+0x198>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004140:	69bb      	ldr	r3, [r7, #24]
 8004142:	f003 0304 	and.w	r3, r3, #4
 8004146:	2b00      	cmp	r3, #0
 8004148:	d036      	beq.n	80041b8 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004154:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004158:	f000 80db 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00d      	beq.n	8004182 <HAL_I2C_EV_IRQHandler+0x10a>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <HAL_I2C_EV_IRQHandler+0x10a>
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	f003 0304 	and.w	r3, r3, #4
 8004176:	2b00      	cmp	r3, #0
 8004178:	d103      	bne.n	8004182 <HAL_I2C_EV_IRQHandler+0x10a>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f93b 	bl	80043f6 <I2C_MasterTransmit_TXE>
 8004180:	e046      	b.n	8004210 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80c2 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004194:	2b00      	cmp	r3, #0
 8004196:	f000 80bc 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800419a:	7bbb      	ldrb	r3, [r7, #14]
 800419c:	2b21      	cmp	r3, #33	; 0x21
 800419e:	d103      	bne.n	80041a8 <HAL_I2C_EV_IRQHandler+0x130>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f000 f9c4 	bl	800452e <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041a6:	e0b4      	b.n	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80041a8:	7bfb      	ldrb	r3, [r7, #15]
 80041aa:	2b40      	cmp	r3, #64	; 0x40
 80041ac:	f040 80b1 	bne.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 fa32 	bl	800461a <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041b6:	e0ac      	b.n	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041c2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041c6:	f000 80a4 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80041ca:	69fb      	ldr	r3, [r7, #28]
 80041cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00d      	beq.n	80041f0 <HAL_I2C_EV_IRQHandler+0x178>
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d008      	beq.n	80041f0 <HAL_I2C_EV_IRQHandler+0x178>
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	f003 0304 	and.w	r3, r3, #4
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d103      	bne.n	80041f0 <HAL_I2C_EV_IRQHandler+0x178>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 faaa 	bl	8004742 <I2C_MasterReceive_RXNE>
 80041ee:	e00f      	b.n	8004210 <HAL_I2C_EV_IRQHandler+0x198>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80041f0:	69fb      	ldr	r3, [r7, #28]
 80041f2:	f003 0304 	and.w	r3, r3, #4
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 808b 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 8085 	beq.w	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 fb55 	bl	80048b8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800420e:	e080      	b.n	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
 8004210:	e07f      	b.n	8004312 <HAL_I2C_EV_IRQHandler+0x29a>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004216:	2b00      	cmp	r3, #0
 8004218:	d004      	beq.n	8004224 <HAL_I2C_EV_IRQHandler+0x1ac>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	695b      	ldr	r3, [r3, #20]
 8004220:	61fb      	str	r3, [r7, #28]
 8004222:	e007      	b.n	8004234 <HAL_I2C_EV_IRQHandler+0x1bc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	695b      	ldr	r3, [r3, #20]
 8004232:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004234:	69fb      	ldr	r3, [r7, #28]
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d011      	beq.n	8004262 <HAL_I2C_EV_IRQHandler+0x1ea>
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00c      	beq.n	8004262 <HAL_I2C_EV_IRQHandler+0x1ea>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <HAL_I2C_EV_IRQHandler+0x1e0>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004258:	69b9      	ldr	r1, [r7, #24]
 800425a:	6878      	ldr	r0, [r7, #4]
 800425c:	f000 ff15 	bl	800508a <I2C_Slave_ADDR>
 8004260:	e05a      	b.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	f003 0310 	and.w	r3, r3, #16
 8004268:	2b00      	cmp	r3, #0
 800426a:	d008      	beq.n	800427e <HAL_I2C_EV_IRQHandler+0x206>
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_I2C_EV_IRQHandler+0x206>
    {
      I2C_Slave_STOPF(hi2c);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 ff50 	bl	800511c <I2C_Slave_STOPF>
 800427c:	e04c      	b.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800427e:	7bbb      	ldrb	r3, [r7, #14]
 8004280:	2b21      	cmp	r3, #33	; 0x21
 8004282:	d002      	beq.n	800428a <HAL_I2C_EV_IRQHandler+0x212>
 8004284:	7bbb      	ldrb	r3, [r7, #14]
 8004286:	2b29      	cmp	r3, #41	; 0x29
 8004288:	d120      	bne.n	80042cc <HAL_I2C_EV_IRQHandler+0x254>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d00d      	beq.n	80042b0 <HAL_I2C_EV_IRQHandler+0x238>
 8004294:	697b      	ldr	r3, [r7, #20]
 8004296:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800429a:	2b00      	cmp	r3, #0
 800429c:	d008      	beq.n	80042b0 <HAL_I2C_EV_IRQHandler+0x238>
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	f003 0304 	and.w	r3, r3, #4
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d103      	bne.n	80042b0 <HAL_I2C_EV_IRQHandler+0x238>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80042a8:	6878      	ldr	r0, [r7, #4]
 80042aa:	f000 fe30 	bl	8004f0e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ae:	e032      	b.n	8004316 <HAL_I2C_EV_IRQHandler+0x29e>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d02d      	beq.n	8004316 <HAL_I2C_EV_IRQHandler+0x29e>
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d028      	beq.n	8004316 <HAL_I2C_EV_IRQHandler+0x29e>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fe5f 	bl	8004f88 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042ca:	e024      	b.n	8004316 <HAL_I2C_EV_IRQHandler+0x29e>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80042cc:	69fb      	ldr	r3, [r7, #28]
 80042ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00d      	beq.n	80042f2 <HAL_I2C_EV_IRQHandler+0x27a>
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d008      	beq.n	80042f2 <HAL_I2C_EV_IRQHandler+0x27a>
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f003 0304 	and.w	r3, r3, #4
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d103      	bne.n	80042f2 <HAL_I2C_EV_IRQHandler+0x27a>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 fe6d 	bl	8004fca <I2C_SlaveReceive_RXNE>
 80042f0:	e012      	b.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00d      	beq.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004302:	2b00      	cmp	r3, #0
 8004304:	d008      	beq.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 fe9d 	bl	8005046 <I2C_SlaveReceive_BTF>
 800430c:	e004      	b.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
      return;
 800430e:	bf00      	nop
 8004310:	e002      	b.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004312:	bf00      	nop
 8004314:	e000      	b.n	8004318 <HAL_I2C_EV_IRQHandler+0x2a0>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004316:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004318:	3720      	adds	r7, #32
 800431a:	46bd      	mov	sp, r7
 800431c:	bd80      	pop	{r7, pc}

0800431e <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004332:	b480      	push	{r7}
 8004334:	b083      	sub	sp, #12
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800433a:	bf00      	nop
 800433c:	370c      	adds	r7, #12
 800433e:	46bd      	mov	sp, r7
 8004340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004344:	4770      	bx	lr

08004346 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004346:	b480      	push	{r7}
 8004348:	b083      	sub	sp, #12
 800434a:	af00      	add	r7, sp, #0
 800434c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800434e:	bf00      	nop
 8004350:	370c      	adds	r7, #12
 8004352:	46bd      	mov	sp, r7
 8004354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004358:	4770      	bx	lr

0800435a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800435a:	b480      	push	{r7}
 800435c:	b083      	sub	sp, #12
 800435e:	af00      	add	r7, sp, #0
 8004360:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004362:	bf00      	nop
 8004364:	370c      	adds	r7, #12
 8004366:	46bd      	mov	sp, r7
 8004368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436c:	4770      	bx	lr

0800436e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800436e:	b480      	push	{r7}
 8004370:	b083      	sub	sp, #12
 8004372:	af00      	add	r7, sp, #0
 8004374:	6078      	str	r0, [r7, #4]
 8004376:	460b      	mov	r3, r1
 8004378:	70fb      	strb	r3, [r7, #3]
 800437a:	4613      	mov	r3, r2
 800437c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800437e:	bf00      	nop
 8004380:	370c      	adds	r7, #12
 8004382:	46bd      	mov	sp, r7
 8004384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004388:	4770      	bx	lr

0800438a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800438a:	b480      	push	{r7}
 800438c:	b083      	sub	sp, #12
 800438e:	af00      	add	r7, sp, #0
 8004390:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr

080043b2 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80043b2:	b480      	push	{r7}
 80043b4:	b083      	sub	sp, #12
 80043b6:	af00      	add	r7, sp, #0
 80043b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80043ba:	bf00      	nop
 80043bc:	370c      	adds	r7, #12
 80043be:	46bd      	mov	sp, r7
 80043c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c4:	4770      	bx	lr

080043c6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80043ce:	bf00      	nop
 80043d0:	370c      	adds	r7, #12
 80043d2:	46bd      	mov	sp, r7
 80043d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d8:	4770      	bx	lr

080043da <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 80043da:	b480      	push	{r7}
 80043dc:	b083      	sub	sp, #12
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043e8:	b2db      	uxtb	r3, r3
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b084      	sub	sp, #16
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004404:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800440c:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004412:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004418:	2b00      	cmp	r3, #0
 800441a:	d150      	bne.n	80044be <I2C_MasterTransmit_TXE+0xc8>
 800441c:	7bfb      	ldrb	r3, [r7, #15]
 800441e:	2b21      	cmp	r3, #33	; 0x21
 8004420:	d14d      	bne.n	80044be <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b08      	cmp	r3, #8
 8004426:	d01d      	beq.n	8004464 <I2C_MasterTransmit_TXE+0x6e>
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	2b20      	cmp	r3, #32
 800442c:	d01a      	beq.n	8004464 <I2C_MasterTransmit_TXE+0x6e>
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004434:	d016      	beq.n	8004464 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004444:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	2211      	movs	r2, #17
 800444a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2200      	movs	r2, #0
 8004450:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2220      	movs	r2, #32
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f7ff ff5e 	bl	800431e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004462:	e060      	b.n	8004526 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004472:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004482:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2220      	movs	r2, #32
 800448e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b40      	cmp	r3, #64	; 0x40
 800449c:	d107      	bne.n	80044ae <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f7ff ff79 	bl	800439e <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044ac:	e03b      	b.n	8004526 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2200      	movs	r2, #0
 80044b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f7ff ff31 	bl	800431e <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80044bc:	e033      	b.n	8004526 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	2b21      	cmp	r3, #33	; 0x21
 80044c2:	d005      	beq.n	80044d0 <I2C_MasterTransmit_TXE+0xda>
 80044c4:	7bbb      	ldrb	r3, [r7, #14]
 80044c6:	2b40      	cmp	r3, #64	; 0x40
 80044c8:	d12d      	bne.n	8004526 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80044ca:	7bfb      	ldrb	r3, [r7, #15]
 80044cc:	2b22      	cmp	r3, #34	; 0x22
 80044ce:	d12a      	bne.n	8004526 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d108      	bne.n	80044ec <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	685a      	ldr	r2, [r3, #4]
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044e8:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80044ea:	e01c      	b.n	8004526 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	2b40      	cmp	r3, #64	; 0x40
 80044f6:	d103      	bne.n	8004500 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80044f8:	6878      	ldr	r0, [r7, #4]
 80044fa:	f000 f88e 	bl	800461a <I2C_MemoryTransmit_TXE_BTF>
}
 80044fe:	e012      	b.n	8004526 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004504:	781a      	ldrb	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	1c5a      	adds	r2, r3, #1
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800451a:	b29b      	uxth	r3, r3
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004524:	e7ff      	b.n	8004526 <I2C_MasterTransmit_TXE+0x130>
 8004526:	bf00      	nop
 8004528:	3710      	adds	r7, #16
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}

0800452e <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800453a:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004542:	b2db      	uxtb	r3, r3
 8004544:	2b21      	cmp	r3, #33	; 0x21
 8004546:	d164      	bne.n	8004612 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800454c:	b29b      	uxth	r3, r3
 800454e:	2b00      	cmp	r3, #0
 8004550:	d012      	beq.n	8004578 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004556:	781a      	ldrb	r2, [r3, #0]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	1c5a      	adds	r2, r3, #1
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	3b01      	subs	r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004576:	e04c      	b.n	8004612 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	2b08      	cmp	r3, #8
 800457c:	d01d      	beq.n	80045ba <I2C_MasterTransmit_BTF+0x8c>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2b20      	cmp	r3, #32
 8004582:	d01a      	beq.n	80045ba <I2C_MasterTransmit_BTF+0x8c>
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800458a:	d016      	beq.n	80045ba <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	685a      	ldr	r2, [r3, #4]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800459a:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2211      	movs	r2, #17
 80045a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2220      	movs	r2, #32
 80045ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7ff feb3 	bl	800431e <HAL_I2C_MasterTxCpltCallback>
}
 80045b8:	e02b      	b.n	8004612 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80045c8:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045d8:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2200      	movs	r2, #0
 80045de:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2220      	movs	r2, #32
 80045e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b40      	cmp	r3, #64	; 0x40
 80045f2:	d107      	bne.n	8004604 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f7ff fece 	bl	800439e <HAL_I2C_MemTxCpltCallback>
}
 8004602:	e006      	b.n	8004612 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7ff fe86 	bl	800431e <HAL_I2C_MasterTxCpltCallback>
}
 8004612:	bf00      	nop
 8004614:	3710      	adds	r7, #16
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b084      	sub	sp, #16
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004628:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800462e:	2b00      	cmp	r3, #0
 8004630:	d11d      	bne.n	800466e <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004636:	2b01      	cmp	r3, #1
 8004638:	d10b      	bne.n	8004652 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800463e:	b2da      	uxtb	r2, r3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800464a:	1c9a      	adds	r2, r3, #2
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8004650:	e073      	b.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004656:	b29b      	uxth	r3, r3
 8004658:	121b      	asrs	r3, r3, #8
 800465a:	b2da      	uxtb	r2, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004666:	1c5a      	adds	r2, r3, #1
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800466c:	e065      	b.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004672:	2b01      	cmp	r3, #1
 8004674:	d10b      	bne.n	800468e <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800467a:	b2da      	uxtb	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004686:	1c5a      	adds	r2, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	651a      	str	r2, [r3, #80]	; 0x50
}
 800468c:	e055      	b.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004692:	2b02      	cmp	r3, #2
 8004694:	d151      	bne.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004696:	7bfb      	ldrb	r3, [r7, #15]
 8004698:	2b22      	cmp	r3, #34	; 0x22
 800469a:	d10d      	bne.n	80046b8 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	681a      	ldr	r2, [r3, #0]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046aa:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b0:	1c5a      	adds	r2, r3, #1
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80046b6:	e040      	b.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046bc:	b29b      	uxth	r3, r3
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d015      	beq.n	80046ee <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80046c2:	7bfb      	ldrb	r3, [r7, #15]
 80046c4:	2b21      	cmp	r3, #33	; 0x21
 80046c6:	d112      	bne.n	80046ee <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046cc:	781a      	ldrb	r2, [r3, #0]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80046ec:	e025      	b.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d120      	bne.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	2b21      	cmp	r3, #33	; 0x21
 80046fc:	d11d      	bne.n	800473a <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	685a      	ldr	r2, [r3, #4]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800470c:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800471c:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f7ff fe32 	bl	800439e <HAL_I2C_MemTxCpltCallback>
}
 800473a:	bf00      	nop
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}

08004742 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004742:	b580      	push	{r7, lr}
 8004744:	b084      	sub	sp, #16
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b22      	cmp	r3, #34	; 0x22
 8004754:	f040 80ac 	bne.w	80048b0 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800475c:	b29b      	uxth	r3, r3
 800475e:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2b03      	cmp	r3, #3
 8004764:	d921      	bls.n	80047aa <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	691a      	ldr	r2, [r3, #16]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004770:	b2d2      	uxtb	r2, r2
 8004772:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004778:	1c5a      	adds	r2, r3, #1
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004782:	b29b      	uxth	r3, r3
 8004784:	3b01      	subs	r3, #1
 8004786:	b29a      	uxth	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004790:	b29b      	uxth	r3, r3
 8004792:	2b03      	cmp	r3, #3
 8004794:	f040 808c 	bne.w	80048b0 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	685a      	ldr	r2, [r3, #4]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047a6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80047a8:	e082      	b.n	80048b0 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ae:	2b02      	cmp	r3, #2
 80047b0:	d075      	beq.n	800489e <I2C_MasterReceive_RXNE+0x15c>
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	d002      	beq.n	80047be <I2C_MasterReceive_RXNE+0x7c>
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d16f      	bne.n	800489e <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80047be:	6878      	ldr	r0, [r7, #4]
 80047c0:	f001 f9b6 	bl	8005b30 <I2C_WaitOnSTOPRequestThroughIT>
 80047c4:	4603      	mov	r3, r0
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d142      	bne.n	8004850 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80047d8:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80047e8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	691a      	ldr	r2, [r3, #16]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f4:	b2d2      	uxtb	r2, r2
 80047f6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fc:	1c5a      	adds	r2, r3, #1
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004806:	b29b      	uxth	r3, r3
 8004808:	3b01      	subs	r3, #1
 800480a:	b29a      	uxth	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2220      	movs	r2, #32
 8004814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800481e:	b2db      	uxtb	r3, r3
 8004820:	2b40      	cmp	r3, #64	; 0x40
 8004822:	d10a      	bne.n	800483a <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2200      	movs	r2, #0
 8004830:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004832:	6878      	ldr	r0, [r7, #4]
 8004834:	f7fd f8e2 	bl	80019fc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004838:	e03a      	b.n	80048b0 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2200      	movs	r2, #0
 800483e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2212      	movs	r2, #18
 8004846:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f7ff fd72 	bl	8004332 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800484e:	e02f      	b.n	80048b0 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	685a      	ldr	r2, [r3, #4]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800485e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	691a      	ldr	r2, [r3, #16]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486a:	b2d2      	uxtb	r2, r2
 800486c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800487c:	b29b      	uxth	r3, r3
 800487e:	3b01      	subs	r3, #1
 8004880:	b29a      	uxth	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2220      	movs	r2, #32
 800488a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f7ff fd8b 	bl	80043b2 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800489c:	e008      	b.n	80048b0 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685a      	ldr	r2, [r3, #4]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048ac:	605a      	str	r2, [r3, #4]
}
 80048ae:	e7ff      	b.n	80048b0 <I2C_MasterReceive_RXNE+0x16e>
 80048b0:	bf00      	nop
 80048b2:	3710      	adds	r7, #16
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048c4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d11b      	bne.n	8004908 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80048de:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	3b01      	subs	r3, #1
 8004900:	b29a      	uxth	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004906:	e0bd      	b.n	8004a84 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800490c:	b29b      	uxth	r3, r3
 800490e:	2b03      	cmp	r3, #3
 8004910:	d129      	bne.n	8004966 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004920:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2b04      	cmp	r3, #4
 8004926:	d00a      	beq.n	800493e <I2C_MasterReceive_BTF+0x86>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d007      	beq.n	800493e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800493c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	691a      	ldr	r2, [r3, #16]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004948:	b2d2      	uxtb	r2, r2
 800494a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004950:	1c5a      	adds	r2, r3, #1
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495a:	b29b      	uxth	r3, r3
 800495c:	3b01      	subs	r3, #1
 800495e:	b29a      	uxth	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004964:	e08e      	b.n	8004a84 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800496a:	b29b      	uxth	r3, r3
 800496c:	2b02      	cmp	r3, #2
 800496e:	d176      	bne.n	8004a5e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d002      	beq.n	800497c <I2C_MasterReceive_BTF+0xc4>
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2b10      	cmp	r3, #16
 800497a:	d108      	bne.n	800498e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800498a:	601a      	str	r2, [r3, #0]
 800498c:	e019      	b.n	80049c2 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	2b04      	cmp	r3, #4
 8004992:	d002      	beq.n	800499a <I2C_MasterReceive_BTF+0xe2>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2b02      	cmp	r3, #2
 8004998:	d108      	bne.n	80049ac <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	e00a      	b.n	80049c2 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b10      	cmp	r3, #16
 80049b0:	d007      	beq.n	80049c2 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049c0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049cc:	b2d2      	uxtb	r2, r2
 80049ce:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049de:	b29b      	uxth	r3, r3
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	691a      	ldr	r2, [r3, #16]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f2:	b2d2      	uxtb	r2, r2
 80049f4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	1c5a      	adds	r2, r3, #1
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	3b01      	subs	r3, #1
 8004a08:	b29a      	uxth	r2, r3
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	685a      	ldr	r2, [r3, #4]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004a1c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	2220      	movs	r2, #32
 8004a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a2c:	b2db      	uxtb	r3, r3
 8004a2e:	2b40      	cmp	r3, #64	; 0x40
 8004a30:	d10a      	bne.n	8004a48 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7fc ffdb 	bl	80019fc <HAL_I2C_MemRxCpltCallback>
}
 8004a46:	e01d      	b.n	8004a84 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2212      	movs	r2, #18
 8004a54:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004a56:	6878      	ldr	r0, [r7, #4]
 8004a58:	f7ff fc6b 	bl	8004332 <HAL_I2C_MasterRxCpltCallback>
}
 8004a5c:	e012      	b.n	8004a84 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	691a      	ldr	r2, [r3, #16]
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a68:	b2d2      	uxtb	r2, r2
 8004a6a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a70:	1c5a      	adds	r2, r3, #1
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	b29a      	uxth	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004a84:	bf00      	nop
 8004a86:	3710      	adds	r7, #16
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	b083      	sub	sp, #12
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	2b40      	cmp	r3, #64	; 0x40
 8004a9e:	d117      	bne.n	8004ad0 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d109      	bne.n	8004abc <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	461a      	mov	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ab8:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8004aba:	e067      	b.n	8004b8c <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	f043 0301 	orr.w	r3, r3, #1
 8004ac6:	b2da      	uxtb	r2, r3
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	611a      	str	r2, [r3, #16]
}
 8004ace:	e05d      	b.n	8004b8c <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	691b      	ldr	r3, [r3, #16]
 8004ad4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ad8:	d133      	bne.n	8004b42 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ae0:	b2db      	uxtb	r3, r3
 8004ae2:	2b21      	cmp	r3, #33	; 0x21
 8004ae4:	d109      	bne.n	8004afa <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aea:	b2db      	uxtb	r3, r3
 8004aec:	461a      	mov	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004af6:	611a      	str	r2, [r3, #16]
 8004af8:	e008      	b.n	8004b0c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004afe:	b2db      	uxtb	r3, r3
 8004b00:	f043 0301 	orr.w	r3, r3, #1
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d004      	beq.n	8004b1e <I2C_Master_SB+0x92>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d108      	bne.n	8004b30 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d032      	beq.n	8004b8c <I2C_Master_SB+0x100>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d02d      	beq.n	8004b8c <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b3e:	605a      	str	r2, [r3, #4]
}
 8004b40:	e024      	b.n	8004b8c <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10e      	bne.n	8004b68 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	11db      	asrs	r3, r3, #7
 8004b52:	b2db      	uxtb	r3, r3
 8004b54:	f003 0306 	and.w	r3, r3, #6
 8004b58:	b2db      	uxtb	r3, r3
 8004b5a:	f063 030f 	orn	r3, r3, #15
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	611a      	str	r2, [r3, #16]
}
 8004b66:	e011      	b.n	8004b8c <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d10d      	bne.n	8004b8c <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b74:	b29b      	uxth	r3, r3
 8004b76:	11db      	asrs	r3, r3, #7
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	f003 0306 	and.w	r3, r3, #6
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	f063 030e 	orn	r3, r3, #14
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	611a      	str	r2, [r3, #16]
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d004      	beq.n	8004bbe <I2C_Master_ADD10+0x26>
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d108      	bne.n	8004bd0 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00c      	beq.n	8004be0 <I2C_Master_ADD10+0x48>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d007      	beq.n	8004be0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	685a      	ldr	r2, [r3, #4]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bde:	605a      	str	r2, [r3, #4]
  }
}
 8004be0:	bf00      	nop
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b091      	sub	sp, #68	; 0x44
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bfa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c08:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c10:	b2db      	uxtb	r3, r3
 8004c12:	2b22      	cmp	r3, #34	; 0x22
 8004c14:	f040 8169 	bne.w	8004eea <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d10f      	bne.n	8004c40 <I2C_Master_ADDR+0x54>
 8004c20:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004c24:	2b40      	cmp	r3, #64	; 0x40
 8004c26:	d10b      	bne.n	8004c40 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c28:	2300      	movs	r3, #0
 8004c2a:	633b      	str	r3, [r7, #48]	; 0x30
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	633b      	str	r3, [r7, #48]	; 0x30
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	699b      	ldr	r3, [r3, #24]
 8004c3a:	633b      	str	r3, [r7, #48]	; 0x30
 8004c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c3e:	e160      	b.n	8004f02 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d11d      	bne.n	8004c84 <I2C_Master_ADDR+0x98>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004c50:	d118      	bne.n	8004c84 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c52:	2300      	movs	r3, #0
 8004c54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	695b      	ldr	r3, [r3, #20]
 8004c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	699b      	ldr	r3, [r3, #24]
 8004c64:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004c76:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c7c:	1c5a      	adds	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	651a      	str	r2, [r3, #80]	; 0x50
 8004c82:	e13e      	b.n	8004f02 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c88:	b29b      	uxth	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d113      	bne.n	8004cb6 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c8e:	2300      	movs	r3, #0
 8004c90:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	695b      	ldr	r3, [r3, #20]
 8004c98:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681a      	ldr	r2, [r3, #0]
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cb2:	601a      	str	r2, [r3, #0]
 8004cb4:	e115      	b.n	8004ee2 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	f040 808a 	bne.w	8004dd6 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004cc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cc8:	d137      	bne.n	8004d3a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cd8:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ce4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ce8:	d113      	bne.n	8004d12 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	681a      	ldr	r2, [r3, #0]
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cf8:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	627b      	str	r3, [r7, #36]	; 0x24
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	627b      	str	r3, [r7, #36]	; 0x24
 8004d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d10:	e0e7      	b.n	8004ee2 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d12:	2300      	movs	r3, #0
 8004d14:	623b      	str	r3, [r7, #32]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	623b      	str	r3, [r7, #32]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	623b      	str	r3, [r7, #32]
 8004d26:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d36:	601a      	str	r2, [r3, #0]
 8004d38:	e0d3      	b.n	8004ee2 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3c:	2b08      	cmp	r3, #8
 8004d3e:	d02e      	beq.n	8004d9e <I2C_Master_ADDR+0x1b2>
 8004d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d42:	2b20      	cmp	r3, #32
 8004d44:	d02b      	beq.n	8004d9e <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d48:	2b12      	cmp	r3, #18
 8004d4a:	d102      	bne.n	8004d52 <I2C_Master_ADDR+0x166>
 8004d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d125      	bne.n	8004d9e <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d54:	2b04      	cmp	r3, #4
 8004d56:	d00e      	beq.n	8004d76 <I2C_Master_ADDR+0x18a>
 8004d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d5a:	2b02      	cmp	r3, #2
 8004d5c:	d00b      	beq.n	8004d76 <I2C_Master_ADDR+0x18a>
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d60:	2b10      	cmp	r3, #16
 8004d62:	d008      	beq.n	8004d76 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d72:	601a      	str	r2, [r3, #0]
 8004d74:	e007      	b.n	8004d86 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d84:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d86:	2300      	movs	r3, #0
 8004d88:	61fb      	str	r3, [r7, #28]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	695b      	ldr	r3, [r3, #20]
 8004d90:	61fb      	str	r3, [r7, #28]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	699b      	ldr	r3, [r3, #24]
 8004d98:	61fb      	str	r3, [r7, #28]
 8004d9a:	69fb      	ldr	r3, [r7, #28]
 8004d9c:	e0a1      	b.n	8004ee2 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004dac:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dae:	2300      	movs	r3, #0
 8004db0:	61bb      	str	r3, [r7, #24]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	61bb      	str	r3, [r7, #24]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	61bb      	str	r3, [r7, #24]
 8004dc2:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dd2:	601a      	str	r2, [r3, #0]
 8004dd4:	e085      	b.n	8004ee2 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	2b02      	cmp	r3, #2
 8004dde:	d14d      	bne.n	8004e7c <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de2:	2b04      	cmp	r3, #4
 8004de4:	d016      	beq.n	8004e14 <I2C_Master_ADDR+0x228>
 8004de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004de8:	2b02      	cmp	r3, #2
 8004dea:	d013      	beq.n	8004e14 <I2C_Master_ADDR+0x228>
 8004dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dee:	2b10      	cmp	r3, #16
 8004df0:	d010      	beq.n	8004e14 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e00:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	e007      	b.n	8004e24 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e22:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e2e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e32:	d117      	bne.n	8004e64 <I2C_Master_ADDR+0x278>
 8004e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e36:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004e3a:	d00b      	beq.n	8004e54 <I2C_Master_ADDR+0x268>
 8004e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d008      	beq.n	8004e54 <I2C_Master_ADDR+0x268>
 8004e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e44:	2b08      	cmp	r3, #8
 8004e46:	d005      	beq.n	8004e54 <I2C_Master_ADDR+0x268>
 8004e48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e4a:	2b10      	cmp	r3, #16
 8004e4c:	d002      	beq.n	8004e54 <I2C_Master_ADDR+0x268>
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e50:	2b20      	cmp	r3, #32
 8004e52:	d107      	bne.n	8004e64 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	685a      	ldr	r2, [r3, #4]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e62:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e64:	2300      	movs	r3, #0
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695b      	ldr	r3, [r3, #20]
 8004e6e:	617b      	str	r3, [r7, #20]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	e032      	b.n	8004ee2 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e8a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e96:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e9a:	d117      	bne.n	8004ecc <I2C_Master_ADDR+0x2e0>
 8004e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e9e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ea2:	d00b      	beq.n	8004ebc <I2C_Master_ADDR+0x2d0>
 8004ea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d008      	beq.n	8004ebc <I2C_Master_ADDR+0x2d0>
 8004eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eac:	2b08      	cmp	r3, #8
 8004eae:	d005      	beq.n	8004ebc <I2C_Master_ADDR+0x2d0>
 8004eb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb2:	2b10      	cmp	r3, #16
 8004eb4:	d002      	beq.n	8004ebc <I2C_Master_ADDR+0x2d0>
 8004eb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	d107      	bne.n	8004ecc <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004eca:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ecc:	2300      	movs	r3, #0
 8004ece:	613b      	str	r3, [r7, #16]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	613b      	str	r3, [r7, #16]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	613b      	str	r3, [r7, #16]
 8004ee0:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004ee8:	e00b      	b.n	8004f02 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eea:	2300      	movs	r3, #0
 8004eec:	60fb      	str	r3, [r7, #12]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	60fb      	str	r3, [r7, #12]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	699b      	ldr	r3, [r3, #24]
 8004efc:	60fb      	str	r3, [r7, #12]
 8004efe:	68fb      	ldr	r3, [r7, #12]
}
 8004f00:	e7ff      	b.n	8004f02 <I2C_Master_ADDR+0x316>
 8004f02:	bf00      	nop
 8004f04:	3744      	adds	r7, #68	; 0x44
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr

08004f0e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f1c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f22:	b29b      	uxth	r3, r3
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d02b      	beq.n	8004f80 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2c:	781a      	ldrb	r2, [r3, #0]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f38:	1c5a      	adds	r2, r3, #1
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	3b01      	subs	r3, #1
 8004f46:	b29a      	uxth	r2, r3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f50:	b29b      	uxth	r3, r3
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d114      	bne.n	8004f80 <I2C_SlaveTransmit_TXE+0x72>
 8004f56:	7bfb      	ldrb	r3, [r7, #15]
 8004f58:	2b29      	cmp	r3, #41	; 0x29
 8004f5a:	d111      	bne.n	8004f80 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f6a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2221      	movs	r2, #33	; 0x21
 8004f70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2228      	movs	r2, #40	; 0x28
 8004f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004f7a:	6878      	ldr	r0, [r7, #4]
 8004f7c:	f7ff f9e3 	bl	8004346 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004f80:	bf00      	nop
 8004f82:	3710      	adds	r7, #16
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}

08004f88 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b083      	sub	sp, #12
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f94:	b29b      	uxth	r3, r3
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d011      	beq.n	8004fbe <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f9e:	781a      	ldrb	r2, [r3, #0]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004faa:	1c5a      	adds	r2, r3, #1
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fb4:	b29b      	uxth	r3, r3
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	b29a      	uxth	r2, r3
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004fbe:	bf00      	nop
 8004fc0:	370c      	adds	r7, #12
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc8:	4770      	bx	lr

08004fca <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b084      	sub	sp, #16
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fd8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d02c      	beq.n	800503e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	691a      	ldr	r2, [r3, #16]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fee:	b2d2      	uxtb	r2, r2
 8004ff0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ff6:	1c5a      	adds	r2, r3, #1
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005000:	b29b      	uxth	r3, r3
 8005002:	3b01      	subs	r3, #1
 8005004:	b29a      	uxth	r2, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800500e:	b29b      	uxth	r3, r3
 8005010:	2b00      	cmp	r3, #0
 8005012:	d114      	bne.n	800503e <I2C_SlaveReceive_RXNE+0x74>
 8005014:	7bfb      	ldrb	r3, [r7, #15]
 8005016:	2b2a      	cmp	r3, #42	; 0x2a
 8005018:	d111      	bne.n	800503e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685a      	ldr	r2, [r3, #4]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005028:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2222      	movs	r2, #34	; 0x22
 800502e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2228      	movs	r2, #40	; 0x28
 8005034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f7ff f98e 	bl	800435a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800503e:	bf00      	nop
 8005040:	3710      	adds	r7, #16
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005046:	b480      	push	{r7}
 8005048:	b083      	sub	sp, #12
 800504a:	af00      	add	r7, sp, #0
 800504c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005052:	b29b      	uxth	r3, r3
 8005054:	2b00      	cmp	r3, #0
 8005056:	d012      	beq.n	800507e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	691a      	ldr	r2, [r3, #16]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005062:	b2d2      	uxtb	r2, r2
 8005064:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005074:	b29b      	uxth	r3, r3
 8005076:	3b01      	subs	r3, #1
 8005078:	b29a      	uxth	r2, r3
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800507e:	bf00      	nop
 8005080:	370c      	adds	r7, #12
 8005082:	46bd      	mov	sp, r7
 8005084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005088:	4770      	bx	lr

0800508a <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
 8005092:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005094:	2300      	movs	r3, #0
 8005096:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800509e:	b2db      	uxtb	r3, r3
 80050a0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80050a4:	2b28      	cmp	r3, #40	; 0x28
 80050a6:	d125      	bne.n	80050f4 <I2C_Slave_ADDR+0x6a>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	685a      	ldr	r2, [r3, #4]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050b6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	f003 0304 	and.w	r3, r3, #4
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <I2C_Slave_ADDR+0x3c>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80050c2:	2301      	movs	r3, #1
 80050c4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d103      	bne.n	80050d8 <I2C_Slave_ADDR+0x4e>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	68db      	ldr	r3, [r3, #12]
 80050d4:	81bb      	strh	r3, [r7, #12]
 80050d6:	e002      	b.n	80050de <I2C_Slave_ADDR+0x54>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80050e6:	89ba      	ldrh	r2, [r7, #12]
 80050e8:	7bfb      	ldrb	r3, [r7, #15]
 80050ea:	4619      	mov	r1, r3
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7ff f93e 	bl	800436e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80050f2:	e00e      	b.n	8005112 <I2C_Slave_ADDR+0x88>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80050f4:	2300      	movs	r3, #0
 80050f6:	60bb      	str	r3, [r7, #8]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	60bb      	str	r3, [r7, #8]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	699b      	ldr	r3, [r3, #24]
 8005106:	60bb      	str	r3, [r7, #8]
 8005108:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005112:	bf00      	nop
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
	...

0800511c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800512a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800513a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800513c:	2300      	movs	r3, #0
 800513e:	60bb      	str	r3, [r7, #8]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	60bb      	str	r3, [r7, #8]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f042 0201 	orr.w	r2, r2, #1
 8005156:	601a      	str	r2, [r3, #0]
 8005158:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005168:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005174:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005178:	d172      	bne.n	8005260 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800517a:	7bfb      	ldrb	r3, [r7, #15]
 800517c:	2b22      	cmp	r3, #34	; 0x22
 800517e:	d002      	beq.n	8005186 <I2C_Slave_STOPF+0x6a>
 8005180:	7bfb      	ldrb	r3, [r7, #15]
 8005182:	2b2a      	cmp	r3, #42	; 0x2a
 8005184:	d135      	bne.n	80051f2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	b29a      	uxth	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005198:	b29b      	uxth	r3, r3
 800519a:	2b00      	cmp	r3, #0
 800519c:	d005      	beq.n	80051aa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a2:	f043 0204 	orr.w	r2, r3, #4
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051b8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051be:	4618      	mov	r0, r3
 80051c0:	f7fd ffde 	bl	8003180 <HAL_DMA_GetState>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d049      	beq.n	800525e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ce:	4a69      	ldr	r2, [pc, #420]	; (8005374 <I2C_Slave_STOPF+0x258>)
 80051d0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d6:	4618      	mov	r0, r3
 80051d8:	f7fd fe26 	bl	8002e28 <HAL_DMA_Abort_IT>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d03d      	beq.n	800525e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051e8:	687a      	ldr	r2, [r7, #4]
 80051ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80051ec:	4610      	mov	r0, r2
 80051ee:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80051f0:	e035      	b.n	800525e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	b29a      	uxth	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005204:	b29b      	uxth	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d005      	beq.n	8005216 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800520e:	f043 0204 	orr.w	r2, r3, #4
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005224:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800522a:	4618      	mov	r0, r3
 800522c:	f7fd ffa8 	bl	8003180 <HAL_DMA_GetState>
 8005230:	4603      	mov	r3, r0
 8005232:	2b01      	cmp	r3, #1
 8005234:	d014      	beq.n	8005260 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800523a:	4a4e      	ldr	r2, [pc, #312]	; (8005374 <I2C_Slave_STOPF+0x258>)
 800523c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005242:	4618      	mov	r0, r3
 8005244:	f7fd fdf0 	bl	8002e28 <HAL_DMA_Abort_IT>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d008      	beq.n	8005260 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005252:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005258:	4610      	mov	r0, r2
 800525a:	4798      	blx	r3
 800525c:	e000      	b.n	8005260 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800525e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d03e      	beq.n	80052e8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	695b      	ldr	r3, [r3, #20]
 8005270:	f003 0304 	and.w	r3, r3, #4
 8005274:	2b04      	cmp	r3, #4
 8005276:	d112      	bne.n	800529e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	691a      	ldr	r2, [r3, #16]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005282:	b2d2      	uxtb	r2, r2
 8005284:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	1c5a      	adds	r2, r3, #1
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005294:	b29b      	uxth	r3, r3
 8005296:	3b01      	subs	r3, #1
 8005298:	b29a      	uxth	r2, r3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	695b      	ldr	r3, [r3, #20]
 80052a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052a8:	2b40      	cmp	r3, #64	; 0x40
 80052aa:	d112      	bne.n	80052d2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	691a      	ldr	r2, [r3, #16]
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b6:	b2d2      	uxtb	r2, r2
 80052b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052be:	1c5a      	adds	r2, r3, #1
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052c8:	b29b      	uxth	r3, r3
 80052ca:	3b01      	subs	r3, #1
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052d6:	b29b      	uxth	r3, r3
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d005      	beq.n	80052e8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e0:	f043 0204 	orr.w	r2, r3, #4
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d003      	beq.n	80052f8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80052f0:	6878      	ldr	r0, [r7, #4]
 80052f2:	f000 f843 	bl	800537c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80052f6:	e039      	b.n	800536c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80052f8:	7bfb      	ldrb	r3, [r7, #15]
 80052fa:	2b2a      	cmp	r3, #42	; 0x2a
 80052fc:	d109      	bne.n	8005312 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2228      	movs	r2, #40	; 0x28
 8005308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7ff f824 	bl	800435a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b28      	cmp	r3, #40	; 0x28
 800531c:	d111      	bne.n	8005342 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a15      	ldr	r2, [pc, #84]	; (8005378 <I2C_Slave_STOPF+0x25c>)
 8005322:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	2220      	movs	r2, #32
 800532e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7ff f825 	bl	800438a <HAL_I2C_ListenCpltCallback>
}
 8005340:	e014      	b.n	800536c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005346:	2b22      	cmp	r3, #34	; 0x22
 8005348:	d002      	beq.n	8005350 <I2C_Slave_STOPF+0x234>
 800534a:	7bfb      	ldrb	r3, [r7, #15]
 800534c:	2b22      	cmp	r3, #34	; 0x22
 800534e:	d10d      	bne.n	800536c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2200      	movs	r2, #0
 8005354:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2220      	movs	r2, #32
 800535a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f7fe fff7 	bl	800435a <HAL_I2C_SlaveRxCpltCallback>
}
 800536c:	bf00      	nop
 800536e:	3710      	adds	r7, #16
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}
 8005374:	080057b1 	.word	0x080057b1
 8005378:	ffff0000 	.word	0xffff0000

0800537c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800537c:	b580      	push	{r7, lr}
 800537e:	b084      	sub	sp, #16
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800538a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005392:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005394:	7bbb      	ldrb	r3, [r7, #14]
 8005396:	2b10      	cmp	r3, #16
 8005398:	d002      	beq.n	80053a0 <I2C_ITError+0x24>
 800539a:	7bbb      	ldrb	r3, [r7, #14]
 800539c:	2b40      	cmp	r3, #64	; 0x40
 800539e:	d10a      	bne.n	80053b6 <I2C_ITError+0x3a>
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	2b22      	cmp	r3, #34	; 0x22
 80053a4:	d107      	bne.n	80053b6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053b4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053b6:	7bfb      	ldrb	r3, [r7, #15]
 80053b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053bc:	2b28      	cmp	r3, #40	; 0x28
 80053be:	d107      	bne.n	80053d0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2200      	movs	r2, #0
 80053c4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2228      	movs	r2, #40	; 0x28
 80053ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80053ce:	e015      	b.n	80053fc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053de:	d00a      	beq.n	80053f6 <I2C_ITError+0x7a>
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	2b60      	cmp	r3, #96	; 0x60
 80053e4:	d007      	beq.n	80053f6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2200      	movs	r2, #0
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005406:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800540a:	d162      	bne.n	80054d2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800541a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005420:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005424:	b2db      	uxtb	r3, r3
 8005426:	2b01      	cmp	r3, #1
 8005428:	d020      	beq.n	800546c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800542e:	4a6a      	ldr	r2, [pc, #424]	; (80055d8 <I2C_ITError+0x25c>)
 8005430:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005436:	4618      	mov	r0, r3
 8005438:	f7fd fcf6 	bl	8002e28 <HAL_DMA_Abort_IT>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8089 	beq.w	8005556 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f022 0201 	bic.w	r2, r2, #1
 8005452:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2220      	movs	r2, #32
 8005458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005466:	4610      	mov	r0, r2
 8005468:	4798      	blx	r3
 800546a:	e074      	b.n	8005556 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005470:	4a59      	ldr	r2, [pc, #356]	; (80055d8 <I2C_ITError+0x25c>)
 8005472:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005478:	4618      	mov	r0, r3
 800547a:	f7fd fcd5 	bl	8002e28 <HAL_DMA_Abort_IT>
 800547e:	4603      	mov	r3, r0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d068      	beq.n	8005556 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800548e:	2b40      	cmp	r3, #64	; 0x40
 8005490:	d10b      	bne.n	80054aa <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	691a      	ldr	r2, [r3, #16]
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054a4:	1c5a      	adds	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681a      	ldr	r2, [r3, #0]
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f022 0201 	bic.w	r2, r2, #1
 80054b8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2220      	movs	r2, #32
 80054be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054cc:	4610      	mov	r0, r2
 80054ce:	4798      	blx	r3
 80054d0:	e041      	b.n	8005556 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d8:	b2db      	uxtb	r3, r3
 80054da:	2b60      	cmp	r3, #96	; 0x60
 80054dc:	d125      	bne.n	800552a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2220      	movs	r2, #32
 80054e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2200      	movs	r2, #0
 80054ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	695b      	ldr	r3, [r3, #20]
 80054f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054f6:	2b40      	cmp	r3, #64	; 0x40
 80054f8:	d10b      	bne.n	8005512 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005504:	b2d2      	uxtb	r2, r2
 8005506:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550c:	1c5a      	adds	r2, r3, #1
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0201 	bic.w	r2, r2, #1
 8005520:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f7fe ff4f 	bl	80043c6 <HAL_I2C_AbortCpltCallback>
 8005528:	e015      	b.n	8005556 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	695b      	ldr	r3, [r3, #20]
 8005530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005534:	2b40      	cmp	r3, #64	; 0x40
 8005536:	d10b      	bne.n	8005550 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	691a      	ldr	r2, [r3, #16]
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005542:	b2d2      	uxtb	r2, r2
 8005544:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800554a:	1c5a      	adds	r2, r3, #1
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f7fe ff2e 	bl	80043b2 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800555a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	f003 0301 	and.w	r3, r3, #1
 8005562:	2b00      	cmp	r3, #0
 8005564:	d10e      	bne.n	8005584 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800556c:	2b00      	cmp	r3, #0
 800556e:	d109      	bne.n	8005584 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005576:	2b00      	cmp	r3, #0
 8005578:	d104      	bne.n	8005584 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005580:	2b00      	cmp	r3, #0
 8005582:	d007      	beq.n	8005594 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005592:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800559a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a0:	f003 0304 	and.w	r3, r3, #4
 80055a4:	2b04      	cmp	r3, #4
 80055a6:	d113      	bne.n	80055d0 <I2C_ITError+0x254>
 80055a8:	7bfb      	ldrb	r3, [r7, #15]
 80055aa:	2b28      	cmp	r3, #40	; 0x28
 80055ac:	d110      	bne.n	80055d0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a0a      	ldr	r2, [pc, #40]	; (80055dc <I2C_ITError+0x260>)
 80055b2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f7fe fedd 	bl	800438a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	080057b1 	.word	0x080057b1
 80055dc:	ffff0000 	.word	0xffff0000

080055e0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80055e0:	b580      	push	{r7, lr}
 80055e2:	b088      	sub	sp, #32
 80055e4:	af02      	add	r7, sp, #8
 80055e6:	60f8      	str	r0, [r7, #12]
 80055e8:	4608      	mov	r0, r1
 80055ea:	4611      	mov	r1, r2
 80055ec:	461a      	mov	r2, r3
 80055ee:	4603      	mov	r3, r0
 80055f0:	817b      	strh	r3, [r7, #10]
 80055f2:	460b      	mov	r3, r1
 80055f4:	813b      	strh	r3, [r7, #8]
 80055f6:	4613      	mov	r3, r2
 80055f8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005608:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005618:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	9300      	str	r3, [sp, #0]
 800561e:	6a3b      	ldr	r3, [r7, #32]
 8005620:	2200      	movs	r2, #0
 8005622:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005626:	68f8      	ldr	r0, [r7, #12]
 8005628:	f000 f96a 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00d      	beq.n	800564e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800563c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005640:	d103      	bne.n	800564a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005648:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800564a:	2303      	movs	r3, #3
 800564c:	e0aa      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800564e:	897b      	ldrh	r3, [r7, #10]
 8005650:	b2db      	uxtb	r3, r3
 8005652:	461a      	mov	r2, r3
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800565c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800565e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005660:	6a3a      	ldr	r2, [r7, #32]
 8005662:	4952      	ldr	r1, [pc, #328]	; (80057ac <I2C_RequestMemoryRead+0x1cc>)
 8005664:	68f8      	ldr	r0, [r7, #12]
 8005666:	f000 f9a2 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d001      	beq.n	8005674 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e097      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	695b      	ldr	r3, [r3, #20]
 800567e:	617b      	str	r3, [r7, #20]
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	699b      	ldr	r3, [r3, #24]
 8005686:	617b      	str	r3, [r7, #20]
 8005688:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800568a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800568c:	6a39      	ldr	r1, [r7, #32]
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f000 fa0c 	bl	8005aac <I2C_WaitOnTXEFlagUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00d      	beq.n	80056b6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569e:	2b04      	cmp	r3, #4
 80056a0:	d107      	bne.n	80056b2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681a      	ldr	r2, [r3, #0]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056b0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e076      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80056b6:	88fb      	ldrh	r3, [r7, #6]
 80056b8:	2b01      	cmp	r3, #1
 80056ba:	d105      	bne.n	80056c8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80056bc:	893b      	ldrh	r3, [r7, #8]
 80056be:	b2da      	uxtb	r2, r3
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	611a      	str	r2, [r3, #16]
 80056c6:	e021      	b.n	800570c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80056c8:	893b      	ldrh	r3, [r7, #8]
 80056ca:	0a1b      	lsrs	r3, r3, #8
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	b2da      	uxtb	r2, r3
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80056d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056d8:	6a39      	ldr	r1, [r7, #32]
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f000 f9e6 	bl	8005aac <I2C_WaitOnTXEFlagUntilTimeout>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00d      	beq.n	8005702 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	2b04      	cmp	r3, #4
 80056ec:	d107      	bne.n	80056fe <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	681a      	ldr	r2, [r3, #0]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056fc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e050      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005702:	893b      	ldrh	r3, [r7, #8]
 8005704:	b2da      	uxtb	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800570c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800570e:	6a39      	ldr	r1, [r7, #32]
 8005710:	68f8      	ldr	r0, [r7, #12]
 8005712:	f000 f9cb 	bl	8005aac <I2C_WaitOnTXEFlagUntilTimeout>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d00d      	beq.n	8005738 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005720:	2b04      	cmp	r3, #4
 8005722:	d107      	bne.n	8005734 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005732:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	e035      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	681a      	ldr	r2, [r3, #0]
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005746:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800574a:	9300      	str	r3, [sp, #0]
 800574c:	6a3b      	ldr	r3, [r7, #32]
 800574e:	2200      	movs	r2, #0
 8005750:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005754:	68f8      	ldr	r0, [r7, #12]
 8005756:	f000 f8d3 	bl	8005900 <I2C_WaitOnFlagUntilTimeout>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d00d      	beq.n	800577c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800576a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800576e:	d103      	bne.n	8005778 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005776:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005778:	2303      	movs	r3, #3
 800577a:	e013      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800577c:	897b      	ldrh	r3, [r7, #10]
 800577e:	b2db      	uxtb	r3, r3
 8005780:	f043 0301 	orr.w	r3, r3, #1
 8005784:	b2da      	uxtb	r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	6a3a      	ldr	r2, [r7, #32]
 8005790:	4906      	ldr	r1, [pc, #24]	; (80057ac <I2C_RequestMemoryRead+0x1cc>)
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f90b 	bl	80059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3718      	adds	r7, #24
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	00010002 	.word	0x00010002

080057b0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057b8:	2300      	movs	r3, #0
 80057ba:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057c0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057c8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80057ca:	4b4b      	ldr	r3, [pc, #300]	; (80058f8 <I2C_DMAAbort+0x148>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	08db      	lsrs	r3, r3, #3
 80057d0:	4a4a      	ldr	r2, [pc, #296]	; (80058fc <I2C_DMAAbort+0x14c>)
 80057d2:	fba2 2303 	umull	r2, r3, r2, r3
 80057d6:	0a1a      	lsrs	r2, r3, #8
 80057d8:	4613      	mov	r3, r2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	00da      	lsls	r2, r3, #3
 80057e0:	1ad3      	subs	r3, r2, r3
 80057e2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d106      	bne.n	80057f8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ee:	f043 0220 	orr.w	r2, r3, #32
 80057f2:	697b      	ldr	r3, [r7, #20]
 80057f4:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 80057f6:	e00a      	b.n	800580e <I2C_DMAAbort+0x5e>
    }
    count--;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	3b01      	subs	r3, #1
 80057fc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80057fe:	697b      	ldr	r3, [r7, #20]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005808:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800580c:	d0ea      	beq.n	80057e4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800581a:	2200      	movs	r2, #0
 800581c:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800581e:	697b      	ldr	r3, [r7, #20]
 8005820:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800582a:	2200      	movs	r2, #0
 800582c:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800582e:	697b      	ldr	r3, [r7, #20]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681a      	ldr	r2, [r3, #0]
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800583c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800583e:	697b      	ldr	r3, [r7, #20]
 8005840:	2200      	movs	r2, #0
 8005842:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005848:	2b00      	cmp	r3, #0
 800584a:	d003      	beq.n	8005854 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005850:	2200      	movs	r2, #0
 8005852:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005858:	2b00      	cmp	r3, #0
 800585a:	d003      	beq.n	8005864 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005860:	2200      	movs	r2, #0
 8005862:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	681a      	ldr	r2, [r3, #0]
 800586a:	697b      	ldr	r3, [r7, #20]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f022 0201 	bic.w	r2, r2, #1
 8005872:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800587a:	b2db      	uxtb	r3, r3
 800587c:	2b60      	cmp	r3, #96	; 0x60
 800587e:	d10e      	bne.n	800589e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	2220      	movs	r2, #32
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	2200      	movs	r2, #0
 800588c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	2200      	movs	r2, #0
 8005894:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005896:	6978      	ldr	r0, [r7, #20]
 8005898:	f7fe fd95 	bl	80043c6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800589c:	e027      	b.n	80058ee <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800589e:	7cfb      	ldrb	r3, [r7, #19]
 80058a0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80058a4:	2b28      	cmp	r3, #40	; 0x28
 80058a6:	d117      	bne.n	80058d8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	681a      	ldr	r2, [r3, #0]
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f042 0201 	orr.w	r2, r2, #1
 80058b6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80058c6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2200      	movs	r2, #0
 80058cc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	2228      	movs	r2, #40	; 0x28
 80058d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80058d6:	e007      	b.n	80058e8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80058e0:	697b      	ldr	r3, [r7, #20]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80058e8:	6978      	ldr	r0, [r7, #20]
 80058ea:	f7fe fd62 	bl	80043b2 <HAL_I2C_ErrorCallback>
}
 80058ee:	bf00      	nop
 80058f0:	3718      	adds	r7, #24
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	20000004 	.word	0x20000004
 80058fc:	14f8b589 	.word	0x14f8b589

08005900 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	603b      	str	r3, [r7, #0]
 800590c:	4613      	mov	r3, r2
 800590e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005910:	e025      	b.n	800595e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005918:	d021      	beq.n	800595e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800591a:	f7fc fffd 	bl	8002918 <HAL_GetTick>
 800591e:	4602      	mov	r2, r0
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	1ad3      	subs	r3, r2, r3
 8005924:	683a      	ldr	r2, [r7, #0]
 8005926:	429a      	cmp	r2, r3
 8005928:	d302      	bcc.n	8005930 <I2C_WaitOnFlagUntilTimeout+0x30>
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d116      	bne.n	800595e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2200      	movs	r2, #0
 8005934:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2220      	movs	r2, #32
 800593a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2200      	movs	r2, #0
 8005942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594a:	f043 0220 	orr.w	r2, r3, #32
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e023      	b.n	80059a6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	0c1b      	lsrs	r3, r3, #16
 8005962:	b2db      	uxtb	r3, r3
 8005964:	2b01      	cmp	r3, #1
 8005966:	d10d      	bne.n	8005984 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	43da      	mvns	r2, r3
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4013      	ands	r3, r2
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	bf0c      	ite	eq
 800597a:	2301      	moveq	r3, #1
 800597c:	2300      	movne	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	461a      	mov	r2, r3
 8005982:	e00c      	b.n	800599e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	43da      	mvns	r2, r3
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4013      	ands	r3, r2
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	bf0c      	ite	eq
 8005996:	2301      	moveq	r3, #1
 8005998:	2300      	movne	r3, #0
 800599a:	b2db      	uxtb	r3, r3
 800599c:	461a      	mov	r2, r3
 800599e:	79fb      	ldrb	r3, [r7, #7]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d0b6      	beq.n	8005912 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3710      	adds	r7, #16
 80059aa:	46bd      	mov	sp, r7
 80059ac:	bd80      	pop	{r7, pc}

080059ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b084      	sub	sp, #16
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	60f8      	str	r0, [r7, #12]
 80059b6:	60b9      	str	r1, [r7, #8]
 80059b8:	607a      	str	r2, [r7, #4]
 80059ba:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80059bc:	e051      	b.n	8005a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	695b      	ldr	r3, [r3, #20]
 80059c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059cc:	d123      	bne.n	8005a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	681a      	ldr	r2, [r3, #0]
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059dc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80059e6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	2200      	movs	r2, #0
 80059ec:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	2220      	movs	r2, #32
 80059f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a02:	f043 0204 	orr.w	r2, r3, #4
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005a12:	2301      	movs	r3, #1
 8005a14:	e046      	b.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a1c:	d021      	beq.n	8005a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a1e:	f7fc ff7b 	bl	8002918 <HAL_GetTick>
 8005a22:	4602      	mov	r2, r0
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	1ad3      	subs	r3, r2, r3
 8005a28:	687a      	ldr	r2, [r7, #4]
 8005a2a:	429a      	cmp	r2, r3
 8005a2c:	d302      	bcc.n	8005a34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d116      	bne.n	8005a62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2200      	movs	r2, #0
 8005a38:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	f043 0220 	orr.w	r2, r3, #32
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e020      	b.n	8005aa4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	0c1b      	lsrs	r3, r3, #16
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d10c      	bne.n	8005a86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	695b      	ldr	r3, [r3, #20]
 8005a72:	43da      	mvns	r2, r3
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	4013      	ands	r3, r2
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	bf14      	ite	ne
 8005a7e:	2301      	movne	r3, #1
 8005a80:	2300      	moveq	r3, #0
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	e00b      	b.n	8005a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	699b      	ldr	r3, [r3, #24]
 8005a8c:	43da      	mvns	r2, r3
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	4013      	ands	r3, r2
 8005a92:	b29b      	uxth	r3, r3
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	bf14      	ite	ne
 8005a98:	2301      	movne	r3, #1
 8005a9a:	2300      	moveq	r3, #0
 8005a9c:	b2db      	uxtb	r3, r3
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d18d      	bne.n	80059be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005aa2:	2300      	movs	r3, #0
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bd80      	pop	{r7, pc}

08005aac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aac:	b580      	push	{r7, lr}
 8005aae:	b084      	sub	sp, #16
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	60f8      	str	r0, [r7, #12]
 8005ab4:	60b9      	str	r1, [r7, #8]
 8005ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ab8:	e02d      	b.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f000 f8c0 	bl	8005c40 <I2C_IsAcknowledgeFailed>
 8005ac0:	4603      	mov	r3, r0
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d001      	beq.n	8005aca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e02d      	b.n	8005b26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad0:	d021      	beq.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad2:	f7fc ff21 	bl	8002918 <HAL_GetTick>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	1ad3      	subs	r3, r2, r3
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	429a      	cmp	r2, r3
 8005ae0:	d302      	bcc.n	8005ae8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d116      	bne.n	8005b16 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2200      	movs	r2, #0
 8005aec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2220      	movs	r2, #32
 8005af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2200      	movs	r2, #0
 8005afa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b02:	f043 0220 	orr.w	r2, r3, #32
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e007      	b.n	8005b26 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	695b      	ldr	r3, [r3, #20]
 8005b1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b20:	2b80      	cmp	r3, #128	; 0x80
 8005b22:	d1ca      	bne.n	8005aba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3710      	adds	r7, #16
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
	...

08005b30 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005b3c:	4b13      	ldr	r3, [pc, #76]	; (8005b8c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	08db      	lsrs	r3, r3, #3
 8005b42:	4a13      	ldr	r2, [pc, #76]	; (8005b90 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005b44:	fba2 2303 	umull	r2, r3, r2, r3
 8005b48:	0a1a      	lsrs	r2, r3, #8
 8005b4a:	4613      	mov	r3, r2
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	4413      	add	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3b01      	subs	r3, #1
 8005b56:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d107      	bne.n	8005b6e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b62:	f043 0220 	orr.w	r2, r3, #32
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005b6a:	2301      	movs	r3, #1
 8005b6c:	e008      	b.n	8005b80 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b78:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b7c:	d0e9      	beq.n	8005b52 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005b7e:	2300      	movs	r3, #0
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr
 8005b8c:	20000004 	.word	0x20000004
 8005b90:	14f8b589 	.word	0x14f8b589

08005b94 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b084      	sub	sp, #16
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	60f8      	str	r0, [r7, #12]
 8005b9c:	60b9      	str	r1, [r7, #8]
 8005b9e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ba0:	e042      	b.n	8005c28 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	695b      	ldr	r3, [r3, #20]
 8005ba8:	f003 0310 	and.w	r3, r3, #16
 8005bac:	2b10      	cmp	r3, #16
 8005bae:	d119      	bne.n	8005be4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f06f 0210 	mvn.w	r2, #16
 8005bb8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2220      	movs	r2, #32
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e029      	b.n	8005c38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005be4:	f7fc fe98 	bl	8002918 <HAL_GetTick>
 8005be8:	4602      	mov	r2, r0
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	1ad3      	subs	r3, r2, r3
 8005bee:	68ba      	ldr	r2, [r7, #8]
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d302      	bcc.n	8005bfa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005bf4:	68bb      	ldr	r3, [r7, #8]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d116      	bne.n	8005c28 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2220      	movs	r2, #32
 8005c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c14:	f043 0220 	orr.w	r2, r3, #32
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e007      	b.n	8005c38 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	695b      	ldr	r3, [r3, #20]
 8005c2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c32:	2b40      	cmp	r3, #64	; 0x40
 8005c34:	d1b5      	bne.n	8005ba2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	695b      	ldr	r3, [r3, #20]
 8005c4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c56:	d11b      	bne.n	8005c90 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c60:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2200      	movs	r2, #0
 8005c66:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2220      	movs	r2, #32
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7c:	f043 0204 	orr.w	r2, r3, #4
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005c8c:	2301      	movs	r3, #1
 8005c8e:	e000      	b.n	8005c92 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005c90:	2300      	movs	r3, #0
}
 8005c92:	4618      	mov	r0, r3
 8005c94:	370c      	adds	r7, #12
 8005c96:	46bd      	mov	sp, r7
 8005c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c9c:	4770      	bx	lr

08005c9e <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005c9e:	b480      	push	{r7}
 8005ca0:	b083      	sub	sp, #12
 8005ca2:	af00      	add	r7, sp, #0
 8005ca4:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005caa:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005cae:	d103      	bne.n	8005cb8 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005cb6:	e007      	b.n	8005cc8 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cbc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005cc0:	d102      	bne.n	8005cc8 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2208      	movs	r2, #8
 8005cc6:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005cc8:	bf00      	nop
 8005cca:	370c      	adds	r7, #12
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8005cd8:	4b06      	ldr	r3, [pc, #24]	; (8005cf4 <HAL_PWR_PVD_IRQHandler+0x20>)
 8005cda:	695b      	ldr	r3, [r3, #20]
 8005cdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d005      	beq.n	8005cf0 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8005ce4:	f000 f808 	bl	8005cf8 <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8005ce8:	4b02      	ldr	r3, [pc, #8]	; (8005cf4 <HAL_PWR_PVD_IRQHandler+0x20>)
 8005cea:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005cee:	615a      	str	r2, [r3, #20]
  }
}
 8005cf0:	bf00      	nop
 8005cf2:	bd80      	pop	{r7, pc}
 8005cf4:	40013c00 	.word	0x40013c00

08005cf8 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8005cfc:	bf00      	nop
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
	...

08005d08 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b082      	sub	sp, #8
 8005d0c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005d0e:	2300      	movs	r3, #0
 8005d10:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005d12:	2300      	movs	r3, #0
 8005d14:	603b      	str	r3, [r7, #0]
 8005d16:	4b20      	ldr	r3, [pc, #128]	; (8005d98 <HAL_PWREx_EnableOverDrive+0x90>)
 8005d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d1a:	4a1f      	ldr	r2, [pc, #124]	; (8005d98 <HAL_PWREx_EnableOverDrive+0x90>)
 8005d1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d20:	6413      	str	r3, [r2, #64]	; 0x40
 8005d22:	4b1d      	ldr	r3, [pc, #116]	; (8005d98 <HAL_PWREx_EnableOverDrive+0x90>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d2a:	603b      	str	r3, [r7, #0]
 8005d2c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005d2e:	4b1b      	ldr	r3, [pc, #108]	; (8005d9c <HAL_PWREx_EnableOverDrive+0x94>)
 8005d30:	2201      	movs	r2, #1
 8005d32:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d34:	f7fc fdf0 	bl	8002918 <HAL_GetTick>
 8005d38:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005d3a:	e009      	b.n	8005d50 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005d3c:	f7fc fdec 	bl	8002918 <HAL_GetTick>
 8005d40:	4602      	mov	r2, r0
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	1ad3      	subs	r3, r2, r3
 8005d46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d4a:	d901      	bls.n	8005d50 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005d4c:	2303      	movs	r3, #3
 8005d4e:	e01f      	b.n	8005d90 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005d50:	4b13      	ldr	r3, [pc, #76]	; (8005da0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d5c:	d1ee      	bne.n	8005d3c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005d5e:	4b11      	ldr	r3, [pc, #68]	; (8005da4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005d60:	2201      	movs	r2, #1
 8005d62:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d64:	f7fc fdd8 	bl	8002918 <HAL_GetTick>
 8005d68:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005d6a:	e009      	b.n	8005d80 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005d6c:	f7fc fdd4 	bl	8002918 <HAL_GetTick>
 8005d70:	4602      	mov	r2, r0
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	1ad3      	subs	r3, r2, r3
 8005d76:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d7a:	d901      	bls.n	8005d80 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e007      	b.n	8005d90 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005d80:	4b07      	ldr	r3, [pc, #28]	; (8005da0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d88:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005d8c:	d1ee      	bne.n	8005d6c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005d8e:	2300      	movs	r3, #0
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3708      	adds	r7, #8
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	40023800 	.word	0x40023800
 8005d9c:	420e0040 	.word	0x420e0040
 8005da0:	40007000 	.word	0x40007000
 8005da4:	420e0044 	.word	0x420e0044

08005da8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b084      	sub	sp, #16
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d101      	bne.n	8005dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	e0cc      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005dbc:	4b68      	ldr	r3, [pc, #416]	; (8005f60 <HAL_RCC_ClockConfig+0x1b8>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 030f 	and.w	r3, r3, #15
 8005dc4:	683a      	ldr	r2, [r7, #0]
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d90c      	bls.n	8005de4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dca:	4b65      	ldr	r3, [pc, #404]	; (8005f60 <HAL_RCC_ClockConfig+0x1b8>)
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dd2:	4b63      	ldr	r3, [pc, #396]	; (8005f60 <HAL_RCC_ClockConfig+0x1b8>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f003 030f 	and.w	r3, r3, #15
 8005dda:	683a      	ldr	r2, [r7, #0]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d001      	beq.n	8005de4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005de0:	2301      	movs	r3, #1
 8005de2:	e0b8      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f003 0302 	and.w	r3, r3, #2
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d020      	beq.n	8005e32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f003 0304 	and.w	r3, r3, #4
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d005      	beq.n	8005e08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005dfc:	4b59      	ldr	r3, [pc, #356]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	4a58      	ldr	r2, [pc, #352]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005e06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f003 0308 	and.w	r3, r3, #8
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d005      	beq.n	8005e20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005e14:	4b53      	ldr	r3, [pc, #332]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	4a52      	ldr	r2, [pc, #328]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005e1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005e20:	4b50      	ldr	r3, [pc, #320]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e22:	689b      	ldr	r3, [r3, #8]
 8005e24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	494d      	ldr	r1, [pc, #308]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d044      	beq.n	8005ec8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	685b      	ldr	r3, [r3, #4]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d107      	bne.n	8005e56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e46:	4b47      	ldr	r3, [pc, #284]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d119      	bne.n	8005e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e07f      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d003      	beq.n	8005e66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005e62:	2b03      	cmp	r3, #3
 8005e64:	d107      	bne.n	8005e76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e66:	4b3f      	ldr	r3, [pc, #252]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d109      	bne.n	8005e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e72:	2301      	movs	r3, #1
 8005e74:	e06f      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e76:	4b3b      	ldr	r3, [pc, #236]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0302 	and.w	r3, r3, #2
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d101      	bne.n	8005e86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005e82:	2301      	movs	r3, #1
 8005e84:	e067      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e86:	4b37      	ldr	r3, [pc, #220]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	f023 0203 	bic.w	r2, r3, #3
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	4934      	ldr	r1, [pc, #208]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005e94:	4313      	orrs	r3, r2
 8005e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e98:	f7fc fd3e 	bl	8002918 <HAL_GetTick>
 8005e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e9e:	e00a      	b.n	8005eb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ea0:	f7fc fd3a 	bl	8002918 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005eae:	4293      	cmp	r3, r2
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e04f      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eb6:	4b2b      	ldr	r3, [pc, #172]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005eb8:	689b      	ldr	r3, [r3, #8]
 8005eba:	f003 020c 	and.w	r2, r3, #12
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d1eb      	bne.n	8005ea0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005ec8:	4b25      	ldr	r3, [pc, #148]	; (8005f60 <HAL_RCC_ClockConfig+0x1b8>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 030f 	and.w	r3, r3, #15
 8005ed0:	683a      	ldr	r2, [r7, #0]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d20c      	bcs.n	8005ef0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ed6:	4b22      	ldr	r3, [pc, #136]	; (8005f60 <HAL_RCC_ClockConfig+0x1b8>)
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	b2d2      	uxtb	r2, r2
 8005edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ede:	4b20      	ldr	r3, [pc, #128]	; (8005f60 <HAL_RCC_ClockConfig+0x1b8>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	683a      	ldr	r2, [r7, #0]
 8005ee8:	429a      	cmp	r2, r3
 8005eea:	d001      	beq.n	8005ef0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	e032      	b.n	8005f56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0304 	and.w	r3, r3, #4
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d008      	beq.n	8005f0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005efc:	4b19      	ldr	r3, [pc, #100]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005efe:	689b      	ldr	r3, [r3, #8]
 8005f00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	4916      	ldr	r1, [pc, #88]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 0308 	and.w	r3, r3, #8
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d009      	beq.n	8005f2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f1a:	4b12      	ldr	r3, [pc, #72]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	691b      	ldr	r3, [r3, #16]
 8005f26:	00db      	lsls	r3, r3, #3
 8005f28:	490e      	ldr	r1, [pc, #56]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005f2e:	f000 fbb1 	bl	8006694 <HAL_RCC_GetSysClockFreq>
 8005f32:	4602      	mov	r2, r0
 8005f34:	4b0b      	ldr	r3, [pc, #44]	; (8005f64 <HAL_RCC_ClockConfig+0x1bc>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	091b      	lsrs	r3, r3, #4
 8005f3a:	f003 030f 	and.w	r3, r3, #15
 8005f3e:	490a      	ldr	r1, [pc, #40]	; (8005f68 <HAL_RCC_ClockConfig+0x1c0>)
 8005f40:	5ccb      	ldrb	r3, [r1, r3]
 8005f42:	fa22 f303 	lsr.w	r3, r2, r3
 8005f46:	4a09      	ldr	r2, [pc, #36]	; (8005f6c <HAL_RCC_ClockConfig+0x1c4>)
 8005f48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005f4a:	4b09      	ldr	r3, [pc, #36]	; (8005f70 <HAL_RCC_ClockConfig+0x1c8>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4618      	mov	r0, r3
 8005f50:	f7fc f860 	bl	8002014 <HAL_InitTick>

  return HAL_OK;
 8005f54:	2300      	movs	r3, #0
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	40023c00 	.word	0x40023c00
 8005f64:	40023800 	.word	0x40023800
 8005f68:	08012a34 	.word	0x08012a34
 8005f6c:	20000004 	.word	0x20000004
 8005f70:	20000008 	.word	0x20000008

08005f74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f74:	b480      	push	{r7}
 8005f76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f78:	4b03      	ldr	r3, [pc, #12]	; (8005f88 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	20000004 	.word	0x20000004

08005f8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f90:	f7ff fff0 	bl	8005f74 <HAL_RCC_GetHCLKFreq>
 8005f94:	4602      	mov	r2, r0
 8005f96:	4b05      	ldr	r3, [pc, #20]	; (8005fac <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f98:	689b      	ldr	r3, [r3, #8]
 8005f9a:	0a9b      	lsrs	r3, r3, #10
 8005f9c:	f003 0307 	and.w	r3, r3, #7
 8005fa0:	4903      	ldr	r1, [pc, #12]	; (8005fb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fa2:	5ccb      	ldrb	r3, [r1, r3]
 8005fa4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fa8:	4618      	mov	r0, r3
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	40023800 	.word	0x40023800
 8005fb0:	08012a44 	.word	0x08012a44

08005fb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005fb8:	f7ff ffdc 	bl	8005f74 <HAL_RCC_GetHCLKFreq>
 8005fbc:	4602      	mov	r2, r0
 8005fbe:	4b05      	ldr	r3, [pc, #20]	; (8005fd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	0b5b      	lsrs	r3, r3, #13
 8005fc4:	f003 0307 	and.w	r3, r3, #7
 8005fc8:	4903      	ldr	r1, [pc, #12]	; (8005fd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fca:	5ccb      	ldrb	r3, [r1, r3]
 8005fcc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fd0:	4618      	mov	r0, r3
 8005fd2:	bd80      	pop	{r7, pc}
 8005fd4:	40023800 	.word	0x40023800
 8005fd8:	08012a44 	.word	0x08012a44

08005fdc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
 8005fe4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	220f      	movs	r2, #15
 8005fea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005fec:	4b12      	ldr	r3, [pc, #72]	; (8006038 <HAL_RCC_GetClockConfig+0x5c>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 0203 	and.w	r2, r3, #3
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005ff8:	4b0f      	ldr	r3, [pc, #60]	; (8006038 <HAL_RCC_GetClockConfig+0x5c>)
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006004:	4b0c      	ldr	r3, [pc, #48]	; (8006038 <HAL_RCC_GetClockConfig+0x5c>)
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006010:	4b09      	ldr	r3, [pc, #36]	; (8006038 <HAL_RCC_GetClockConfig+0x5c>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	08db      	lsrs	r3, r3, #3
 8006016:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800601e:	4b07      	ldr	r3, [pc, #28]	; (800603c <HAL_RCC_GetClockConfig+0x60>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	f003 020f 	and.w	r2, r3, #15
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	601a      	str	r2, [r3, #0]
}
 800602a:	bf00      	nop
 800602c:	370c      	adds	r7, #12
 800602e:	46bd      	mov	sp, r7
 8006030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006034:	4770      	bx	lr
 8006036:	bf00      	nop
 8006038:	40023800 	.word	0x40023800
 800603c:	40023c00 	.word	0x40023c00

08006040 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006040:	b580      	push	{r7, lr}
 8006042:	b08c      	sub	sp, #48	; 0x30
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006048:	2300      	movs	r3, #0
 800604a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 800604c:	2300      	movs	r3, #0
 800604e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8006050:	2300      	movs	r3, #0
 8006052:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8006054:	2300      	movs	r3, #0
 8006056:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8006058:	2300      	movs	r3, #0
 800605a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800605c:	2300      	movs	r3, #0
 800605e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8006060:	2300      	movs	r3, #0
 8006062:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8006064:	2300      	movs	r3, #0
 8006066:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8006068:	2300      	movs	r3, #0
 800606a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d010      	beq.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006078:	4b6f      	ldr	r3, [pc, #444]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800607a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800607e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006086:	496c      	ldr	r1, [pc, #432]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006088:	4313      	orrs	r3, r2
 800608a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006092:	2b00      	cmp	r3, #0
 8006094:	d101      	bne.n	800609a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8006096:	2301      	movs	r3, #1
 8006098:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0302 	and.w	r3, r3, #2
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d010      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 80060a6:	4b64      	ldr	r3, [pc, #400]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80060a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060ac:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060b4:	4960      	ldr	r1, [pc, #384]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d101      	bne.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 80060c4:	2301      	movs	r3, #1
 80060c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0304 	and.w	r3, r3, #4
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d017      	beq.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80060d4:	4b58      	ldr	r3, [pc, #352]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80060d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80060da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060e2:	4955      	ldr	r1, [pc, #340]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80060f2:	d101      	bne.n	80060f8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80060f4:	2301      	movs	r3, #1
 80060f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8006100:	2301      	movs	r3, #1
 8006102:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f003 0308 	and.w	r3, r3, #8
 800610c:	2b00      	cmp	r3, #0
 800610e:	d017      	beq.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006110:	4b49      	ldr	r3, [pc, #292]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006112:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006116:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800611e:	4946      	ldr	r1, [pc, #280]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006120:	4313      	orrs	r3, r2
 8006122:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800612a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800612e:	d101      	bne.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8006130:	2301      	movs	r3, #1
 8006132:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006138:	2b00      	cmp	r3, #0
 800613a:	d101      	bne.n	8006140 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 800613c:	2301      	movs	r3, #1
 800613e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0320 	and.w	r3, r3, #32
 8006148:	2b00      	cmp	r3, #0
 800614a:	f000 808a 	beq.w	8006262 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800614e:	2300      	movs	r3, #0
 8006150:	60bb      	str	r3, [r7, #8]
 8006152:	4b39      	ldr	r3, [pc, #228]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006156:	4a38      	ldr	r2, [pc, #224]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800615c:	6413      	str	r3, [r2, #64]	; 0x40
 800615e:	4b36      	ldr	r3, [pc, #216]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006166:	60bb      	str	r3, [r7, #8]
 8006168:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800616a:	4b34      	ldr	r3, [pc, #208]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a33      	ldr	r2, [pc, #204]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006170:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006174:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006176:	f7fc fbcf 	bl	8002918 <HAL_GetTick>
 800617a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800617c:	e008      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800617e:	f7fc fbcb 	bl	8002918 <HAL_GetTick>
 8006182:	4602      	mov	r2, r0
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	1ad3      	subs	r3, r2, r3
 8006188:	2b02      	cmp	r3, #2
 800618a:	d901      	bls.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800618c:	2303      	movs	r3, #3
 800618e:	e278      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006190:	4b2a      	ldr	r3, [pc, #168]	; (800623c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006198:	2b00      	cmp	r3, #0
 800619a:	d0f0      	beq.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800619c:	4b26      	ldr	r3, [pc, #152]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800619e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061a0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061a4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d02f      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061b4:	6a3a      	ldr	r2, [r7, #32]
 80061b6:	429a      	cmp	r2, r3
 80061b8:	d028      	beq.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061ba:	4b1f      	ldr	r3, [pc, #124]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80061bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061c2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061c4:	4b1e      	ldr	r3, [pc, #120]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80061c6:	2201      	movs	r2, #1
 80061c8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061ca:	4b1d      	ldr	r3, [pc, #116]	; (8006240 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80061d0:	4a19      	ldr	r2, [pc, #100]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80061d2:	6a3b      	ldr	r3, [r7, #32]
 80061d4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80061d6:	4b18      	ldr	r3, [pc, #96]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80061d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80061da:	f003 0301 	and.w	r3, r3, #1
 80061de:	2b01      	cmp	r3, #1
 80061e0:	d114      	bne.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80061e2:	f7fc fb99 	bl	8002918 <HAL_GetTick>
 80061e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80061e8:	e00a      	b.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80061ea:	f7fc fb95 	bl	8002918 <HAL_GetTick>
 80061ee:	4602      	mov	r2, r0
 80061f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061f2:	1ad3      	subs	r3, r2, r3
 80061f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d901      	bls.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80061fc:	2303      	movs	r3, #3
 80061fe:	e240      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006200:	4b0d      	ldr	r3, [pc, #52]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006202:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006204:	f003 0302 	and.w	r3, r3, #2
 8006208:	2b00      	cmp	r3, #0
 800620a:	d0ee      	beq.n	80061ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006210:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006214:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006218:	d114      	bne.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x204>
 800621a:	4b07      	ldr	r3, [pc, #28]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006226:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800622a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800622e:	4902      	ldr	r1, [pc, #8]	; (8006238 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006230:	4313      	orrs	r3, r2
 8006232:	608b      	str	r3, [r1, #8]
 8006234:	e00c      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8006236:	bf00      	nop
 8006238:	40023800 	.word	0x40023800
 800623c:	40007000 	.word	0x40007000
 8006240:	42470e40 	.word	0x42470e40
 8006244:	4b4a      	ldr	r3, [pc, #296]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	4a49      	ldr	r2, [pc, #292]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800624a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800624e:	6093      	str	r3, [r2, #8]
 8006250:	4b47      	ldr	r3, [pc, #284]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006252:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006258:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800625c:	4944      	ldr	r1, [pc, #272]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800625e:	4313      	orrs	r3, r2
 8006260:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f003 0310 	and.w	r3, r3, #16
 800626a:	2b00      	cmp	r3, #0
 800626c:	d004      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8006274:	4b3f      	ldr	r3, [pc, #252]	; (8006374 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8006276:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00a      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006284:	4b3a      	ldr	r3, [pc, #232]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006286:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800628a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006292:	4937      	ldr	r1, [pc, #220]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006294:	4313      	orrs	r3, r2
 8006296:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d00a      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80062a6:	4b32      	ldr	r3, [pc, #200]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80062a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062ac:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80062b4:	492e      	ldr	r1, [pc, #184]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d011      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 80062c8:	4b29      	ldr	r3, [pc, #164]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80062ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062ce:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d6:	4926      	ldr	r1, [pc, #152]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80062d8:	4313      	orrs	r3, r2
 80062da:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80062e6:	d101      	bne.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 80062e8:	2301      	movs	r3, #1
 80062ea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00a      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80062f8:	4b1d      	ldr	r3, [pc, #116]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80062fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062fe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006306:	491a      	ldr	r1, [pc, #104]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8006308:	4313      	orrs	r3, r2
 800630a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006316:	2b00      	cmp	r3, #0
 8006318:	d011      	beq.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800631a:	4b15      	ldr	r3, [pc, #84]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800631c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006320:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006328:	4911      	ldr	r1, [pc, #68]	; (8006370 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800632a:	4313      	orrs	r3, r2
 800632c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006334:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006338:	d101      	bne.n	800633e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800633a:	2301      	movs	r3, #1
 800633c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006340:	2b01      	cmp	r3, #1
 8006342:	d005      	beq.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800634c:	f040 80ff 	bne.w	800654e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006350:	4b09      	ldr	r3, [pc, #36]	; (8006378 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006352:	2200      	movs	r2, #0
 8006354:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006356:	f7fc fadf 	bl	8002918 <HAL_GetTick>
 800635a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800635c:	e00e      	b.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800635e:	f7fc fadb 	bl	8002918 <HAL_GetTick>
 8006362:	4602      	mov	r2, r0
 8006364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	2b02      	cmp	r3, #2
 800636a:	d907      	bls.n	800637c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800636c:	2303      	movs	r3, #3
 800636e:	e188      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006370:	40023800 	.word	0x40023800
 8006374:	424711e0 	.word	0x424711e0
 8006378:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800637c:	4b7e      	ldr	r3, [pc, #504]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006384:	2b00      	cmp	r3, #0
 8006386:	d1ea      	bne.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b00      	cmp	r3, #0
 8006392:	d003      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006398:	2b00      	cmp	r3, #0
 800639a:	d009      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d028      	beq.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d124      	bne.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80063b0:	4b71      	ldr	r3, [pc, #452]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80063b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063b6:	0c1b      	lsrs	r3, r3, #16
 80063b8:	f003 0303 	and.w	r3, r3, #3
 80063bc:	3301      	adds	r3, #1
 80063be:	005b      	lsls	r3, r3, #1
 80063c0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80063c2:	4b6d      	ldr	r3, [pc, #436]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80063c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80063c8:	0e1b      	lsrs	r3, r3, #24
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	685a      	ldr	r2, [r3, #4]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	019b      	lsls	r3, r3, #6
 80063da:	431a      	orrs	r2, r3
 80063dc:	69fb      	ldr	r3, [r7, #28]
 80063de:	085b      	lsrs	r3, r3, #1
 80063e0:	3b01      	subs	r3, #1
 80063e2:	041b      	lsls	r3, r3, #16
 80063e4:	431a      	orrs	r2, r3
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	061b      	lsls	r3, r3, #24
 80063ea:	431a      	orrs	r2, r3
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	695b      	ldr	r3, [r3, #20]
 80063f0:	071b      	lsls	r3, r3, #28
 80063f2:	4961      	ldr	r1, [pc, #388]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80063f4:	4313      	orrs	r3, r2
 80063f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	f003 0304 	and.w	r3, r3, #4
 8006402:	2b00      	cmp	r3, #0
 8006404:	d004      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800640a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800640e:	d00a      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006418:	2b00      	cmp	r3, #0
 800641a:	d035      	beq.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006420:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006424:	d130      	bne.n	8006488 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8006426:	4b54      	ldr	r3, [pc, #336]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006428:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800642c:	0c1b      	lsrs	r3, r3, #16
 800642e:	f003 0303 	and.w	r3, r3, #3
 8006432:	3301      	adds	r3, #1
 8006434:	005b      	lsls	r3, r3, #1
 8006436:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006438:	4b4f      	ldr	r3, [pc, #316]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800643a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800643e:	0f1b      	lsrs	r3, r3, #28
 8006440:	f003 0307 	and.w	r3, r3, #7
 8006444:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	685a      	ldr	r2, [r3, #4]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	019b      	lsls	r3, r3, #6
 8006450:	431a      	orrs	r2, r3
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	085b      	lsrs	r3, r3, #1
 8006456:	3b01      	subs	r3, #1
 8006458:	041b      	lsls	r3, r3, #16
 800645a:	431a      	orrs	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	691b      	ldr	r3, [r3, #16]
 8006460:	061b      	lsls	r3, r3, #24
 8006462:	431a      	orrs	r2, r3
 8006464:	697b      	ldr	r3, [r7, #20]
 8006466:	071b      	lsls	r3, r3, #28
 8006468:	4943      	ldr	r1, [pc, #268]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800646a:	4313      	orrs	r3, r2
 800646c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006470:	4b41      	ldr	r3, [pc, #260]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006472:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006476:	f023 021f 	bic.w	r2, r3, #31
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800647e:	3b01      	subs	r3, #1
 8006480:	493d      	ldr	r1, [pc, #244]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006482:	4313      	orrs	r3, r2
 8006484:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006490:	2b00      	cmp	r3, #0
 8006492:	d029      	beq.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006498:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800649c:	d124      	bne.n	80064e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800649e:	4b36      	ldr	r3, [pc, #216]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80064a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064a4:	0c1b      	lsrs	r3, r3, #16
 80064a6:	f003 0303 	and.w	r3, r3, #3
 80064aa:	3301      	adds	r3, #1
 80064ac:	005b      	lsls	r3, r3, #1
 80064ae:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80064b0:	4b31      	ldr	r3, [pc, #196]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80064b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80064b6:	0f1b      	lsrs	r3, r3, #28
 80064b8:	f003 0307 	and.w	r3, r3, #7
 80064bc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	685a      	ldr	r2, [r3, #4]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	019b      	lsls	r3, r3, #6
 80064c8:	431a      	orrs	r2, r3
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	085b      	lsrs	r3, r3, #1
 80064d0:	3b01      	subs	r3, #1
 80064d2:	041b      	lsls	r3, r3, #16
 80064d4:	431a      	orrs	r2, r3
 80064d6:	69bb      	ldr	r3, [r7, #24]
 80064d8:	061b      	lsls	r3, r3, #24
 80064da:	431a      	orrs	r2, r3
 80064dc:	697b      	ldr	r3, [r7, #20]
 80064de:	071b      	lsls	r3, r3, #28
 80064e0:	4925      	ldr	r1, [pc, #148]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80064e2:	4313      	orrs	r3, r2
 80064e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d016      	beq.n	8006522 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	685a      	ldr	r2, [r3, #4]
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	019b      	lsls	r3, r3, #6
 80064fe:	431a      	orrs	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	68db      	ldr	r3, [r3, #12]
 8006504:	085b      	lsrs	r3, r3, #1
 8006506:	3b01      	subs	r3, #1
 8006508:	041b      	lsls	r3, r3, #16
 800650a:	431a      	orrs	r2, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	691b      	ldr	r3, [r3, #16]
 8006510:	061b      	lsls	r3, r3, #24
 8006512:	431a      	orrs	r2, r3
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	695b      	ldr	r3, [r3, #20]
 8006518:	071b      	lsls	r3, r3, #28
 800651a:	4917      	ldr	r1, [pc, #92]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800651c:	4313      	orrs	r3, r2
 800651e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006522:	4b16      	ldr	r3, [pc, #88]	; (800657c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8006524:	2201      	movs	r2, #1
 8006526:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006528:	f7fc f9f6 	bl	8002918 <HAL_GetTick>
 800652c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800652e:	e008      	b.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006530:	f7fc f9f2 	bl	8002918 <HAL_GetTick>
 8006534:	4602      	mov	r2, r0
 8006536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006538:	1ad3      	subs	r3, r2, r3
 800653a:	2b02      	cmp	r3, #2
 800653c:	d901      	bls.n	8006542 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800653e:	2303      	movs	r3, #3
 8006540:	e09f      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006542:	4b0d      	ldr	r3, [pc, #52]	; (8006578 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800654a:	2b00      	cmp	r3, #0
 800654c:	d0f0      	beq.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800654e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006550:	2b01      	cmp	r3, #1
 8006552:	f040 8095 	bne.w	8006680 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006556:	4b0a      	ldr	r3, [pc, #40]	; (8006580 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8006558:	2200      	movs	r2, #0
 800655a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800655c:	f7fc f9dc 	bl	8002918 <HAL_GetTick>
 8006560:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006562:	e00f      	b.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006564:	f7fc f9d8 	bl	8002918 <HAL_GetTick>
 8006568:	4602      	mov	r2, r0
 800656a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	2b02      	cmp	r3, #2
 8006570:	d908      	bls.n	8006584 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e085      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8006576:	bf00      	nop
 8006578:	40023800 	.word	0x40023800
 800657c:	42470068 	.word	0x42470068
 8006580:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006584:	4b41      	ldr	r3, [pc, #260]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800658c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006590:	d0e8      	beq.n	8006564 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0304 	and.w	r3, r3, #4
 800659a:	2b00      	cmp	r3, #0
 800659c:	d003      	beq.n	80065a6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d009      	beq.n	80065ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d02b      	beq.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d127      	bne.n	800660a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80065ba:	4b34      	ldr	r3, [pc, #208]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80065bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065c0:	0c1b      	lsrs	r3, r3, #16
 80065c2:	f003 0303 	and.w	r3, r3, #3
 80065c6:	3301      	adds	r3, #1
 80065c8:	005b      	lsls	r3, r3, #1
 80065ca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	699a      	ldr	r2, [r3, #24]
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	69db      	ldr	r3, [r3, #28]
 80065d4:	019b      	lsls	r3, r3, #6
 80065d6:	431a      	orrs	r2, r3
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	085b      	lsrs	r3, r3, #1
 80065dc:	3b01      	subs	r3, #1
 80065de:	041b      	lsls	r3, r3, #16
 80065e0:	431a      	orrs	r2, r3
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e6:	061b      	lsls	r3, r3, #24
 80065e8:	4928      	ldr	r1, [pc, #160]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80065ea:	4313      	orrs	r3, r2
 80065ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80065f0:	4b26      	ldr	r3, [pc, #152]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80065f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065f6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065fe:	3b01      	subs	r3, #1
 8006600:	021b      	lsls	r3, r3, #8
 8006602:	4922      	ldr	r1, [pc, #136]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006604:	4313      	orrs	r3, r2
 8006606:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006612:	2b00      	cmp	r3, #0
 8006614:	d01d      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800661a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800661e:	d118      	bne.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006620:	4b1a      	ldr	r3, [pc, #104]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006622:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006626:	0e1b      	lsrs	r3, r3, #24
 8006628:	f003 030f 	and.w	r3, r3, #15
 800662c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	699a      	ldr	r2, [r3, #24]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	019b      	lsls	r3, r3, #6
 8006638:	431a      	orrs	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a1b      	ldr	r3, [r3, #32]
 800663e:	085b      	lsrs	r3, r3, #1
 8006640:	3b01      	subs	r3, #1
 8006642:	041b      	lsls	r3, r3, #16
 8006644:	431a      	orrs	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	061b      	lsls	r3, r3, #24
 800664a:	4910      	ldr	r1, [pc, #64]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800664c:	4313      	orrs	r3, r2
 800664e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006652:	4b0f      	ldr	r3, [pc, #60]	; (8006690 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8006654:	2201      	movs	r2, #1
 8006656:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006658:	f7fc f95e 	bl	8002918 <HAL_GetTick>
 800665c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800665e:	e008      	b.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8006660:	f7fc f95a 	bl	8002918 <HAL_GetTick>
 8006664:	4602      	mov	r2, r0
 8006666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006668:	1ad3      	subs	r3, r2, r3
 800666a:	2b02      	cmp	r3, #2
 800666c:	d901      	bls.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800666e:	2303      	movs	r3, #3
 8006670:	e007      	b.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006672:	4b06      	ldr	r3, [pc, #24]	; (800668c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800667a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800667e:	d1ef      	bne.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8006680:	2300      	movs	r3, #0
}
 8006682:	4618      	mov	r0, r3
 8006684:	3730      	adds	r7, #48	; 0x30
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	40023800 	.word	0x40023800
 8006690:	42470070 	.word	0x42470070

08006694 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006694:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006698:	b0a6      	sub	sp, #152	; 0x98
 800669a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800669c:	2300      	movs	r3, #0
 800669e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80066a2:	2300      	movs	r3, #0
 80066a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 80066a8:	2300      	movs	r3, #0
 80066aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 80066ae:	2300      	movs	r3, #0
 80066b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 80066b4:	2300      	movs	r3, #0
 80066b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80066ba:	4bc8      	ldr	r3, [pc, #800]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 80066bc:	689b      	ldr	r3, [r3, #8]
 80066be:	f003 030c 	and.w	r3, r3, #12
 80066c2:	2b0c      	cmp	r3, #12
 80066c4:	f200 817e 	bhi.w	80069c4 <HAL_RCC_GetSysClockFreq+0x330>
 80066c8:	a201      	add	r2, pc, #4	; (adr r2, 80066d0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80066ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ce:	bf00      	nop
 80066d0:	08006705 	.word	0x08006705
 80066d4:	080069c5 	.word	0x080069c5
 80066d8:	080069c5 	.word	0x080069c5
 80066dc:	080069c5 	.word	0x080069c5
 80066e0:	0800670d 	.word	0x0800670d
 80066e4:	080069c5 	.word	0x080069c5
 80066e8:	080069c5 	.word	0x080069c5
 80066ec:	080069c5 	.word	0x080069c5
 80066f0:	08006715 	.word	0x08006715
 80066f4:	080069c5 	.word	0x080069c5
 80066f8:	080069c5 	.word	0x080069c5
 80066fc:	080069c5 	.word	0x080069c5
 8006700:	0800687f 	.word	0x0800687f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006704:	4bb6      	ldr	r3, [pc, #728]	; (80069e0 <HAL_RCC_GetSysClockFreq+0x34c>)
 8006706:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 800670a:	e15f      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800670c:	4bb5      	ldr	r3, [pc, #724]	; (80069e4 <HAL_RCC_GetSysClockFreq+0x350>)
 800670e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8006712:	e15b      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006714:	4bb1      	ldr	r3, [pc, #708]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800671c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006720:	4bae      	ldr	r3, [pc, #696]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d031      	beq.n	8006790 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800672c:	4bab      	ldr	r3, [pc, #684]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 800672e:	685b      	ldr	r3, [r3, #4]
 8006730:	099b      	lsrs	r3, r3, #6
 8006732:	2200      	movs	r2, #0
 8006734:	66bb      	str	r3, [r7, #104]	; 0x68
 8006736:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006738:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800673a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800673e:	663b      	str	r3, [r7, #96]	; 0x60
 8006740:	2300      	movs	r3, #0
 8006742:	667b      	str	r3, [r7, #100]	; 0x64
 8006744:	4ba7      	ldr	r3, [pc, #668]	; (80069e4 <HAL_RCC_GetSysClockFreq+0x350>)
 8006746:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800674a:	462a      	mov	r2, r5
 800674c:	fb03 f202 	mul.w	r2, r3, r2
 8006750:	2300      	movs	r3, #0
 8006752:	4621      	mov	r1, r4
 8006754:	fb01 f303 	mul.w	r3, r1, r3
 8006758:	4413      	add	r3, r2
 800675a:	4aa2      	ldr	r2, [pc, #648]	; (80069e4 <HAL_RCC_GetSysClockFreq+0x350>)
 800675c:	4621      	mov	r1, r4
 800675e:	fba1 1202 	umull	r1, r2, r1, r2
 8006762:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006764:	460a      	mov	r2, r1
 8006766:	67ba      	str	r2, [r7, #120]	; 0x78
 8006768:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800676a:	4413      	add	r3, r2
 800676c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800676e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006772:	2200      	movs	r2, #0
 8006774:	65bb      	str	r3, [r7, #88]	; 0x58
 8006776:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006778:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800677c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8006780:	f7fa faa2 	bl	8000cc8 <__aeabi_uldivmod>
 8006784:	4602      	mov	r2, r0
 8006786:	460b      	mov	r3, r1
 8006788:	4613      	mov	r3, r2
 800678a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800678e:	e064      	b.n	800685a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006790:	4b92      	ldr	r3, [pc, #584]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 8006792:	685b      	ldr	r3, [r3, #4]
 8006794:	099b      	lsrs	r3, r3, #6
 8006796:	2200      	movs	r2, #0
 8006798:	653b      	str	r3, [r7, #80]	; 0x50
 800679a:	657a      	str	r2, [r7, #84]	; 0x54
 800679c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800679e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80067a2:	64bb      	str	r3, [r7, #72]	; 0x48
 80067a4:	2300      	movs	r3, #0
 80067a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80067a8:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 80067ac:	4622      	mov	r2, r4
 80067ae:	462b      	mov	r3, r5
 80067b0:	f04f 0000 	mov.w	r0, #0
 80067b4:	f04f 0100 	mov.w	r1, #0
 80067b8:	0159      	lsls	r1, r3, #5
 80067ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80067be:	0150      	lsls	r0, r2, #5
 80067c0:	4602      	mov	r2, r0
 80067c2:	460b      	mov	r3, r1
 80067c4:	4621      	mov	r1, r4
 80067c6:	1a51      	subs	r1, r2, r1
 80067c8:	6139      	str	r1, [r7, #16]
 80067ca:	4629      	mov	r1, r5
 80067cc:	eb63 0301 	sbc.w	r3, r3, r1
 80067d0:	617b      	str	r3, [r7, #20]
 80067d2:	f04f 0200 	mov.w	r2, #0
 80067d6:	f04f 0300 	mov.w	r3, #0
 80067da:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067de:	4659      	mov	r1, fp
 80067e0:	018b      	lsls	r3, r1, #6
 80067e2:	4651      	mov	r1, sl
 80067e4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80067e8:	4651      	mov	r1, sl
 80067ea:	018a      	lsls	r2, r1, #6
 80067ec:	4651      	mov	r1, sl
 80067ee:	ebb2 0801 	subs.w	r8, r2, r1
 80067f2:	4659      	mov	r1, fp
 80067f4:	eb63 0901 	sbc.w	r9, r3, r1
 80067f8:	f04f 0200 	mov.w	r2, #0
 80067fc:	f04f 0300 	mov.w	r3, #0
 8006800:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006804:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006808:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800680c:	4690      	mov	r8, r2
 800680e:	4699      	mov	r9, r3
 8006810:	4623      	mov	r3, r4
 8006812:	eb18 0303 	adds.w	r3, r8, r3
 8006816:	60bb      	str	r3, [r7, #8]
 8006818:	462b      	mov	r3, r5
 800681a:	eb49 0303 	adc.w	r3, r9, r3
 800681e:	60fb      	str	r3, [r7, #12]
 8006820:	f04f 0200 	mov.w	r2, #0
 8006824:	f04f 0300 	mov.w	r3, #0
 8006828:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800682c:	4629      	mov	r1, r5
 800682e:	028b      	lsls	r3, r1, #10
 8006830:	4621      	mov	r1, r4
 8006832:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006836:	4621      	mov	r1, r4
 8006838:	028a      	lsls	r2, r1, #10
 800683a:	4610      	mov	r0, r2
 800683c:	4619      	mov	r1, r3
 800683e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006842:	2200      	movs	r2, #0
 8006844:	643b      	str	r3, [r7, #64]	; 0x40
 8006846:	647a      	str	r2, [r7, #68]	; 0x44
 8006848:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800684c:	f7fa fa3c 	bl	8000cc8 <__aeabi_uldivmod>
 8006850:	4602      	mov	r2, r0
 8006852:	460b      	mov	r3, r1
 8006854:	4613      	mov	r3, r2
 8006856:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800685a:	4b60      	ldr	r3, [pc, #384]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	0c1b      	lsrs	r3, r3, #16
 8006860:	f003 0303 	and.w	r3, r3, #3
 8006864:	3301      	adds	r3, #1
 8006866:	005b      	lsls	r3, r3, #1
 8006868:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 800686c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006870:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006874:	fbb2 f3f3 	udiv	r3, r2, r3
 8006878:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800687c:	e0a6      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800687e:	4b57      	ldr	r3, [pc, #348]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006886:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800688a:	4b54      	ldr	r3, [pc, #336]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006892:	2b00      	cmp	r3, #0
 8006894:	d02a      	beq.n	80068ec <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006896:	4b51      	ldr	r3, [pc, #324]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 8006898:	685b      	ldr	r3, [r3, #4]
 800689a:	099b      	lsrs	r3, r3, #6
 800689c:	2200      	movs	r2, #0
 800689e:	63bb      	str	r3, [r7, #56]	; 0x38
 80068a0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80068a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068a4:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80068a8:	2100      	movs	r1, #0
 80068aa:	4b4e      	ldr	r3, [pc, #312]	; (80069e4 <HAL_RCC_GetSysClockFreq+0x350>)
 80068ac:	fb03 f201 	mul.w	r2, r3, r1
 80068b0:	2300      	movs	r3, #0
 80068b2:	fb00 f303 	mul.w	r3, r0, r3
 80068b6:	4413      	add	r3, r2
 80068b8:	4a4a      	ldr	r2, [pc, #296]	; (80069e4 <HAL_RCC_GetSysClockFreq+0x350>)
 80068ba:	fba0 1202 	umull	r1, r2, r0, r2
 80068be:	677a      	str	r2, [r7, #116]	; 0x74
 80068c0:	460a      	mov	r2, r1
 80068c2:	673a      	str	r2, [r7, #112]	; 0x70
 80068c4:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80068c6:	4413      	add	r3, r2
 80068c8:	677b      	str	r3, [r7, #116]	; 0x74
 80068ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80068ce:	2200      	movs	r2, #0
 80068d0:	633b      	str	r3, [r7, #48]	; 0x30
 80068d2:	637a      	str	r2, [r7, #52]	; 0x34
 80068d4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80068d8:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80068dc:	f7fa f9f4 	bl	8000cc8 <__aeabi_uldivmod>
 80068e0:	4602      	mov	r2, r0
 80068e2:	460b      	mov	r3, r1
 80068e4:	4613      	mov	r3, r2
 80068e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80068ea:	e05b      	b.n	80069a4 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80068ec:	4b3b      	ldr	r3, [pc, #236]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	099b      	lsrs	r3, r3, #6
 80068f2:	2200      	movs	r2, #0
 80068f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80068f6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80068fe:	623b      	str	r3, [r7, #32]
 8006900:	2300      	movs	r3, #0
 8006902:	627b      	str	r3, [r7, #36]	; 0x24
 8006904:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006908:	4642      	mov	r2, r8
 800690a:	464b      	mov	r3, r9
 800690c:	f04f 0000 	mov.w	r0, #0
 8006910:	f04f 0100 	mov.w	r1, #0
 8006914:	0159      	lsls	r1, r3, #5
 8006916:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800691a:	0150      	lsls	r0, r2, #5
 800691c:	4602      	mov	r2, r0
 800691e:	460b      	mov	r3, r1
 8006920:	4641      	mov	r1, r8
 8006922:	ebb2 0a01 	subs.w	sl, r2, r1
 8006926:	4649      	mov	r1, r9
 8006928:	eb63 0b01 	sbc.w	fp, r3, r1
 800692c:	f04f 0200 	mov.w	r2, #0
 8006930:	f04f 0300 	mov.w	r3, #0
 8006934:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006938:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800693c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006940:	ebb2 040a 	subs.w	r4, r2, sl
 8006944:	eb63 050b 	sbc.w	r5, r3, fp
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	f04f 0300 	mov.w	r3, #0
 8006950:	00eb      	lsls	r3, r5, #3
 8006952:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006956:	00e2      	lsls	r2, r4, #3
 8006958:	4614      	mov	r4, r2
 800695a:	461d      	mov	r5, r3
 800695c:	4643      	mov	r3, r8
 800695e:	18e3      	adds	r3, r4, r3
 8006960:	603b      	str	r3, [r7, #0]
 8006962:	464b      	mov	r3, r9
 8006964:	eb45 0303 	adc.w	r3, r5, r3
 8006968:	607b      	str	r3, [r7, #4]
 800696a:	f04f 0200 	mov.w	r2, #0
 800696e:	f04f 0300 	mov.w	r3, #0
 8006972:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006976:	4629      	mov	r1, r5
 8006978:	028b      	lsls	r3, r1, #10
 800697a:	4621      	mov	r1, r4
 800697c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006980:	4621      	mov	r1, r4
 8006982:	028a      	lsls	r2, r1, #10
 8006984:	4610      	mov	r0, r2
 8006986:	4619      	mov	r1, r3
 8006988:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800698c:	2200      	movs	r2, #0
 800698e:	61bb      	str	r3, [r7, #24]
 8006990:	61fa      	str	r2, [r7, #28]
 8006992:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006996:	f7fa f997 	bl	8000cc8 <__aeabi_uldivmod>
 800699a:	4602      	mov	r2, r0
 800699c:	460b      	mov	r3, r1
 800699e:	4613      	mov	r3, r2
 80069a0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80069a4:	4b0d      	ldr	r3, [pc, #52]	; (80069dc <HAL_RCC_GetSysClockFreq+0x348>)
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	0f1b      	lsrs	r3, r3, #28
 80069aa:	f003 0307 	and.w	r3, r3, #7
 80069ae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 80069b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80069b6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80069ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80069be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80069c2:	e003      	b.n	80069cc <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069c4:	4b06      	ldr	r3, [pc, #24]	; (80069e0 <HAL_RCC_GetSysClockFreq+0x34c>)
 80069c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80069ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 80069d0:	4618      	mov	r0, r3
 80069d2:	3798      	adds	r7, #152	; 0x98
 80069d4:	46bd      	mov	sp, r7
 80069d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80069da:	bf00      	nop
 80069dc:	40023800 	.word	0x40023800
 80069e0:	00f42400 	.word	0x00f42400
 80069e4:	017d7840 	.word	0x017d7840

080069e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069e8:	b580      	push	{r7, lr}
 80069ea:	b086      	sub	sp, #24
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d101      	bne.n	80069fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e28d      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0301 	and.w	r3, r3, #1
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	f000 8083 	beq.w	8006b0e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006a08:	4b94      	ldr	r3, [pc, #592]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a0a:	689b      	ldr	r3, [r3, #8]
 8006a0c:	f003 030c 	and.w	r3, r3, #12
 8006a10:	2b04      	cmp	r3, #4
 8006a12:	d019      	beq.n	8006a48 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a14:	4b91      	ldr	r3, [pc, #580]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006a1c:	2b08      	cmp	r3, #8
 8006a1e:	d106      	bne.n	8006a2e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a20:	4b8e      	ldr	r3, [pc, #568]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a2c:	d00c      	beq.n	8006a48 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a2e:	4b8b      	ldr	r3, [pc, #556]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006a36:	2b0c      	cmp	r3, #12
 8006a38:	d112      	bne.n	8006a60 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a3a:	4b88      	ldr	r3, [pc, #544]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a46:	d10b      	bne.n	8006a60 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a48:	4b84      	ldr	r3, [pc, #528]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d05b      	beq.n	8006b0c <HAL_RCC_OscConfig+0x124>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d157      	bne.n	8006b0c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006a5c:	2301      	movs	r3, #1
 8006a5e:	e25a      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	685b      	ldr	r3, [r3, #4]
 8006a64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a68:	d106      	bne.n	8006a78 <HAL_RCC_OscConfig+0x90>
 8006a6a:	4b7c      	ldr	r3, [pc, #496]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a7b      	ldr	r2, [pc, #492]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a74:	6013      	str	r3, [r2, #0]
 8006a76:	e01d      	b.n	8006ab4 <HAL_RCC_OscConfig+0xcc>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a80:	d10c      	bne.n	8006a9c <HAL_RCC_OscConfig+0xb4>
 8006a82:	4b76      	ldr	r3, [pc, #472]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a75      	ldr	r2, [pc, #468]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a8c:	6013      	str	r3, [r2, #0]
 8006a8e:	4b73      	ldr	r3, [pc, #460]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	4a72      	ldr	r2, [pc, #456]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a94:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a98:	6013      	str	r3, [r2, #0]
 8006a9a:	e00b      	b.n	8006ab4 <HAL_RCC_OscConfig+0xcc>
 8006a9c:	4b6f      	ldr	r3, [pc, #444]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a6e      	ldr	r2, [pc, #440]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006aa2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006aa6:	6013      	str	r3, [r2, #0]
 8006aa8:	4b6c      	ldr	r3, [pc, #432]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a6b      	ldr	r2, [pc, #428]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006aae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d013      	beq.n	8006ae4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006abc:	f7fb ff2c 	bl	8002918 <HAL_GetTick>
 8006ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ac2:	e008      	b.n	8006ad6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006ac4:	f7fb ff28 	bl	8002918 <HAL_GetTick>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	1ad3      	subs	r3, r2, r3
 8006ace:	2b64      	cmp	r3, #100	; 0x64
 8006ad0:	d901      	bls.n	8006ad6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006ad2:	2303      	movs	r3, #3
 8006ad4:	e21f      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ad6:	4b61      	ldr	r3, [pc, #388]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d0f0      	beq.n	8006ac4 <HAL_RCC_OscConfig+0xdc>
 8006ae2:	e014      	b.n	8006b0e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ae4:	f7fb ff18 	bl	8002918 <HAL_GetTick>
 8006ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aea:	e008      	b.n	8006afe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006aec:	f7fb ff14 	bl	8002918 <HAL_GetTick>
 8006af0:	4602      	mov	r2, r0
 8006af2:	693b      	ldr	r3, [r7, #16]
 8006af4:	1ad3      	subs	r3, r2, r3
 8006af6:	2b64      	cmp	r3, #100	; 0x64
 8006af8:	d901      	bls.n	8006afe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006afa:	2303      	movs	r3, #3
 8006afc:	e20b      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006afe:	4b57      	ldr	r3, [pc, #348]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d1f0      	bne.n	8006aec <HAL_RCC_OscConfig+0x104>
 8006b0a:	e000      	b.n	8006b0e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0302 	and.w	r3, r3, #2
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d06f      	beq.n	8006bfa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b1a:	4b50      	ldr	r3, [pc, #320]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	f003 030c 	and.w	r3, r3, #12
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d017      	beq.n	8006b56 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b26:	4b4d      	ldr	r3, [pc, #308]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b28:	689b      	ldr	r3, [r3, #8]
 8006b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006b2e:	2b08      	cmp	r3, #8
 8006b30:	d105      	bne.n	8006b3e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b32:	4b4a      	ldr	r3, [pc, #296]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00b      	beq.n	8006b56 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b3e:	4b47      	ldr	r3, [pc, #284]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b40:	689b      	ldr	r3, [r3, #8]
 8006b42:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006b46:	2b0c      	cmp	r3, #12
 8006b48:	d11c      	bne.n	8006b84 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b4a:	4b44      	ldr	r3, [pc, #272]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b4c:	685b      	ldr	r3, [r3, #4]
 8006b4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d116      	bne.n	8006b84 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b56:	4b41      	ldr	r3, [pc, #260]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 0302 	and.w	r3, r3, #2
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d005      	beq.n	8006b6e <HAL_RCC_OscConfig+0x186>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68db      	ldr	r3, [r3, #12]
 8006b66:	2b01      	cmp	r3, #1
 8006b68:	d001      	beq.n	8006b6e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e1d3      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b6e:	4b3b      	ldr	r3, [pc, #236]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	691b      	ldr	r3, [r3, #16]
 8006b7a:	00db      	lsls	r3, r3, #3
 8006b7c:	4937      	ldr	r1, [pc, #220]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b82:	e03a      	b.n	8006bfa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	68db      	ldr	r3, [r3, #12]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d020      	beq.n	8006bce <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b8c:	4b34      	ldr	r3, [pc, #208]	; (8006c60 <HAL_RCC_OscConfig+0x278>)
 8006b8e:	2201      	movs	r2, #1
 8006b90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b92:	f7fb fec1 	bl	8002918 <HAL_GetTick>
 8006b96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b98:	e008      	b.n	8006bac <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b9a:	f7fb febd 	bl	8002918 <HAL_GetTick>
 8006b9e:	4602      	mov	r2, r0
 8006ba0:	693b      	ldr	r3, [r7, #16]
 8006ba2:	1ad3      	subs	r3, r2, r3
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d901      	bls.n	8006bac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e1b4      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bac:	4b2b      	ldr	r3, [pc, #172]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f003 0302 	and.w	r3, r3, #2
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d0f0      	beq.n	8006b9a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006bb8:	4b28      	ldr	r3, [pc, #160]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	00db      	lsls	r3, r3, #3
 8006bc6:	4925      	ldr	r1, [pc, #148]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006bc8:	4313      	orrs	r3, r2
 8006bca:	600b      	str	r3, [r1, #0]
 8006bcc:	e015      	b.n	8006bfa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006bce:	4b24      	ldr	r3, [pc, #144]	; (8006c60 <HAL_RCC_OscConfig+0x278>)
 8006bd0:	2200      	movs	r2, #0
 8006bd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bd4:	f7fb fea0 	bl	8002918 <HAL_GetTick>
 8006bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bda:	e008      	b.n	8006bee <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006bdc:	f7fb fe9c 	bl	8002918 <HAL_GetTick>
 8006be0:	4602      	mov	r2, r0
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	2b02      	cmp	r3, #2
 8006be8:	d901      	bls.n	8006bee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006bea:	2303      	movs	r3, #3
 8006bec:	e193      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006bee:	4b1b      	ldr	r3, [pc, #108]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0302 	and.w	r3, r3, #2
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d1f0      	bne.n	8006bdc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f003 0308 	and.w	r3, r3, #8
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d036      	beq.n	8006c74 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	695b      	ldr	r3, [r3, #20]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d016      	beq.n	8006c3c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006c0e:	4b15      	ldr	r3, [pc, #84]	; (8006c64 <HAL_RCC_OscConfig+0x27c>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c14:	f7fb fe80 	bl	8002918 <HAL_GetTick>
 8006c18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c1a:	e008      	b.n	8006c2e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c1c:	f7fb fe7c 	bl	8002918 <HAL_GetTick>
 8006c20:	4602      	mov	r2, r0
 8006c22:	693b      	ldr	r3, [r7, #16]
 8006c24:	1ad3      	subs	r3, r2, r3
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e173      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006c2e:	4b0b      	ldr	r3, [pc, #44]	; (8006c5c <HAL_RCC_OscConfig+0x274>)
 8006c30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c32:	f003 0302 	and.w	r3, r3, #2
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d0f0      	beq.n	8006c1c <HAL_RCC_OscConfig+0x234>
 8006c3a:	e01b      	b.n	8006c74 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006c3c:	4b09      	ldr	r3, [pc, #36]	; (8006c64 <HAL_RCC_OscConfig+0x27c>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c42:	f7fb fe69 	bl	8002918 <HAL_GetTick>
 8006c46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c48:	e00e      	b.n	8006c68 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c4a:	f7fb fe65 	bl	8002918 <HAL_GetTick>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	693b      	ldr	r3, [r7, #16]
 8006c52:	1ad3      	subs	r3, r2, r3
 8006c54:	2b02      	cmp	r3, #2
 8006c56:	d907      	bls.n	8006c68 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e15c      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
 8006c5c:	40023800 	.word	0x40023800
 8006c60:	42470000 	.word	0x42470000
 8006c64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c68:	4b8a      	ldr	r3, [pc, #552]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006c6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c6c:	f003 0302 	and.w	r3, r3, #2
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d1ea      	bne.n	8006c4a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f003 0304 	and.w	r3, r3, #4
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	f000 8097 	beq.w	8006db0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c82:	2300      	movs	r3, #0
 8006c84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c86:	4b83      	ldr	r3, [pc, #524]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d10f      	bne.n	8006cb2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c92:	2300      	movs	r3, #0
 8006c94:	60bb      	str	r3, [r7, #8]
 8006c96:	4b7f      	ldr	r3, [pc, #508]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c9a:	4a7e      	ldr	r2, [pc, #504]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006c9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ca0:	6413      	str	r3, [r2, #64]	; 0x40
 8006ca2:	4b7c      	ldr	r3, [pc, #496]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ca6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006caa:	60bb      	str	r3, [r7, #8]
 8006cac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006cae:	2301      	movs	r3, #1
 8006cb0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cb2:	4b79      	ldr	r3, [pc, #484]	; (8006e98 <HAL_RCC_OscConfig+0x4b0>)
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d118      	bne.n	8006cf0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006cbe:	4b76      	ldr	r3, [pc, #472]	; (8006e98 <HAL_RCC_OscConfig+0x4b0>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a75      	ldr	r2, [pc, #468]	; (8006e98 <HAL_RCC_OscConfig+0x4b0>)
 8006cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006cc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006cca:	f7fb fe25 	bl	8002918 <HAL_GetTick>
 8006cce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006cd0:	e008      	b.n	8006ce4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006cd2:	f7fb fe21 	bl	8002918 <HAL_GetTick>
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	1ad3      	subs	r3, r2, r3
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d901      	bls.n	8006ce4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006ce0:	2303      	movs	r3, #3
 8006ce2:	e118      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ce4:	4b6c      	ldr	r3, [pc, #432]	; (8006e98 <HAL_RCC_OscConfig+0x4b0>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d0f0      	beq.n	8006cd2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d106      	bne.n	8006d06 <HAL_RCC_OscConfig+0x31e>
 8006cf8:	4b66      	ldr	r3, [pc, #408]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006cfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cfc:	4a65      	ldr	r2, [pc, #404]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006cfe:	f043 0301 	orr.w	r3, r3, #1
 8006d02:	6713      	str	r3, [r2, #112]	; 0x70
 8006d04:	e01c      	b.n	8006d40 <HAL_RCC_OscConfig+0x358>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	2b05      	cmp	r3, #5
 8006d0c:	d10c      	bne.n	8006d28 <HAL_RCC_OscConfig+0x340>
 8006d0e:	4b61      	ldr	r3, [pc, #388]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d12:	4a60      	ldr	r2, [pc, #384]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d14:	f043 0304 	orr.w	r3, r3, #4
 8006d18:	6713      	str	r3, [r2, #112]	; 0x70
 8006d1a:	4b5e      	ldr	r3, [pc, #376]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d1e:	4a5d      	ldr	r2, [pc, #372]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d20:	f043 0301 	orr.w	r3, r3, #1
 8006d24:	6713      	str	r3, [r2, #112]	; 0x70
 8006d26:	e00b      	b.n	8006d40 <HAL_RCC_OscConfig+0x358>
 8006d28:	4b5a      	ldr	r3, [pc, #360]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d2c:	4a59      	ldr	r2, [pc, #356]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d2e:	f023 0301 	bic.w	r3, r3, #1
 8006d32:	6713      	str	r3, [r2, #112]	; 0x70
 8006d34:	4b57      	ldr	r3, [pc, #348]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d38:	4a56      	ldr	r2, [pc, #344]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d3a:	f023 0304 	bic.w	r3, r3, #4
 8006d3e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d015      	beq.n	8006d74 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d48:	f7fb fde6 	bl	8002918 <HAL_GetTick>
 8006d4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d4e:	e00a      	b.n	8006d66 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d50:	f7fb fde2 	bl	8002918 <HAL_GetTick>
 8006d54:	4602      	mov	r2, r0
 8006d56:	693b      	ldr	r3, [r7, #16]
 8006d58:	1ad3      	subs	r3, r2, r3
 8006d5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d901      	bls.n	8006d66 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e0d7      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d66:	4b4b      	ldr	r3, [pc, #300]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d6a:	f003 0302 	and.w	r3, r3, #2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0ee      	beq.n	8006d50 <HAL_RCC_OscConfig+0x368>
 8006d72:	e014      	b.n	8006d9e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d74:	f7fb fdd0 	bl	8002918 <HAL_GetTick>
 8006d78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d7a:	e00a      	b.n	8006d92 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d7c:	f7fb fdcc 	bl	8002918 <HAL_GetTick>
 8006d80:	4602      	mov	r2, r0
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d8a:	4293      	cmp	r3, r2
 8006d8c:	d901      	bls.n	8006d92 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006d8e:	2303      	movs	r3, #3
 8006d90:	e0c1      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d92:	4b40      	ldr	r3, [pc, #256]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d96:	f003 0302 	and.w	r3, r3, #2
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1ee      	bne.n	8006d7c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d9e:	7dfb      	ldrb	r3, [r7, #23]
 8006da0:	2b01      	cmp	r3, #1
 8006da2:	d105      	bne.n	8006db0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006da4:	4b3b      	ldr	r3, [pc, #236]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006da8:	4a3a      	ldr	r2, [pc, #232]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006daa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006dae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	699b      	ldr	r3, [r3, #24]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	f000 80ad 	beq.w	8006f14 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006dba:	4b36      	ldr	r3, [pc, #216]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f003 030c 	and.w	r3, r3, #12
 8006dc2:	2b08      	cmp	r3, #8
 8006dc4:	d060      	beq.n	8006e88 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d145      	bne.n	8006e5a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006dce:	4b33      	ldr	r3, [pc, #204]	; (8006e9c <HAL_RCC_OscConfig+0x4b4>)
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dd4:	f7fb fda0 	bl	8002918 <HAL_GetTick>
 8006dd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dda:	e008      	b.n	8006dee <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ddc:	f7fb fd9c 	bl	8002918 <HAL_GetTick>
 8006de0:	4602      	mov	r2, r0
 8006de2:	693b      	ldr	r3, [r7, #16]
 8006de4:	1ad3      	subs	r3, r2, r3
 8006de6:	2b02      	cmp	r3, #2
 8006de8:	d901      	bls.n	8006dee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8006dea:	2303      	movs	r3, #3
 8006dec:	e093      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dee:	4b29      	ldr	r3, [pc, #164]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d1f0      	bne.n	8006ddc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	69da      	ldr	r2, [r3, #28]
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	431a      	orrs	r2, r3
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e08:	019b      	lsls	r3, r3, #6
 8006e0a:	431a      	orrs	r2, r3
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e10:	085b      	lsrs	r3, r3, #1
 8006e12:	3b01      	subs	r3, #1
 8006e14:	041b      	lsls	r3, r3, #16
 8006e16:	431a      	orrs	r2, r3
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1c:	061b      	lsls	r3, r3, #24
 8006e1e:	431a      	orrs	r2, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e24:	071b      	lsls	r3, r3, #28
 8006e26:	491b      	ldr	r1, [pc, #108]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006e2c:	4b1b      	ldr	r3, [pc, #108]	; (8006e9c <HAL_RCC_OscConfig+0x4b4>)
 8006e2e:	2201      	movs	r2, #1
 8006e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e32:	f7fb fd71 	bl	8002918 <HAL_GetTick>
 8006e36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e38:	e008      	b.n	8006e4c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e3a:	f7fb fd6d 	bl	8002918 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d901      	bls.n	8006e4c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	e064      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e4c:	4b11      	ldr	r3, [pc, #68]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d0f0      	beq.n	8006e3a <HAL_RCC_OscConfig+0x452>
 8006e58:	e05c      	b.n	8006f14 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e5a:	4b10      	ldr	r3, [pc, #64]	; (8006e9c <HAL_RCC_OscConfig+0x4b4>)
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e60:	f7fb fd5a 	bl	8002918 <HAL_GetTick>
 8006e64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e66:	e008      	b.n	8006e7a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e68:	f7fb fd56 	bl	8002918 <HAL_GetTick>
 8006e6c:	4602      	mov	r2, r0
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	1ad3      	subs	r3, r2, r3
 8006e72:	2b02      	cmp	r3, #2
 8006e74:	d901      	bls.n	8006e7a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8006e76:	2303      	movs	r3, #3
 8006e78:	e04d      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e7a:	4b06      	ldr	r3, [pc, #24]	; (8006e94 <HAL_RCC_OscConfig+0x4ac>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d1f0      	bne.n	8006e68 <HAL_RCC_OscConfig+0x480>
 8006e86:	e045      	b.n	8006f14 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	699b      	ldr	r3, [r3, #24]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d107      	bne.n	8006ea0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006e90:	2301      	movs	r3, #1
 8006e92:	e040      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
 8006e94:	40023800 	.word	0x40023800
 8006e98:	40007000 	.word	0x40007000
 8006e9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006ea0:	4b1f      	ldr	r3, [pc, #124]	; (8006f20 <HAL_RCC_OscConfig+0x538>)
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	699b      	ldr	r3, [r3, #24]
 8006eaa:	2b01      	cmp	r3, #1
 8006eac:	d030      	beq.n	8006f10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d129      	bne.n	8006f10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d122      	bne.n	8006f10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006eca:	68fa      	ldr	r2, [r7, #12]
 8006ecc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006ed0:	4013      	ands	r3, r2
 8006ed2:	687a      	ldr	r2, [r7, #4]
 8006ed4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006ed6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006ed8:	4293      	cmp	r3, r2
 8006eda:	d119      	bne.n	8006f10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee6:	085b      	lsrs	r3, r3, #1
 8006ee8:	3b01      	subs	r3, #1
 8006eea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d10f      	bne.n	8006f10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006efa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006efc:	429a      	cmp	r2, r3
 8006efe:	d107      	bne.n	8006f10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d001      	beq.n	8006f14 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e000      	b.n	8006f16 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3718      	adds	r7, #24
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	40023800 	.word	0x40023800

08006f24 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006f24:	b580      	push	{r7, lr}
 8006f26:	b082      	sub	sp, #8
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d101      	bne.n	8006f36 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006f32:	2301      	movs	r3, #1
 8006f34:	e022      	b.n	8006f7c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d105      	bne.n	8006f4e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2200      	movs	r2, #0
 8006f46:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f7fa ff01 	bl	8001d50 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2203      	movs	r2, #3
 8006f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006f56:	6878      	ldr	r0, [r7, #4]
 8006f58:	f000 f814 	bl	8006f84 <HAL_SD_InitCard>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d001      	beq.n	8006f66 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e00a      	b.n	8006f7c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006f7a:	2300      	movs	r3, #0
}
 8006f7c:	4618      	mov	r0, r3
 8006f7e:	3708      	adds	r7, #8
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}

08006f84 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006f84:	b5b0      	push	{r4, r5, r7, lr}
 8006f86:	b08e      	sub	sp, #56	; 0x38
 8006f88:	af04      	add	r7, sp, #16
 8006f8a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8006f90:	2300      	movs	r3, #0
 8006f92:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006f94:	2300      	movs	r3, #0
 8006f96:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8006fa0:	2376      	movs	r3, #118	; 0x76
 8006fa2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681d      	ldr	r5, [r3, #0]
 8006fa8:	466c      	mov	r4, sp
 8006faa:	f107 0314 	add.w	r3, r7, #20
 8006fae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006fb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006fb6:	f107 0308 	add.w	r3, r7, #8
 8006fba:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	f002 fb35 	bl	800962c <SDIO_Init>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d001      	beq.n	8006fd4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e04f      	b.n	8007074 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006fd4:	4b29      	ldr	r3, [pc, #164]	; (800707c <HAL_SD_InitCard+0xf8>)
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	4618      	mov	r0, r3
 8006fe0:	f002 fb6d 	bl	80096be <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006fe4:	4b25      	ldr	r3, [pc, #148]	; (800707c <HAL_SD_InitCard+0xf8>)
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006fea:	2002      	movs	r0, #2
 8006fec:	f7fb fca0 	bl	8002930 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006ff0:	6878      	ldr	r0, [r7, #4]
 8006ff2:	f000 ff55 	bl	8007ea0 <SD_PowerON>
 8006ff6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d00b      	beq.n	8007016 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2201      	movs	r2, #1
 8007002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800700a:	6a3b      	ldr	r3, [r7, #32]
 800700c:	431a      	orrs	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007012:	2301      	movs	r3, #1
 8007014:	e02e      	b.n	8007074 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fe74 	bl	8007d04 <SD_InitCard>
 800701c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800701e:	6a3b      	ldr	r3, [r7, #32]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d00b      	beq.n	800703c <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2201      	movs	r2, #1
 8007028:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007030:	6a3b      	ldr	r3, [r7, #32]
 8007032:	431a      	orrs	r2, r3
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007038:	2301      	movs	r3, #1
 800703a:	e01b      	b.n	8007074 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007044:	4618      	mov	r0, r3
 8007046:	f002 fbcc 	bl	80097e2 <SDMMC_CmdBlockLength>
 800704a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800704c:	6a3b      	ldr	r3, [r7, #32]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d00f      	beq.n	8007072 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	4a0a      	ldr	r2, [pc, #40]	; (8007080 <HAL_SD_InitCard+0xfc>)
 8007058:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800705e:	6a3b      	ldr	r3, [r7, #32]
 8007060:	431a      	orrs	r2, r3
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	2201      	movs	r2, #1
 800706a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800706e:	2301      	movs	r3, #1
 8007070:	e000      	b.n	8007074 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8007072:	2300      	movs	r3, #0
}
 8007074:	4618      	mov	r0, r3
 8007076:	3728      	adds	r7, #40	; 0x28
 8007078:	46bd      	mov	sp, r7
 800707a:	bdb0      	pop	{r4, r5, r7, pc}
 800707c:	422580a0 	.word	0x422580a0
 8007080:	004005ff 	.word	0x004005ff

08007084 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b08c      	sub	sp, #48	; 0x30
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
 8007090:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d107      	bne.n	80070ac <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e0be      	b.n	800722a <HAL_SD_ReadBlocks_DMA+0x1a6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80070b2:	b2db      	uxtb	r3, r3
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	f040 80b7 	bne.w	8007228 <HAL_SD_ReadBlocks_DMA+0x1a4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	2200      	movs	r2, #0
 80070be:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80070c0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	441a      	add	r2, r3
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d907      	bls.n	80070de <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070d2:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80070da:	2301      	movs	r3, #1
 80070dc:	e0a5      	b.n	800722a <HAL_SD_ReadBlocks_DMA+0x1a6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	2203      	movs	r2, #3
 80070e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	2200      	movs	r2, #0
 80070ec:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80070fc:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007102:	4a4c      	ldr	r2, [pc, #304]	; (8007234 <HAL_SD_ReadBlocks_DMA+0x1b0>)
 8007104:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800710a:	4a4b      	ldr	r2, [pc, #300]	; (8007238 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 800710c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007112:	2200      	movs	r2, #0
 8007114:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800711a:	2200      	movs	r2, #0
 800711c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800712e:	689a      	ldr	r2, [r3, #8]
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	430a      	orrs	r2, r1
 8007138:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	3380      	adds	r3, #128	; 0x80
 8007144:	4619      	mov	r1, r3
 8007146:	68ba      	ldr	r2, [r7, #8]
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	025b      	lsls	r3, r3, #9
 800714c:	089b      	lsrs	r3, r3, #2
 800714e:	f7fb fda3 	bl	8002c98 <HAL_DMA_Start_IT>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d017      	beq.n	8007188 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8007166:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a33      	ldr	r2, [pc, #204]	; (800723c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800716e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007174:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	e050      	b.n	800722a <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007188:	4b2d      	ldr	r3, [pc, #180]	; (8007240 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800718a:	2201      	movs	r2, #1
 800718c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007192:	2b01      	cmp	r3, #1
 8007194:	d002      	beq.n	800719c <HAL_SD_ReadBlocks_DMA+0x118>
      {
        add *= 512U;
 8007196:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007198:	025b      	lsls	r3, r3, #9
 800719a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800719c:	f04f 33ff 	mov.w	r3, #4294967295
 80071a0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	025b      	lsls	r3, r3, #9
 80071a6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80071a8:	2390      	movs	r3, #144	; 0x90
 80071aa:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80071ac:	2302      	movs	r3, #2
 80071ae:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80071b4:	2301      	movs	r3, #1
 80071b6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	f107 0210 	add.w	r2, r7, #16
 80071c0:	4611      	mov	r1, r2
 80071c2:	4618      	mov	r0, r3
 80071c4:	f002 fae1 	bl	800978a <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d90a      	bls.n	80071e4 <HAL_SD_ReadBlocks_DMA+0x160>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	2282      	movs	r2, #130	; 0x82
 80071d2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071da:	4618      	mov	r0, r3
 80071dc:	f002 fb45 	bl	800986a <SDMMC_CmdReadMultiBlock>
 80071e0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80071e2:	e009      	b.n	80071f8 <HAL_SD_ReadBlocks_DMA+0x174>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2281      	movs	r2, #129	; 0x81
 80071e8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80071f0:	4618      	mov	r0, r3
 80071f2:	f002 fb18 	bl	8009826 <SDMMC_CmdReadSingleBlock>
 80071f6:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80071f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d012      	beq.n	8007224 <HAL_SD_ReadBlocks_DMA+0x1a0>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a0e      	ldr	r2, [pc, #56]	; (800723c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8007204:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800720a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800720c:	431a      	orrs	r2, r3
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2201      	movs	r2, #1
 8007216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8007220:	2301      	movs	r3, #1
 8007222:	e002      	b.n	800722a <HAL_SD_ReadBlocks_DMA+0x1a6>
      }

      return HAL_OK;
 8007224:	2300      	movs	r3, #0
 8007226:	e000      	b.n	800722a <HAL_SD_ReadBlocks_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8007228:	2302      	movs	r3, #2
  }
}
 800722a:	4618      	mov	r0, r3
 800722c:	3730      	adds	r7, #48	; 0x30
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	08007b13 	.word	0x08007b13
 8007238:	08007b85 	.word	0x08007b85
 800723c:	004005ff 	.word	0x004005ff
 8007240:	4225858c 	.word	0x4225858c

08007244 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b08c      	sub	sp, #48	; 0x30
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
 8007250:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d107      	bne.n	800726c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007260:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e0c1      	b.n	80073f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007272:	b2db      	uxtb	r3, r3
 8007274:	2b01      	cmp	r3, #1
 8007276:	f040 80ba 	bne.w	80073ee <HAL_SD_WriteBlocks_DMA+0x1aa>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007280:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	441a      	add	r2, r3
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800728a:	429a      	cmp	r2, r3
 800728c:	d907      	bls.n	800729e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007292:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e0a8      	b.n	80073f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2203      	movs	r2, #3
 80072a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2200      	movs	r2, #0
 80072ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f042 021a 	orr.w	r2, r2, #26
 80072bc:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c2:	4a4d      	ldr	r2, [pc, #308]	; (80073f8 <HAL_SD_WriteBlocks_DMA+0x1b4>)
 80072c4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072ca:	4a4c      	ldr	r2, [pc, #304]	; (80073fc <HAL_SD_WriteBlocks_DMA+0x1b8>)
 80072cc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d2:	2200      	movs	r2, #0
 80072d4:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d002      	beq.n	80072e4 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 80072de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e0:	025b      	lsls	r3, r3, #9
 80072e2:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	2b01      	cmp	r3, #1
 80072e8:	d90a      	bls.n	8007300 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	22a0      	movs	r2, #160	; 0xa0
 80072ee:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80072f6:	4618      	mov	r0, r3
 80072f8:	f002 fafb 	bl	80098f2 <SDMMC_CmdWriteMultiBlock>
 80072fc:	62f8      	str	r0, [r7, #44]	; 0x2c
 80072fe:	e009      	b.n	8007314 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	2290      	movs	r2, #144	; 0x90
 8007304:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800730c:	4618      	mov	r0, r3
 800730e:	f002 face 	bl	80098ae <SDMMC_CmdWriteSingleBlock>
 8007312:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007314:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007316:	2b00      	cmp	r3, #0
 8007318:	d012      	beq.n	8007340 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a38      	ldr	r2, [pc, #224]	; (8007400 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8007320:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007326:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007328:	431a      	orrs	r2, r3
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2200      	movs	r2, #0
 800733a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	e057      	b.n	80073f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8007340:	4b30      	ldr	r3, [pc, #192]	; (8007404 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8007342:	2201      	movs	r2, #1
 8007344:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800734a:	2240      	movs	r2, #64	; 0x40
 800734c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800736e:	68b9      	ldr	r1, [r7, #8]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	3380      	adds	r3, #128	; 0x80
 8007376:	461a      	mov	r2, r3
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	025b      	lsls	r3, r3, #9
 800737c:	089b      	lsrs	r3, r3, #2
 800737e:	f7fb fc8b 	bl	8002c98 <HAL_DMA_Start_IT>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d01a      	beq.n	80073be <HAL_SD_WriteBlocks_DMA+0x17a>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f022 021a 	bic.w	r2, r2, #26
 8007396:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a18      	ldr	r2, [pc, #96]	; (8007400 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 800739e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073a4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e018      	b.n	80073f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80073be:	f04f 33ff 	mov.w	r3, #4294967295
 80073c2:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	025b      	lsls	r3, r3, #9
 80073c8:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80073ca:	2390      	movs	r3, #144	; 0x90
 80073cc:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80073ce:	2300      	movs	r3, #0
 80073d0:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80073d6:	2301      	movs	r3, #1
 80073d8:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f107 0210 	add.w	r2, r7, #16
 80073e2:	4611      	mov	r1, r2
 80073e4:	4618      	mov	r0, r3
 80073e6:	f002 f9d0 	bl	800978a <SDIO_ConfigData>

      return HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	e000      	b.n	80073f0 <HAL_SD_WriteBlocks_DMA+0x1ac>
    }
  }
  else
  {
    return HAL_BUSY;
 80073ee:	2302      	movs	r3, #2
  }
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3730      	adds	r7, #48	; 0x30
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	08007ae9 	.word	0x08007ae9
 80073fc:	08007b85 	.word	0x08007b85
 8007400:	004005ff 	.word	0x004005ff
 8007404:	4225858c 	.word	0x4225858c

08007408 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b084      	sub	sp, #16
 800740c:	af00      	add	r7, sp, #0
 800740e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007414:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800741c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007420:	2b00      	cmp	r3, #0
 8007422:	d008      	beq.n	8007436 <HAL_SD_IRQHandler+0x2e>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f003 0308 	and.w	r3, r3, #8
 800742a:	2b00      	cmp	r3, #0
 800742c:	d003      	beq.n	8007436 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 fdec 	bl	800800c <SD_Read_IT>
 8007434:	e155      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800743c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007440:	2b00      	cmp	r3, #0
 8007442:	f000 808f 	beq.w	8007564 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800744e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007456:	687a      	ldr	r2, [r7, #4]
 8007458:	6812      	ldr	r2, [r2, #0]
 800745a:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 800745e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007462:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f022 0201 	bic.w	r2, r2, #1
 8007472:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f003 0308 	and.w	r3, r3, #8
 800747a:	2b00      	cmp	r3, #0
 800747c:	d039      	beq.n	80074f2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d104      	bne.n	8007492 <HAL_SD_IRQHandler+0x8a>
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	f003 0320 	and.w	r3, r3, #32
 800748e:	2b00      	cmp	r3, #0
 8007490:	d011      	beq.n	80074b6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4618      	mov	r0, r3
 8007498:	f002 fa4e 	bl	8009938 <SDMMC_CmdStopTransfer>
 800749c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800749e:	68bb      	ldr	r3, [r7, #8]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d008      	beq.n	80074b6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	431a      	orrs	r2, r3
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 f91f 	bl	80076f4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f240 523a 	movw	r2, #1338	; 0x53a
 80074be:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2201      	movs	r2, #1
 80074c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	2200      	movs	r2, #0
 80074cc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f003 0301 	and.w	r3, r3, #1
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d104      	bne.n	80074e2 <HAL_SD_IRQHandler+0xda>
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d003      	beq.n	80074ea <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f002 fe64 	bl	800a1b0 <HAL_SD_RxCpltCallback>
 80074e8:	e0fb      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f002 fe56 	bl	800a19c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80074f0:	e0f7      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	f000 80f2 	beq.w	80076e2 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f003 0320 	and.w	r3, r3, #32
 8007504:	2b00      	cmp	r3, #0
 8007506:	d011      	beq.n	800752c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4618      	mov	r0, r3
 800750e:	f002 fa13 	bl	8009938 <SDMMC_CmdStopTransfer>
 8007512:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	2b00      	cmp	r3, #0
 8007518:	d008      	beq.n	800752c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007526:	6878      	ldr	r0, [r7, #4]
 8007528:	f000 f8e4 	bl	80076f4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	2b00      	cmp	r3, #0
 8007534:	f040 80d5 	bne.w	80076e2 <HAL_SD_IRQHandler+0x2da>
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f003 0302 	and.w	r3, r3, #2
 800753e:	2b00      	cmp	r3, #0
 8007540:	f040 80cf 	bne.w	80076e2 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 0208 	bic.w	r2, r2, #8
 8007552:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f002 fe1d 	bl	800a19c <HAL_SD_TxCpltCallback>
}
 8007562:	e0be      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800756a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d008      	beq.n	8007584 <HAL_SD_IRQHandler+0x17c>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f003 0308 	and.w	r3, r3, #8
 8007578:	2b00      	cmp	r3, #0
 800757a:	d003      	beq.n	8007584 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f000 fd96 	bl	80080ae <SD_Write_IT>
 8007582:	e0ae      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800758a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 80a7 	beq.w	80076e2 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800759a:	f003 0302 	and.w	r3, r3, #2
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d005      	beq.n	80075ae <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075a6:	f043 0202 	orr.w	r2, r3, #2
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075b4:	f003 0308 	and.w	r3, r3, #8
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d005      	beq.n	80075c8 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075c0:	f043 0208 	orr.w	r2, r3, #8
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075ce:	f003 0320 	and.w	r3, r3, #32
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d005      	beq.n	80075e2 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075da:	f043 0220 	orr.w	r2, r3, #32
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075e8:	f003 0310 	and.w	r3, r3, #16
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d005      	beq.n	80075fc <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075f4:	f043 0210 	orr.w	r2, r3, #16
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f240 523a 	movw	r2, #1338	; 0x53a
 8007604:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007614:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4618      	mov	r0, r3
 800761c:	f002 f98c 	bl	8009938 <SDMMC_CmdStopTransfer>
 8007620:	4602      	mov	r2, r0
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007626:	431a      	orrs	r2, r3
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	f003 0308 	and.w	r3, r3, #8
 8007632:	2b00      	cmp	r3, #0
 8007634:	d00a      	beq.n	800764c <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2201      	movs	r2, #1
 800763a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2200      	movs	r2, #0
 8007642:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 f855 	bl	80076f4 <HAL_SD_ErrorCallback>
}
 800764a:	e04a      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007652:	2b00      	cmp	r3, #0
 8007654:	d045      	beq.n	80076e2 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	f003 0310 	and.w	r3, r3, #16
 800765c:	2b00      	cmp	r3, #0
 800765e:	d104      	bne.n	800766a <HAL_SD_IRQHandler+0x262>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	f003 0320 	and.w	r3, r3, #32
 8007666:	2b00      	cmp	r3, #0
 8007668:	d011      	beq.n	800768e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800766e:	4a1f      	ldr	r2, [pc, #124]	; (80076ec <HAL_SD_IRQHandler+0x2e4>)
 8007670:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007676:	4618      	mov	r0, r3
 8007678:	f7fb fbd6 	bl	8002e28 <HAL_DMA_Abort_IT>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d02f      	beq.n	80076e2 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007686:	4618      	mov	r0, r3
 8007688:	f000 face 	bl	8007c28 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800768c:	e029      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	f003 0301 	and.w	r3, r3, #1
 8007694:	2b00      	cmp	r3, #0
 8007696:	d104      	bne.n	80076a2 <HAL_SD_IRQHandler+0x29a>
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f003 0302 	and.w	r3, r3, #2
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d011      	beq.n	80076c6 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a6:	4a12      	ldr	r2, [pc, #72]	; (80076f0 <HAL_SD_IRQHandler+0x2e8>)
 80076a8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ae:	4618      	mov	r0, r3
 80076b0:	f7fb fbba 	bl	8002e28 <HAL_DMA_Abort_IT>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d013      	beq.n	80076e2 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076be:	4618      	mov	r0, r3
 80076c0:	f000 fae9 	bl	8007c96 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80076c4:	e00d      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2200      	movs	r2, #0
 80076d8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f002 fd54 	bl	800a188 <HAL_SD_AbortCallback>
}
 80076e0:	e7ff      	b.n	80076e2 <HAL_SD_IRQHandler+0x2da>
 80076e2:	bf00      	nop
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	08007c29 	.word	0x08007c29
 80076f0:	08007c97 	.word	0x08007c97

080076f4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b083      	sub	sp, #12
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80076fc:	bf00      	nop
 80076fe:	370c      	adds	r7, #12
 8007700:	46bd      	mov	sp, r7
 8007702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007706:	4770      	bx	lr

08007708 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007716:	0f9b      	lsrs	r3, r3, #30
 8007718:	b2da      	uxtb	r2, r3
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007722:	0e9b      	lsrs	r3, r3, #26
 8007724:	b2db      	uxtb	r3, r3
 8007726:	f003 030f 	and.w	r3, r3, #15
 800772a:	b2da      	uxtb	r2, r3
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007734:	0e1b      	lsrs	r3, r3, #24
 8007736:	b2db      	uxtb	r3, r3
 8007738:	f003 0303 	and.w	r3, r3, #3
 800773c:	b2da      	uxtb	r2, r3
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007746:	0c1b      	lsrs	r3, r3, #16
 8007748:	b2da      	uxtb	r2, r3
 800774a:	683b      	ldr	r3, [r7, #0]
 800774c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007752:	0a1b      	lsrs	r3, r3, #8
 8007754:	b2da      	uxtb	r2, r3
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800775e:	b2da      	uxtb	r2, r3
 8007760:	683b      	ldr	r3, [r7, #0]
 8007762:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007768:	0d1b      	lsrs	r3, r3, #20
 800776a:	b29a      	uxth	r2, r3
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007774:	0c1b      	lsrs	r3, r3, #16
 8007776:	b2db      	uxtb	r3, r3
 8007778:	f003 030f 	and.w	r3, r3, #15
 800777c:	b2da      	uxtb	r2, r3
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007786:	0bdb      	lsrs	r3, r3, #15
 8007788:	b2db      	uxtb	r3, r3
 800778a:	f003 0301 	and.w	r3, r3, #1
 800778e:	b2da      	uxtb	r2, r3
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007798:	0b9b      	lsrs	r3, r3, #14
 800779a:	b2db      	uxtb	r3, r3
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	b2da      	uxtb	r2, r3
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077aa:	0b5b      	lsrs	r3, r3, #13
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	b2da      	uxtb	r2, r3
 80077b4:	683b      	ldr	r3, [r7, #0]
 80077b6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077bc:	0b1b      	lsrs	r3, r3, #12
 80077be:	b2db      	uxtb	r3, r3
 80077c0:	f003 0301 	and.w	r3, r3, #1
 80077c4:	b2da      	uxtb	r2, r3
 80077c6:	683b      	ldr	r3, [r7, #0]
 80077c8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2200      	movs	r2, #0
 80077ce:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d163      	bne.n	80078a0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80077dc:	009a      	lsls	r2, r3, #2
 80077de:	f640 73fc 	movw	r3, #4092	; 0xffc
 80077e2:	4013      	ands	r3, r2
 80077e4:	687a      	ldr	r2, [r7, #4]
 80077e6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80077e8:	0f92      	lsrs	r2, r2, #30
 80077ea:	431a      	orrs	r2, r3
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077f4:	0edb      	lsrs	r3, r3, #27
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	f003 0307 	and.w	r3, r3, #7
 80077fc:	b2da      	uxtb	r2, r3
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007806:	0e1b      	lsrs	r3, r3, #24
 8007808:	b2db      	uxtb	r3, r3
 800780a:	f003 0307 	and.w	r3, r3, #7
 800780e:	b2da      	uxtb	r2, r3
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007818:	0d5b      	lsrs	r3, r3, #21
 800781a:	b2db      	uxtb	r3, r3
 800781c:	f003 0307 	and.w	r3, r3, #7
 8007820:	b2da      	uxtb	r2, r3
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800782a:	0c9b      	lsrs	r3, r3, #18
 800782c:	b2db      	uxtb	r3, r3
 800782e:	f003 0307 	and.w	r3, r3, #7
 8007832:	b2da      	uxtb	r2, r3
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800783c:	0bdb      	lsrs	r3, r3, #15
 800783e:	b2db      	uxtb	r3, r3
 8007840:	f003 0307 	and.w	r3, r3, #7
 8007844:	b2da      	uxtb	r2, r3
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	1c5a      	adds	r2, r3, #1
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	7e1b      	ldrb	r3, [r3, #24]
 8007858:	b2db      	uxtb	r3, r3
 800785a:	f003 0307 	and.w	r3, r3, #7
 800785e:	3302      	adds	r3, #2
 8007860:	2201      	movs	r2, #1
 8007862:	fa02 f303 	lsl.w	r3, r2, r3
 8007866:	687a      	ldr	r2, [r7, #4]
 8007868:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800786a:	fb03 f202 	mul.w	r2, r3, r2
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	7a1b      	ldrb	r3, [r3, #8]
 8007876:	b2db      	uxtb	r3, r3
 8007878:	f003 030f 	and.w	r3, r3, #15
 800787c:	2201      	movs	r2, #1
 800787e:	409a      	lsls	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007888:	687a      	ldr	r2, [r7, #4]
 800788a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800788c:	0a52      	lsrs	r2, r2, #9
 800788e:	fb03 f202 	mul.w	r2, r3, r2
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800789c:	661a      	str	r2, [r3, #96]	; 0x60
 800789e:	e031      	b.n	8007904 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078a4:	2b01      	cmp	r3, #1
 80078a6:	d11d      	bne.n	80078e4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078ac:	041b      	lsls	r3, r3, #16
 80078ae:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80078b6:	0c1b      	lsrs	r3, r3, #16
 80078b8:	431a      	orrs	r2, r3
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	3301      	adds	r3, #1
 80078c4:	029a      	lsls	r2, r3, #10
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80078d8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	661a      	str	r2, [r3, #96]	; 0x60
 80078e2:	e00f      	b.n	8007904 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a58      	ldr	r2, [pc, #352]	; (8007a4c <HAL_SD_GetCardCSD+0x344>)
 80078ea:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007900:	2301      	movs	r3, #1
 8007902:	e09d      	b.n	8007a40 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007908:	0b9b      	lsrs	r3, r3, #14
 800790a:	b2db      	uxtb	r3, r3
 800790c:	f003 0301 	and.w	r3, r3, #1
 8007910:	b2da      	uxtb	r2, r3
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800791a:	09db      	lsrs	r3, r3, #7
 800791c:	b2db      	uxtb	r3, r3
 800791e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007922:	b2da      	uxtb	r2, r3
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800792c:	b2db      	uxtb	r3, r3
 800792e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007932:	b2da      	uxtb	r2, r3
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800793c:	0fdb      	lsrs	r3, r3, #31
 800793e:	b2da      	uxtb	r2, r3
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007948:	0f5b      	lsrs	r3, r3, #29
 800794a:	b2db      	uxtb	r3, r3
 800794c:	f003 0303 	and.w	r3, r3, #3
 8007950:	b2da      	uxtb	r2, r3
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800795a:	0e9b      	lsrs	r3, r3, #26
 800795c:	b2db      	uxtb	r3, r3
 800795e:	f003 0307 	and.w	r3, r3, #7
 8007962:	b2da      	uxtb	r2, r3
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800796c:	0d9b      	lsrs	r3, r3, #22
 800796e:	b2db      	uxtb	r3, r3
 8007970:	f003 030f 	and.w	r3, r3, #15
 8007974:	b2da      	uxtb	r2, r3
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800797e:	0d5b      	lsrs	r3, r3, #21
 8007980:	b2db      	uxtb	r3, r3
 8007982:	f003 0301 	and.w	r3, r3, #1
 8007986:	b2da      	uxtb	r2, r3
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	2200      	movs	r2, #0
 8007992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800799a:	0c1b      	lsrs	r3, r3, #16
 800799c:	b2db      	uxtb	r3, r3
 800799e:	f003 0301 	and.w	r3, r3, #1
 80079a2:	b2da      	uxtb	r2, r3
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ae:	0bdb      	lsrs	r3, r3, #15
 80079b0:	b2db      	uxtb	r3, r3
 80079b2:	f003 0301 	and.w	r3, r3, #1
 80079b6:	b2da      	uxtb	r2, r3
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079c2:	0b9b      	lsrs	r3, r3, #14
 80079c4:	b2db      	uxtb	r3, r3
 80079c6:	f003 0301 	and.w	r3, r3, #1
 80079ca:	b2da      	uxtb	r2, r3
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079d6:	0b5b      	lsrs	r3, r3, #13
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	f003 0301 	and.w	r3, r3, #1
 80079de:	b2da      	uxtb	r2, r3
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079ea:	0b1b      	lsrs	r3, r3, #12
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	f003 0301 	and.w	r3, r3, #1
 80079f2:	b2da      	uxtb	r2, r3
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80079fe:	0a9b      	lsrs	r3, r3, #10
 8007a00:	b2db      	uxtb	r3, r3
 8007a02:	f003 0303 	and.w	r3, r3, #3
 8007a06:	b2da      	uxtb	r2, r3
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a12:	0a1b      	lsrs	r3, r3, #8
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	f003 0303 	and.w	r3, r3, #3
 8007a1a:	b2da      	uxtb	r2, r3
 8007a1c:	683b      	ldr	r3, [r7, #0]
 8007a1e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a26:	085b      	lsrs	r3, r3, #1
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a2e:	b2da      	uxtb	r2, r3
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	370c      	adds	r7, #12
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr
 8007a4c:	004005ff 	.word	0x004005ff

08007a50 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
 8007a58:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	370c      	adds	r7, #12
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa6:	4770      	bx	lr

08007aa8 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007ab4:	f107 030c 	add.w	r3, r7, #12
 8007ab8:	4619      	mov	r1, r3
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 fa7e 	bl	8007fbc <SD_SendStatus>
 8007ac0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d005      	beq.n	8007ad4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	431a      	orrs	r2, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	0a5b      	lsrs	r3, r3, #9
 8007ad8:	f003 030f 	and.w	r3, r3, #15
 8007adc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007ade:	693b      	ldr	r3, [r7, #16]
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3718      	adds	r7, #24
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b085      	sub	sp, #20
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007af4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007b04:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007b06:	bf00      	nop
 8007b08:	3714      	adds	r7, #20
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b12:	b580      	push	{r7, lr}
 8007b14:	b084      	sub	sp, #16
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b1e:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b24:	2b82      	cmp	r3, #130	; 0x82
 8007b26:	d111      	bne.n	8007b4c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f001 ff03 	bl	8009938 <SDMMC_CmdStopTransfer>
 8007b32:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d008      	beq.n	8007b4c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b3e:	68bb      	ldr	r3, [r7, #8]
 8007b40:	431a      	orrs	r2, r3
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f7ff fdd4 	bl	80076f4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f022 0208 	bic.w	r2, r2, #8
 8007b5a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	f240 523a 	movw	r2, #1338	; 0x53a
 8007b64:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2201      	movs	r2, #1
 8007b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	2200      	movs	r2, #0
 8007b72:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007b74:	68f8      	ldr	r0, [r7, #12]
 8007b76:	f002 fb1b 	bl	800a1b0 <HAL_SD_RxCpltCallback>
#endif
}
 8007b7a:	bf00      	nop
 8007b7c:	3710      	adds	r7, #16
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	bd80      	pop	{r7, pc}
	...

08007b84 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b086      	sub	sp, #24
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b90:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fb fb02 	bl	800319c <HAL_DMA_GetError>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	2b02      	cmp	r3, #2
 8007b9c:	d03e      	beq.n	8007c1c <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ba4:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007ba6:	697b      	ldr	r3, [r7, #20]
 8007ba8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007bac:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	2b01      	cmp	r3, #1
 8007bb2:	d002      	beq.n	8007bba <SD_DMAError+0x36>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	2b01      	cmp	r3, #1
 8007bb8:	d12d      	bne.n	8007c16 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	4a19      	ldr	r2, [pc, #100]	; (8007c24 <SD_DMAError+0xa0>)
 8007bc0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007bc2:	697b      	ldr	r3, [r7, #20]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007bd0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007bde:	6978      	ldr	r0, [r7, #20]
 8007be0:	f7ff ff62 	bl	8007aa8 <HAL_SD_GetCardState>
 8007be4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007be6:	68bb      	ldr	r3, [r7, #8]
 8007be8:	2b06      	cmp	r3, #6
 8007bea:	d002      	beq.n	8007bf2 <SD_DMAError+0x6e>
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	2b05      	cmp	r3, #5
 8007bf0:	d10a      	bne.n	8007c08 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f001 fe9e 	bl	8009938 <SDMMC_CmdStopTransfer>
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c02:	431a      	orrs	r2, r3
 8007c04:	697b      	ldr	r3, [r7, #20]
 8007c06:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8007c08:	697b      	ldr	r3, [r7, #20]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	2200      	movs	r2, #0
 8007c14:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8007c16:	6978      	ldr	r0, [r7, #20]
 8007c18:	f7ff fd6c 	bl	80076f4 <HAL_SD_ErrorCallback>
#endif
  }
}
 8007c1c:	bf00      	nop
 8007c1e:	3718      	adds	r7, #24
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}
 8007c24:	004005ff 	.word	0x004005ff

08007c28 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c34:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f240 523a 	movw	r2, #1338	; 0x53a
 8007c3e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f7ff ff31 	bl	8007aa8 <HAL_SD_GetCardState>
 8007c46:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	2200      	movs	r2, #0
 8007c54:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	2b06      	cmp	r3, #6
 8007c5a:	d002      	beq.n	8007c62 <SD_DMATxAbort+0x3a>
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	2b05      	cmp	r3, #5
 8007c60:	d10a      	bne.n	8007c78 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4618      	mov	r0, r3
 8007c68:	f001 fe66 	bl	8009938 <SDMMC_CmdStopTransfer>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c72:	431a      	orrs	r2, r3
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d103      	bne.n	8007c88 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f002 fa81 	bl	800a188 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007c86:	e002      	b.n	8007c8e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007c88:	68f8      	ldr	r0, [r7, #12]
 8007c8a:	f7ff fd33 	bl	80076f4 <HAL_SD_ErrorCallback>
}
 8007c8e:	bf00      	nop
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b084      	sub	sp, #16
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ca2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f240 523a 	movw	r2, #1338	; 0x53a
 8007cac:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007cae:	68f8      	ldr	r0, [r7, #12]
 8007cb0:	f7ff fefa 	bl	8007aa8 <HAL_SD_GetCardState>
 8007cb4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	2b06      	cmp	r3, #6
 8007cc8:	d002      	beq.n	8007cd0 <SD_DMARxAbort+0x3a>
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	2b05      	cmp	r3, #5
 8007cce:	d10a      	bne.n	8007ce6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	f001 fe2f 	bl	8009938 <SDMMC_CmdStopTransfer>
 8007cda:	4602      	mov	r2, r0
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce0:	431a      	orrs	r2, r3
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d103      	bne.n	8007cf6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007cee:	68f8      	ldr	r0, [r7, #12]
 8007cf0:	f002 fa4a 	bl	800a188 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007cf4:	e002      	b.n	8007cfc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f7ff fcfc 	bl	80076f4 <HAL_SD_ErrorCallback>
}
 8007cfc:	bf00      	nop
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007d04:	b5b0      	push	{r4, r5, r7, lr}
 8007d06:	b094      	sub	sp, #80	; 0x50
 8007d08:	af04      	add	r7, sp, #16
 8007d0a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4618      	mov	r0, r3
 8007d16:	f001 fce0 	bl	80096da <SDIO_GetPowerState>
 8007d1a:	4603      	mov	r3, r0
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d102      	bne.n	8007d26 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007d20:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007d24:	e0b8      	b.n	8007e98 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d2a:	2b03      	cmp	r3, #3
 8007d2c:	d02f      	beq.n	8007d8e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4618      	mov	r0, r3
 8007d34:	f001 fec7 	bl	8009ac6 <SDMMC_CmdSendCID>
 8007d38:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d001      	beq.n	8007d44 <SD_InitCard+0x40>
    {
      return errorstate;
 8007d40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007d42:	e0a9      	b.n	8007e98 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	2100      	movs	r1, #0
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f001 fd0a 	bl	8009764 <SDIO_GetResponse>
 8007d50:	4602      	mov	r2, r0
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	2104      	movs	r1, #4
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	f001 fd01 	bl	8009764 <SDIO_GetResponse>
 8007d62:	4602      	mov	r2, r0
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2108      	movs	r1, #8
 8007d6e:	4618      	mov	r0, r3
 8007d70:	f001 fcf8 	bl	8009764 <SDIO_GetResponse>
 8007d74:	4602      	mov	r2, r0
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	210c      	movs	r1, #12
 8007d80:	4618      	mov	r0, r3
 8007d82:	f001 fcef 	bl	8009764 <SDIO_GetResponse>
 8007d86:	4602      	mov	r2, r0
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d92:	2b03      	cmp	r3, #3
 8007d94:	d00d      	beq.n	8007db2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f107 020e 	add.w	r2, r7, #14
 8007d9e:	4611      	mov	r1, r2
 8007da0:	4618      	mov	r0, r3
 8007da2:	f001 fecd 	bl	8009b40 <SDMMC_CmdSetRelAdd>
 8007da6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007da8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d001      	beq.n	8007db2 <SD_InitCard+0xae>
    {
      return errorstate;
 8007dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007db0:	e072      	b.n	8007e98 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007db6:	2b03      	cmp	r3, #3
 8007db8:	d036      	beq.n	8007e28 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007dba:	89fb      	ldrh	r3, [r7, #14]
 8007dbc:	461a      	mov	r2, r3
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681a      	ldr	r2, [r3, #0]
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dca:	041b      	lsls	r3, r3, #16
 8007dcc:	4619      	mov	r1, r3
 8007dce:	4610      	mov	r0, r2
 8007dd0:	f001 fe97 	bl	8009b02 <SDMMC_CmdSendCSD>
 8007dd4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d001      	beq.n	8007de0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007ddc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007dde:	e05b      	b.n	8007e98 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2100      	movs	r1, #0
 8007de6:	4618      	mov	r0, r3
 8007de8:	f001 fcbc 	bl	8009764 <SDIO_GetResponse>
 8007dec:	4602      	mov	r2, r0
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	2104      	movs	r1, #4
 8007df8:	4618      	mov	r0, r3
 8007dfa:	f001 fcb3 	bl	8009764 <SDIO_GetResponse>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	2108      	movs	r1, #8
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f001 fcaa 	bl	8009764 <SDIO_GetResponse>
 8007e10:	4602      	mov	r2, r0
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	210c      	movs	r1, #12
 8007e1c:	4618      	mov	r0, r3
 8007e1e:	f001 fca1 	bl	8009764 <SDIO_GetResponse>
 8007e22:	4602      	mov	r2, r0
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	2104      	movs	r1, #4
 8007e2e:	4618      	mov	r0, r3
 8007e30:	f001 fc98 	bl	8009764 <SDIO_GetResponse>
 8007e34:	4603      	mov	r3, r0
 8007e36:	0d1a      	lsrs	r2, r3, #20
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007e3c:	f107 0310 	add.w	r3, r7, #16
 8007e40:	4619      	mov	r1, r3
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7ff fc60 	bl	8007708 <HAL_SD_GetCardCSD>
 8007e48:	4603      	mov	r3, r0
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d002      	beq.n	8007e54 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e4e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007e52:	e021      	b.n	8007e98 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	6819      	ldr	r1, [r3, #0]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e5c:	041b      	lsls	r3, r3, #16
 8007e5e:	2200      	movs	r2, #0
 8007e60:	461c      	mov	r4, r3
 8007e62:	4615      	mov	r5, r2
 8007e64:	4622      	mov	r2, r4
 8007e66:	462b      	mov	r3, r5
 8007e68:	4608      	mov	r0, r1
 8007e6a:	f001 fd87 	bl	800997c <SDMMC_CmdSelDesel>
 8007e6e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d001      	beq.n	8007e7a <SD_InitCard+0x176>
  {
    return errorstate;
 8007e76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007e78:	e00e      	b.n	8007e98 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681d      	ldr	r5, [r3, #0]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	466c      	mov	r4, sp
 8007e82:	f103 0210 	add.w	r2, r3, #16
 8007e86:	ca07      	ldmia	r2, {r0, r1, r2}
 8007e88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e8c:	3304      	adds	r3, #4
 8007e8e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e90:	4628      	mov	r0, r5
 8007e92:	f001 fbcb 	bl	800962c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007e96:	2300      	movs	r3, #0
}
 8007e98:	4618      	mov	r0, r3
 8007e9a:	3740      	adds	r7, #64	; 0x40
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	bdb0      	pop	{r4, r5, r7, pc}

08007ea0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b086      	sub	sp, #24
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ea8:	2300      	movs	r3, #0
 8007eaa:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007eac:	2300      	movs	r3, #0
 8007eae:	617b      	str	r3, [r7, #20]
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f001 fd82 	bl	80099c2 <SDMMC_CmdGoIdleState>
 8007ebe:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d001      	beq.n	8007eca <SD_PowerON+0x2a>
  {
    return errorstate;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	e072      	b.n	8007fb0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4618      	mov	r0, r3
 8007ed0:	f001 fd95 	bl	80099fe <SDMMC_CmdOperCond>
 8007ed4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d00d      	beq.n	8007ef8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2200      	movs	r2, #0
 8007ee0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	4618      	mov	r0, r3
 8007ee8:	f001 fd6b 	bl	80099c2 <SDMMC_CmdGoIdleState>
 8007eec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d004      	beq.n	8007efe <SD_PowerON+0x5e>
    {
      return errorstate;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	e05b      	b.n	8007fb0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d137      	bne.n	8007f76 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f001 fd95 	bl	8009a3c <SDMMC_CmdAppCommand>
 8007f12:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d02d      	beq.n	8007f76 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f1a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007f1e:	e047      	b.n	8007fb0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	2100      	movs	r1, #0
 8007f26:	4618      	mov	r0, r3
 8007f28:	f001 fd88 	bl	8009a3c <SDMMC_CmdAppCommand>
 8007f2c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d001      	beq.n	8007f38 <SD_PowerON+0x98>
    {
      return errorstate;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	e03b      	b.n	8007fb0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	491e      	ldr	r1, [pc, #120]	; (8007fb8 <SD_PowerON+0x118>)
 8007f3e:	4618      	mov	r0, r3
 8007f40:	f001 fd9e 	bl	8009a80 <SDMMC_CmdAppOperCommand>
 8007f44:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d002      	beq.n	8007f52 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007f50:	e02e      	b.n	8007fb0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	2100      	movs	r1, #0
 8007f58:	4618      	mov	r0, r3
 8007f5a:	f001 fc03 	bl	8009764 <SDIO_GetResponse>
 8007f5e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	0fdb      	lsrs	r3, r3, #31
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d101      	bne.n	8007f6c <SD_PowerON+0xcc>
 8007f68:	2301      	movs	r3, #1
 8007f6a:	e000      	b.n	8007f6e <SD_PowerON+0xce>
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	613b      	str	r3, [r7, #16]

    count++;
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	3301      	adds	r3, #1
 8007f74:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007f76:	68bb      	ldr	r3, [r7, #8]
 8007f78:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d802      	bhi.n	8007f86 <SD_PowerON+0xe6>
 8007f80:	693b      	ldr	r3, [r7, #16]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d0cc      	beq.n	8007f20 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d902      	bls.n	8007f96 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007f90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007f94:	e00c      	b.n	8007fb0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d003      	beq.n	8007fa8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	645a      	str	r2, [r3, #68]	; 0x44
 8007fa6:	e002      	b.n	8007fae <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2200      	movs	r2, #0
 8007fac:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007fae:	2300      	movs	r3, #0
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3718      	adds	r7, #24
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}
 8007fb8:	c1100000 	.word	0xc1100000

08007fbc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d102      	bne.n	8007fd2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007fcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007fd0:	e018      	b.n	8008004 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681a      	ldr	r2, [r3, #0]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fda:	041b      	lsls	r3, r3, #16
 8007fdc:	4619      	mov	r1, r3
 8007fde:	4610      	mov	r0, r2
 8007fe0:	f001 fdcf 	bl	8009b82 <SDMMC_CmdSendStatus>
 8007fe4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d001      	beq.n	8007ff0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	e009      	b.n	8008004 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2100      	movs	r1, #0
 8007ff6:	4618      	mov	r0, r3
 8007ff8:	f001 fbb4 	bl	8009764 <SDIO_GetResponse>
 8007ffc:	4602      	mov	r2, r0
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008002:	2300      	movs	r3, #0
}
 8008004:	4618      	mov	r0, r3
 8008006:	3710      	adds	r7, #16
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}

0800800c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b086      	sub	sp, #24
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008018:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800801e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d03f      	beq.n	80080a6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008026:	2300      	movs	r3, #0
 8008028:	617b      	str	r3, [r7, #20]
 800802a:	e033      	b.n	8008094 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4618      	mov	r0, r3
 8008032:	f001 fb26 	bl	8009682 <SDIO_ReadFIFO>
 8008036:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	b2da      	uxtb	r2, r3
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	3301      	adds	r3, #1
 8008044:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	3b01      	subs	r3, #1
 800804a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800804c:	68bb      	ldr	r3, [r7, #8]
 800804e:	0a1b      	lsrs	r3, r3, #8
 8008050:	b2da      	uxtb	r2, r3
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	3301      	adds	r3, #1
 800805a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800805c:	693b      	ldr	r3, [r7, #16]
 800805e:	3b01      	subs	r3, #1
 8008060:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	0c1b      	lsrs	r3, r3, #16
 8008066:	b2da      	uxtb	r2, r3
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	3301      	adds	r3, #1
 8008070:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008072:	693b      	ldr	r3, [r7, #16]
 8008074:	3b01      	subs	r3, #1
 8008076:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	0e1b      	lsrs	r3, r3, #24
 800807c:	b2da      	uxtb	r2, r3
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	3301      	adds	r3, #1
 8008086:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	3b01      	subs	r3, #1
 800808c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	3301      	adds	r3, #1
 8008092:	617b      	str	r3, [r7, #20]
 8008094:	697b      	ldr	r3, [r7, #20]
 8008096:	2b07      	cmp	r3, #7
 8008098:	d9c8      	bls.n	800802c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	68fa      	ldr	r2, [r7, #12]
 800809e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	693a      	ldr	r2, [r7, #16]
 80080a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80080a6:	bf00      	nop
 80080a8:	3718      	adds	r7, #24
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}

080080ae <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80080ae:	b580      	push	{r7, lr}
 80080b0:	b086      	sub	sp, #24
 80080b2:	af00      	add	r7, sp, #0
 80080b4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a1b      	ldr	r3, [r3, #32]
 80080ba:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080c0:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80080c2:	693b      	ldr	r3, [r7, #16]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d043      	beq.n	8008150 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 80080c8:	2300      	movs	r3, #0
 80080ca:	617b      	str	r3, [r7, #20]
 80080cc:	e037      	b.n	800813e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	781b      	ldrb	r3, [r3, #0]
 80080d2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80080d4:	68fb      	ldr	r3, [r7, #12]
 80080d6:	3301      	adds	r3, #1
 80080d8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	3b01      	subs	r3, #1
 80080de:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	021a      	lsls	r2, r3, #8
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	4313      	orrs	r3, r2
 80080ea:	60bb      	str	r3, [r7, #8]
      tmp++;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	3301      	adds	r3, #1
 80080f0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80080f2:	693b      	ldr	r3, [r7, #16]
 80080f4:	3b01      	subs	r3, #1
 80080f6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	781b      	ldrb	r3, [r3, #0]
 80080fc:	041a      	lsls	r2, r3, #16
 80080fe:	68bb      	ldr	r3, [r7, #8]
 8008100:	4313      	orrs	r3, r2
 8008102:	60bb      	str	r3, [r7, #8]
      tmp++;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3301      	adds	r3, #1
 8008108:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	3b01      	subs	r3, #1
 800810e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	061a      	lsls	r2, r3, #24
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	4313      	orrs	r3, r2
 800811a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	3301      	adds	r3, #1
 8008120:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008122:	693b      	ldr	r3, [r7, #16]
 8008124:	3b01      	subs	r3, #1
 8008126:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f107 0208 	add.w	r2, r7, #8
 8008130:	4611      	mov	r1, r2
 8008132:	4618      	mov	r0, r3
 8008134:	f001 fab2 	bl	800969c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	3301      	adds	r3, #1
 800813c:	617b      	str	r3, [r7, #20]
 800813e:	697b      	ldr	r3, [r7, #20]
 8008140:	2b07      	cmp	r3, #7
 8008142:	d9c4      	bls.n	80080ce <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	693a      	ldr	r2, [r7, #16]
 800814e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008150:	bf00      	nop
 8008152:	3718      	adds	r7, #24
 8008154:	46bd      	mov	sp, r7
 8008156:	bd80      	pop	{r7, pc}

08008158 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008158:	b580      	push	{r7, lr}
 800815a:	b082      	sub	sp, #8
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d101      	bne.n	800816a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008166:	2301      	movs	r3, #1
 8008168:	e041      	b.n	80081ee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	d106      	bne.n	8008184 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	2200      	movs	r2, #0
 800817a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 f839 	bl	80081f6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2202      	movs	r2, #2
 8008188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681a      	ldr	r2, [r3, #0]
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	3304      	adds	r3, #4
 8008194:	4619      	mov	r1, r3
 8008196:	4610      	mov	r0, r2
 8008198:	f000 f9d8 	bl	800854c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2201      	movs	r2, #1
 80081a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	2201      	movs	r2, #1
 80081a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2201      	movs	r2, #1
 80081b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	2201      	movs	r2, #1
 80081c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2201      	movs	r2, #1
 80081d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2201      	movs	r2, #1
 80081d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2201      	movs	r2, #1
 80081e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2201      	movs	r2, #1
 80081e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081ec:	2300      	movs	r3, #0
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3708      	adds	r7, #8
 80081f2:	46bd      	mov	sp, r7
 80081f4:	bd80      	pop	{r7, pc}

080081f6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80081f6:	b480      	push	{r7}
 80081f8:	b083      	sub	sp, #12
 80081fa:	af00      	add	r7, sp, #0
 80081fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80081fe:	bf00      	nop
 8008200:	370c      	adds	r7, #12
 8008202:	46bd      	mov	sp, r7
 8008204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008208:	4770      	bx	lr
	...

0800820c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800820c:	b480      	push	{r7}
 800820e:	b085      	sub	sp, #20
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800821a:	b2db      	uxtb	r3, r3
 800821c:	2b01      	cmp	r3, #1
 800821e:	d001      	beq.n	8008224 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008220:	2301      	movs	r3, #1
 8008222:	e04e      	b.n	80082c2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2202      	movs	r2, #2
 8008228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	68da      	ldr	r2, [r3, #12]
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	f042 0201 	orr.w	r2, r2, #1
 800823a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a23      	ldr	r2, [pc, #140]	; (80082d0 <HAL_TIM_Base_Start_IT+0xc4>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d022      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800824e:	d01d      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a1f      	ldr	r2, [pc, #124]	; (80082d4 <HAL_TIM_Base_Start_IT+0xc8>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d018      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a1e      	ldr	r2, [pc, #120]	; (80082d8 <HAL_TIM_Base_Start_IT+0xcc>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d013      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a1c      	ldr	r2, [pc, #112]	; (80082dc <HAL_TIM_Base_Start_IT+0xd0>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d00e      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a1b      	ldr	r2, [pc, #108]	; (80082e0 <HAL_TIM_Base_Start_IT+0xd4>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d009      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a19      	ldr	r2, [pc, #100]	; (80082e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d004      	beq.n	800828c <HAL_TIM_Base_Start_IT+0x80>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4a18      	ldr	r2, [pc, #96]	; (80082e8 <HAL_TIM_Base_Start_IT+0xdc>)
 8008288:	4293      	cmp	r3, r2
 800828a:	d111      	bne.n	80082b0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	f003 0307 	and.w	r3, r3, #7
 8008296:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2b06      	cmp	r3, #6
 800829c:	d010      	beq.n	80082c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	681a      	ldr	r2, [r3, #0]
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f042 0201 	orr.w	r2, r2, #1
 80082ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082ae:	e007      	b.n	80082c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	f042 0201 	orr.w	r2, r2, #1
 80082be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3714      	adds	r7, #20
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
 80082ce:	bf00      	nop
 80082d0:	40010000 	.word	0x40010000
 80082d4:	40000400 	.word	0x40000400
 80082d8:	40000800 	.word	0x40000800
 80082dc:	40000c00 	.word	0x40000c00
 80082e0:	40010400 	.word	0x40010400
 80082e4:	40014000 	.word	0x40014000
 80082e8:	40001800 	.word	0x40001800

080082ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80082ec:	b580      	push	{r7, lr}
 80082ee:	b082      	sub	sp, #8
 80082f0:	af00      	add	r7, sp, #0
 80082f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	f003 0302 	and.w	r3, r3, #2
 80082fe:	2b02      	cmp	r3, #2
 8008300:	d122      	bne.n	8008348 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	68db      	ldr	r3, [r3, #12]
 8008308:	f003 0302 	and.w	r3, r3, #2
 800830c:	2b02      	cmp	r3, #2
 800830e:	d11b      	bne.n	8008348 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f06f 0202 	mvn.w	r2, #2
 8008318:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2201      	movs	r2, #1
 800831e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	699b      	ldr	r3, [r3, #24]
 8008326:	f003 0303 	and.w	r3, r3, #3
 800832a:	2b00      	cmp	r3, #0
 800832c:	d003      	beq.n	8008336 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 f8ee 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8008334:	e005      	b.n	8008342 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f8e0 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f000 f8f1 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	691b      	ldr	r3, [r3, #16]
 800834e:	f003 0304 	and.w	r3, r3, #4
 8008352:	2b04      	cmp	r3, #4
 8008354:	d122      	bne.n	800839c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	2b04      	cmp	r3, #4
 8008362:	d11b      	bne.n	800839c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f06f 0204 	mvn.w	r2, #4
 800836c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2202      	movs	r2, #2
 8008372:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800837e:	2b00      	cmp	r3, #0
 8008380:	d003      	beq.n	800838a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008382:	6878      	ldr	r0, [r7, #4]
 8008384:	f000 f8c4 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8008388:	e005      	b.n	8008396 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f8b6 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f8c7 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2200      	movs	r2, #0
 800839a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	691b      	ldr	r3, [r3, #16]
 80083a2:	f003 0308 	and.w	r3, r3, #8
 80083a6:	2b08      	cmp	r3, #8
 80083a8:	d122      	bne.n	80083f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	f003 0308 	and.w	r3, r3, #8
 80083b4:	2b08      	cmp	r3, #8
 80083b6:	d11b      	bne.n	80083f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	f06f 0208 	mvn.w	r2, #8
 80083c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2204      	movs	r2, #4
 80083c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	69db      	ldr	r3, [r3, #28]
 80083ce:	f003 0303 	and.w	r3, r3, #3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d003      	beq.n	80083de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 f89a 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 80083dc:	e005      	b.n	80083ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f88c 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f000 f89d 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	2200      	movs	r2, #0
 80083ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	691b      	ldr	r3, [r3, #16]
 80083f6:	f003 0310 	and.w	r3, r3, #16
 80083fa:	2b10      	cmp	r3, #16
 80083fc:	d122      	bne.n	8008444 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	68db      	ldr	r3, [r3, #12]
 8008404:	f003 0310 	and.w	r3, r3, #16
 8008408:	2b10      	cmp	r3, #16
 800840a:	d11b      	bne.n	8008444 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	f06f 0210 	mvn.w	r2, #16
 8008414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2208      	movs	r2, #8
 800841a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	69db      	ldr	r3, [r3, #28]
 8008422:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008426:	2b00      	cmp	r3, #0
 8008428:	d003      	beq.n	8008432 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800842a:	6878      	ldr	r0, [r7, #4]
 800842c:	f000 f870 	bl	8008510 <HAL_TIM_IC_CaptureCallback>
 8008430:	e005      	b.n	800843e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f862 	bl	80084fc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008438:	6878      	ldr	r0, [r7, #4]
 800843a:	f000 f873 	bl	8008524 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2200      	movs	r2, #0
 8008442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	f003 0301 	and.w	r3, r3, #1
 800844e:	2b01      	cmp	r3, #1
 8008450:	d10e      	bne.n	8008470 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	68db      	ldr	r3, [r3, #12]
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	2b01      	cmp	r3, #1
 800845e:	d107      	bne.n	8008470 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f06f 0201 	mvn.w	r2, #1
 8008468:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f7f9 fc38 	bl	8001ce0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	691b      	ldr	r3, [r3, #16]
 8008476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800847a:	2b80      	cmp	r3, #128	; 0x80
 800847c:	d10e      	bne.n	800849c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008488:	2b80      	cmp	r3, #128	; 0x80
 800848a:	d107      	bne.n	800849c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008496:	6878      	ldr	r0, [r7, #4]
 8008498:	f000 f902 	bl	80086a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	691b      	ldr	r3, [r3, #16]
 80084a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084a6:	2b40      	cmp	r3, #64	; 0x40
 80084a8:	d10e      	bne.n	80084c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68db      	ldr	r3, [r3, #12]
 80084b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084b4:	2b40      	cmp	r3, #64	; 0x40
 80084b6:	d107      	bne.n	80084c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f838 	bl	8008538 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	691b      	ldr	r3, [r3, #16]
 80084ce:	f003 0320 	and.w	r3, r3, #32
 80084d2:	2b20      	cmp	r3, #32
 80084d4:	d10e      	bne.n	80084f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68db      	ldr	r3, [r3, #12]
 80084dc:	f003 0320 	and.w	r3, r3, #32
 80084e0:	2b20      	cmp	r3, #32
 80084e2:	d107      	bne.n	80084f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f06f 0220 	mvn.w	r2, #32
 80084ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 f8cc 	bl	800868c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084f4:	bf00      	nop
 80084f6:	3708      	adds	r7, #8
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084fc:	b480      	push	{r7}
 80084fe:	b083      	sub	sp, #12
 8008500:	af00      	add	r7, sp, #0
 8008502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850e:	4770      	bx	lr

08008510 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008510:	b480      	push	{r7}
 8008512:	b083      	sub	sp, #12
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008518:	bf00      	nop
 800851a:	370c      	adds	r7, #12
 800851c:	46bd      	mov	sp, r7
 800851e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008522:	4770      	bx	lr

08008524 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008524:	b480      	push	{r7}
 8008526:	b083      	sub	sp, #12
 8008528:	af00      	add	r7, sp, #0
 800852a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800852c:	bf00      	nop
 800852e:	370c      	adds	r7, #12
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008538:	b480      	push	{r7}
 800853a:	b083      	sub	sp, #12
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008540:	bf00      	nop
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800854c:	b480      	push	{r7}
 800854e:	b085      	sub	sp, #20
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
 8008554:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	4a40      	ldr	r2, [pc, #256]	; (8008660 <TIM_Base_SetConfig+0x114>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d013      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800856a:	d00f      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	4a3d      	ldr	r2, [pc, #244]	; (8008664 <TIM_Base_SetConfig+0x118>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d00b      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	4a3c      	ldr	r2, [pc, #240]	; (8008668 <TIM_Base_SetConfig+0x11c>)
 8008578:	4293      	cmp	r3, r2
 800857a:	d007      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	4a3b      	ldr	r2, [pc, #236]	; (800866c <TIM_Base_SetConfig+0x120>)
 8008580:	4293      	cmp	r3, r2
 8008582:	d003      	beq.n	800858c <TIM_Base_SetConfig+0x40>
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	4a3a      	ldr	r2, [pc, #232]	; (8008670 <TIM_Base_SetConfig+0x124>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d108      	bne.n	800859e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008592:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	685b      	ldr	r3, [r3, #4]
 8008598:	68fa      	ldr	r2, [r7, #12]
 800859a:	4313      	orrs	r3, r2
 800859c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	4a2f      	ldr	r2, [pc, #188]	; (8008660 <TIM_Base_SetConfig+0x114>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d02b      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ac:	d027      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	4a2c      	ldr	r2, [pc, #176]	; (8008664 <TIM_Base_SetConfig+0x118>)
 80085b2:	4293      	cmp	r3, r2
 80085b4:	d023      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	4a2b      	ldr	r2, [pc, #172]	; (8008668 <TIM_Base_SetConfig+0x11c>)
 80085ba:	4293      	cmp	r3, r2
 80085bc:	d01f      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	4a2a      	ldr	r2, [pc, #168]	; (800866c <TIM_Base_SetConfig+0x120>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d01b      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	4a29      	ldr	r2, [pc, #164]	; (8008670 <TIM_Base_SetConfig+0x124>)
 80085ca:	4293      	cmp	r3, r2
 80085cc:	d017      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	4a28      	ldr	r2, [pc, #160]	; (8008674 <TIM_Base_SetConfig+0x128>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d013      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	4a27      	ldr	r2, [pc, #156]	; (8008678 <TIM_Base_SetConfig+0x12c>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d00f      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	4a26      	ldr	r2, [pc, #152]	; (800867c <TIM_Base_SetConfig+0x130>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d00b      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a25      	ldr	r2, [pc, #148]	; (8008680 <TIM_Base_SetConfig+0x134>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d007      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	4a24      	ldr	r2, [pc, #144]	; (8008684 <TIM_Base_SetConfig+0x138>)
 80085f2:	4293      	cmp	r3, r2
 80085f4:	d003      	beq.n	80085fe <TIM_Base_SetConfig+0xb2>
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	4a23      	ldr	r2, [pc, #140]	; (8008688 <TIM_Base_SetConfig+0x13c>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d108      	bne.n	8008610 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008604:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	68db      	ldr	r3, [r3, #12]
 800860a:	68fa      	ldr	r2, [r7, #12]
 800860c:	4313      	orrs	r3, r2
 800860e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	4313      	orrs	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	68fa      	ldr	r2, [r7, #12]
 8008622:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	689a      	ldr	r2, [r3, #8]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800862c:	683b      	ldr	r3, [r7, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	4a0a      	ldr	r2, [pc, #40]	; (8008660 <TIM_Base_SetConfig+0x114>)
 8008638:	4293      	cmp	r3, r2
 800863a:	d003      	beq.n	8008644 <TIM_Base_SetConfig+0xf8>
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	4a0c      	ldr	r2, [pc, #48]	; (8008670 <TIM_Base_SetConfig+0x124>)
 8008640:	4293      	cmp	r3, r2
 8008642:	d103      	bne.n	800864c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	691a      	ldr	r2, [r3, #16]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	615a      	str	r2, [r3, #20]
}
 8008652:	bf00      	nop
 8008654:	3714      	adds	r7, #20
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr
 800865e:	bf00      	nop
 8008660:	40010000 	.word	0x40010000
 8008664:	40000400 	.word	0x40000400
 8008668:	40000800 	.word	0x40000800
 800866c:	40000c00 	.word	0x40000c00
 8008670:	40010400 	.word	0x40010400
 8008674:	40014000 	.word	0x40014000
 8008678:	40014400 	.word	0x40014400
 800867c:	40014800 	.word	0x40014800
 8008680:	40001800 	.word	0x40001800
 8008684:	40001c00 	.word	0x40001c00
 8008688:	40002000 	.word	0x40002000

0800868c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008694:	bf00      	nop
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b083      	sub	sp, #12
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086a8:	bf00      	nop
 80086aa:	370c      	adds	r7, #12
 80086ac:	46bd      	mov	sp, r7
 80086ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086b2:	4770      	bx	lr

080086b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086b4:	b580      	push	{r7, lr}
 80086b6:	b082      	sub	sp, #8
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d101      	bne.n	80086c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086c2:	2301      	movs	r3, #1
 80086c4:	e03f      	b.n	8008746 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086cc:	b2db      	uxtb	r3, r3
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d106      	bne.n	80086e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f7f9 fffa 	bl	80026d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2224      	movs	r2, #36	; 0x24
 80086e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	68da      	ldr	r2, [r3, #12]
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80086f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80086f8:	6878      	ldr	r0, [r7, #4]
 80086fa:	f000 fd23 	bl	8009144 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	691a      	ldr	r2, [r3, #16]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800870c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	695a      	ldr	r2, [r3, #20]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800871c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68da      	ldr	r2, [r3, #12]
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800872c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2200      	movs	r2, #0
 8008732:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	2220      	movs	r2, #32
 8008738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	2220      	movs	r2, #32
 8008740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3708      	adds	r7, #8
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}

0800874e <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800874e:	b480      	push	{r7}
 8008750:	b085      	sub	sp, #20
 8008752:	af00      	add	r7, sp, #0
 8008754:	60f8      	str	r0, [r7, #12]
 8008756:	60b9      	str	r1, [r7, #8]
 8008758:	4613      	mov	r3, r2
 800875a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008762:	b2db      	uxtb	r3, r3
 8008764:	2b20      	cmp	r3, #32
 8008766:	d130      	bne.n	80087ca <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d002      	beq.n	8008774 <HAL_UART_Transmit_IT+0x26>
 800876e:	88fb      	ldrh	r3, [r7, #6]
 8008770:	2b00      	cmp	r3, #0
 8008772:	d101      	bne.n	8008778 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008774:	2301      	movs	r3, #1
 8008776:	e029      	b.n	80087cc <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800877e:	2b01      	cmp	r3, #1
 8008780:	d101      	bne.n	8008786 <HAL_UART_Transmit_IT+0x38>
 8008782:	2302      	movs	r3, #2
 8008784:	e022      	b.n	80087cc <HAL_UART_Transmit_IT+0x7e>
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	68ba      	ldr	r2, [r7, #8]
 8008792:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	88fa      	ldrh	r2, [r7, #6]
 8008798:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	88fa      	ldrh	r2, [r7, #6]
 800879e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	2200      	movs	r2, #0
 80087a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	2221      	movs	r2, #33	; 0x21
 80087aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	2200      	movs	r2, #0
 80087b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	68da      	ldr	r2, [r3, #12]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80087c4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80087c6:	2300      	movs	r3, #0
 80087c8:	e000      	b.n	80087cc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80087ca:	2302      	movs	r3, #2
  }
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3714      	adds	r7, #20
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	60f8      	str	r0, [r7, #12]
 80087e0:	60b9      	str	r1, [r7, #8]
 80087e2:	4613      	mov	r3, r2
 80087e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80087ec:	b2db      	uxtb	r3, r3
 80087ee:	2b20      	cmp	r3, #32
 80087f0:	d11d      	bne.n	800882e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d002      	beq.n	80087fe <HAL_UART_Receive_IT+0x26>
 80087f8:	88fb      	ldrh	r3, [r7, #6]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d101      	bne.n	8008802 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80087fe:	2301      	movs	r3, #1
 8008800:	e016      	b.n	8008830 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008808:	2b01      	cmp	r3, #1
 800880a:	d101      	bne.n	8008810 <HAL_UART_Receive_IT+0x38>
 800880c:	2302      	movs	r3, #2
 800880e:	e00f      	b.n	8008830 <HAL_UART_Receive_IT+0x58>
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	2201      	movs	r2, #1
 8008814:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800881e:	88fb      	ldrh	r3, [r7, #6]
 8008820:	461a      	mov	r2, r3
 8008822:	68b9      	ldr	r1, [r7, #8]
 8008824:	68f8      	ldr	r0, [r7, #12]
 8008826:	f000 fab5 	bl	8008d94 <UART_Start_Receive_IT>
 800882a:	4603      	mov	r3, r0
 800882c:	e000      	b.n	8008830 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800882e:	2302      	movs	r3, #2
  }
}
 8008830:	4618      	mov	r0, r3
 8008832:	3710      	adds	r7, #16
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b0ba      	sub	sp, #232	; 0xe8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	68db      	ldr	r3, [r3, #12]
 8008850:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	695b      	ldr	r3, [r3, #20]
 800885a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800885e:	2300      	movs	r3, #0
 8008860:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008864:	2300      	movs	r3, #0
 8008866:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800886a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800886e:	f003 030f 	and.w	r3, r3, #15
 8008872:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008876:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800887a:	2b00      	cmp	r3, #0
 800887c:	d10f      	bne.n	800889e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800887e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008882:	f003 0320 	and.w	r3, r3, #32
 8008886:	2b00      	cmp	r3, #0
 8008888:	d009      	beq.n	800889e <HAL_UART_IRQHandler+0x66>
 800888a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800888e:	f003 0320 	and.w	r3, r3, #32
 8008892:	2b00      	cmp	r3, #0
 8008894:	d003      	beq.n	800889e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008896:	6878      	ldr	r0, [r7, #4]
 8008898:	f000 fb99 	bl	8008fce <UART_Receive_IT>
      return;
 800889c:	e256      	b.n	8008d4c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800889e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f000 80de 	beq.w	8008a64 <HAL_UART_IRQHandler+0x22c>
 80088a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088ac:	f003 0301 	and.w	r3, r3, #1
 80088b0:	2b00      	cmp	r3, #0
 80088b2:	d106      	bne.n	80088c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80088b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 80d1 	beq.w	8008a64 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80088c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088c6:	f003 0301 	and.w	r3, r3, #1
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d00b      	beq.n	80088e6 <HAL_UART_IRQHandler+0xae>
 80088ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80088d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d005      	beq.n	80088e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088de:	f043 0201 	orr.w	r2, r3, #1
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80088e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80088ea:	f003 0304 	and.w	r3, r3, #4
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d00b      	beq.n	800890a <HAL_UART_IRQHandler+0xd2>
 80088f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80088f6:	f003 0301 	and.w	r3, r3, #1
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d005      	beq.n	800890a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008902:	f043 0202 	orr.w	r2, r3, #2
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800890a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800890e:	f003 0302 	and.w	r3, r3, #2
 8008912:	2b00      	cmp	r3, #0
 8008914:	d00b      	beq.n	800892e <HAL_UART_IRQHandler+0xf6>
 8008916:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	d005      	beq.n	800892e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008926:	f043 0204 	orr.w	r2, r3, #4
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800892e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008932:	f003 0308 	and.w	r3, r3, #8
 8008936:	2b00      	cmp	r3, #0
 8008938:	d011      	beq.n	800895e <HAL_UART_IRQHandler+0x126>
 800893a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800893e:	f003 0320 	and.w	r3, r3, #32
 8008942:	2b00      	cmp	r3, #0
 8008944:	d105      	bne.n	8008952 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008946:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800894a:	f003 0301 	and.w	r3, r3, #1
 800894e:	2b00      	cmp	r3, #0
 8008950:	d005      	beq.n	800895e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008956:	f043 0208 	orr.w	r2, r3, #8
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008962:	2b00      	cmp	r3, #0
 8008964:	f000 81ed 	beq.w	8008d42 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008968:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800896c:	f003 0320 	and.w	r3, r3, #32
 8008970:	2b00      	cmp	r3, #0
 8008972:	d008      	beq.n	8008986 <HAL_UART_IRQHandler+0x14e>
 8008974:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008978:	f003 0320 	and.w	r3, r3, #32
 800897c:	2b00      	cmp	r3, #0
 800897e:	d002      	beq.n	8008986 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008980:	6878      	ldr	r0, [r7, #4]
 8008982:	f000 fb24 	bl	8008fce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	695b      	ldr	r3, [r3, #20]
 800898c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008990:	2b40      	cmp	r3, #64	; 0x40
 8008992:	bf0c      	ite	eq
 8008994:	2301      	moveq	r3, #1
 8008996:	2300      	movne	r3, #0
 8008998:	b2db      	uxtb	r3, r3
 800899a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089a2:	f003 0308 	and.w	r3, r3, #8
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d103      	bne.n	80089b2 <HAL_UART_IRQHandler+0x17a>
 80089aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d04f      	beq.n	8008a52 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80089b2:	6878      	ldr	r0, [r7, #4]
 80089b4:	f000 fa2c 	bl	8008e10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	695b      	ldr	r3, [r3, #20]
 80089be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089c2:	2b40      	cmp	r3, #64	; 0x40
 80089c4:	d141      	bne.n	8008a4a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	3314      	adds	r3, #20
 80089cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80089d4:	e853 3f00 	ldrex	r3, [r3]
 80089d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80089dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80089e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	3314      	adds	r3, #20
 80089ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80089f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80089f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80089fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008a02:	e841 2300 	strex	r3, r2, [r1]
 8008a06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008a0a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d1d9      	bne.n	80089c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d013      	beq.n	8008a42 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a1e:	4a7d      	ldr	r2, [pc, #500]	; (8008c14 <HAL_UART_IRQHandler+0x3dc>)
 8008a20:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7fa f9fe 	bl	8002e28 <HAL_DMA_Abort_IT>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d016      	beq.n	8008a60 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a38:	687a      	ldr	r2, [r7, #4]
 8008a3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a3c:	4610      	mov	r0, r2
 8008a3e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a40:	e00e      	b.n	8008a60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 f990 	bl	8008d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a48:	e00a      	b.n	8008a60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f000 f98c 	bl	8008d68 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a50:	e006      	b.n	8008a60 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 f988 	bl	8008d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008a5e:	e170      	b.n	8008d42 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a60:	bf00      	nop
    return;
 8008a62:	e16e      	b.n	8008d42 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	f040 814a 	bne.w	8008d02 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008a6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a72:	f003 0310 	and.w	r3, r3, #16
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	f000 8143 	beq.w	8008d02 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008a7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a80:	f003 0310 	and.w	r3, r3, #16
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	f000 813c 	beq.w	8008d02 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	60bb      	str	r3, [r7, #8]
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	60bb      	str	r3, [r7, #8]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	685b      	ldr	r3, [r3, #4]
 8008a9c:	60bb      	str	r3, [r7, #8]
 8008a9e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	695b      	ldr	r3, [r3, #20]
 8008aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008aaa:	2b40      	cmp	r3, #64	; 0x40
 8008aac:	f040 80b4 	bne.w	8008c18 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008abc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	f000 8140 	beq.w	8008d46 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008aca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008ace:	429a      	cmp	r2, r3
 8008ad0:	f080 8139 	bcs.w	8008d46 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008ada:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae0:	69db      	ldr	r3, [r3, #28]
 8008ae2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ae6:	f000 8088 	beq.w	8008bfa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	330c      	adds	r3, #12
 8008af0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008af4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008af8:	e853 3f00 	ldrex	r3, [r3]
 8008afc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008b00:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008b04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008b08:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	330c      	adds	r3, #12
 8008b12:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008b16:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008b1a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b1e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008b22:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008b26:	e841 2300 	strex	r3, r2, [r1]
 8008b2a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008b2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1d9      	bne.n	8008aea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	3314      	adds	r3, #20
 8008b3c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b40:	e853 3f00 	ldrex	r3, [r3]
 8008b44:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008b46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b48:	f023 0301 	bic.w	r3, r3, #1
 8008b4c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	3314      	adds	r3, #20
 8008b56:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008b5a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008b5e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b60:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008b62:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008b66:	e841 2300 	strex	r3, r2, [r1]
 8008b6a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008b6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1e1      	bne.n	8008b36 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3314      	adds	r3, #20
 8008b78:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008b82:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b84:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	3314      	adds	r3, #20
 8008b92:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008b96:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008b98:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b9a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008b9c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008b9e:	e841 2300 	strex	r3, r2, [r1]
 8008ba2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008ba4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1e3      	bne.n	8008b72 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2220      	movs	r2, #32
 8008bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	330c      	adds	r3, #12
 8008bbe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bc2:	e853 3f00 	ldrex	r3, [r3]
 8008bc6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008bc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bca:	f023 0310 	bic.w	r3, r3, #16
 8008bce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	330c      	adds	r3, #12
 8008bd8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008bdc:	65ba      	str	r2, [r7, #88]	; 0x58
 8008bde:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008be2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008be4:	e841 2300 	strex	r3, r2, [r1]
 8008be8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008bea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d1e3      	bne.n	8008bb8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f7fa f8a7 	bl	8002d48 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c02:	b29b      	uxth	r3, r3
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	b29b      	uxth	r3, r3
 8008c08:	4619      	mov	r1, r3
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f8b6 	bl	8008d7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008c10:	e099      	b.n	8008d46 <HAL_UART_IRQHandler+0x50e>
 8008c12:	bf00      	nop
 8008c14:	08008ed7 	.word	0x08008ed7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	1ad3      	subs	r3, r2, r3
 8008c24:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	f000 808b 	beq.w	8008d4a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008c34:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	f000 8086 	beq.w	8008d4a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	330c      	adds	r3, #12
 8008c44:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c48:	e853 3f00 	ldrex	r3, [r3]
 8008c4c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c50:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008c54:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	330c      	adds	r3, #12
 8008c5e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008c62:	647a      	str	r2, [r7, #68]	; 0x44
 8008c64:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c66:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008c68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008c6a:	e841 2300 	strex	r3, r2, [r1]
 8008c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008c70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1e3      	bne.n	8008c3e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	3314      	adds	r3, #20
 8008c7c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c80:	e853 3f00 	ldrex	r3, [r3]
 8008c84:	623b      	str	r3, [r7, #32]
   return(result);
 8008c86:	6a3b      	ldr	r3, [r7, #32]
 8008c88:	f023 0301 	bic.w	r3, r3, #1
 8008c8c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	3314      	adds	r3, #20
 8008c96:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008c9a:	633a      	str	r2, [r7, #48]	; 0x30
 8008c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ca0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ca2:	e841 2300 	strex	r3, r2, [r1]
 8008ca6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008ca8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d1e3      	bne.n	8008c76 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2220      	movs	r2, #32
 8008cb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	330c      	adds	r3, #12
 8008cc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	e853 3f00 	ldrex	r3, [r3]
 8008cca:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	f023 0310 	bic.w	r3, r3, #16
 8008cd2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	330c      	adds	r3, #12
 8008cdc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008ce0:	61fa      	str	r2, [r7, #28]
 8008ce2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce4:	69b9      	ldr	r1, [r7, #24]
 8008ce6:	69fa      	ldr	r2, [r7, #28]
 8008ce8:	e841 2300 	strex	r3, r2, [r1]
 8008cec:	617b      	str	r3, [r7, #20]
   return(result);
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d1e3      	bne.n	8008cbc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008cf4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f000 f83e 	bl	8008d7c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008d00:	e023      	b.n	8008d4a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008d02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d009      	beq.n	8008d22 <HAL_UART_IRQHandler+0x4ea>
 8008d0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d003      	beq.n	8008d22 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 f8ef 	bl	8008efe <UART_Transmit_IT>
    return;
 8008d20:	e014      	b.n	8008d4c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008d26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d00e      	beq.n	8008d4c <HAL_UART_IRQHandler+0x514>
 8008d2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d008      	beq.n	8008d4c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f000 f92f 	bl	8008f9e <UART_EndTransmit_IT>
    return;
 8008d40:	e004      	b.n	8008d4c <HAL_UART_IRQHandler+0x514>
    return;
 8008d42:	bf00      	nop
 8008d44:	e002      	b.n	8008d4c <HAL_UART_IRQHandler+0x514>
      return;
 8008d46:	bf00      	nop
 8008d48:	e000      	b.n	8008d4c <HAL_UART_IRQHandler+0x514>
      return;
 8008d4a:	bf00      	nop
  }
}
 8008d4c:	37e8      	adds	r7, #232	; 0xe8
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop

08008d54 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b083      	sub	sp, #12
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008d5c:	bf00      	nop
 8008d5e:	370c      	adds	r7, #12
 8008d60:	46bd      	mov	sp, r7
 8008d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d66:	4770      	bx	lr

08008d68 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008d70:	bf00      	nop
 8008d72:	370c      	adds	r7, #12
 8008d74:	46bd      	mov	sp, r7
 8008d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d7a:	4770      	bx	lr

08008d7c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	460b      	mov	r3, r1
 8008d86:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008d88:	bf00      	nop
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b085      	sub	sp, #20
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	60f8      	str	r0, [r7, #12]
 8008d9c:	60b9      	str	r1, [r7, #8]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	68ba      	ldr	r2, [r7, #8]
 8008da6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	88fa      	ldrh	r2, [r7, #6]
 8008dac:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	88fa      	ldrh	r2, [r7, #6]
 8008db2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	2200      	movs	r2, #0
 8008db8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	2222      	movs	r2, #34	; 0x22
 8008dbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d007      	beq.n	8008de2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	68da      	ldr	r2, [r3, #12]
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008de0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	695a      	ldr	r2, [r3, #20]
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f042 0201 	orr.w	r2, r2, #1
 8008df0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	68da      	ldr	r2, [r3, #12]
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f042 0220 	orr.w	r2, r2, #32
 8008e00:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008e02:	2300      	movs	r3, #0
}
 8008e04:	4618      	mov	r0, r3
 8008e06:	3714      	adds	r7, #20
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e0e:	4770      	bx	lr

08008e10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b095      	sub	sp, #84	; 0x54
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	330c      	adds	r3, #12
 8008e1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e22:	e853 3f00 	ldrex	r3, [r3]
 8008e26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008e28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008e2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	330c      	adds	r3, #12
 8008e36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008e38:	643a      	str	r2, [r7, #64]	; 0x40
 8008e3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008e3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008e40:	e841 2300 	strex	r3, r2, [r1]
 8008e44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008e46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d1e5      	bne.n	8008e18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	3314      	adds	r3, #20
 8008e52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e54:	6a3b      	ldr	r3, [r7, #32]
 8008e56:	e853 3f00 	ldrex	r3, [r3]
 8008e5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	f023 0301 	bic.w	r3, r3, #1
 8008e62:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	3314      	adds	r3, #20
 8008e6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008e6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008e72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008e74:	e841 2300 	strex	r3, r2, [r1]
 8008e78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008e7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d1e5      	bne.n	8008e4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e84:	2b01      	cmp	r3, #1
 8008e86:	d119      	bne.n	8008ebc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	330c      	adds	r3, #12
 8008e8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	e853 3f00 	ldrex	r3, [r3]
 8008e96:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	f023 0310 	bic.w	r3, r3, #16
 8008e9e:	647b      	str	r3, [r7, #68]	; 0x44
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	330c      	adds	r3, #12
 8008ea6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008ea8:	61ba      	str	r2, [r7, #24]
 8008eaa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eac:	6979      	ldr	r1, [r7, #20]
 8008eae:	69ba      	ldr	r2, [r7, #24]
 8008eb0:	e841 2300 	strex	r3, r2, [r1]
 8008eb4:	613b      	str	r3, [r7, #16]
   return(result);
 8008eb6:	693b      	ldr	r3, [r7, #16]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d1e5      	bne.n	8008e88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008eca:	bf00      	nop
 8008ecc:	3754      	adds	r7, #84	; 0x54
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed4:	4770      	bx	lr

08008ed6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008ed6:	b580      	push	{r7, lr}
 8008ed8:	b084      	sub	sp, #16
 8008eda:	af00      	add	r7, sp, #0
 8008edc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	2200      	movs	r2, #0
 8008ee8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	2200      	movs	r2, #0
 8008eee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ef0:	68f8      	ldr	r0, [r7, #12]
 8008ef2:	f7ff ff39 	bl	8008d68 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ef6:	bf00      	nop
 8008ef8:	3710      	adds	r7, #16
 8008efa:	46bd      	mov	sp, r7
 8008efc:	bd80      	pop	{r7, pc}

08008efe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008efe:	b480      	push	{r7}
 8008f00:	b085      	sub	sp, #20
 8008f02:	af00      	add	r7, sp, #0
 8008f04:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f0c:	b2db      	uxtb	r3, r3
 8008f0e:	2b21      	cmp	r3, #33	; 0x21
 8008f10:	d13e      	bne.n	8008f90 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f1a:	d114      	bne.n	8008f46 <UART_Transmit_IT+0x48>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	691b      	ldr	r3, [r3, #16]
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d110      	bne.n	8008f46 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	6a1b      	ldr	r3, [r3, #32]
 8008f28:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	881b      	ldrh	r3, [r3, #0]
 8008f2e:	461a      	mov	r2, r3
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f38:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a1b      	ldr	r3, [r3, #32]
 8008f3e:	1c9a      	adds	r2, r3, #2
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	621a      	str	r2, [r3, #32]
 8008f44:	e008      	b.n	8008f58 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	6a1b      	ldr	r3, [r3, #32]
 8008f4a:	1c59      	adds	r1, r3, #1
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	6211      	str	r1, [r2, #32]
 8008f50:	781a      	ldrb	r2, [r3, #0]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	3b01      	subs	r3, #1
 8008f60:	b29b      	uxth	r3, r3
 8008f62:	687a      	ldr	r2, [r7, #4]
 8008f64:	4619      	mov	r1, r3
 8008f66:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10f      	bne.n	8008f8c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	68da      	ldr	r2, [r3, #12]
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008f7a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	68da      	ldr	r2, [r3, #12]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008f8a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008f8c:	2300      	movs	r3, #0
 8008f8e:	e000      	b.n	8008f92 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008f90:	2302      	movs	r3, #2
  }
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3714      	adds	r7, #20
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008f9e:	b580      	push	{r7, lr}
 8008fa0:	b082      	sub	sp, #8
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	68da      	ldr	r2, [r3, #12]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008fb4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2220      	movs	r2, #32
 8008fba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008fbe:	6878      	ldr	r0, [r7, #4]
 8008fc0:	f7ff fec8 	bl	8008d54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008fc4:	2300      	movs	r3, #0
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3708      	adds	r7, #8
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b08c      	sub	sp, #48	; 0x30
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	2b22      	cmp	r3, #34	; 0x22
 8008fe0:	f040 80ab 	bne.w	800913a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	689b      	ldr	r3, [r3, #8]
 8008fe8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008fec:	d117      	bne.n	800901e <UART_Receive_IT+0x50>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	691b      	ldr	r3, [r3, #16]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	d113      	bne.n	800901e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008ff6:	2300      	movs	r3, #0
 8008ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ffe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	685b      	ldr	r3, [r3, #4]
 8009006:	b29b      	uxth	r3, r3
 8009008:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800900c:	b29a      	uxth	r2, r3
 800900e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009010:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009016:	1c9a      	adds	r2, r3, #2
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	629a      	str	r2, [r3, #40]	; 0x28
 800901c:	e026      	b.n	800906c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009022:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009024:	2300      	movs	r3, #0
 8009026:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	689b      	ldr	r3, [r3, #8]
 800902c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009030:	d007      	beq.n	8009042 <UART_Receive_IT+0x74>
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	689b      	ldr	r3, [r3, #8]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d10a      	bne.n	8009050 <UART_Receive_IT+0x82>
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	691b      	ldr	r3, [r3, #16]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d106      	bne.n	8009050 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	b2da      	uxtb	r2, r3
 800904a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800904c:	701a      	strb	r2, [r3, #0]
 800904e:	e008      	b.n	8009062 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	b2db      	uxtb	r3, r3
 8009058:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800905c:	b2da      	uxtb	r2, r3
 800905e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009060:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009066:	1c5a      	adds	r2, r3, #1
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009070:	b29b      	uxth	r3, r3
 8009072:	3b01      	subs	r3, #1
 8009074:	b29b      	uxth	r3, r3
 8009076:	687a      	ldr	r2, [r7, #4]
 8009078:	4619      	mov	r1, r3
 800907a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800907c:	2b00      	cmp	r3, #0
 800907e:	d15a      	bne.n	8009136 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68da      	ldr	r2, [r3, #12]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f022 0220 	bic.w	r2, r2, #32
 800908e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68da      	ldr	r2, [r3, #12]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800909e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	695a      	ldr	r2, [r3, #20]
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f022 0201 	bic.w	r2, r2, #1
 80090ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	2220      	movs	r2, #32
 80090b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d135      	bne.n	800912c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	2200      	movs	r2, #0
 80090c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	330c      	adds	r3, #12
 80090cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090ce:	697b      	ldr	r3, [r7, #20]
 80090d0:	e853 3f00 	ldrex	r3, [r3]
 80090d4:	613b      	str	r3, [r7, #16]
   return(result);
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f023 0310 	bic.w	r3, r3, #16
 80090dc:	627b      	str	r3, [r7, #36]	; 0x24
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	330c      	adds	r3, #12
 80090e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80090e6:	623a      	str	r2, [r7, #32]
 80090e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ea:	69f9      	ldr	r1, [r7, #28]
 80090ec:	6a3a      	ldr	r2, [r7, #32]
 80090ee:	e841 2300 	strex	r3, r2, [r1]
 80090f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80090f4:	69bb      	ldr	r3, [r7, #24]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d1e5      	bne.n	80090c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f003 0310 	and.w	r3, r3, #16
 8009104:	2b10      	cmp	r3, #16
 8009106:	d10a      	bne.n	800911e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009108:	2300      	movs	r3, #0
 800910a:	60fb      	str	r3, [r7, #12]
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	60fb      	str	r3, [r7, #12]
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	685b      	ldr	r3, [r3, #4]
 800911a:	60fb      	str	r3, [r7, #12]
 800911c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009122:	4619      	mov	r1, r3
 8009124:	6878      	ldr	r0, [r7, #4]
 8009126:	f7ff fe29 	bl	8008d7c <HAL_UARTEx_RxEventCallback>
 800912a:	e002      	b.n	8009132 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800912c:	6878      	ldr	r0, [r7, #4]
 800912e:	f7f8 fc7f 	bl	8001a30 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009132:	2300      	movs	r3, #0
 8009134:	e002      	b.n	800913c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8009136:	2300      	movs	r3, #0
 8009138:	e000      	b.n	800913c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800913a:	2302      	movs	r3, #2
  }
}
 800913c:	4618      	mov	r0, r3
 800913e:	3730      	adds	r7, #48	; 0x30
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}

08009144 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009144:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009148:	b0c0      	sub	sp, #256	; 0x100
 800914a:	af00      	add	r7, sp, #0
 800914c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009150:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	691b      	ldr	r3, [r3, #16]
 8009158:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800915c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009160:	68d9      	ldr	r1, [r3, #12]
 8009162:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009166:	681a      	ldr	r2, [r3, #0]
 8009168:	ea40 0301 	orr.w	r3, r0, r1
 800916c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800916e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009172:	689a      	ldr	r2, [r3, #8]
 8009174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	431a      	orrs	r2, r3
 800917c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009180:	695b      	ldr	r3, [r3, #20]
 8009182:	431a      	orrs	r2, r3
 8009184:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009188:	69db      	ldr	r3, [r3, #28]
 800918a:	4313      	orrs	r3, r2
 800918c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	68db      	ldr	r3, [r3, #12]
 8009198:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800919c:	f021 010c 	bic.w	r1, r1, #12
 80091a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091a4:	681a      	ldr	r2, [r3, #0]
 80091a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80091aa:	430b      	orrs	r3, r1
 80091ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80091ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	695b      	ldr	r3, [r3, #20]
 80091b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80091ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091be:	6999      	ldr	r1, [r3, #24]
 80091c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091c4:	681a      	ldr	r2, [r3, #0]
 80091c6:	ea40 0301 	orr.w	r3, r0, r1
 80091ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80091cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	4b8f      	ldr	r3, [pc, #572]	; (8009410 <UART_SetConfig+0x2cc>)
 80091d4:	429a      	cmp	r2, r3
 80091d6:	d005      	beq.n	80091e4 <UART_SetConfig+0xa0>
 80091d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091dc:	681a      	ldr	r2, [r3, #0]
 80091de:	4b8d      	ldr	r3, [pc, #564]	; (8009414 <UART_SetConfig+0x2d0>)
 80091e0:	429a      	cmp	r2, r3
 80091e2:	d104      	bne.n	80091ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80091e4:	f7fc fee6 	bl	8005fb4 <HAL_RCC_GetPCLK2Freq>
 80091e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80091ec:	e003      	b.n	80091f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80091ee:	f7fc fecd 	bl	8005f8c <HAL_RCC_GetPCLK1Freq>
 80091f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80091f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091fa:	69db      	ldr	r3, [r3, #28]
 80091fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009200:	f040 810c 	bne.w	800941c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009204:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009208:	2200      	movs	r2, #0
 800920a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800920e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009212:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009216:	4622      	mov	r2, r4
 8009218:	462b      	mov	r3, r5
 800921a:	1891      	adds	r1, r2, r2
 800921c:	65b9      	str	r1, [r7, #88]	; 0x58
 800921e:	415b      	adcs	r3, r3
 8009220:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009222:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009226:	4621      	mov	r1, r4
 8009228:	eb12 0801 	adds.w	r8, r2, r1
 800922c:	4629      	mov	r1, r5
 800922e:	eb43 0901 	adc.w	r9, r3, r1
 8009232:	f04f 0200 	mov.w	r2, #0
 8009236:	f04f 0300 	mov.w	r3, #0
 800923a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800923e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009242:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009246:	4690      	mov	r8, r2
 8009248:	4699      	mov	r9, r3
 800924a:	4623      	mov	r3, r4
 800924c:	eb18 0303 	adds.w	r3, r8, r3
 8009250:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009254:	462b      	mov	r3, r5
 8009256:	eb49 0303 	adc.w	r3, r9, r3
 800925a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800925e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	2200      	movs	r2, #0
 8009266:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800926a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800926e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009272:	460b      	mov	r3, r1
 8009274:	18db      	adds	r3, r3, r3
 8009276:	653b      	str	r3, [r7, #80]	; 0x50
 8009278:	4613      	mov	r3, r2
 800927a:	eb42 0303 	adc.w	r3, r2, r3
 800927e:	657b      	str	r3, [r7, #84]	; 0x54
 8009280:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009284:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009288:	f7f7 fd1e 	bl	8000cc8 <__aeabi_uldivmod>
 800928c:	4602      	mov	r2, r0
 800928e:	460b      	mov	r3, r1
 8009290:	4b61      	ldr	r3, [pc, #388]	; (8009418 <UART_SetConfig+0x2d4>)
 8009292:	fba3 2302 	umull	r2, r3, r3, r2
 8009296:	095b      	lsrs	r3, r3, #5
 8009298:	011c      	lsls	r4, r3, #4
 800929a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800929e:	2200      	movs	r2, #0
 80092a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80092a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80092a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80092ac:	4642      	mov	r2, r8
 80092ae:	464b      	mov	r3, r9
 80092b0:	1891      	adds	r1, r2, r2
 80092b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80092b4:	415b      	adcs	r3, r3
 80092b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80092b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80092bc:	4641      	mov	r1, r8
 80092be:	eb12 0a01 	adds.w	sl, r2, r1
 80092c2:	4649      	mov	r1, r9
 80092c4:	eb43 0b01 	adc.w	fp, r3, r1
 80092c8:	f04f 0200 	mov.w	r2, #0
 80092cc:	f04f 0300 	mov.w	r3, #0
 80092d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80092d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80092d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092dc:	4692      	mov	sl, r2
 80092de:	469b      	mov	fp, r3
 80092e0:	4643      	mov	r3, r8
 80092e2:	eb1a 0303 	adds.w	r3, sl, r3
 80092e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80092ea:	464b      	mov	r3, r9
 80092ec:	eb4b 0303 	adc.w	r3, fp, r3
 80092f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80092f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	2200      	movs	r2, #0
 80092fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009300:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009304:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009308:	460b      	mov	r3, r1
 800930a:	18db      	adds	r3, r3, r3
 800930c:	643b      	str	r3, [r7, #64]	; 0x40
 800930e:	4613      	mov	r3, r2
 8009310:	eb42 0303 	adc.w	r3, r2, r3
 8009314:	647b      	str	r3, [r7, #68]	; 0x44
 8009316:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800931a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800931e:	f7f7 fcd3 	bl	8000cc8 <__aeabi_uldivmod>
 8009322:	4602      	mov	r2, r0
 8009324:	460b      	mov	r3, r1
 8009326:	4611      	mov	r1, r2
 8009328:	4b3b      	ldr	r3, [pc, #236]	; (8009418 <UART_SetConfig+0x2d4>)
 800932a:	fba3 2301 	umull	r2, r3, r3, r1
 800932e:	095b      	lsrs	r3, r3, #5
 8009330:	2264      	movs	r2, #100	; 0x64
 8009332:	fb02 f303 	mul.w	r3, r2, r3
 8009336:	1acb      	subs	r3, r1, r3
 8009338:	00db      	lsls	r3, r3, #3
 800933a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800933e:	4b36      	ldr	r3, [pc, #216]	; (8009418 <UART_SetConfig+0x2d4>)
 8009340:	fba3 2302 	umull	r2, r3, r3, r2
 8009344:	095b      	lsrs	r3, r3, #5
 8009346:	005b      	lsls	r3, r3, #1
 8009348:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800934c:	441c      	add	r4, r3
 800934e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009352:	2200      	movs	r2, #0
 8009354:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009358:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800935c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009360:	4642      	mov	r2, r8
 8009362:	464b      	mov	r3, r9
 8009364:	1891      	adds	r1, r2, r2
 8009366:	63b9      	str	r1, [r7, #56]	; 0x38
 8009368:	415b      	adcs	r3, r3
 800936a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800936c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009370:	4641      	mov	r1, r8
 8009372:	1851      	adds	r1, r2, r1
 8009374:	6339      	str	r1, [r7, #48]	; 0x30
 8009376:	4649      	mov	r1, r9
 8009378:	414b      	adcs	r3, r1
 800937a:	637b      	str	r3, [r7, #52]	; 0x34
 800937c:	f04f 0200 	mov.w	r2, #0
 8009380:	f04f 0300 	mov.w	r3, #0
 8009384:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009388:	4659      	mov	r1, fp
 800938a:	00cb      	lsls	r3, r1, #3
 800938c:	4651      	mov	r1, sl
 800938e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009392:	4651      	mov	r1, sl
 8009394:	00ca      	lsls	r2, r1, #3
 8009396:	4610      	mov	r0, r2
 8009398:	4619      	mov	r1, r3
 800939a:	4603      	mov	r3, r0
 800939c:	4642      	mov	r2, r8
 800939e:	189b      	adds	r3, r3, r2
 80093a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80093a4:	464b      	mov	r3, r9
 80093a6:	460a      	mov	r2, r1
 80093a8:	eb42 0303 	adc.w	r3, r2, r3
 80093ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80093b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	2200      	movs	r2, #0
 80093b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80093bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80093c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80093c4:	460b      	mov	r3, r1
 80093c6:	18db      	adds	r3, r3, r3
 80093c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80093ca:	4613      	mov	r3, r2
 80093cc:	eb42 0303 	adc.w	r3, r2, r3
 80093d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80093d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80093d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80093da:	f7f7 fc75 	bl	8000cc8 <__aeabi_uldivmod>
 80093de:	4602      	mov	r2, r0
 80093e0:	460b      	mov	r3, r1
 80093e2:	4b0d      	ldr	r3, [pc, #52]	; (8009418 <UART_SetConfig+0x2d4>)
 80093e4:	fba3 1302 	umull	r1, r3, r3, r2
 80093e8:	095b      	lsrs	r3, r3, #5
 80093ea:	2164      	movs	r1, #100	; 0x64
 80093ec:	fb01 f303 	mul.w	r3, r1, r3
 80093f0:	1ad3      	subs	r3, r2, r3
 80093f2:	00db      	lsls	r3, r3, #3
 80093f4:	3332      	adds	r3, #50	; 0x32
 80093f6:	4a08      	ldr	r2, [pc, #32]	; (8009418 <UART_SetConfig+0x2d4>)
 80093f8:	fba2 2303 	umull	r2, r3, r2, r3
 80093fc:	095b      	lsrs	r3, r3, #5
 80093fe:	f003 0207 	and.w	r2, r3, #7
 8009402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	4422      	add	r2, r4
 800940a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800940c:	e106      	b.n	800961c <UART_SetConfig+0x4d8>
 800940e:	bf00      	nop
 8009410:	40011000 	.word	0x40011000
 8009414:	40011400 	.word	0x40011400
 8009418:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800941c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009420:	2200      	movs	r2, #0
 8009422:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009426:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800942a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800942e:	4642      	mov	r2, r8
 8009430:	464b      	mov	r3, r9
 8009432:	1891      	adds	r1, r2, r2
 8009434:	6239      	str	r1, [r7, #32]
 8009436:	415b      	adcs	r3, r3
 8009438:	627b      	str	r3, [r7, #36]	; 0x24
 800943a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800943e:	4641      	mov	r1, r8
 8009440:	1854      	adds	r4, r2, r1
 8009442:	4649      	mov	r1, r9
 8009444:	eb43 0501 	adc.w	r5, r3, r1
 8009448:	f04f 0200 	mov.w	r2, #0
 800944c:	f04f 0300 	mov.w	r3, #0
 8009450:	00eb      	lsls	r3, r5, #3
 8009452:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009456:	00e2      	lsls	r2, r4, #3
 8009458:	4614      	mov	r4, r2
 800945a:	461d      	mov	r5, r3
 800945c:	4643      	mov	r3, r8
 800945e:	18e3      	adds	r3, r4, r3
 8009460:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009464:	464b      	mov	r3, r9
 8009466:	eb45 0303 	adc.w	r3, r5, r3
 800946a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800946e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009472:	685b      	ldr	r3, [r3, #4]
 8009474:	2200      	movs	r2, #0
 8009476:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800947a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800947e:	f04f 0200 	mov.w	r2, #0
 8009482:	f04f 0300 	mov.w	r3, #0
 8009486:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800948a:	4629      	mov	r1, r5
 800948c:	008b      	lsls	r3, r1, #2
 800948e:	4621      	mov	r1, r4
 8009490:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009494:	4621      	mov	r1, r4
 8009496:	008a      	lsls	r2, r1, #2
 8009498:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800949c:	f7f7 fc14 	bl	8000cc8 <__aeabi_uldivmod>
 80094a0:	4602      	mov	r2, r0
 80094a2:	460b      	mov	r3, r1
 80094a4:	4b60      	ldr	r3, [pc, #384]	; (8009628 <UART_SetConfig+0x4e4>)
 80094a6:	fba3 2302 	umull	r2, r3, r3, r2
 80094aa:	095b      	lsrs	r3, r3, #5
 80094ac:	011c      	lsls	r4, r3, #4
 80094ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094b2:	2200      	movs	r2, #0
 80094b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80094b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80094bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80094c0:	4642      	mov	r2, r8
 80094c2:	464b      	mov	r3, r9
 80094c4:	1891      	adds	r1, r2, r2
 80094c6:	61b9      	str	r1, [r7, #24]
 80094c8:	415b      	adcs	r3, r3
 80094ca:	61fb      	str	r3, [r7, #28]
 80094cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80094d0:	4641      	mov	r1, r8
 80094d2:	1851      	adds	r1, r2, r1
 80094d4:	6139      	str	r1, [r7, #16]
 80094d6:	4649      	mov	r1, r9
 80094d8:	414b      	adcs	r3, r1
 80094da:	617b      	str	r3, [r7, #20]
 80094dc:	f04f 0200 	mov.w	r2, #0
 80094e0:	f04f 0300 	mov.w	r3, #0
 80094e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80094e8:	4659      	mov	r1, fp
 80094ea:	00cb      	lsls	r3, r1, #3
 80094ec:	4651      	mov	r1, sl
 80094ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094f2:	4651      	mov	r1, sl
 80094f4:	00ca      	lsls	r2, r1, #3
 80094f6:	4610      	mov	r0, r2
 80094f8:	4619      	mov	r1, r3
 80094fa:	4603      	mov	r3, r0
 80094fc:	4642      	mov	r2, r8
 80094fe:	189b      	adds	r3, r3, r2
 8009500:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009504:	464b      	mov	r3, r9
 8009506:	460a      	mov	r2, r1
 8009508:	eb42 0303 	adc.w	r3, r2, r3
 800950c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009510:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009514:	685b      	ldr	r3, [r3, #4]
 8009516:	2200      	movs	r2, #0
 8009518:	67bb      	str	r3, [r7, #120]	; 0x78
 800951a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800951c:	f04f 0200 	mov.w	r2, #0
 8009520:	f04f 0300 	mov.w	r3, #0
 8009524:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009528:	4649      	mov	r1, r9
 800952a:	008b      	lsls	r3, r1, #2
 800952c:	4641      	mov	r1, r8
 800952e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009532:	4641      	mov	r1, r8
 8009534:	008a      	lsls	r2, r1, #2
 8009536:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800953a:	f7f7 fbc5 	bl	8000cc8 <__aeabi_uldivmod>
 800953e:	4602      	mov	r2, r0
 8009540:	460b      	mov	r3, r1
 8009542:	4611      	mov	r1, r2
 8009544:	4b38      	ldr	r3, [pc, #224]	; (8009628 <UART_SetConfig+0x4e4>)
 8009546:	fba3 2301 	umull	r2, r3, r3, r1
 800954a:	095b      	lsrs	r3, r3, #5
 800954c:	2264      	movs	r2, #100	; 0x64
 800954e:	fb02 f303 	mul.w	r3, r2, r3
 8009552:	1acb      	subs	r3, r1, r3
 8009554:	011b      	lsls	r3, r3, #4
 8009556:	3332      	adds	r3, #50	; 0x32
 8009558:	4a33      	ldr	r2, [pc, #204]	; (8009628 <UART_SetConfig+0x4e4>)
 800955a:	fba2 2303 	umull	r2, r3, r2, r3
 800955e:	095b      	lsrs	r3, r3, #5
 8009560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009564:	441c      	add	r4, r3
 8009566:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800956a:	2200      	movs	r2, #0
 800956c:	673b      	str	r3, [r7, #112]	; 0x70
 800956e:	677a      	str	r2, [r7, #116]	; 0x74
 8009570:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009574:	4642      	mov	r2, r8
 8009576:	464b      	mov	r3, r9
 8009578:	1891      	adds	r1, r2, r2
 800957a:	60b9      	str	r1, [r7, #8]
 800957c:	415b      	adcs	r3, r3
 800957e:	60fb      	str	r3, [r7, #12]
 8009580:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009584:	4641      	mov	r1, r8
 8009586:	1851      	adds	r1, r2, r1
 8009588:	6039      	str	r1, [r7, #0]
 800958a:	4649      	mov	r1, r9
 800958c:	414b      	adcs	r3, r1
 800958e:	607b      	str	r3, [r7, #4]
 8009590:	f04f 0200 	mov.w	r2, #0
 8009594:	f04f 0300 	mov.w	r3, #0
 8009598:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800959c:	4659      	mov	r1, fp
 800959e:	00cb      	lsls	r3, r1, #3
 80095a0:	4651      	mov	r1, sl
 80095a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80095a6:	4651      	mov	r1, sl
 80095a8:	00ca      	lsls	r2, r1, #3
 80095aa:	4610      	mov	r0, r2
 80095ac:	4619      	mov	r1, r3
 80095ae:	4603      	mov	r3, r0
 80095b0:	4642      	mov	r2, r8
 80095b2:	189b      	adds	r3, r3, r2
 80095b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80095b6:	464b      	mov	r3, r9
 80095b8:	460a      	mov	r2, r1
 80095ba:	eb42 0303 	adc.w	r3, r2, r3
 80095be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80095c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095c4:	685b      	ldr	r3, [r3, #4]
 80095c6:	2200      	movs	r2, #0
 80095c8:	663b      	str	r3, [r7, #96]	; 0x60
 80095ca:	667a      	str	r2, [r7, #100]	; 0x64
 80095cc:	f04f 0200 	mov.w	r2, #0
 80095d0:	f04f 0300 	mov.w	r3, #0
 80095d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80095d8:	4649      	mov	r1, r9
 80095da:	008b      	lsls	r3, r1, #2
 80095dc:	4641      	mov	r1, r8
 80095de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80095e2:	4641      	mov	r1, r8
 80095e4:	008a      	lsls	r2, r1, #2
 80095e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80095ea:	f7f7 fb6d 	bl	8000cc8 <__aeabi_uldivmod>
 80095ee:	4602      	mov	r2, r0
 80095f0:	460b      	mov	r3, r1
 80095f2:	4b0d      	ldr	r3, [pc, #52]	; (8009628 <UART_SetConfig+0x4e4>)
 80095f4:	fba3 1302 	umull	r1, r3, r3, r2
 80095f8:	095b      	lsrs	r3, r3, #5
 80095fa:	2164      	movs	r1, #100	; 0x64
 80095fc:	fb01 f303 	mul.w	r3, r1, r3
 8009600:	1ad3      	subs	r3, r2, r3
 8009602:	011b      	lsls	r3, r3, #4
 8009604:	3332      	adds	r3, #50	; 0x32
 8009606:	4a08      	ldr	r2, [pc, #32]	; (8009628 <UART_SetConfig+0x4e4>)
 8009608:	fba2 2303 	umull	r2, r3, r2, r3
 800960c:	095b      	lsrs	r3, r3, #5
 800960e:	f003 020f 	and.w	r2, r3, #15
 8009612:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	4422      	add	r2, r4
 800961a:	609a      	str	r2, [r3, #8]
}
 800961c:	bf00      	nop
 800961e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009622:	46bd      	mov	sp, r7
 8009624:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009628:	51eb851f 	.word	0x51eb851f

0800962c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800962c:	b084      	sub	sp, #16
 800962e:	b480      	push	{r7}
 8009630:	b085      	sub	sp, #20
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
 8009636:	f107 001c 	add.w	r0, r7, #28
 800963a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800963e:	2300      	movs	r3, #0
 8009640:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8009642:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8009644:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8009646:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8009648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800964a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800964c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800964e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8009650:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8009652:	431a      	orrs	r2, r3
             Init.ClockDiv
 8009654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8009656:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8009658:	68fa      	ldr	r2, [r7, #12]
 800965a:	4313      	orrs	r3, r2
 800965c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	685b      	ldr	r3, [r3, #4]
 8009662:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8009666:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	431a      	orrs	r2, r3
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	b004      	add	sp, #16
 8009680:	4770      	bx	lr

08009682 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8009682:	b480      	push	{r7}
 8009684:	b083      	sub	sp, #12
 8009686:	af00      	add	r7, sp, #0
 8009688:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8009690:	4618      	mov	r0, r3
 8009692:	370c      	adds	r7, #12
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr

0800969c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800969c:	b480      	push	{r7}
 800969e:	b083      	sub	sp, #12
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	681a      	ldr	r2, [r3, #0]
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80096b0:	2300      	movs	r3, #0
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	370c      	adds	r7, #12
 80096b6:	46bd      	mov	sp, r7
 80096b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096bc:	4770      	bx	lr

080096be <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80096be:	b480      	push	{r7}
 80096c0:	b083      	sub	sp, #12
 80096c2:	af00      	add	r7, sp, #0
 80096c4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2203      	movs	r2, #3
 80096ca:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80096cc:	2300      	movs	r3, #0
}
 80096ce:	4618      	mov	r0, r3
 80096d0:	370c      	adds	r7, #12
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr

080096da <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80096da:	b480      	push	{r7}
 80096dc:	b083      	sub	sp, #12
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f003 0303 	and.w	r3, r3, #3
}
 80096ea:	4618      	mov	r0, r3
 80096ec:	370c      	adds	r7, #12
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr

080096f6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80096f6:	b480      	push	{r7}
 80096f8:	b085      	sub	sp, #20
 80096fa:	af00      	add	r7, sp, #0
 80096fc:	6078      	str	r0, [r7, #4]
 80096fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009700:	2300      	movs	r3, #0
 8009702:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8009704:	683b      	ldr	r3, [r7, #0]
 8009706:	681a      	ldr	r2, [r3, #0]
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800970c:	683b      	ldr	r3, [r7, #0]
 800970e:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8009710:	683b      	ldr	r3, [r7, #0]
 8009712:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009714:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800971a:	431a      	orrs	r2, r3
                       Command->CPSM);
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8009720:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009722:	68fa      	ldr	r2, [r7, #12]
 8009724:	4313      	orrs	r3, r2
 8009726:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	68db      	ldr	r3, [r3, #12]
 800972c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8009730:	f023 030f 	bic.w	r3, r3, #15
 8009734:	68fa      	ldr	r2, [r7, #12]
 8009736:	431a      	orrs	r2, r3
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800973c:	2300      	movs	r3, #0
}
 800973e:	4618      	mov	r0, r3
 8009740:	3714      	adds	r7, #20
 8009742:	46bd      	mov	sp, r7
 8009744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009748:	4770      	bx	lr

0800974a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800974a:	b480      	push	{r7}
 800974c:	b083      	sub	sp, #12
 800974e:	af00      	add	r7, sp, #0
 8009750:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	691b      	ldr	r3, [r3, #16]
 8009756:	b2db      	uxtb	r3, r3
}
 8009758:	4618      	mov	r0, r3
 800975a:	370c      	adds	r7, #12
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr

08009764 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	3314      	adds	r3, #20
 8009772:	461a      	mov	r2, r3
 8009774:	683b      	ldr	r3, [r7, #0]
 8009776:	4413      	add	r3, r2
 8009778:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
}  
 800977e:	4618      	mov	r0, r3
 8009780:	3714      	adds	r7, #20
 8009782:	46bd      	mov	sp, r7
 8009784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009788:	4770      	bx	lr

0800978a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800978a:	b480      	push	{r7}
 800978c:	b085      	sub	sp, #20
 800978e:	af00      	add	r7, sp, #0
 8009790:	6078      	str	r0, [r7, #4]
 8009792:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009794:	2300      	movs	r3, #0
 8009796:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009798:	683b      	ldr	r3, [r7, #0]
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80097a0:	683b      	ldr	r3, [r7, #0]
 80097a2:	685a      	ldr	r2, [r3, #4]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80097a8:	683b      	ldr	r3, [r7, #0]
 80097aa:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80097ac:	683b      	ldr	r3, [r7, #0]
 80097ae:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80097b0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80097b6:	431a      	orrs	r2, r3
                       Data->DPSM);
 80097b8:	683b      	ldr	r3, [r7, #0]
 80097ba:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80097bc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	4313      	orrs	r3, r2
 80097c2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097c8:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	431a      	orrs	r2, r3
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80097d4:	2300      	movs	r3, #0

}
 80097d6:	4618      	mov	r0, r3
 80097d8:	3714      	adds	r7, #20
 80097da:	46bd      	mov	sp, r7
 80097dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e0:	4770      	bx	lr

080097e2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 80097e2:	b580      	push	{r7, lr}
 80097e4:	b088      	sub	sp, #32
 80097e6:	af00      	add	r7, sp, #0
 80097e8:	6078      	str	r0, [r7, #4]
 80097ea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80097ec:	683b      	ldr	r3, [r7, #0]
 80097ee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80097f0:	2310      	movs	r3, #16
 80097f2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097f4:	2340      	movs	r3, #64	; 0x40
 80097f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097f8:	2300      	movs	r3, #0
 80097fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009800:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009802:	f107 0308 	add.w	r3, r7, #8
 8009806:	4619      	mov	r1, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f7ff ff74 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800980e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009812:	2110      	movs	r1, #16
 8009814:	6878      	ldr	r0, [r7, #4]
 8009816:	f000 f9d7 	bl	8009bc8 <SDMMC_GetCmdResp1>
 800981a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800981c:	69fb      	ldr	r3, [r7, #28]
}
 800981e:	4618      	mov	r0, r3
 8009820:	3720      	adds	r7, #32
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009826:	b580      	push	{r7, lr}
 8009828:	b088      	sub	sp, #32
 800982a:	af00      	add	r7, sp, #0
 800982c:	6078      	str	r0, [r7, #4]
 800982e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8009834:	2311      	movs	r3, #17
 8009836:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009838:	2340      	movs	r3, #64	; 0x40
 800983a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800983c:	2300      	movs	r3, #0
 800983e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009844:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009846:	f107 0308 	add.w	r3, r7, #8
 800984a:	4619      	mov	r1, r3
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f7ff ff52 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009852:	f241 3288 	movw	r2, #5000	; 0x1388
 8009856:	2111      	movs	r1, #17
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f000 f9b5 	bl	8009bc8 <SDMMC_GetCmdResp1>
 800985e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009860:	69fb      	ldr	r3, [r7, #28]
}
 8009862:	4618      	mov	r0, r3
 8009864:	3720      	adds	r7, #32
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}

0800986a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800986a:	b580      	push	{r7, lr}
 800986c:	b088      	sub	sp, #32
 800986e:	af00      	add	r7, sp, #0
 8009870:	6078      	str	r0, [r7, #4]
 8009872:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009878:	2312      	movs	r3, #18
 800987a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800987c:	2340      	movs	r3, #64	; 0x40
 800987e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009880:	2300      	movs	r3, #0
 8009882:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009884:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009888:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800988a:	f107 0308 	add.w	r3, r7, #8
 800988e:	4619      	mov	r1, r3
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f7ff ff30 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009896:	f241 3288 	movw	r2, #5000	; 0x1388
 800989a:	2112      	movs	r1, #18
 800989c:	6878      	ldr	r0, [r7, #4]
 800989e:	f000 f993 	bl	8009bc8 <SDMMC_GetCmdResp1>
 80098a2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098a4:	69fb      	ldr	r3, [r7, #28]
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3720      	adds	r7, #32
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}

080098ae <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80098ae:	b580      	push	{r7, lr}
 80098b0:	b088      	sub	sp, #32
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]
 80098b6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80098b8:	683b      	ldr	r3, [r7, #0]
 80098ba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80098bc:	2318      	movs	r3, #24
 80098be:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098c0:	2340      	movs	r3, #64	; 0x40
 80098c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098c4:	2300      	movs	r3, #0
 80098c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098cc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098ce:	f107 0308 	add.w	r3, r7, #8
 80098d2:	4619      	mov	r1, r3
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f7ff ff0e 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80098da:	f241 3288 	movw	r2, #5000	; 0x1388
 80098de:	2118      	movs	r1, #24
 80098e0:	6878      	ldr	r0, [r7, #4]
 80098e2:	f000 f971 	bl	8009bc8 <SDMMC_GetCmdResp1>
 80098e6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098e8:	69fb      	ldr	r3, [r7, #28]
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3720      	adds	r7, #32
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}

080098f2 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80098f2:	b580      	push	{r7, lr}
 80098f4:	b088      	sub	sp, #32
 80098f6:	af00      	add	r7, sp, #0
 80098f8:	6078      	str	r0, [r7, #4]
 80098fa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8009900:	2319      	movs	r3, #25
 8009902:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009904:	2340      	movs	r3, #64	; 0x40
 8009906:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009908:	2300      	movs	r3, #0
 800990a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800990c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009910:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009912:	f107 0308 	add.w	r3, r7, #8
 8009916:	4619      	mov	r1, r3
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f7ff feec 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800991e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009922:	2119      	movs	r1, #25
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 f94f 	bl	8009bc8 <SDMMC_GetCmdResp1>
 800992a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800992c:	69fb      	ldr	r3, [r7, #28]
}
 800992e:	4618      	mov	r0, r3
 8009930:	3720      	adds	r7, #32
 8009932:	46bd      	mov	sp, r7
 8009934:	bd80      	pop	{r7, pc}
	...

08009938 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b088      	sub	sp, #32
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8009940:	2300      	movs	r3, #0
 8009942:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8009944:	230c      	movs	r3, #12
 8009946:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009948:	2340      	movs	r3, #64	; 0x40
 800994a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800994c:	2300      	movs	r3, #0
 800994e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009954:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009956:	f107 0308 	add.w	r3, r7, #8
 800995a:	4619      	mov	r1, r3
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f7ff feca 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8009962:	4a05      	ldr	r2, [pc, #20]	; (8009978 <SDMMC_CmdStopTransfer+0x40>)
 8009964:	210c      	movs	r1, #12
 8009966:	6878      	ldr	r0, [r7, #4]
 8009968:	f000 f92e 	bl	8009bc8 <SDMMC_GetCmdResp1>
 800996c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800996e:	69fb      	ldr	r3, [r7, #28]
}
 8009970:	4618      	mov	r0, r3
 8009972:	3720      	adds	r7, #32
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}
 8009978:	05f5e100 	.word	0x05f5e100

0800997c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800997c:	b580      	push	{r7, lr}
 800997e:	b08a      	sub	sp, #40	; 0x28
 8009980:	af00      	add	r7, sp, #0
 8009982:	60f8      	str	r0, [r7, #12]
 8009984:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009988:	683b      	ldr	r3, [r7, #0]
 800998a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800998c:	2307      	movs	r3, #7
 800998e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009990:	2340      	movs	r3, #64	; 0x40
 8009992:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009994:	2300      	movs	r3, #0
 8009996:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800999c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800999e:	f107 0310 	add.w	r3, r7, #16
 80099a2:	4619      	mov	r1, r3
 80099a4:	68f8      	ldr	r0, [r7, #12]
 80099a6:	f7ff fea6 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80099aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80099ae:	2107      	movs	r1, #7
 80099b0:	68f8      	ldr	r0, [r7, #12]
 80099b2:	f000 f909 	bl	8009bc8 <SDMMC_GetCmdResp1>
 80099b6:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80099b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3728      	adds	r7, #40	; 0x28
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b088      	sub	sp, #32
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80099ca:	2300      	movs	r3, #0
 80099cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80099ce:	2300      	movs	r3, #0
 80099d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80099d2:	2300      	movs	r3, #0
 80099d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099d6:	2300      	movs	r3, #0
 80099d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099e0:	f107 0308 	add.w	r3, r7, #8
 80099e4:	4619      	mov	r1, r3
 80099e6:	6878      	ldr	r0, [r7, #4]
 80099e8:	f7ff fe85 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80099ec:	6878      	ldr	r0, [r7, #4]
 80099ee:	f000 fb23 	bl	800a038 <SDMMC_GetCmdError>
 80099f2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099f4:	69fb      	ldr	r3, [r7, #28]
}
 80099f6:	4618      	mov	r0, r3
 80099f8:	3720      	adds	r7, #32
 80099fa:	46bd      	mov	sp, r7
 80099fc:	bd80      	pop	{r7, pc}

080099fe <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80099fe:	b580      	push	{r7, lr}
 8009a00:	b088      	sub	sp, #32
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8009a06:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009a0a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009a0c:	2308      	movs	r3, #8
 8009a0e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a10:	2340      	movs	r3, #64	; 0x40
 8009a12:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a14:	2300      	movs	r3, #0
 8009a16:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a1c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a1e:	f107 0308 	add.w	r3, r7, #8
 8009a22:	4619      	mov	r1, r3
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f7ff fe66 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f000 fab6 	bl	8009f9c <SDMMC_GetCmdResp7>
 8009a30:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a32:	69fb      	ldr	r3, [r7, #28]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3720      	adds	r7, #32
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b088      	sub	sp, #32
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8009a4a:	2337      	movs	r3, #55	; 0x37
 8009a4c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a4e:	2340      	movs	r3, #64	; 0x40
 8009a50:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a52:	2300      	movs	r3, #0
 8009a54:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a5a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a5c:	f107 0308 	add.w	r3, r7, #8
 8009a60:	4619      	mov	r1, r3
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f7ff fe47 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a6c:	2137      	movs	r1, #55	; 0x37
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f000 f8aa 	bl	8009bc8 <SDMMC_GetCmdResp1>
 8009a74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a76:	69fb      	ldr	r3, [r7, #28]
}
 8009a78:	4618      	mov	r0, r3
 8009a7a:	3720      	adds	r7, #32
 8009a7c:	46bd      	mov	sp, r7
 8009a7e:	bd80      	pop	{r7, pc}

08009a80 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009a80:	b580      	push	{r7, lr}
 8009a82:	b088      	sub	sp, #32
 8009a84:	af00      	add	r7, sp, #0
 8009a86:	6078      	str	r0, [r7, #4]
 8009a88:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8009a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009a94:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009a96:	2329      	movs	r3, #41	; 0x29
 8009a98:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a9a:	2340      	movs	r3, #64	; 0x40
 8009a9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a9e:	2300      	movs	r3, #0
 8009aa0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009aa6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009aa8:	f107 0308 	add.w	r3, r7, #8
 8009aac:	4619      	mov	r1, r3
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f7ff fe21 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 f9bd 	bl	8009e34 <SDMMC_GetCmdResp3>
 8009aba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009abc:	69fb      	ldr	r3, [r7, #28]
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3720      	adds	r7, #32
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}

08009ac6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009ac6:	b580      	push	{r7, lr}
 8009ac8:	b088      	sub	sp, #32
 8009aca:	af00      	add	r7, sp, #0
 8009acc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009ace:	2300      	movs	r3, #0
 8009ad0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009ad2:	2302      	movs	r3, #2
 8009ad4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009ad6:	23c0      	movs	r3, #192	; 0xc0
 8009ad8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ada:	2300      	movs	r3, #0
 8009adc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009ade:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ae2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ae4:	f107 0308 	add.w	r3, r7, #8
 8009ae8:	4619      	mov	r1, r3
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f7ff fe03 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 f957 	bl	8009da4 <SDMMC_GetCmdResp2>
 8009af6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009af8:	69fb      	ldr	r3, [r7, #28]
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3720      	adds	r7, #32
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}

08009b02 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b02:	b580      	push	{r7, lr}
 8009b04:	b088      	sub	sp, #32
 8009b06:	af00      	add	r7, sp, #0
 8009b08:	6078      	str	r0, [r7, #4]
 8009b0a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009b10:	2309      	movs	r3, #9
 8009b12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009b14:	23c0      	movs	r3, #192	; 0xc0
 8009b16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b20:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b22:	f107 0308 	add.w	r3, r7, #8
 8009b26:	4619      	mov	r1, r3
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f7ff fde4 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 f938 	bl	8009da4 <SDMMC_GetCmdResp2>
 8009b34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b36:	69fb      	ldr	r3, [r7, #28]
}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	3720      	adds	r7, #32
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b088      	sub	sp, #32
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
 8009b48:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009b4e:	2303      	movs	r3, #3
 8009b50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b52:	2340      	movs	r3, #64	; 0x40
 8009b54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b56:	2300      	movs	r3, #0
 8009b58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b60:	f107 0308 	add.w	r3, r7, #8
 8009b64:	4619      	mov	r1, r3
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f7ff fdc5 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009b6c:	683a      	ldr	r2, [r7, #0]
 8009b6e:	2103      	movs	r1, #3
 8009b70:	6878      	ldr	r0, [r7, #4]
 8009b72:	f000 f99d 	bl	8009eb0 <SDMMC_GetCmdResp6>
 8009b76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b78:	69fb      	ldr	r3, [r7, #28]
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3720      	adds	r7, #32
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	bd80      	pop	{r7, pc}

08009b82 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b82:	b580      	push	{r7, lr}
 8009b84:	b088      	sub	sp, #32
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
 8009b8a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009b90:	230d      	movs	r3, #13
 8009b92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b94:	2340      	movs	r3, #64	; 0x40
 8009b96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ba0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ba2:	f107 0308 	add.w	r3, r7, #8
 8009ba6:	4619      	mov	r1, r3
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f7ff fda4 	bl	80096f6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bb2:	210d      	movs	r1, #13
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f000 f807 	bl	8009bc8 <SDMMC_GetCmdResp1>
 8009bba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009bbc:	69fb      	ldr	r3, [r7, #28]
}
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	3720      	adds	r7, #32
 8009bc2:	46bd      	mov	sp, r7
 8009bc4:	bd80      	pop	{r7, pc}
	...

08009bc8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b088      	sub	sp, #32
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	60f8      	str	r0, [r7, #12]
 8009bd0:	460b      	mov	r3, r1
 8009bd2:	607a      	str	r2, [r7, #4]
 8009bd4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009bd6:	4b70      	ldr	r3, [pc, #448]	; (8009d98 <SDMMC_GetCmdResp1+0x1d0>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a70      	ldr	r2, [pc, #448]	; (8009d9c <SDMMC_GetCmdResp1+0x1d4>)
 8009bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8009be0:	0a5a      	lsrs	r2, r3, #9
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	fb02 f303 	mul.w	r3, r2, r3
 8009be8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009bea:	69fb      	ldr	r3, [r7, #28]
 8009bec:	1e5a      	subs	r2, r3, #1
 8009bee:	61fa      	str	r2, [r7, #28]
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d102      	bne.n	8009bfa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009bf4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009bf8:	e0c9      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bfe:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c00:	69bb      	ldr	r3, [r7, #24]
 8009c02:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d0ef      	beq.n	8009bea <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009c0a:	69bb      	ldr	r3, [r7, #24]
 8009c0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d1ea      	bne.n	8009bea <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c18:	f003 0304 	and.w	r3, r3, #4
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d004      	beq.n	8009c2a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	2204      	movs	r2, #4
 8009c24:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009c26:	2304      	movs	r3, #4
 8009c28:	e0b1      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c2e:	f003 0301 	and.w	r3, r3, #1
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d004      	beq.n	8009c40 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	2201      	movs	r2, #1
 8009c3a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	e0a6      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	22c5      	movs	r2, #197	; 0xc5
 8009c44:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009c46:	68f8      	ldr	r0, [r7, #12]
 8009c48:	f7ff fd7f 	bl	800974a <SDIO_GetCommandResponse>
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	461a      	mov	r2, r3
 8009c50:	7afb      	ldrb	r3, [r7, #11]
 8009c52:	4293      	cmp	r3, r2
 8009c54:	d001      	beq.n	8009c5a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c56:	2301      	movs	r3, #1
 8009c58:	e099      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009c5a:	2100      	movs	r1, #0
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f7ff fd81 	bl	8009764 <SDIO_GetResponse>
 8009c62:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009c64:	697a      	ldr	r2, [r7, #20]
 8009c66:	4b4e      	ldr	r3, [pc, #312]	; (8009da0 <SDMMC_GetCmdResp1+0x1d8>)
 8009c68:	4013      	ands	r3, r2
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d101      	bne.n	8009c72 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8009c6e:	2300      	movs	r3, #0
 8009c70:	e08d      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009c72:	697b      	ldr	r3, [r7, #20]
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	da02      	bge.n	8009c7e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009c78:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009c7c:	e087      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d001      	beq.n	8009c8c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009c88:	2340      	movs	r3, #64	; 0x40
 8009c8a:	e080      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009c8c:	697b      	ldr	r3, [r7, #20]
 8009c8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d001      	beq.n	8009c9a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009c96:	2380      	movs	r3, #128	; 0x80
 8009c98:	e079      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009c9a:	697b      	ldr	r3, [r7, #20]
 8009c9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d002      	beq.n	8009caa <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009ca4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ca8:	e071      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009caa:	697b      	ldr	r3, [r7, #20]
 8009cac:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d002      	beq.n	8009cba <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009cb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cb8:	e069      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009cba:	697b      	ldr	r3, [r7, #20]
 8009cbc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d002      	beq.n	8009cca <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009cc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009cc8:	e061      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009cca:	697b      	ldr	r3, [r7, #20]
 8009ccc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d002      	beq.n	8009cda <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009cd4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009cd8:	e059      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009cda:	697b      	ldr	r3, [r7, #20]
 8009cdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d002      	beq.n	8009cea <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009ce4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ce8:	e051      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009cea:	697b      	ldr	r3, [r7, #20]
 8009cec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d002      	beq.n	8009cfa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009cf4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009cf8:	e049      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009cfa:	697b      	ldr	r3, [r7, #20]
 8009cfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d002      	beq.n	8009d0a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009d04:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d08:	e041      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009d0a:	697b      	ldr	r3, [r7, #20]
 8009d0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	d002      	beq.n	8009d1a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009d14:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d18:	e039      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009d1a:	697b      	ldr	r3, [r7, #20]
 8009d1c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d002      	beq.n	8009d2a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009d24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009d28:	e031      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d002      	beq.n	8009d3a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009d34:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d38:	e029      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009d3a:	697b      	ldr	r3, [r7, #20]
 8009d3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d002      	beq.n	8009d4a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009d44:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d48:	e021      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d002      	beq.n	8009d5a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009d54:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009d58:	e019      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d002      	beq.n	8009d6a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009d64:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009d68:	e011      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009d6a:	697b      	ldr	r3, [r7, #20]
 8009d6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d002      	beq.n	8009d7a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009d74:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009d78:	e009      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	f003 0308 	and.w	r3, r3, #8
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d002      	beq.n	8009d8a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009d84:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009d88:	e001      	b.n	8009d8e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009d8a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3720      	adds	r7, #32
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	20000004 	.word	0x20000004
 8009d9c:	10624dd3 	.word	0x10624dd3
 8009da0:	fdffe008 	.word	0xfdffe008

08009da4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009da4:	b480      	push	{r7}
 8009da6:	b085      	sub	sp, #20
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009dac:	4b1f      	ldr	r3, [pc, #124]	; (8009e2c <SDMMC_GetCmdResp2+0x88>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a1f      	ldr	r2, [pc, #124]	; (8009e30 <SDMMC_GetCmdResp2+0x8c>)
 8009db2:	fba2 2303 	umull	r2, r3, r2, r3
 8009db6:	0a5b      	lsrs	r3, r3, #9
 8009db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dbc:	fb02 f303 	mul.w	r3, r2, r3
 8009dc0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	1e5a      	subs	r2, r3, #1
 8009dc6:	60fa      	str	r2, [r7, #12]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d102      	bne.n	8009dd2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009dcc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009dd0:	e026      	b.n	8009e20 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dd6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009dd8:	68bb      	ldr	r3, [r7, #8]
 8009dda:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d0ef      	beq.n	8009dc2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009de2:	68bb      	ldr	r3, [r7, #8]
 8009de4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d1ea      	bne.n	8009dc2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009df0:	f003 0304 	and.w	r3, r3, #4
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d004      	beq.n	8009e02 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2204      	movs	r2, #4
 8009dfc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009dfe:	2304      	movs	r3, #4
 8009e00:	e00e      	b.n	8009e20 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e06:	f003 0301 	and.w	r3, r3, #1
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d004      	beq.n	8009e18 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	2201      	movs	r2, #1
 8009e12:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e14:	2301      	movs	r3, #1
 8009e16:	e003      	b.n	8009e20 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	22c5      	movs	r2, #197	; 0xc5
 8009e1c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009e1e:	2300      	movs	r3, #0
}
 8009e20:	4618      	mov	r0, r3
 8009e22:	3714      	adds	r7, #20
 8009e24:	46bd      	mov	sp, r7
 8009e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e2a:	4770      	bx	lr
 8009e2c:	20000004 	.word	0x20000004
 8009e30:	10624dd3 	.word	0x10624dd3

08009e34 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b085      	sub	sp, #20
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009e3c:	4b1a      	ldr	r3, [pc, #104]	; (8009ea8 <SDMMC_GetCmdResp3+0x74>)
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	4a1a      	ldr	r2, [pc, #104]	; (8009eac <SDMMC_GetCmdResp3+0x78>)
 8009e42:	fba2 2303 	umull	r2, r3, r2, r3
 8009e46:	0a5b      	lsrs	r3, r3, #9
 8009e48:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e4c:	fb02 f303 	mul.w	r3, r2, r3
 8009e50:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	1e5a      	subs	r2, r3, #1
 8009e56:	60fa      	str	r2, [r7, #12]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d102      	bne.n	8009e62 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e5c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e60:	e01b      	b.n	8009e9a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e66:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d0ef      	beq.n	8009e52 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d1ea      	bne.n	8009e52 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e80:	f003 0304 	and.w	r3, r3, #4
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d004      	beq.n	8009e92 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2204      	movs	r2, #4
 8009e8c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e8e:	2304      	movs	r3, #4
 8009e90:	e003      	b.n	8009e9a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	22c5      	movs	r2, #197	; 0xc5
 8009e96:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009e98:	2300      	movs	r3, #0
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3714      	adds	r7, #20
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea4:	4770      	bx	lr
 8009ea6:	bf00      	nop
 8009ea8:	20000004 	.word	0x20000004
 8009eac:	10624dd3 	.word	0x10624dd3

08009eb0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b088      	sub	sp, #32
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	60f8      	str	r0, [r7, #12]
 8009eb8:	460b      	mov	r3, r1
 8009eba:	607a      	str	r2, [r7, #4]
 8009ebc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009ebe:	4b35      	ldr	r3, [pc, #212]	; (8009f94 <SDMMC_GetCmdResp6+0xe4>)
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	4a35      	ldr	r2, [pc, #212]	; (8009f98 <SDMMC_GetCmdResp6+0xe8>)
 8009ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8009ec8:	0a5b      	lsrs	r3, r3, #9
 8009eca:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ece:	fb02 f303 	mul.w	r3, r2, r3
 8009ed2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	1e5a      	subs	r2, r3, #1
 8009ed8:	61fa      	str	r2, [r7, #28]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d102      	bne.n	8009ee4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009ede:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009ee2:	e052      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ee8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009eea:	69bb      	ldr	r3, [r7, #24]
 8009eec:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d0ef      	beq.n	8009ed4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009ef4:	69bb      	ldr	r3, [r7, #24]
 8009ef6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1ea      	bne.n	8009ed4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f02:	f003 0304 	and.w	r3, r3, #4
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d004      	beq.n	8009f14 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2204      	movs	r2, #4
 8009f0e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f10:	2304      	movs	r3, #4
 8009f12:	e03a      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f18:	f003 0301 	and.w	r3, r3, #1
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d004      	beq.n	8009f2a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2201      	movs	r2, #1
 8009f24:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f26:	2301      	movs	r3, #1
 8009f28:	e02f      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009f2a:	68f8      	ldr	r0, [r7, #12]
 8009f2c:	f7ff fc0d 	bl	800974a <SDIO_GetCommandResponse>
 8009f30:	4603      	mov	r3, r0
 8009f32:	461a      	mov	r2, r3
 8009f34:	7afb      	ldrb	r3, [r7, #11]
 8009f36:	4293      	cmp	r3, r2
 8009f38:	d001      	beq.n	8009f3e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	e025      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	22c5      	movs	r2, #197	; 0xc5
 8009f42:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009f44:	2100      	movs	r1, #0
 8009f46:	68f8      	ldr	r0, [r7, #12]
 8009f48:	f7ff fc0c 	bl	8009764 <SDIO_GetResponse>
 8009f4c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009f4e:	697b      	ldr	r3, [r7, #20]
 8009f50:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d106      	bne.n	8009f66 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009f58:	697b      	ldr	r3, [r7, #20]
 8009f5a:	0c1b      	lsrs	r3, r3, #16
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009f62:	2300      	movs	r3, #0
 8009f64:	e011      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d002      	beq.n	8009f76 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009f70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f74:	e009      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009f76:	697b      	ldr	r3, [r7, #20]
 8009f78:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d002      	beq.n	8009f86 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009f80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009f84:	e001      	b.n	8009f8a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009f86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3720      	adds	r7, #32
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bd80      	pop	{r7, pc}
 8009f92:	bf00      	nop
 8009f94:	20000004 	.word	0x20000004
 8009f98:	10624dd3 	.word	0x10624dd3

08009f9c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009f9c:	b480      	push	{r7}
 8009f9e:	b085      	sub	sp, #20
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fa4:	4b22      	ldr	r3, [pc, #136]	; (800a030 <SDMMC_GetCmdResp7+0x94>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	4a22      	ldr	r2, [pc, #136]	; (800a034 <SDMMC_GetCmdResp7+0x98>)
 8009faa:	fba2 2303 	umull	r2, r3, r2, r3
 8009fae:	0a5b      	lsrs	r3, r3, #9
 8009fb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fb4:	fb02 f303 	mul.w	r3, r2, r3
 8009fb8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	1e5a      	subs	r2, r3, #1
 8009fbe:	60fa      	str	r2, [r7, #12]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d102      	bne.n	8009fca <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009fc4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009fc8:	e02c      	b.n	800a024 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009fd0:	68bb      	ldr	r3, [r7, #8]
 8009fd2:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d0ef      	beq.n	8009fba <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d1ea      	bne.n	8009fba <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009fe8:	f003 0304 	and.w	r3, r3, #4
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d004      	beq.n	8009ffa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2204      	movs	r2, #4
 8009ff4:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ff6:	2304      	movs	r3, #4
 8009ff8:	e014      	b.n	800a024 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ffe:	f003 0301 	and.w	r3, r3, #1
 800a002:	2b00      	cmp	r3, #0
 800a004:	d004      	beq.n	800a010 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2201      	movs	r2, #1
 800a00a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a00c:	2301      	movs	r3, #1
 800a00e:	e009      	b.n	800a024 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d002      	beq.n	800a022 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2240      	movs	r2, #64	; 0x40
 800a020:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a022:	2300      	movs	r3, #0
  
}
 800a024:	4618      	mov	r0, r3
 800a026:	3714      	adds	r7, #20
 800a028:	46bd      	mov	sp, r7
 800a02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02e:	4770      	bx	lr
 800a030:	20000004 	.word	0x20000004
 800a034:	10624dd3 	.word	0x10624dd3

0800a038 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800a038:	b480      	push	{r7}
 800a03a:	b085      	sub	sp, #20
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a040:	4b11      	ldr	r3, [pc, #68]	; (800a088 <SDMMC_GetCmdError+0x50>)
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	4a11      	ldr	r2, [pc, #68]	; (800a08c <SDMMC_GetCmdError+0x54>)
 800a046:	fba2 2303 	umull	r2, r3, r2, r3
 800a04a:	0a5b      	lsrs	r3, r3, #9
 800a04c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a050:	fb02 f303 	mul.w	r3, r2, r3
 800a054:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	1e5a      	subs	r2, r3, #1
 800a05a:	60fa      	str	r2, [r7, #12]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d102      	bne.n	800a066 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a060:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a064:	e009      	b.n	800a07a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a06a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d0f1      	beq.n	800a056 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	22c5      	movs	r2, #197	; 0xc5
 800a076:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3714      	adds	r7, #20
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr
 800a086:	bf00      	nop
 800a088:	20000004 	.word	0x20000004
 800a08c:	10624dd3 	.word	0x10624dd3

0800a090 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a090:	b580      	push	{r7, lr}
 800a092:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800a094:	4904      	ldr	r1, [pc, #16]	; (800a0a8 <MX_FATFS_Init+0x18>)
 800a096:	4805      	ldr	r0, [pc, #20]	; (800a0ac <MX_FATFS_Init+0x1c>)
 800a098:	f000 faaa 	bl	800a5f0 <FATFS_LinkDriver>
 800a09c:	4603      	mov	r3, r0
 800a09e:	461a      	mov	r2, r3
 800a0a0:	4b03      	ldr	r3, [pc, #12]	; (800a0b0 <MX_FATFS_Init+0x20>)
 800a0a2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a0a4:	bf00      	nop
 800a0a6:	bd80      	pop	{r7, pc}
 800a0a8:	200009e8 	.word	0x200009e8
 800a0ac:	08012a54 	.word	0x08012a54
 800a0b0:	200009e4 	.word	0x200009e4

0800a0b4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800a0b4:	b580      	push	{r7, lr}
 800a0b6:	b082      	sub	sp, #8
 800a0b8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800a0be:	f000 f888 	bl	800a1d2 <BSP_SD_IsDetected>
 800a0c2:	4603      	mov	r3, r0
 800a0c4:	2b01      	cmp	r3, #1
 800a0c6:	d001      	beq.n	800a0cc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e005      	b.n	800a0d8 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800a0cc:	4804      	ldr	r0, [pc, #16]	; (800a0e0 <BSP_SD_Init+0x2c>)
 800a0ce:	f7fc ff29 	bl	8006f24 <HAL_SD_Init>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800a0d6:	79fb      	ldrb	r3, [r7, #7]
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3708      	adds	r7, #8
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}
 800a0e0:	20000438 	.word	0x20000438

0800a0e4 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	60f8      	str	r0, [r7, #12]
 800a0ec:	60b9      	str	r1, [r7, #8]
 800a0ee:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	68ba      	ldr	r2, [r7, #8]
 800a0f8:	68f9      	ldr	r1, [r7, #12]
 800a0fa:	4806      	ldr	r0, [pc, #24]	; (800a114 <BSP_SD_ReadBlocks_DMA+0x30>)
 800a0fc:	f7fc ffc2 	bl	8007084 <HAL_SD_ReadBlocks_DMA>
 800a100:	4603      	mov	r3, r0
 800a102:	2b00      	cmp	r3, #0
 800a104:	d001      	beq.n	800a10a <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a106:	2301      	movs	r3, #1
 800a108:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a10a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3718      	adds	r7, #24
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}
 800a114:	20000438 	.word	0x20000438

0800a118 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800a118:	b580      	push	{r7, lr}
 800a11a:	b086      	sub	sp, #24
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	60f8      	str	r0, [r7, #12]
 800a120:	60b9      	str	r1, [r7, #8]
 800a122:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800a124:	2300      	movs	r3, #0
 800a126:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68ba      	ldr	r2, [r7, #8]
 800a12c:	68f9      	ldr	r1, [r7, #12]
 800a12e:	4806      	ldr	r0, [pc, #24]	; (800a148 <BSP_SD_WriteBlocks_DMA+0x30>)
 800a130:	f7fd f888 	bl	8007244 <HAL_SD_WriteBlocks_DMA>
 800a134:	4603      	mov	r3, r0
 800a136:	2b00      	cmp	r3, #0
 800a138:	d001      	beq.n	800a13e <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800a13a:	2301      	movs	r3, #1
 800a13c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800a13e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a140:	4618      	mov	r0, r3
 800a142:	3718      	adds	r7, #24
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}
 800a148:	20000438 	.word	0x20000438

0800a14c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800a14c:	b580      	push	{r7, lr}
 800a14e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800a150:	4805      	ldr	r0, [pc, #20]	; (800a168 <BSP_SD_GetCardState+0x1c>)
 800a152:	f7fd fca9 	bl	8007aa8 <HAL_SD_GetCardState>
 800a156:	4603      	mov	r3, r0
 800a158:	2b04      	cmp	r3, #4
 800a15a:	bf14      	ite	ne
 800a15c:	2301      	movne	r3, #1
 800a15e:	2300      	moveq	r3, #0
 800a160:	b2db      	uxtb	r3, r3
}
 800a162:	4618      	mov	r0, r3
 800a164:	bd80      	pop	{r7, pc}
 800a166:	bf00      	nop
 800a168:	20000438 	.word	0x20000438

0800a16c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800a16c:	b580      	push	{r7, lr}
 800a16e:	b082      	sub	sp, #8
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800a174:	6879      	ldr	r1, [r7, #4]
 800a176:	4803      	ldr	r0, [pc, #12]	; (800a184 <BSP_SD_GetCardInfo+0x18>)
 800a178:	f7fd fc6a 	bl	8007a50 <HAL_SD_GetCardInfo>
}
 800a17c:	bf00      	nop
 800a17e:	3708      	adds	r7, #8
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	20000438 	.word	0x20000438

0800a188 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800a188:	b580      	push	{r7, lr}
 800a18a:	b082      	sub	sp, #8
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800a190:	f000 f818 	bl	800a1c4 <BSP_SD_AbortCallback>
}
 800a194:	bf00      	nop
 800a196:	3708      	adds	r7, #8
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b082      	sub	sp, #8
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800a1a4:	f000 f9b4 	bl	800a510 <BSP_SD_WriteCpltCallback>
}
 800a1a8:	bf00      	nop
 800a1aa:	3708      	adds	r7, #8
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b082      	sub	sp, #8
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800a1b8:	f000 f9bc 	bl	800a534 <BSP_SD_ReadCpltCallback>
}
 800a1bc:	bf00      	nop
 800a1be:	3708      	adds	r7, #8
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	bd80      	pop	{r7, pc}

0800a1c4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	af00      	add	r7, sp, #0

}
 800a1c8:	bf00      	nop
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d0:	4770      	bx	lr

0800a1d2 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800a1d2:	b580      	push	{r7, lr}
 800a1d4:	b082      	sub	sp, #8
 800a1d6:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800a1d8:	2301      	movs	r3, #1
 800a1da:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800a1dc:	f000 f80c 	bl	800a1f8 <BSP_PlatformIsDetected>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d101      	bne.n	800a1ea <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800a1e6:	2300      	movs	r3, #0
 800a1e8:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800a1ea:	79fb      	ldrb	r3, [r7, #7]
 800a1ec:	b2db      	uxtb	r3, r3
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3708      	adds	r7, #8
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
	...

0800a1f8 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800a1f8:	b580      	push	{r7, lr}
 800a1fa:	b082      	sub	sp, #8
 800a1fc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800a1fe:	2301      	movs	r3, #1
 800a200:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800a202:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800a206:	4806      	ldr	r0, [pc, #24]	; (800a220 <BSP_PlatformIsDetected+0x28>)
 800a208:	f7f9 fa48 	bl	800369c <HAL_GPIO_ReadPin>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d001      	beq.n	800a216 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800a212:	2300      	movs	r3, #0
 800a214:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800a216:	79fb      	ldrb	r3, [r7, #7]
}
 800a218:	4618      	mov	r0, r3
 800a21a:	3708      	adds	r7, #8
 800a21c:	46bd      	mov	sp, r7
 800a21e:	bd80      	pop	{r7, pc}
 800a220:	40020800 	.word	0x40020800

0800a224 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 800a22c:	f000 faa0 	bl	800a770 <osKernelGetTickCount>
 800a230:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800a232:	e006      	b.n	800a242 <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a234:	f7ff ff8a 	bl	800a14c <BSP_SD_GetCardState>
 800a238:	4603      	mov	r3, r0
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d101      	bne.n	800a242 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800a23e:	2300      	movs	r3, #0
 800a240:	e009      	b.n	800a256 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800a242:	f000 fa95 	bl	800a770 <osKernelGetTickCount>
 800a246:	4602      	mov	r2, r0
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	687a      	ldr	r2, [r7, #4]
 800a24e:	429a      	cmp	r2, r3
 800a250:	d8f0      	bhi.n	800a234 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800a252:	f04f 33ff 	mov.w	r3, #4294967295
}
 800a256:	4618      	mov	r0, r3
 800a258:	3710      	adds	r7, #16
 800a25a:	46bd      	mov	sp, r7
 800a25c:	bd80      	pop	{r7, pc}
	...

0800a260 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b082      	sub	sp, #8
 800a264:	af00      	add	r7, sp, #0
 800a266:	4603      	mov	r3, r0
 800a268:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800a26a:	4b0b      	ldr	r3, [pc, #44]	; (800a298 <SD_CheckStatus+0x38>)
 800a26c:	2201      	movs	r2, #1
 800a26e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a270:	f7ff ff6c 	bl	800a14c <BSP_SD_GetCardState>
 800a274:	4603      	mov	r3, r0
 800a276:	2b00      	cmp	r3, #0
 800a278:	d107      	bne.n	800a28a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800a27a:	4b07      	ldr	r3, [pc, #28]	; (800a298 <SD_CheckStatus+0x38>)
 800a27c:	781b      	ldrb	r3, [r3, #0]
 800a27e:	b2db      	uxtb	r3, r3
 800a280:	f023 0301 	bic.w	r3, r3, #1
 800a284:	b2da      	uxtb	r2, r3
 800a286:	4b04      	ldr	r3, [pc, #16]	; (800a298 <SD_CheckStatus+0x38>)
 800a288:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800a28a:	4b03      	ldr	r3, [pc, #12]	; (800a298 <SD_CheckStatus+0x38>)
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	b2db      	uxtb	r3, r3
}
 800a290:	4618      	mov	r0, r3
 800a292:	3708      	adds	r7, #8
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}
 800a298:	2000000d 	.word	0x2000000d

0800a29c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b082      	sub	sp, #8
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	4603      	mov	r3, r0
 800a2a4:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800a2a6:	4b1c      	ldr	r3, [pc, #112]	; (800a318 <SD_initialize+0x7c>)
 800a2a8:	2201      	movs	r2, #1
 800a2aa:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 800a2ac:	f000 fa18 	bl	800a6e0 <osKernelGetState>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b02      	cmp	r3, #2
 800a2b4:	d129      	bne.n	800a30a <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800a2b6:	f7ff fefd 	bl	800a0b4 <BSP_SD_Init>
 800a2ba:	4603      	mov	r3, r0
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d107      	bne.n	800a2d0 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800a2c0:	79fb      	ldrb	r3, [r7, #7]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7ff ffcc 	bl	800a260 <SD_CheckStatus>
 800a2c8:	4603      	mov	r3, r0
 800a2ca:	461a      	mov	r2, r3
 800a2cc:	4b12      	ldr	r3, [pc, #72]	; (800a318 <SD_initialize+0x7c>)
 800a2ce:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800a2d0:	4b11      	ldr	r3, [pc, #68]	; (800a318 <SD_initialize+0x7c>)
 800a2d2:	781b      	ldrb	r3, [r3, #0]
 800a2d4:	b2db      	uxtb	r3, r3
 800a2d6:	2b01      	cmp	r3, #1
 800a2d8:	d017      	beq.n	800a30a <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 800a2da:	4b10      	ldr	r3, [pc, #64]	; (800a31c <SD_initialize+0x80>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d107      	bne.n	800a2f2 <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 800a2e2:	2200      	movs	r2, #0
 800a2e4:	2102      	movs	r1, #2
 800a2e6:	200a      	movs	r0, #10
 800a2e8:	f000 fb04 	bl	800a8f4 <osMessageQueueNew>
 800a2ec:	4603      	mov	r3, r0
 800a2ee:	4a0b      	ldr	r2, [pc, #44]	; (800a31c <SD_initialize+0x80>)
 800a2f0:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800a2f2:	4b0a      	ldr	r3, [pc, #40]	; (800a31c <SD_initialize+0x80>)
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d107      	bne.n	800a30a <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 800a2fa:	4b07      	ldr	r3, [pc, #28]	; (800a318 <SD_initialize+0x7c>)
 800a2fc:	781b      	ldrb	r3, [r3, #0]
 800a2fe:	b2db      	uxtb	r3, r3
 800a300:	f043 0301 	orr.w	r3, r3, #1
 800a304:	b2da      	uxtb	r2, r3
 800a306:	4b04      	ldr	r3, [pc, #16]	; (800a318 <SD_initialize+0x7c>)
 800a308:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800a30a:	4b03      	ldr	r3, [pc, #12]	; (800a318 <SD_initialize+0x7c>)
 800a30c:	781b      	ldrb	r3, [r3, #0]
 800a30e:	b2db      	uxtb	r3, r3
}
 800a310:	4618      	mov	r0, r3
 800a312:	3708      	adds	r7, #8
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}
 800a318:	2000000d 	.word	0x2000000d
 800a31c:	200009ec 	.word	0x200009ec

0800a320 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b082      	sub	sp, #8
 800a324:	af00      	add	r7, sp, #0
 800a326:	4603      	mov	r3, r0
 800a328:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	4618      	mov	r0, r3
 800a32e:	f7ff ff97 	bl	800a260 <SD_CheckStatus>
 800a332:	4603      	mov	r3, r0
}
 800a334:	4618      	mov	r0, r3
 800a336:	3708      	adds	r7, #8
 800a338:	46bd      	mov	sp, r7
 800a33a:	bd80      	pop	{r7, pc}

0800a33c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a33c:	b580      	push	{r7, lr}
 800a33e:	b088      	sub	sp, #32
 800a340:	af00      	add	r7, sp, #0
 800a342:	60b9      	str	r1, [r7, #8]
 800a344:	607a      	str	r2, [r7, #4]
 800a346:	603b      	str	r3, [r7, #0]
 800a348:	4603      	mov	r3, r0
 800a34a:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a350:	f247 5030 	movw	r0, #30000	; 0x7530
 800a354:	f7ff ff66 	bl	800a224 <SD_CheckStatusWithTimeout>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	da01      	bge.n	800a362 <SD_read+0x26>
  {
    return res;
 800a35e:	7ffb      	ldrb	r3, [r7, #31]
 800a360:	e02f      	b.n	800a3c2 <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800a362:	683a      	ldr	r2, [r7, #0]
 800a364:	6879      	ldr	r1, [r7, #4]
 800a366:	68b8      	ldr	r0, [r7, #8]
 800a368:	f7ff febc 	bl	800a0e4 <BSP_SD_ReadBlocks_DMA>
 800a36c:	4603      	mov	r3, r0
 800a36e:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800a370:	7fbb      	ldrb	r3, [r7, #30]
 800a372:	2b00      	cmp	r3, #0
 800a374:	d124      	bne.n	800a3c0 <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800a376:	4b15      	ldr	r3, [pc, #84]	; (800a3cc <SD_read+0x90>)
 800a378:	6818      	ldr	r0, [r3, #0]
 800a37a:	f107 0112 	add.w	r1, r7, #18
 800a37e:	f247 5330 	movw	r3, #30000	; 0x7530
 800a382:	2200      	movs	r2, #0
 800a384:	f000 fb8a 	bl	800aa9c <osMessageQueueGet>
 800a388:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d117      	bne.n	800a3c0 <SD_read+0x84>
 800a390:	8a7b      	ldrh	r3, [r7, #18]
 800a392:	2b01      	cmp	r3, #1
 800a394:	d114      	bne.n	800a3c0 <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 800a396:	f000 f9eb 	bl	800a770 <osKernelGetTickCount>
 800a39a:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800a39c:	e007      	b.n	800a3ae <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a39e:	f7ff fed5 	bl	800a14c <BSP_SD_GetCardState>
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d102      	bne.n	800a3ae <SD_read+0x72>
              {
                res = RES_OK;
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800a3ac:	e008      	b.n	800a3c0 <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 800a3ae:	f000 f9df 	bl	800a770 <osKernelGetTickCount>
 800a3b2:	4602      	mov	r2, r0
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	1ad3      	subs	r3, r2, r3
 800a3b8:	f247 522f 	movw	r2, #29999	; 0x752f
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d9ee      	bls.n	800a39e <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800a3c0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3720      	adds	r7, #32
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
 800a3ca:	bf00      	nop
 800a3cc:	200009ec 	.word	0x200009ec

0800a3d0 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a3d0:	b580      	push	{r7, lr}
 800a3d2:	b088      	sub	sp, #32
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	60b9      	str	r1, [r7, #8]
 800a3d8:	607a      	str	r2, [r7, #4]
 800a3da:	603b      	str	r3, [r7, #0]
 800a3dc:	4603      	mov	r3, r0
 800a3de:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a3e4:	f247 5030 	movw	r0, #30000	; 0x7530
 800a3e8:	f7ff ff1c 	bl	800a224 <SD_CheckStatusWithTimeout>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	da01      	bge.n	800a3f6 <SD_write+0x26>
  {
    return res;
 800a3f2:	7ffb      	ldrb	r3, [r7, #31]
 800a3f4:	e02d      	b.n	800a452 <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a3f6:	683a      	ldr	r2, [r7, #0]
 800a3f8:	6879      	ldr	r1, [r7, #4]
 800a3fa:	68b8      	ldr	r0, [r7, #8]
 800a3fc:	f7ff fe8c 	bl	800a118 <BSP_SD_WriteBlocks_DMA>
 800a400:	4603      	mov	r3, r0
 800a402:	2b00      	cmp	r3, #0
 800a404:	d124      	bne.n	800a450 <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 800a406:	4b15      	ldr	r3, [pc, #84]	; (800a45c <SD_write+0x8c>)
 800a408:	6818      	ldr	r0, [r3, #0]
 800a40a:	f107 0112 	add.w	r1, r7, #18
 800a40e:	f247 5330 	movw	r3, #30000	; 0x7530
 800a412:	2200      	movs	r2, #0
 800a414:	f000 fb42 	bl	800aa9c <osMessageQueueGet>
 800a418:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 800a41a:	69bb      	ldr	r3, [r7, #24]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d117      	bne.n	800a450 <SD_write+0x80>
 800a420:	8a7b      	ldrh	r3, [r7, #18]
 800a422:	2b02      	cmp	r3, #2
 800a424:	d114      	bne.n	800a450 <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 800a426:	f000 f9a3 	bl	800a770 <osKernelGetTickCount>
 800a42a:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800a42c:	e007      	b.n	800a43e <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a42e:	f7ff fe8d 	bl	800a14c <BSP_SD_GetCardState>
 800a432:	4603      	mov	r3, r0
 800a434:	2b00      	cmp	r3, #0
 800a436:	d102      	bne.n	800a43e <SD_write+0x6e>
          {
            res = RES_OK;
 800a438:	2300      	movs	r3, #0
 800a43a:	77fb      	strb	r3, [r7, #31]
            break;
 800a43c:	e008      	b.n	800a450 <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800a43e:	f000 f997 	bl	800a770 <osKernelGetTickCount>
 800a442:	4602      	mov	r2, r0
 800a444:	697b      	ldr	r3, [r7, #20]
 800a446:	1ad3      	subs	r3, r2, r3
 800a448:	f247 522f 	movw	r2, #29999	; 0x752f
 800a44c:	4293      	cmp	r3, r2
 800a44e:	d9ee      	bls.n	800a42e <SD_write+0x5e>
    }

  }
#endif

  return res;
 800a450:	7ffb      	ldrb	r3, [r7, #31]
}
 800a452:	4618      	mov	r0, r3
 800a454:	3720      	adds	r7, #32
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	200009ec 	.word	0x200009ec

0800a460 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b08c      	sub	sp, #48	; 0x30
 800a464:	af00      	add	r7, sp, #0
 800a466:	4603      	mov	r3, r0
 800a468:	603a      	str	r2, [r7, #0]
 800a46a:	71fb      	strb	r3, [r7, #7]
 800a46c:	460b      	mov	r3, r1
 800a46e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a470:	2301      	movs	r3, #1
 800a472:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a476:	4b25      	ldr	r3, [pc, #148]	; (800a50c <SD_ioctl+0xac>)
 800a478:	781b      	ldrb	r3, [r3, #0]
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	f003 0301 	and.w	r3, r3, #1
 800a480:	2b00      	cmp	r3, #0
 800a482:	d001      	beq.n	800a488 <SD_ioctl+0x28>
 800a484:	2303      	movs	r3, #3
 800a486:	e03c      	b.n	800a502 <SD_ioctl+0xa2>

  switch (cmd)
 800a488:	79bb      	ldrb	r3, [r7, #6]
 800a48a:	2b03      	cmp	r3, #3
 800a48c:	d834      	bhi.n	800a4f8 <SD_ioctl+0x98>
 800a48e:	a201      	add	r2, pc, #4	; (adr r2, 800a494 <SD_ioctl+0x34>)
 800a490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a494:	0800a4a5 	.word	0x0800a4a5
 800a498:	0800a4ad 	.word	0x0800a4ad
 800a49c:	0800a4c5 	.word	0x0800a4c5
 800a4a0:	0800a4df 	.word	0x0800a4df
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a4aa:	e028      	b.n	800a4fe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a4ac:	f107 030c 	add.w	r3, r7, #12
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f7ff fe5b 	bl	800a16c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a4b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a4c2:	e01c      	b.n	800a4fe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a4c4:	f107 030c 	add.w	r3, r7, #12
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f7ff fe4f 	bl	800a16c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a4ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4d0:	b29a      	uxth	r2, r3
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a4dc:	e00f      	b.n	800a4fe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a4de:	f107 030c 	add.w	r3, r7, #12
 800a4e2:	4618      	mov	r0, r3
 800a4e4:	f7ff fe42 	bl	800a16c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a4e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a4ea:	0a5a      	lsrs	r2, r3, #9
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a4f6:	e002      	b.n	800a4fe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a4f8:	2304      	movs	r3, #4
 800a4fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a4fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a502:	4618      	mov	r0, r3
 800a504:	3730      	adds	r7, #48	; 0x30
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}
 800a50a:	bf00      	nop
 800a50c:	2000000d 	.word	0x2000000d

0800a510 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b082      	sub	sp, #8
 800a514:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 800a516:	2302      	movs	r3, #2
 800a518:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800a51a:	4b05      	ldr	r3, [pc, #20]	; (800a530 <BSP_SD_WriteCpltCallback+0x20>)
 800a51c:	6818      	ldr	r0, [r3, #0]
 800a51e:	1db9      	adds	r1, r7, #6
 800a520:	2300      	movs	r3, #0
 800a522:	2200      	movs	r2, #0
 800a524:	f000 fa5a 	bl	800a9dc <osMessageQueuePut>
#endif
}
 800a528:	bf00      	nop
 800a52a:	3708      	adds	r7, #8
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}
 800a530:	200009ec 	.word	0x200009ec

0800a534 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b082      	sub	sp, #8
 800a538:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 800a53a:	2301      	movs	r3, #1
 800a53c:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800a53e:	4b05      	ldr	r3, [pc, #20]	; (800a554 <BSP_SD_ReadCpltCallback+0x20>)
 800a540:	6818      	ldr	r0, [r3, #0]
 800a542:	1db9      	adds	r1, r7, #6
 800a544:	2300      	movs	r3, #0
 800a546:	2200      	movs	r2, #0
 800a548:	f000 fa48 	bl	800a9dc <osMessageQueuePut>
#endif
}
 800a54c:	bf00      	nop
 800a54e:	3708      	adds	r7, #8
 800a550:	46bd      	mov	sp, r7
 800a552:	bd80      	pop	{r7, pc}
 800a554:	200009ec 	.word	0x200009ec

0800a558 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a558:	b480      	push	{r7}
 800a55a:	b087      	sub	sp, #28
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	60f8      	str	r0, [r7, #12]
 800a560:	60b9      	str	r1, [r7, #8]
 800a562:	4613      	mov	r3, r2
 800a564:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a566:	2301      	movs	r3, #1
 800a568:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a56a:	2300      	movs	r3, #0
 800a56c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a56e:	4b1f      	ldr	r3, [pc, #124]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a570:	7a5b      	ldrb	r3, [r3, #9]
 800a572:	b2db      	uxtb	r3, r3
 800a574:	2b00      	cmp	r3, #0
 800a576:	d131      	bne.n	800a5dc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a578:	4b1c      	ldr	r3, [pc, #112]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a57a:	7a5b      	ldrb	r3, [r3, #9]
 800a57c:	b2db      	uxtb	r3, r3
 800a57e:	461a      	mov	r2, r3
 800a580:	4b1a      	ldr	r3, [pc, #104]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a582:	2100      	movs	r1, #0
 800a584:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a586:	4b19      	ldr	r3, [pc, #100]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a588:	7a5b      	ldrb	r3, [r3, #9]
 800a58a:	b2db      	uxtb	r3, r3
 800a58c:	4a17      	ldr	r2, [pc, #92]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a58e:	009b      	lsls	r3, r3, #2
 800a590:	4413      	add	r3, r2
 800a592:	68fa      	ldr	r2, [r7, #12]
 800a594:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a596:	4b15      	ldr	r3, [pc, #84]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a598:	7a5b      	ldrb	r3, [r3, #9]
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	461a      	mov	r2, r3
 800a59e:	4b13      	ldr	r3, [pc, #76]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a5a0:	4413      	add	r3, r2
 800a5a2:	79fa      	ldrb	r2, [r7, #7]
 800a5a4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a5a6:	4b11      	ldr	r3, [pc, #68]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a5a8:	7a5b      	ldrb	r3, [r3, #9]
 800a5aa:	b2db      	uxtb	r3, r3
 800a5ac:	1c5a      	adds	r2, r3, #1
 800a5ae:	b2d1      	uxtb	r1, r2
 800a5b0:	4a0e      	ldr	r2, [pc, #56]	; (800a5ec <FATFS_LinkDriverEx+0x94>)
 800a5b2:	7251      	strb	r1, [r2, #9]
 800a5b4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a5b6:	7dbb      	ldrb	r3, [r7, #22]
 800a5b8:	3330      	adds	r3, #48	; 0x30
 800a5ba:	b2da      	uxtb	r2, r3
 800a5bc:	68bb      	ldr	r3, [r7, #8]
 800a5be:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a5c0:	68bb      	ldr	r3, [r7, #8]
 800a5c2:	3301      	adds	r3, #1
 800a5c4:	223a      	movs	r2, #58	; 0x3a
 800a5c6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a5c8:	68bb      	ldr	r3, [r7, #8]
 800a5ca:	3302      	adds	r3, #2
 800a5cc:	222f      	movs	r2, #47	; 0x2f
 800a5ce:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a5d0:	68bb      	ldr	r3, [r7, #8]
 800a5d2:	3303      	adds	r3, #3
 800a5d4:	2200      	movs	r2, #0
 800a5d6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a5dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5de:	4618      	mov	r0, r3
 800a5e0:	371c      	adds	r7, #28
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	200009f0 	.word	0x200009f0

0800a5f0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a5f0:	b580      	push	{r7, lr}
 800a5f2:	b082      	sub	sp, #8
 800a5f4:	af00      	add	r7, sp, #0
 800a5f6:	6078      	str	r0, [r7, #4]
 800a5f8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	6839      	ldr	r1, [r7, #0]
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f7ff ffaa 	bl	800a558 <FATFS_LinkDriverEx>
 800a604:	4603      	mov	r3, r0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3708      	adds	r7, #8
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}
	...

0800a610 <__NVIC_SetPriority>:
{
 800a610:	b480      	push	{r7}
 800a612:	b083      	sub	sp, #12
 800a614:	af00      	add	r7, sp, #0
 800a616:	4603      	mov	r3, r0
 800a618:	6039      	str	r1, [r7, #0]
 800a61a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a61c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a620:	2b00      	cmp	r3, #0
 800a622:	db0a      	blt.n	800a63a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a624:	683b      	ldr	r3, [r7, #0]
 800a626:	b2da      	uxtb	r2, r3
 800a628:	490c      	ldr	r1, [pc, #48]	; (800a65c <__NVIC_SetPriority+0x4c>)
 800a62a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a62e:	0112      	lsls	r2, r2, #4
 800a630:	b2d2      	uxtb	r2, r2
 800a632:	440b      	add	r3, r1
 800a634:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800a638:	e00a      	b.n	800a650 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	b2da      	uxtb	r2, r3
 800a63e:	4908      	ldr	r1, [pc, #32]	; (800a660 <__NVIC_SetPriority+0x50>)
 800a640:	79fb      	ldrb	r3, [r7, #7]
 800a642:	f003 030f 	and.w	r3, r3, #15
 800a646:	3b04      	subs	r3, #4
 800a648:	0112      	lsls	r2, r2, #4
 800a64a:	b2d2      	uxtb	r2, r2
 800a64c:	440b      	add	r3, r1
 800a64e:	761a      	strb	r2, [r3, #24]
}
 800a650:	bf00      	nop
 800a652:	370c      	adds	r7, #12
 800a654:	46bd      	mov	sp, r7
 800a656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a65a:	4770      	bx	lr
 800a65c:	e000e100 	.word	0xe000e100
 800a660:	e000ed00 	.word	0xe000ed00

0800a664 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800a664:	b580      	push	{r7, lr}
 800a666:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800a668:	4b05      	ldr	r3, [pc, #20]	; (800a680 <SysTick_Handler+0x1c>)
 800a66a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800a66c:	f001 ff5c 	bl	800c528 <xTaskGetSchedulerState>
 800a670:	4603      	mov	r3, r0
 800a672:	2b01      	cmp	r3, #1
 800a674:	d001      	beq.n	800a67a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800a676:	f002 fd47 	bl	800d108 <xPortSysTickHandler>
  }
}
 800a67a:	bf00      	nop
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop
 800a680:	e000e010 	.word	0xe000e010

0800a684 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800a684:	b580      	push	{r7, lr}
 800a686:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800a688:	2100      	movs	r1, #0
 800a68a:	f06f 0004 	mvn.w	r0, #4
 800a68e:	f7ff ffbf 	bl	800a610 <__NVIC_SetPriority>
#endif
}
 800a692:	bf00      	nop
 800a694:	bd80      	pop	{r7, pc}
	...

0800a698 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800a698:	b480      	push	{r7}
 800a69a:	b083      	sub	sp, #12
 800a69c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a69e:	f3ef 8305 	mrs	r3, IPSR
 800a6a2:	603b      	str	r3, [r7, #0]
  return(result);
 800a6a4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d003      	beq.n	800a6b2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800a6aa:	f06f 0305 	mvn.w	r3, #5
 800a6ae:	607b      	str	r3, [r7, #4]
 800a6b0:	e00c      	b.n	800a6cc <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800a6b2:	4b0a      	ldr	r3, [pc, #40]	; (800a6dc <osKernelInitialize+0x44>)
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d105      	bne.n	800a6c6 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800a6ba:	4b08      	ldr	r3, [pc, #32]	; (800a6dc <osKernelInitialize+0x44>)
 800a6bc:	2201      	movs	r2, #1
 800a6be:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	607b      	str	r3, [r7, #4]
 800a6c4:	e002      	b.n	800a6cc <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800a6c6:	f04f 33ff 	mov.w	r3, #4294967295
 800a6ca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a6cc:	687b      	ldr	r3, [r7, #4]
}
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	370c      	adds	r7, #12
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d8:	4770      	bx	lr
 800a6da:	bf00      	nop
 800a6dc:	200009fc 	.word	0x200009fc

0800a6e0 <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 800a6e6:	f001 ff1f 	bl	800c528 <xTaskGetSchedulerState>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d004      	beq.n	800a6fa <osKernelGetState+0x1a>
 800a6f0:	2b02      	cmp	r3, #2
 800a6f2:	d105      	bne.n	800a700 <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 800a6f4:	2302      	movs	r3, #2
 800a6f6:	607b      	str	r3, [r7, #4]
      break;
 800a6f8:	e00c      	b.n	800a714 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	607b      	str	r3, [r7, #4]
      break;
 800a6fe:	e009      	b.n	800a714 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 800a700:	4b07      	ldr	r3, [pc, #28]	; (800a720 <osKernelGetState+0x40>)
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b01      	cmp	r3, #1
 800a706:	d102      	bne.n	800a70e <osKernelGetState+0x2e>
        state = osKernelReady;
 800a708:	2301      	movs	r3, #1
 800a70a:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 800a70c:	e001      	b.n	800a712 <osKernelGetState+0x32>
        state = osKernelInactive;
 800a70e:	2300      	movs	r3, #0
 800a710:	607b      	str	r3, [r7, #4]
      break;
 800a712:	bf00      	nop
  }

  return (state);
 800a714:	687b      	ldr	r3, [r7, #4]
}
 800a716:	4618      	mov	r0, r3
 800a718:	3708      	adds	r7, #8
 800a71a:	46bd      	mov	sp, r7
 800a71c:	bd80      	pop	{r7, pc}
 800a71e:	bf00      	nop
 800a720:	200009fc 	.word	0x200009fc

0800a724 <osKernelStart>:

osStatus_t osKernelStart (void) {
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a72a:	f3ef 8305 	mrs	r3, IPSR
 800a72e:	603b      	str	r3, [r7, #0]
  return(result);
 800a730:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a732:	2b00      	cmp	r3, #0
 800a734:	d003      	beq.n	800a73e <osKernelStart+0x1a>
    stat = osErrorISR;
 800a736:	f06f 0305 	mvn.w	r3, #5
 800a73a:	607b      	str	r3, [r7, #4]
 800a73c:	e010      	b.n	800a760 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800a73e:	4b0b      	ldr	r3, [pc, #44]	; (800a76c <osKernelStart+0x48>)
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	2b01      	cmp	r3, #1
 800a744:	d109      	bne.n	800a75a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800a746:	f7ff ff9d 	bl	800a684 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800a74a:	4b08      	ldr	r3, [pc, #32]	; (800a76c <osKernelStart+0x48>)
 800a74c:	2202      	movs	r2, #2
 800a74e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800a750:	f001 fa7c 	bl	800bc4c <vTaskStartScheduler>
      stat = osOK;
 800a754:	2300      	movs	r3, #0
 800a756:	607b      	str	r3, [r7, #4]
 800a758:	e002      	b.n	800a760 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800a75a:	f04f 33ff 	mov.w	r3, #4294967295
 800a75e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800a760:	687b      	ldr	r3, [r7, #4]
}
 800a762:	4618      	mov	r0, r3
 800a764:	3708      	adds	r7, #8
 800a766:	46bd      	mov	sp, r7
 800a768:	bd80      	pop	{r7, pc}
 800a76a:	bf00      	nop
 800a76c:	200009fc 	.word	0x200009fc

0800a770 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800a770:	b580      	push	{r7, lr}
 800a772:	b082      	sub	sp, #8
 800a774:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a776:	f3ef 8305 	mrs	r3, IPSR
 800a77a:	603b      	str	r3, [r7, #0]
  return(result);
 800a77c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d003      	beq.n	800a78a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800a782:	f001 fb8f 	bl	800bea4 <xTaskGetTickCountFromISR>
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	e002      	b.n	800a790 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800a78a:	f001 fb7b 	bl	800be84 <xTaskGetTickCount>
 800a78e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800a790:	687b      	ldr	r3, [r7, #4]
}
 800a792:	4618      	mov	r0, r3
 800a794:	3708      	adds	r7, #8
 800a796:	46bd      	mov	sp, r7
 800a798:	bd80      	pop	{r7, pc}

0800a79a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800a79a:	b580      	push	{r7, lr}
 800a79c:	b08e      	sub	sp, #56	; 0x38
 800a79e:	af04      	add	r7, sp, #16
 800a7a0:	60f8      	str	r0, [r7, #12]
 800a7a2:	60b9      	str	r1, [r7, #8]
 800a7a4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a7aa:	f3ef 8305 	mrs	r3, IPSR
 800a7ae:	617b      	str	r3, [r7, #20]
  return(result);
 800a7b0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d17e      	bne.n	800a8b4 <osThreadNew+0x11a>
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d07b      	beq.n	800a8b4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800a7bc:	2380      	movs	r3, #128	; 0x80
 800a7be:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800a7c0:	2318      	movs	r3, #24
 800a7c2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800a7c4:	2300      	movs	r3, #0
 800a7c6:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800a7c8:	f04f 33ff 	mov.w	r3, #4294967295
 800a7cc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	d045      	beq.n	800a860 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d002      	beq.n	800a7e2 <osThreadNew+0x48>
        name = attr->name;
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	699b      	ldr	r3, [r3, #24]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d002      	beq.n	800a7f0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	699b      	ldr	r3, [r3, #24]
 800a7ee:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800a7f0:	69fb      	ldr	r3, [r7, #28]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d008      	beq.n	800a808 <osThreadNew+0x6e>
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	2b38      	cmp	r3, #56	; 0x38
 800a7fa:	d805      	bhi.n	800a808 <osThreadNew+0x6e>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	685b      	ldr	r3, [r3, #4]
 800a800:	f003 0301 	and.w	r3, r3, #1
 800a804:	2b00      	cmp	r3, #0
 800a806:	d001      	beq.n	800a80c <osThreadNew+0x72>
        return (NULL);
 800a808:	2300      	movs	r3, #0
 800a80a:	e054      	b.n	800a8b6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	695b      	ldr	r3, [r3, #20]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d003      	beq.n	800a81c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	695b      	ldr	r3, [r3, #20]
 800a818:	089b      	lsrs	r3, r3, #2
 800a81a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	689b      	ldr	r3, [r3, #8]
 800a820:	2b00      	cmp	r3, #0
 800a822:	d00e      	beq.n	800a842 <osThreadNew+0xa8>
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	68db      	ldr	r3, [r3, #12]
 800a828:	2ba7      	cmp	r3, #167	; 0xa7
 800a82a:	d90a      	bls.n	800a842 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800a830:	2b00      	cmp	r3, #0
 800a832:	d006      	beq.n	800a842 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	695b      	ldr	r3, [r3, #20]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d002      	beq.n	800a842 <osThreadNew+0xa8>
        mem = 1;
 800a83c:	2301      	movs	r3, #1
 800a83e:	61bb      	str	r3, [r7, #24]
 800a840:	e010      	b.n	800a864 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	2b00      	cmp	r3, #0
 800a848:	d10c      	bne.n	800a864 <osThreadNew+0xca>
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	68db      	ldr	r3, [r3, #12]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d108      	bne.n	800a864 <osThreadNew+0xca>
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	691b      	ldr	r3, [r3, #16]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d104      	bne.n	800a864 <osThreadNew+0xca>
          mem = 0;
 800a85a:	2300      	movs	r3, #0
 800a85c:	61bb      	str	r3, [r7, #24]
 800a85e:	e001      	b.n	800a864 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800a860:	2300      	movs	r3, #0
 800a862:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	2b01      	cmp	r3, #1
 800a868:	d110      	bne.n	800a88c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800a86e:	687a      	ldr	r2, [r7, #4]
 800a870:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800a872:	9202      	str	r2, [sp, #8]
 800a874:	9301      	str	r3, [sp, #4]
 800a876:	69fb      	ldr	r3, [r7, #28]
 800a878:	9300      	str	r3, [sp, #0]
 800a87a:	68bb      	ldr	r3, [r7, #8]
 800a87c:	6a3a      	ldr	r2, [r7, #32]
 800a87e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a880:	68f8      	ldr	r0, [r7, #12]
 800a882:	f000 fff7 	bl	800b874 <xTaskCreateStatic>
 800a886:	4603      	mov	r3, r0
 800a888:	613b      	str	r3, [r7, #16]
 800a88a:	e013      	b.n	800a8b4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800a88c:	69bb      	ldr	r3, [r7, #24]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d110      	bne.n	800a8b4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800a892:	6a3b      	ldr	r3, [r7, #32]
 800a894:	b29a      	uxth	r2, r3
 800a896:	f107 0310 	add.w	r3, r7, #16
 800a89a:	9301      	str	r3, [sp, #4]
 800a89c:	69fb      	ldr	r3, [r7, #28]
 800a89e:	9300      	str	r3, [sp, #0]
 800a8a0:	68bb      	ldr	r3, [r7, #8]
 800a8a2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f001 f842 	bl	800b92e <xTaskCreate>
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2b01      	cmp	r3, #1
 800a8ae:	d001      	beq.n	800a8b4 <osThreadNew+0x11a>
            hTask = NULL;
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800a8b4:	693b      	ldr	r3, [r7, #16]
}
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	3728      	adds	r7, #40	; 0x28
 800a8ba:	46bd      	mov	sp, r7
 800a8bc:	bd80      	pop	{r7, pc}

0800a8be <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800a8be:	b580      	push	{r7, lr}
 800a8c0:	b084      	sub	sp, #16
 800a8c2:	af00      	add	r7, sp, #0
 800a8c4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a8c6:	f3ef 8305 	mrs	r3, IPSR
 800a8ca:	60bb      	str	r3, [r7, #8]
  return(result);
 800a8cc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d003      	beq.n	800a8da <osDelay+0x1c>
    stat = osErrorISR;
 800a8d2:	f06f 0305 	mvn.w	r3, #5
 800a8d6:	60fb      	str	r3, [r7, #12]
 800a8d8:	e007      	b.n	800a8ea <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800a8da:	2300      	movs	r3, #0
 800a8dc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d002      	beq.n	800a8ea <osDelay+0x2c>
      vTaskDelay(ticks);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f001 f97d 	bl	800bbe4 <vTaskDelay>
    }
  }

  return (stat);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3710      	adds	r7, #16
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b08a      	sub	sp, #40	; 0x28
 800a8f8:	af02      	add	r7, sp, #8
 800a8fa:	60f8      	str	r0, [r7, #12]
 800a8fc:	60b9      	str	r1, [r7, #8]
 800a8fe:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800a900:	2300      	movs	r3, #0
 800a902:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a904:	f3ef 8305 	mrs	r3, IPSR
 800a908:	613b      	str	r3, [r7, #16]
  return(result);
 800a90a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d15f      	bne.n	800a9d0 <osMessageQueueNew+0xdc>
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d05c      	beq.n	800a9d0 <osMessageQueueNew+0xdc>
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d059      	beq.n	800a9d0 <osMessageQueueNew+0xdc>
    mem = -1;
 800a91c:	f04f 33ff 	mov.w	r3, #4294967295
 800a920:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d029      	beq.n	800a97c <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	689b      	ldr	r3, [r3, #8]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d012      	beq.n	800a956 <osMessageQueueNew+0x62>
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	68db      	ldr	r3, [r3, #12]
 800a934:	2b4f      	cmp	r3, #79	; 0x4f
 800a936:	d90e      	bls.n	800a956 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d00a      	beq.n	800a956 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	695a      	ldr	r2, [r3, #20]
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	68b9      	ldr	r1, [r7, #8]
 800a948:	fb01 f303 	mul.w	r3, r1, r3
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d302      	bcc.n	800a956 <osMessageQueueNew+0x62>
        mem = 1;
 800a950:	2301      	movs	r3, #1
 800a952:	61bb      	str	r3, [r7, #24]
 800a954:	e014      	b.n	800a980 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	689b      	ldr	r3, [r3, #8]
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d110      	bne.n	800a980 <osMessageQueueNew+0x8c>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	68db      	ldr	r3, [r3, #12]
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10c      	bne.n	800a980 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d108      	bne.n	800a980 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d104      	bne.n	800a980 <osMessageQueueNew+0x8c>
          mem = 0;
 800a976:	2300      	movs	r3, #0
 800a978:	61bb      	str	r3, [r7, #24]
 800a97a:	e001      	b.n	800a980 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800a97c:	2300      	movs	r3, #0
 800a97e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800a980:	69bb      	ldr	r3, [r7, #24]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d10b      	bne.n	800a99e <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	691a      	ldr	r2, [r3, #16]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	689b      	ldr	r3, [r3, #8]
 800a98e:	2100      	movs	r1, #0
 800a990:	9100      	str	r1, [sp, #0]
 800a992:	68b9      	ldr	r1, [r7, #8]
 800a994:	68f8      	ldr	r0, [r7, #12]
 800a996:	f000 fa2f 	bl	800adf8 <xQueueGenericCreateStatic>
 800a99a:	61f8      	str	r0, [r7, #28]
 800a99c:	e008      	b.n	800a9b0 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800a99e:	69bb      	ldr	r3, [r7, #24]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d105      	bne.n	800a9b0 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	68b9      	ldr	r1, [r7, #8]
 800a9a8:	68f8      	ldr	r0, [r7, #12]
 800a9aa:	f000 fa9d 	bl	800aee8 <xQueueGenericCreate>
 800a9ae:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a9b0:	69fb      	ldr	r3, [r7, #28]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00c      	beq.n	800a9d0 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d003      	beq.n	800a9c4 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	617b      	str	r3, [r7, #20]
 800a9c2:	e001      	b.n	800a9c8 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a9c8:	6979      	ldr	r1, [r7, #20]
 800a9ca:	69f8      	ldr	r0, [r7, #28]
 800a9cc:	f000 fef4 	bl	800b7b8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a9d0:	69fb      	ldr	r3, [r7, #28]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	3720      	adds	r7, #32
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
	...

0800a9dc <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b088      	sub	sp, #32
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	60f8      	str	r0, [r7, #12]
 800a9e4:	60b9      	str	r1, [r7, #8]
 800a9e6:	603b      	str	r3, [r7, #0]
 800a9e8:	4613      	mov	r3, r2
 800a9ea:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a9f4:	f3ef 8305 	mrs	r3, IPSR
 800a9f8:	617b      	str	r3, [r7, #20]
  return(result);
 800a9fa:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d028      	beq.n	800aa52 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aa00:	69bb      	ldr	r3, [r7, #24]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d005      	beq.n	800aa12 <osMessageQueuePut+0x36>
 800aa06:	68bb      	ldr	r3, [r7, #8]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d002      	beq.n	800aa12 <osMessageQueuePut+0x36>
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d003      	beq.n	800aa1a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800aa12:	f06f 0303 	mvn.w	r3, #3
 800aa16:	61fb      	str	r3, [r7, #28]
 800aa18:	e038      	b.n	800aa8c <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800aa1a:	2300      	movs	r3, #0
 800aa1c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800aa1e:	f107 0210 	add.w	r2, r7, #16
 800aa22:	2300      	movs	r3, #0
 800aa24:	68b9      	ldr	r1, [r7, #8]
 800aa26:	69b8      	ldr	r0, [r7, #24]
 800aa28:	f000 fbba 	bl	800b1a0 <xQueueGenericSendFromISR>
 800aa2c:	4603      	mov	r3, r0
 800aa2e:	2b01      	cmp	r3, #1
 800aa30:	d003      	beq.n	800aa3a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800aa32:	f06f 0302 	mvn.w	r3, #2
 800aa36:	61fb      	str	r3, [r7, #28]
 800aa38:	e028      	b.n	800aa8c <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800aa3a:	693b      	ldr	r3, [r7, #16]
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d025      	beq.n	800aa8c <osMessageQueuePut+0xb0>
 800aa40:	4b15      	ldr	r3, [pc, #84]	; (800aa98 <osMessageQueuePut+0xbc>)
 800aa42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa46:	601a      	str	r2, [r3, #0]
 800aa48:	f3bf 8f4f 	dsb	sy
 800aa4c:	f3bf 8f6f 	isb	sy
 800aa50:	e01c      	b.n	800aa8c <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800aa52:	69bb      	ldr	r3, [r7, #24]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d002      	beq.n	800aa5e <osMessageQueuePut+0x82>
 800aa58:	68bb      	ldr	r3, [r7, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d103      	bne.n	800aa66 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800aa5e:	f06f 0303 	mvn.w	r3, #3
 800aa62:	61fb      	str	r3, [r7, #28]
 800aa64:	e012      	b.n	800aa8c <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800aa66:	2300      	movs	r3, #0
 800aa68:	683a      	ldr	r2, [r7, #0]
 800aa6a:	68b9      	ldr	r1, [r7, #8]
 800aa6c:	69b8      	ldr	r0, [r7, #24]
 800aa6e:	f000 fa99 	bl	800afa4 <xQueueGenericSend>
 800aa72:	4603      	mov	r3, r0
 800aa74:	2b01      	cmp	r3, #1
 800aa76:	d009      	beq.n	800aa8c <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d003      	beq.n	800aa86 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800aa7e:	f06f 0301 	mvn.w	r3, #1
 800aa82:	61fb      	str	r3, [r7, #28]
 800aa84:	e002      	b.n	800aa8c <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800aa86:	f06f 0302 	mvn.w	r3, #2
 800aa8a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800aa8c:	69fb      	ldr	r3, [r7, #28]
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3720      	adds	r7, #32
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	e000ed04 	.word	0xe000ed04

0800aa9c <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b088      	sub	sp, #32
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	60f8      	str	r0, [r7, #12]
 800aaa4:	60b9      	str	r1, [r7, #8]
 800aaa6:	607a      	str	r2, [r7, #4]
 800aaa8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800aaae:	2300      	movs	r3, #0
 800aab0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aab2:	f3ef 8305 	mrs	r3, IPSR
 800aab6:	617b      	str	r3, [r7, #20]
  return(result);
 800aab8:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d028      	beq.n	800ab10 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800aabe:	69bb      	ldr	r3, [r7, #24]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d005      	beq.n	800aad0 <osMessageQueueGet+0x34>
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d002      	beq.n	800aad0 <osMessageQueueGet+0x34>
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d003      	beq.n	800aad8 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800aad0:	f06f 0303 	mvn.w	r3, #3
 800aad4:	61fb      	str	r3, [r7, #28]
 800aad6:	e037      	b.n	800ab48 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800aad8:	2300      	movs	r3, #0
 800aada:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800aadc:	f107 0310 	add.w	r3, r7, #16
 800aae0:	461a      	mov	r2, r3
 800aae2:	68b9      	ldr	r1, [r7, #8]
 800aae4:	69b8      	ldr	r0, [r7, #24]
 800aae6:	f000 fcd7 	bl	800b498 <xQueueReceiveFromISR>
 800aaea:	4603      	mov	r3, r0
 800aaec:	2b01      	cmp	r3, #1
 800aaee:	d003      	beq.n	800aaf8 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800aaf0:	f06f 0302 	mvn.w	r3, #2
 800aaf4:	61fb      	str	r3, [r7, #28]
 800aaf6:	e027      	b.n	800ab48 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800aaf8:	693b      	ldr	r3, [r7, #16]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d024      	beq.n	800ab48 <osMessageQueueGet+0xac>
 800aafe:	4b15      	ldr	r3, [pc, #84]	; (800ab54 <osMessageQueueGet+0xb8>)
 800ab00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ab04:	601a      	str	r2, [r3, #0]
 800ab06:	f3bf 8f4f 	dsb	sy
 800ab0a:	f3bf 8f6f 	isb	sy
 800ab0e:	e01b      	b.n	800ab48 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800ab10:	69bb      	ldr	r3, [r7, #24]
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d002      	beq.n	800ab1c <osMessageQueueGet+0x80>
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d103      	bne.n	800ab24 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800ab1c:	f06f 0303 	mvn.w	r3, #3
 800ab20:	61fb      	str	r3, [r7, #28]
 800ab22:	e011      	b.n	800ab48 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800ab24:	683a      	ldr	r2, [r7, #0]
 800ab26:	68b9      	ldr	r1, [r7, #8]
 800ab28:	69b8      	ldr	r0, [r7, #24]
 800ab2a:	f000 fbd5 	bl	800b2d8 <xQueueReceive>
 800ab2e:	4603      	mov	r3, r0
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d009      	beq.n	800ab48 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d003      	beq.n	800ab42 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800ab3a:	f06f 0301 	mvn.w	r3, #1
 800ab3e:	61fb      	str	r3, [r7, #28]
 800ab40:	e002      	b.n	800ab48 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800ab42:	f06f 0302 	mvn.w	r3, #2
 800ab46:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800ab48:	69fb      	ldr	r3, [r7, #28]
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3720      	adds	r7, #32
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}
 800ab52:	bf00      	nop
 800ab54:	e000ed04 	.word	0xe000ed04

0800ab58 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800ab58:	b480      	push	{r7}
 800ab5a:	b085      	sub	sp, #20
 800ab5c:	af00      	add	r7, sp, #0
 800ab5e:	60f8      	str	r0, [r7, #12]
 800ab60:	60b9      	str	r1, [r7, #8]
 800ab62:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	4a07      	ldr	r2, [pc, #28]	; (800ab84 <vApplicationGetIdleTaskMemory+0x2c>)
 800ab68:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	4a06      	ldr	r2, [pc, #24]	; (800ab88 <vApplicationGetIdleTaskMemory+0x30>)
 800ab6e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2280      	movs	r2, #128	; 0x80
 800ab74:	601a      	str	r2, [r3, #0]
}
 800ab76:	bf00      	nop
 800ab78:	3714      	adds	r7, #20
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab80:	4770      	bx	lr
 800ab82:	bf00      	nop
 800ab84:	20000a00 	.word	0x20000a00
 800ab88:	20000aa8 	.word	0x20000aa8

0800ab8c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800ab8c:	b480      	push	{r7}
 800ab8e:	b085      	sub	sp, #20
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	60f8      	str	r0, [r7, #12]
 800ab94:	60b9      	str	r1, [r7, #8]
 800ab96:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	4a07      	ldr	r2, [pc, #28]	; (800abb8 <vApplicationGetTimerTaskMemory+0x2c>)
 800ab9c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	4a06      	ldr	r2, [pc, #24]	; (800abbc <vApplicationGetTimerTaskMemory+0x30>)
 800aba2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800abaa:	601a      	str	r2, [r3, #0]
}
 800abac:	bf00      	nop
 800abae:	3714      	adds	r7, #20
 800abb0:	46bd      	mov	sp, r7
 800abb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb6:	4770      	bx	lr
 800abb8:	20000ca8 	.word	0x20000ca8
 800abbc:	20000d50 	.word	0x20000d50

0800abc0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800abc0:	b480      	push	{r7}
 800abc2:	b083      	sub	sp, #12
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f103 0208 	add.w	r2, r3, #8
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	f04f 32ff 	mov.w	r2, #4294967295
 800abd8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	f103 0208 	add.w	r2, r3, #8
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f103 0208 	add.w	r2, r3, #8
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	2200      	movs	r2, #0
 800abf2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800abf4:	bf00      	nop
 800abf6:	370c      	adds	r7, #12
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr

0800ac00 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ac0e:	bf00      	nop
 800ac10:	370c      	adds	r7, #12
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr

0800ac1a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac1a:	b480      	push	{r7}
 800ac1c:	b085      	sub	sp, #20
 800ac1e:	af00      	add	r7, sp, #0
 800ac20:	6078      	str	r0, [r7, #4]
 800ac22:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	68fa      	ldr	r2, [r7, #12]
 800ac2e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	689a      	ldr	r2, [r3, #8]
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	683a      	ldr	r2, [r7, #0]
 800ac3e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	1c5a      	adds	r2, r3, #1
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	601a      	str	r2, [r3, #0]
}
 800ac56:	bf00      	nop
 800ac58:	3714      	adds	r7, #20
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac60:	4770      	bx	lr

0800ac62 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ac62:	b480      	push	{r7}
 800ac64:	b085      	sub	sp, #20
 800ac66:	af00      	add	r7, sp, #0
 800ac68:	6078      	str	r0, [r7, #4]
 800ac6a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ac6c:	683b      	ldr	r3, [r7, #0]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ac72:	68bb      	ldr	r3, [r7, #8]
 800ac74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac78:	d103      	bne.n	800ac82 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	691b      	ldr	r3, [r3, #16]
 800ac7e:	60fb      	str	r3, [r7, #12]
 800ac80:	e00c      	b.n	800ac9c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	3308      	adds	r3, #8
 800ac86:	60fb      	str	r3, [r7, #12]
 800ac88:	e002      	b.n	800ac90 <vListInsert+0x2e>
 800ac8a:	68fb      	ldr	r3, [r7, #12]
 800ac8c:	685b      	ldr	r3, [r3, #4]
 800ac8e:	60fb      	str	r3, [r7, #12]
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	685b      	ldr	r3, [r3, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	68ba      	ldr	r2, [r7, #8]
 800ac98:	429a      	cmp	r2, r3
 800ac9a:	d2f6      	bcs.n	800ac8a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	685a      	ldr	r2, [r3, #4]
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800aca4:	683b      	ldr	r3, [r7, #0]
 800aca6:	685b      	ldr	r3, [r3, #4]
 800aca8:	683a      	ldr	r2, [r7, #0]
 800acaa:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	68fa      	ldr	r2, [r7, #12]
 800acb0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	683a      	ldr	r2, [r7, #0]
 800acb6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800acb8:	683b      	ldr	r3, [r7, #0]
 800acba:	687a      	ldr	r2, [r7, #4]
 800acbc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	1c5a      	adds	r2, r3, #1
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	601a      	str	r2, [r3, #0]
}
 800acc8:	bf00      	nop
 800acca:	3714      	adds	r7, #20
 800accc:	46bd      	mov	sp, r7
 800acce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd2:	4770      	bx	lr

0800acd4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800acd4:	b480      	push	{r7}
 800acd6:	b085      	sub	sp, #20
 800acd8:	af00      	add	r7, sp, #0
 800acda:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	691b      	ldr	r3, [r3, #16]
 800ace0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	685b      	ldr	r3, [r3, #4]
 800ace6:	687a      	ldr	r2, [r7, #4]
 800ace8:	6892      	ldr	r2, [r2, #8]
 800acea:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	689b      	ldr	r3, [r3, #8]
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	6852      	ldr	r2, [r2, #4]
 800acf4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	685b      	ldr	r3, [r3, #4]
 800acfa:	687a      	ldr	r2, [r7, #4]
 800acfc:	429a      	cmp	r2, r3
 800acfe:	d103      	bne.n	800ad08 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	689a      	ldr	r2, [r3, #8]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	1e5a      	subs	r2, r3, #1
 800ad14:	68fb      	ldr	r3, [r7, #12]
 800ad16:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
}
 800ad1c:	4618      	mov	r0, r3
 800ad1e:	3714      	adds	r7, #20
 800ad20:	46bd      	mov	sp, r7
 800ad22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad26:	4770      	bx	lr

0800ad28 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b084      	sub	sp, #16
 800ad2c:	af00      	add	r7, sp, #0
 800ad2e:	6078      	str	r0, [r7, #4]
 800ad30:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d10a      	bne.n	800ad52 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ad3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad40:	f383 8811 	msr	BASEPRI, r3
 800ad44:	f3bf 8f6f 	isb	sy
 800ad48:	f3bf 8f4f 	dsb	sy
 800ad4c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800ad4e:	bf00      	nop
 800ad50:	e7fe      	b.n	800ad50 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800ad52:	f002 f947 	bl	800cfe4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681a      	ldr	r2, [r3, #0]
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad5e:	68f9      	ldr	r1, [r7, #12]
 800ad60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad62:	fb01 f303 	mul.w	r3, r1, r3
 800ad66:	441a      	add	r2, r3
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	2200      	movs	r2, #0
 800ad70:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681a      	ldr	r2, [r3, #0]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681a      	ldr	r2, [r3, #0]
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ad82:	3b01      	subs	r3, #1
 800ad84:	68f9      	ldr	r1, [r7, #12]
 800ad86:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ad88:	fb01 f303 	mul.w	r3, r1, r3
 800ad8c:	441a      	add	r2, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	22ff      	movs	r2, #255	; 0xff
 800ad96:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	22ff      	movs	r2, #255	; 0xff
 800ad9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d114      	bne.n	800add2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	691b      	ldr	r3, [r3, #16]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d01a      	beq.n	800ade6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	3310      	adds	r3, #16
 800adb4:	4618      	mov	r0, r3
 800adb6:	f001 f9f5 	bl	800c1a4 <xTaskRemoveFromEventList>
 800adba:	4603      	mov	r3, r0
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d012      	beq.n	800ade6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800adc0:	4b0c      	ldr	r3, [pc, #48]	; (800adf4 <xQueueGenericReset+0xcc>)
 800adc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800adc6:	601a      	str	r2, [r3, #0]
 800adc8:	f3bf 8f4f 	dsb	sy
 800adcc:	f3bf 8f6f 	isb	sy
 800add0:	e009      	b.n	800ade6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800add2:	68fb      	ldr	r3, [r7, #12]
 800add4:	3310      	adds	r3, #16
 800add6:	4618      	mov	r0, r3
 800add8:	f7ff fef2 	bl	800abc0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	3324      	adds	r3, #36	; 0x24
 800ade0:	4618      	mov	r0, r3
 800ade2:	f7ff feed 	bl	800abc0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ade6:	f002 f92d 	bl	800d044 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800adea:	2301      	movs	r3, #1
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}
 800adf4:	e000ed04 	.word	0xe000ed04

0800adf8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b08e      	sub	sp, #56	; 0x38
 800adfc:	af02      	add	r7, sp, #8
 800adfe:	60f8      	str	r0, [r7, #12]
 800ae00:	60b9      	str	r1, [r7, #8]
 800ae02:	607a      	str	r2, [r7, #4]
 800ae04:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d10a      	bne.n	800ae22 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800ae0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae10:	f383 8811 	msr	BASEPRI, r3
 800ae14:	f3bf 8f6f 	isb	sy
 800ae18:	f3bf 8f4f 	dsb	sy
 800ae1c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800ae1e:	bf00      	nop
 800ae20:	e7fe      	b.n	800ae20 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d10a      	bne.n	800ae3e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800ae28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae2c:	f383 8811 	msr	BASEPRI, r3
 800ae30:	f3bf 8f6f 	isb	sy
 800ae34:	f3bf 8f4f 	dsb	sy
 800ae38:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ae3a:	bf00      	nop
 800ae3c:	e7fe      	b.n	800ae3c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d002      	beq.n	800ae4a <xQueueGenericCreateStatic+0x52>
 800ae44:	68bb      	ldr	r3, [r7, #8]
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d001      	beq.n	800ae4e <xQueueGenericCreateStatic+0x56>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	e000      	b.n	800ae50 <xQueueGenericCreateStatic+0x58>
 800ae4e:	2300      	movs	r3, #0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d10a      	bne.n	800ae6a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800ae54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae58:	f383 8811 	msr	BASEPRI, r3
 800ae5c:	f3bf 8f6f 	isb	sy
 800ae60:	f3bf 8f4f 	dsb	sy
 800ae64:	623b      	str	r3, [r7, #32]
}
 800ae66:	bf00      	nop
 800ae68:	e7fe      	b.n	800ae68 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d102      	bne.n	800ae76 <xQueueGenericCreateStatic+0x7e>
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d101      	bne.n	800ae7a <xQueueGenericCreateStatic+0x82>
 800ae76:	2301      	movs	r3, #1
 800ae78:	e000      	b.n	800ae7c <xQueueGenericCreateStatic+0x84>
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d10a      	bne.n	800ae96 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800ae80:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae84:	f383 8811 	msr	BASEPRI, r3
 800ae88:	f3bf 8f6f 	isb	sy
 800ae8c:	f3bf 8f4f 	dsb	sy
 800ae90:	61fb      	str	r3, [r7, #28]
}
 800ae92:	bf00      	nop
 800ae94:	e7fe      	b.n	800ae94 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ae96:	2350      	movs	r3, #80	; 0x50
 800ae98:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ae9a:	697b      	ldr	r3, [r7, #20]
 800ae9c:	2b50      	cmp	r3, #80	; 0x50
 800ae9e:	d00a      	beq.n	800aeb6 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800aea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aea4:	f383 8811 	msr	BASEPRI, r3
 800aea8:	f3bf 8f6f 	isb	sy
 800aeac:	f3bf 8f4f 	dsb	sy
 800aeb0:	61bb      	str	r3, [r7, #24]
}
 800aeb2:	bf00      	nop
 800aeb4:	e7fe      	b.n	800aeb4 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800aeb6:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800aebc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00d      	beq.n	800aede <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800aec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aec4:	2201      	movs	r2, #1
 800aec6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800aeca:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800aece:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aed0:	9300      	str	r3, [sp, #0]
 800aed2:	4613      	mov	r3, r2
 800aed4:	687a      	ldr	r2, [r7, #4]
 800aed6:	68b9      	ldr	r1, [r7, #8]
 800aed8:	68f8      	ldr	r0, [r7, #12]
 800aeda:	f000 f83f 	bl	800af5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800aede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800aee0:	4618      	mov	r0, r3
 800aee2:	3730      	adds	r7, #48	; 0x30
 800aee4:	46bd      	mov	sp, r7
 800aee6:	bd80      	pop	{r7, pc}

0800aee8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b08a      	sub	sp, #40	; 0x28
 800aeec:	af02      	add	r7, sp, #8
 800aeee:	60f8      	str	r0, [r7, #12]
 800aef0:	60b9      	str	r1, [r7, #8]
 800aef2:	4613      	mov	r3, r2
 800aef4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d10a      	bne.n	800af12 <xQueueGenericCreate+0x2a>
	__asm volatile
 800aefc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af00:	f383 8811 	msr	BASEPRI, r3
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	f3bf 8f4f 	dsb	sy
 800af0c:	613b      	str	r3, [r7, #16]
}
 800af0e:	bf00      	nop
 800af10:	e7fe      	b.n	800af10 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	68ba      	ldr	r2, [r7, #8]
 800af16:	fb02 f303 	mul.w	r3, r2, r3
 800af1a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800af1c:	69fb      	ldr	r3, [r7, #28]
 800af1e:	3350      	adds	r3, #80	; 0x50
 800af20:	4618      	mov	r0, r3
 800af22:	f002 f981 	bl	800d228 <pvPortMalloc>
 800af26:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800af28:	69bb      	ldr	r3, [r7, #24]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d011      	beq.n	800af52 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800af2e:	69bb      	ldr	r3, [r7, #24]
 800af30:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800af32:	697b      	ldr	r3, [r7, #20]
 800af34:	3350      	adds	r3, #80	; 0x50
 800af36:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800af38:	69bb      	ldr	r3, [r7, #24]
 800af3a:	2200      	movs	r2, #0
 800af3c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800af40:	79fa      	ldrb	r2, [r7, #7]
 800af42:	69bb      	ldr	r3, [r7, #24]
 800af44:	9300      	str	r3, [sp, #0]
 800af46:	4613      	mov	r3, r2
 800af48:	697a      	ldr	r2, [r7, #20]
 800af4a:	68b9      	ldr	r1, [r7, #8]
 800af4c:	68f8      	ldr	r0, [r7, #12]
 800af4e:	f000 f805 	bl	800af5c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800af52:	69bb      	ldr	r3, [r7, #24]
	}
 800af54:	4618      	mov	r0, r3
 800af56:	3720      	adds	r7, #32
 800af58:	46bd      	mov	sp, r7
 800af5a:	bd80      	pop	{r7, pc}

0800af5c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	60f8      	str	r0, [r7, #12]
 800af64:	60b9      	str	r1, [r7, #8]
 800af66:	607a      	str	r2, [r7, #4]
 800af68:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	2b00      	cmp	r3, #0
 800af6e:	d103      	bne.n	800af78 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800af70:	69bb      	ldr	r3, [r7, #24]
 800af72:	69ba      	ldr	r2, [r7, #24]
 800af74:	601a      	str	r2, [r3, #0]
 800af76:	e002      	b.n	800af7e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800af78:	69bb      	ldr	r3, [r7, #24]
 800af7a:	687a      	ldr	r2, [r7, #4]
 800af7c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800af7e:	69bb      	ldr	r3, [r7, #24]
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	68ba      	ldr	r2, [r7, #8]
 800af88:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800af8a:	2101      	movs	r1, #1
 800af8c:	69b8      	ldr	r0, [r7, #24]
 800af8e:	f7ff fecb 	bl	800ad28 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	78fa      	ldrb	r2, [r7, #3]
 800af96:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800af9a:	bf00      	nop
 800af9c:	3710      	adds	r7, #16
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
	...

0800afa4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b08e      	sub	sp, #56	; 0x38
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	60f8      	str	r0, [r7, #12]
 800afac:	60b9      	str	r1, [r7, #8]
 800afae:	607a      	str	r2, [r7, #4]
 800afb0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800afb2:	2300      	movs	r3, #0
 800afb4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800afba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d10a      	bne.n	800afd6 <xQueueGenericSend+0x32>
	__asm volatile
 800afc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afc4:	f383 8811 	msr	BASEPRI, r3
 800afc8:	f3bf 8f6f 	isb	sy
 800afcc:	f3bf 8f4f 	dsb	sy
 800afd0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800afd2:	bf00      	nop
 800afd4:	e7fe      	b.n	800afd4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800afd6:	68bb      	ldr	r3, [r7, #8]
 800afd8:	2b00      	cmp	r3, #0
 800afda:	d103      	bne.n	800afe4 <xQueueGenericSend+0x40>
 800afdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d101      	bne.n	800afe8 <xQueueGenericSend+0x44>
 800afe4:	2301      	movs	r3, #1
 800afe6:	e000      	b.n	800afea <xQueueGenericSend+0x46>
 800afe8:	2300      	movs	r3, #0
 800afea:	2b00      	cmp	r3, #0
 800afec:	d10a      	bne.n	800b004 <xQueueGenericSend+0x60>
	__asm volatile
 800afee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aff2:	f383 8811 	msr	BASEPRI, r3
 800aff6:	f3bf 8f6f 	isb	sy
 800affa:	f3bf 8f4f 	dsb	sy
 800affe:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b000:	bf00      	nop
 800b002:	e7fe      	b.n	800b002 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b004:	683b      	ldr	r3, [r7, #0]
 800b006:	2b02      	cmp	r3, #2
 800b008:	d103      	bne.n	800b012 <xQueueGenericSend+0x6e>
 800b00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b00c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b00e:	2b01      	cmp	r3, #1
 800b010:	d101      	bne.n	800b016 <xQueueGenericSend+0x72>
 800b012:	2301      	movs	r3, #1
 800b014:	e000      	b.n	800b018 <xQueueGenericSend+0x74>
 800b016:	2300      	movs	r3, #0
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d10a      	bne.n	800b032 <xQueueGenericSend+0x8e>
	__asm volatile
 800b01c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b020:	f383 8811 	msr	BASEPRI, r3
 800b024:	f3bf 8f6f 	isb	sy
 800b028:	f3bf 8f4f 	dsb	sy
 800b02c:	623b      	str	r3, [r7, #32]
}
 800b02e:	bf00      	nop
 800b030:	e7fe      	b.n	800b030 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b032:	f001 fa79 	bl	800c528 <xTaskGetSchedulerState>
 800b036:	4603      	mov	r3, r0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d102      	bne.n	800b042 <xQueueGenericSend+0x9e>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d101      	bne.n	800b046 <xQueueGenericSend+0xa2>
 800b042:	2301      	movs	r3, #1
 800b044:	e000      	b.n	800b048 <xQueueGenericSend+0xa4>
 800b046:	2300      	movs	r3, #0
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d10a      	bne.n	800b062 <xQueueGenericSend+0xbe>
	__asm volatile
 800b04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b050:	f383 8811 	msr	BASEPRI, r3
 800b054:	f3bf 8f6f 	isb	sy
 800b058:	f3bf 8f4f 	dsb	sy
 800b05c:	61fb      	str	r3, [r7, #28]
}
 800b05e:	bf00      	nop
 800b060:	e7fe      	b.n	800b060 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b062:	f001 ffbf 	bl	800cfe4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b066:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b068:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b06a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b06c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b06e:	429a      	cmp	r2, r3
 800b070:	d302      	bcc.n	800b078 <xQueueGenericSend+0xd4>
 800b072:	683b      	ldr	r3, [r7, #0]
 800b074:	2b02      	cmp	r3, #2
 800b076:	d129      	bne.n	800b0cc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b078:	683a      	ldr	r2, [r7, #0]
 800b07a:	68b9      	ldr	r1, [r7, #8]
 800b07c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b07e:	f000 fa8b 	bl	800b598 <prvCopyDataToQueue>
 800b082:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b086:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d010      	beq.n	800b0ae <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b08c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b08e:	3324      	adds	r3, #36	; 0x24
 800b090:	4618      	mov	r0, r3
 800b092:	f001 f887 	bl	800c1a4 <xTaskRemoveFromEventList>
 800b096:	4603      	mov	r3, r0
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d013      	beq.n	800b0c4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b09c:	4b3f      	ldr	r3, [pc, #252]	; (800b19c <xQueueGenericSend+0x1f8>)
 800b09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0a2:	601a      	str	r2, [r3, #0]
 800b0a4:	f3bf 8f4f 	dsb	sy
 800b0a8:	f3bf 8f6f 	isb	sy
 800b0ac:	e00a      	b.n	800b0c4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b0ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d007      	beq.n	800b0c4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b0b4:	4b39      	ldr	r3, [pc, #228]	; (800b19c <xQueueGenericSend+0x1f8>)
 800b0b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0ba:	601a      	str	r2, [r3, #0]
 800b0bc:	f3bf 8f4f 	dsb	sy
 800b0c0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b0c4:	f001 ffbe 	bl	800d044 <vPortExitCritical>
				return pdPASS;
 800b0c8:	2301      	movs	r3, #1
 800b0ca:	e063      	b.n	800b194 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d103      	bne.n	800b0da <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b0d2:	f001 ffb7 	bl	800d044 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b0d6:	2300      	movs	r3, #0
 800b0d8:	e05c      	b.n	800b194 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b0da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d106      	bne.n	800b0ee <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b0e0:	f107 0314 	add.w	r3, r7, #20
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f001 f8c1 	bl	800c26c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b0ee:	f001 ffa9 	bl	800d044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b0f2:	f000 fe1b 	bl	800bd2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b0f6:	f001 ff75 	bl	800cfe4 <vPortEnterCritical>
 800b0fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b100:	b25b      	sxtb	r3, r3
 800b102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b106:	d103      	bne.n	800b110 <xQueueGenericSend+0x16c>
 800b108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b10a:	2200      	movs	r2, #0
 800b10c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b110:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b112:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b116:	b25b      	sxtb	r3, r3
 800b118:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b11c:	d103      	bne.n	800b126 <xQueueGenericSend+0x182>
 800b11e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b120:	2200      	movs	r2, #0
 800b122:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b126:	f001 ff8d 	bl	800d044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b12a:	1d3a      	adds	r2, r7, #4
 800b12c:	f107 0314 	add.w	r3, r7, #20
 800b130:	4611      	mov	r1, r2
 800b132:	4618      	mov	r0, r3
 800b134:	f001 f8b0 	bl	800c298 <xTaskCheckForTimeOut>
 800b138:	4603      	mov	r3, r0
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d124      	bne.n	800b188 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b13e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b140:	f000 fb22 	bl	800b788 <prvIsQueueFull>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d018      	beq.n	800b17c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b14c:	3310      	adds	r3, #16
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	4611      	mov	r1, r2
 800b152:	4618      	mov	r0, r3
 800b154:	f000 ffd6 	bl	800c104 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b158:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b15a:	f000 faad 	bl	800b6b8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b15e:	f000 fdf3 	bl	800bd48 <xTaskResumeAll>
 800b162:	4603      	mov	r3, r0
 800b164:	2b00      	cmp	r3, #0
 800b166:	f47f af7c 	bne.w	800b062 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b16a:	4b0c      	ldr	r3, [pc, #48]	; (800b19c <xQueueGenericSend+0x1f8>)
 800b16c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b170:	601a      	str	r2, [r3, #0]
 800b172:	f3bf 8f4f 	dsb	sy
 800b176:	f3bf 8f6f 	isb	sy
 800b17a:	e772      	b.n	800b062 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b17c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b17e:	f000 fa9b 	bl	800b6b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b182:	f000 fde1 	bl	800bd48 <xTaskResumeAll>
 800b186:	e76c      	b.n	800b062 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b188:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b18a:	f000 fa95 	bl	800b6b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b18e:	f000 fddb 	bl	800bd48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b192:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b194:	4618      	mov	r0, r3
 800b196:	3738      	adds	r7, #56	; 0x38
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}
 800b19c:	e000ed04 	.word	0xe000ed04

0800b1a0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b090      	sub	sp, #64	; 0x40
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	60f8      	str	r0, [r7, #12]
 800b1a8:	60b9      	str	r1, [r7, #8]
 800b1aa:	607a      	str	r2, [r7, #4]
 800b1ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d10a      	bne.n	800b1ce <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b1b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1bc:	f383 8811 	msr	BASEPRI, r3
 800b1c0:	f3bf 8f6f 	isb	sy
 800b1c4:	f3bf 8f4f 	dsb	sy
 800b1c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b1ca:	bf00      	nop
 800b1cc:	e7fe      	b.n	800b1cc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d103      	bne.n	800b1dc <xQueueGenericSendFromISR+0x3c>
 800b1d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b1d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d101      	bne.n	800b1e0 <xQueueGenericSendFromISR+0x40>
 800b1dc:	2301      	movs	r3, #1
 800b1de:	e000      	b.n	800b1e2 <xQueueGenericSendFromISR+0x42>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d10a      	bne.n	800b1fc <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b1e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ea:	f383 8811 	msr	BASEPRI, r3
 800b1ee:	f3bf 8f6f 	isb	sy
 800b1f2:	f3bf 8f4f 	dsb	sy
 800b1f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b1f8:	bf00      	nop
 800b1fa:	e7fe      	b.n	800b1fa <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	2b02      	cmp	r3, #2
 800b200:	d103      	bne.n	800b20a <xQueueGenericSendFromISR+0x6a>
 800b202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b206:	2b01      	cmp	r3, #1
 800b208:	d101      	bne.n	800b20e <xQueueGenericSendFromISR+0x6e>
 800b20a:	2301      	movs	r3, #1
 800b20c:	e000      	b.n	800b210 <xQueueGenericSendFromISR+0x70>
 800b20e:	2300      	movs	r3, #0
 800b210:	2b00      	cmp	r3, #0
 800b212:	d10a      	bne.n	800b22a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b214:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b218:	f383 8811 	msr	BASEPRI, r3
 800b21c:	f3bf 8f6f 	isb	sy
 800b220:	f3bf 8f4f 	dsb	sy
 800b224:	623b      	str	r3, [r7, #32]
}
 800b226:	bf00      	nop
 800b228:	e7fe      	b.n	800b228 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b22a:	f001 ffbd 	bl	800d1a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b22e:	f3ef 8211 	mrs	r2, BASEPRI
 800b232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b236:	f383 8811 	msr	BASEPRI, r3
 800b23a:	f3bf 8f6f 	isb	sy
 800b23e:	f3bf 8f4f 	dsb	sy
 800b242:	61fa      	str	r2, [r7, #28]
 800b244:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b246:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b248:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b24a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b24c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b24e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b252:	429a      	cmp	r2, r3
 800b254:	d302      	bcc.n	800b25c <xQueueGenericSendFromISR+0xbc>
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	2b02      	cmp	r3, #2
 800b25a:	d12f      	bne.n	800b2bc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b25c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b25e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b262:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b268:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b26a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b26c:	683a      	ldr	r2, [r7, #0]
 800b26e:	68b9      	ldr	r1, [r7, #8]
 800b270:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b272:	f000 f991 	bl	800b598 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b276:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b27a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b27e:	d112      	bne.n	800b2a6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b284:	2b00      	cmp	r3, #0
 800b286:	d016      	beq.n	800b2b6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b28a:	3324      	adds	r3, #36	; 0x24
 800b28c:	4618      	mov	r0, r3
 800b28e:	f000 ff89 	bl	800c1a4 <xTaskRemoveFromEventList>
 800b292:	4603      	mov	r3, r0
 800b294:	2b00      	cmp	r3, #0
 800b296:	d00e      	beq.n	800b2b6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d00b      	beq.n	800b2b6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	2201      	movs	r2, #1
 800b2a2:	601a      	str	r2, [r3, #0]
 800b2a4:	e007      	b.n	800b2b6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b2a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b2aa:	3301      	adds	r3, #1
 800b2ac:	b2db      	uxtb	r3, r3
 800b2ae:	b25a      	sxtb	r2, r3
 800b2b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b2ba:	e001      	b.n	800b2c0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b2bc:	2300      	movs	r3, #0
 800b2be:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b2c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2c2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b2c4:	697b      	ldr	r3, [r7, #20]
 800b2c6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b2ca:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b2cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	3740      	adds	r7, #64	; 0x40
 800b2d2:	46bd      	mov	sp, r7
 800b2d4:	bd80      	pop	{r7, pc}
	...

0800b2d8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b08c      	sub	sp, #48	; 0x30
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	60f8      	str	r0, [r7, #12]
 800b2e0:	60b9      	str	r1, [r7, #8]
 800b2e2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d10a      	bne.n	800b308 <xQueueReceive+0x30>
	__asm volatile
 800b2f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b2f6:	f383 8811 	msr	BASEPRI, r3
 800b2fa:	f3bf 8f6f 	isb	sy
 800b2fe:	f3bf 8f4f 	dsb	sy
 800b302:	623b      	str	r3, [r7, #32]
}
 800b304:	bf00      	nop
 800b306:	e7fe      	b.n	800b306 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b308:	68bb      	ldr	r3, [r7, #8]
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d103      	bne.n	800b316 <xQueueReceive+0x3e>
 800b30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b312:	2b00      	cmp	r3, #0
 800b314:	d101      	bne.n	800b31a <xQueueReceive+0x42>
 800b316:	2301      	movs	r3, #1
 800b318:	e000      	b.n	800b31c <xQueueReceive+0x44>
 800b31a:	2300      	movs	r3, #0
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d10a      	bne.n	800b336 <xQueueReceive+0x5e>
	__asm volatile
 800b320:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b324:	f383 8811 	msr	BASEPRI, r3
 800b328:	f3bf 8f6f 	isb	sy
 800b32c:	f3bf 8f4f 	dsb	sy
 800b330:	61fb      	str	r3, [r7, #28]
}
 800b332:	bf00      	nop
 800b334:	e7fe      	b.n	800b334 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b336:	f001 f8f7 	bl	800c528 <xTaskGetSchedulerState>
 800b33a:	4603      	mov	r3, r0
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d102      	bne.n	800b346 <xQueueReceive+0x6e>
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2b00      	cmp	r3, #0
 800b344:	d101      	bne.n	800b34a <xQueueReceive+0x72>
 800b346:	2301      	movs	r3, #1
 800b348:	e000      	b.n	800b34c <xQueueReceive+0x74>
 800b34a:	2300      	movs	r3, #0
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d10a      	bne.n	800b366 <xQueueReceive+0x8e>
	__asm volatile
 800b350:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b354:	f383 8811 	msr	BASEPRI, r3
 800b358:	f3bf 8f6f 	isb	sy
 800b35c:	f3bf 8f4f 	dsb	sy
 800b360:	61bb      	str	r3, [r7, #24]
}
 800b362:	bf00      	nop
 800b364:	e7fe      	b.n	800b364 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b366:	f001 fe3d 	bl	800cfe4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b36a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b36c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b36e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b372:	2b00      	cmp	r3, #0
 800b374:	d01f      	beq.n	800b3b6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b376:	68b9      	ldr	r1, [r7, #8]
 800b378:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b37a:	f000 f977 	bl	800b66c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b37e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b380:	1e5a      	subs	r2, r3, #1
 800b382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b384:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b388:	691b      	ldr	r3, [r3, #16]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d00f      	beq.n	800b3ae <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b38e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b390:	3310      	adds	r3, #16
 800b392:	4618      	mov	r0, r3
 800b394:	f000 ff06 	bl	800c1a4 <xTaskRemoveFromEventList>
 800b398:	4603      	mov	r3, r0
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d007      	beq.n	800b3ae <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800b39e:	4b3d      	ldr	r3, [pc, #244]	; (800b494 <xQueueReceive+0x1bc>)
 800b3a0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b3a4:	601a      	str	r2, [r3, #0]
 800b3a6:	f3bf 8f4f 	dsb	sy
 800b3aa:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800b3ae:	f001 fe49 	bl	800d044 <vPortExitCritical>
				return pdPASS;
 800b3b2:	2301      	movs	r3, #1
 800b3b4:	e069      	b.n	800b48a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d103      	bne.n	800b3c4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b3bc:	f001 fe42 	bl	800d044 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800b3c0:	2300      	movs	r3, #0
 800b3c2:	e062      	b.n	800b48a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b3c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d106      	bne.n	800b3d8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b3ca:	f107 0310 	add.w	r3, r7, #16
 800b3ce:	4618      	mov	r0, r3
 800b3d0:	f000 ff4c 	bl	800c26c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b3d8:	f001 fe34 	bl	800d044 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b3dc:	f000 fca6 	bl	800bd2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b3e0:	f001 fe00 	bl	800cfe4 <vPortEnterCritical>
 800b3e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b3ea:	b25b      	sxtb	r3, r3
 800b3ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3f0:	d103      	bne.n	800b3fa <xQueueReceive+0x122>
 800b3f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3f4:	2200      	movs	r2, #0
 800b3f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b3fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b400:	b25b      	sxtb	r3, r3
 800b402:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b406:	d103      	bne.n	800b410 <xQueueReceive+0x138>
 800b408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b40a:	2200      	movs	r2, #0
 800b40c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b410:	f001 fe18 	bl	800d044 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b414:	1d3a      	adds	r2, r7, #4
 800b416:	f107 0310 	add.w	r3, r7, #16
 800b41a:	4611      	mov	r1, r2
 800b41c:	4618      	mov	r0, r3
 800b41e:	f000 ff3b 	bl	800c298 <xTaskCheckForTimeOut>
 800b422:	4603      	mov	r3, r0
 800b424:	2b00      	cmp	r3, #0
 800b426:	d123      	bne.n	800b470 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b428:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b42a:	f000 f997 	bl	800b75c <prvIsQueueEmpty>
 800b42e:	4603      	mov	r3, r0
 800b430:	2b00      	cmp	r3, #0
 800b432:	d017      	beq.n	800b464 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800b434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b436:	3324      	adds	r3, #36	; 0x24
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	4611      	mov	r1, r2
 800b43c:	4618      	mov	r0, r3
 800b43e:	f000 fe61 	bl	800c104 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800b442:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b444:	f000 f938 	bl	800b6b8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800b448:	f000 fc7e 	bl	800bd48 <xTaskResumeAll>
 800b44c:	4603      	mov	r3, r0
 800b44e:	2b00      	cmp	r3, #0
 800b450:	d189      	bne.n	800b366 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800b452:	4b10      	ldr	r3, [pc, #64]	; (800b494 <xQueueReceive+0x1bc>)
 800b454:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b458:	601a      	str	r2, [r3, #0]
 800b45a:	f3bf 8f4f 	dsb	sy
 800b45e:	f3bf 8f6f 	isb	sy
 800b462:	e780      	b.n	800b366 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800b464:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b466:	f000 f927 	bl	800b6b8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b46a:	f000 fc6d 	bl	800bd48 <xTaskResumeAll>
 800b46e:	e77a      	b.n	800b366 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800b470:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b472:	f000 f921 	bl	800b6b8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b476:	f000 fc67 	bl	800bd48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800b47a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800b47c:	f000 f96e 	bl	800b75c <prvIsQueueEmpty>
 800b480:	4603      	mov	r3, r0
 800b482:	2b00      	cmp	r3, #0
 800b484:	f43f af6f 	beq.w	800b366 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800b488:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	3730      	adds	r7, #48	; 0x30
 800b48e:	46bd      	mov	sp, r7
 800b490:	bd80      	pop	{r7, pc}
 800b492:	bf00      	nop
 800b494:	e000ed04 	.word	0xe000ed04

0800b498 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b08e      	sub	sp, #56	; 0x38
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	60f8      	str	r0, [r7, #12]
 800b4a0:	60b9      	str	r1, [r7, #8]
 800b4a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b4a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d10a      	bne.n	800b4c4 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800b4ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4b2:	f383 8811 	msr	BASEPRI, r3
 800b4b6:	f3bf 8f6f 	isb	sy
 800b4ba:	f3bf 8f4f 	dsb	sy
 800b4be:	623b      	str	r3, [r7, #32]
}
 800b4c0:	bf00      	nop
 800b4c2:	e7fe      	b.n	800b4c2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d103      	bne.n	800b4d2 <xQueueReceiveFromISR+0x3a>
 800b4ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d101      	bne.n	800b4d6 <xQueueReceiveFromISR+0x3e>
 800b4d2:	2301      	movs	r3, #1
 800b4d4:	e000      	b.n	800b4d8 <xQueueReceiveFromISR+0x40>
 800b4d6:	2300      	movs	r3, #0
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d10a      	bne.n	800b4f2 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800b4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4e0:	f383 8811 	msr	BASEPRI, r3
 800b4e4:	f3bf 8f6f 	isb	sy
 800b4e8:	f3bf 8f4f 	dsb	sy
 800b4ec:	61fb      	str	r3, [r7, #28]
}
 800b4ee:	bf00      	nop
 800b4f0:	e7fe      	b.n	800b4f0 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b4f2:	f001 fe59 	bl	800d1a8 <vPortValidateInterruptPriority>
	__asm volatile
 800b4f6:	f3ef 8211 	mrs	r2, BASEPRI
 800b4fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4fe:	f383 8811 	msr	BASEPRI, r3
 800b502:	f3bf 8f6f 	isb	sy
 800b506:	f3bf 8f4f 	dsb	sy
 800b50a:	61ba      	str	r2, [r7, #24]
 800b50c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800b50e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b510:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b514:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b516:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d02f      	beq.n	800b57e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800b51e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b520:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b524:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800b528:	68b9      	ldr	r1, [r7, #8]
 800b52a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b52c:	f000 f89e 	bl	800b66c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800b530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b532:	1e5a      	subs	r2, r3, #1
 800b534:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b536:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800b538:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b53c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b540:	d112      	bne.n	800b568 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b544:	691b      	ldr	r3, [r3, #16]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d016      	beq.n	800b578 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b54a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b54c:	3310      	adds	r3, #16
 800b54e:	4618      	mov	r0, r3
 800b550:	f000 fe28 	bl	800c1a4 <xTaskRemoveFromEventList>
 800b554:	4603      	mov	r3, r0
 800b556:	2b00      	cmp	r3, #0
 800b558:	d00e      	beq.n	800b578 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d00b      	beq.n	800b578 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	2201      	movs	r2, #1
 800b564:	601a      	str	r2, [r3, #0]
 800b566:	e007      	b.n	800b578 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800b568:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b56c:	3301      	adds	r3, #1
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	b25a      	sxtb	r2, r3
 800b572:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b574:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800b578:	2301      	movs	r3, #1
 800b57a:	637b      	str	r3, [r7, #52]	; 0x34
 800b57c:	e001      	b.n	800b582 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800b57e:	2300      	movs	r3, #0
 800b580:	637b      	str	r3, [r7, #52]	; 0x34
 800b582:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b584:	613b      	str	r3, [r7, #16]
	__asm volatile
 800b586:	693b      	ldr	r3, [r7, #16]
 800b588:	f383 8811 	msr	BASEPRI, r3
}
 800b58c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b58e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b590:	4618      	mov	r0, r3
 800b592:	3738      	adds	r7, #56	; 0x38
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b086      	sub	sp, #24
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	60b9      	str	r1, [r7, #8]
 800b5a2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5ac:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d10d      	bne.n	800b5d2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d14d      	bne.n	800b65a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	689b      	ldr	r3, [r3, #8]
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f000 ffce 	bl	800c564 <xTaskPriorityDisinherit>
 800b5c8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	2200      	movs	r2, #0
 800b5ce:	609a      	str	r2, [r3, #8]
 800b5d0:	e043      	b.n	800b65a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d119      	bne.n	800b60c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	6858      	ldr	r0, [r3, #4]
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	68b9      	ldr	r1, [r7, #8]
 800b5e4:	f003 f968 	bl	800e8b8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	685a      	ldr	r2, [r3, #4]
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5f0:	441a      	add	r2, r3
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	685a      	ldr	r2, [r3, #4]
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	689b      	ldr	r3, [r3, #8]
 800b5fe:	429a      	cmp	r2, r3
 800b600:	d32b      	bcc.n	800b65a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	681a      	ldr	r2, [r3, #0]
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	605a      	str	r2, [r3, #4]
 800b60a:	e026      	b.n	800b65a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	68d8      	ldr	r0, [r3, #12]
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b614:	461a      	mov	r2, r3
 800b616:	68b9      	ldr	r1, [r7, #8]
 800b618:	f003 f94e 	bl	800e8b8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	68da      	ldr	r2, [r3, #12]
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b624:	425b      	negs	r3, r3
 800b626:	441a      	add	r2, r3
 800b628:	68fb      	ldr	r3, [r7, #12]
 800b62a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	68da      	ldr	r2, [r3, #12]
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	429a      	cmp	r2, r3
 800b636:	d207      	bcs.n	800b648 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	689a      	ldr	r2, [r3, #8]
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b640:	425b      	negs	r3, r3
 800b642:	441a      	add	r2, r3
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	2b02      	cmp	r3, #2
 800b64c:	d105      	bne.n	800b65a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	2b00      	cmp	r3, #0
 800b652:	d002      	beq.n	800b65a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	3b01      	subs	r3, #1
 800b658:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b65a:	693b      	ldr	r3, [r7, #16]
 800b65c:	1c5a      	adds	r2, r3, #1
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b662:	697b      	ldr	r3, [r7, #20]
}
 800b664:	4618      	mov	r0, r3
 800b666:	3718      	adds	r7, #24
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}

0800b66c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b082      	sub	sp, #8
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]
 800b674:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d018      	beq.n	800b6b0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	68da      	ldr	r2, [r3, #12]
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b686:	441a      	add	r2, r3
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	68da      	ldr	r2, [r3, #12]
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	689b      	ldr	r3, [r3, #8]
 800b694:	429a      	cmp	r2, r3
 800b696:	d303      	bcc.n	800b6a0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681a      	ldr	r2, [r3, #0]
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	68d9      	ldr	r1, [r3, #12]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6a8:	461a      	mov	r2, r3
 800b6aa:	6838      	ldr	r0, [r7, #0]
 800b6ac:	f003 f904 	bl	800e8b8 <memcpy>
	}
}
 800b6b0:	bf00      	nop
 800b6b2:	3708      	adds	r7, #8
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	bd80      	pop	{r7, pc}

0800b6b8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b6c0:	f001 fc90 	bl	800cfe4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b6ca:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b6cc:	e011      	b.n	800b6f2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d012      	beq.n	800b6fc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	3324      	adds	r3, #36	; 0x24
 800b6da:	4618      	mov	r0, r3
 800b6dc:	f000 fd62 	bl	800c1a4 <xTaskRemoveFromEventList>
 800b6e0:	4603      	mov	r3, r0
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d001      	beq.n	800b6ea <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b6e6:	f000 fe39 	bl	800c35c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b6ea:	7bfb      	ldrb	r3, [r7, #15]
 800b6ec:	3b01      	subs	r3, #1
 800b6ee:	b2db      	uxtb	r3, r3
 800b6f0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b6f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	dce9      	bgt.n	800b6ce <prvUnlockQueue+0x16>
 800b6fa:	e000      	b.n	800b6fe <prvUnlockQueue+0x46>
					break;
 800b6fc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	22ff      	movs	r2, #255	; 0xff
 800b702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b706:	f001 fc9d 	bl	800d044 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b70a:	f001 fc6b 	bl	800cfe4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b714:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b716:	e011      	b.n	800b73c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	691b      	ldr	r3, [r3, #16]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d012      	beq.n	800b746 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	3310      	adds	r3, #16
 800b724:	4618      	mov	r0, r3
 800b726:	f000 fd3d 	bl	800c1a4 <xTaskRemoveFromEventList>
 800b72a:	4603      	mov	r3, r0
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d001      	beq.n	800b734 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b730:	f000 fe14 	bl	800c35c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b734:	7bbb      	ldrb	r3, [r7, #14]
 800b736:	3b01      	subs	r3, #1
 800b738:	b2db      	uxtb	r3, r3
 800b73a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b73c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b740:	2b00      	cmp	r3, #0
 800b742:	dce9      	bgt.n	800b718 <prvUnlockQueue+0x60>
 800b744:	e000      	b.n	800b748 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b746:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	22ff      	movs	r2, #255	; 0xff
 800b74c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b750:	f001 fc78 	bl	800d044 <vPortExitCritical>
}
 800b754:	bf00      	nop
 800b756:	3710      	adds	r7, #16
 800b758:	46bd      	mov	sp, r7
 800b75a:	bd80      	pop	{r7, pc}

0800b75c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b084      	sub	sp, #16
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b764:	f001 fc3e 	bl	800cfe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d102      	bne.n	800b776 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b770:	2301      	movs	r3, #1
 800b772:	60fb      	str	r3, [r7, #12]
 800b774:	e001      	b.n	800b77a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b776:	2300      	movs	r3, #0
 800b778:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b77a:	f001 fc63 	bl	800d044 <vPortExitCritical>

	return xReturn;
 800b77e:	68fb      	ldr	r3, [r7, #12]
}
 800b780:	4618      	mov	r0, r3
 800b782:	3710      	adds	r7, #16
 800b784:	46bd      	mov	sp, r7
 800b786:	bd80      	pop	{r7, pc}

0800b788 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b084      	sub	sp, #16
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b790:	f001 fc28 	bl	800cfe4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b79c:	429a      	cmp	r2, r3
 800b79e:	d102      	bne.n	800b7a6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	60fb      	str	r3, [r7, #12]
 800b7a4:	e001      	b.n	800b7aa <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b7a6:	2300      	movs	r3, #0
 800b7a8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b7aa:	f001 fc4b 	bl	800d044 <vPortExitCritical>

	return xReturn;
 800b7ae:	68fb      	ldr	r3, [r7, #12]
}
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	3710      	adds	r7, #16
 800b7b4:	46bd      	mov	sp, r7
 800b7b6:	bd80      	pop	{r7, pc}

0800b7b8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b7b8:	b480      	push	{r7}
 800b7ba:	b085      	sub	sp, #20
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
 800b7c0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	60fb      	str	r3, [r7, #12]
 800b7c6:	e014      	b.n	800b7f2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b7c8:	4a0f      	ldr	r2, [pc, #60]	; (800b808 <vQueueAddToRegistry+0x50>)
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d10b      	bne.n	800b7ec <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b7d4:	490c      	ldr	r1, [pc, #48]	; (800b808 <vQueueAddToRegistry+0x50>)
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	683a      	ldr	r2, [r7, #0]
 800b7da:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b7de:	4a0a      	ldr	r2, [pc, #40]	; (800b808 <vQueueAddToRegistry+0x50>)
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	00db      	lsls	r3, r3, #3
 800b7e4:	4413      	add	r3, r2
 800b7e6:	687a      	ldr	r2, [r7, #4]
 800b7e8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b7ea:	e006      	b.n	800b7fa <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	3301      	adds	r3, #1
 800b7f0:	60fb      	str	r3, [r7, #12]
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	2b07      	cmp	r3, #7
 800b7f6:	d9e7      	bls.n	800b7c8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b7f8:	bf00      	nop
 800b7fa:	bf00      	nop
 800b7fc:	3714      	adds	r7, #20
 800b7fe:	46bd      	mov	sp, r7
 800b800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b804:	4770      	bx	lr
 800b806:	bf00      	nop
 800b808:	20001150 	.word	0x20001150

0800b80c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b086      	sub	sp, #24
 800b810:	af00      	add	r7, sp, #0
 800b812:	60f8      	str	r0, [r7, #12]
 800b814:	60b9      	str	r1, [r7, #8]
 800b816:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b81c:	f001 fbe2 	bl	800cfe4 <vPortEnterCritical>
 800b820:	697b      	ldr	r3, [r7, #20]
 800b822:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b826:	b25b      	sxtb	r3, r3
 800b828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b82c:	d103      	bne.n	800b836 <vQueueWaitForMessageRestricted+0x2a>
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	2200      	movs	r2, #0
 800b832:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b83c:	b25b      	sxtb	r3, r3
 800b83e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b842:	d103      	bne.n	800b84c <vQueueWaitForMessageRestricted+0x40>
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	2200      	movs	r2, #0
 800b848:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b84c:	f001 fbfa 	bl	800d044 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b850:	697b      	ldr	r3, [r7, #20]
 800b852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b854:	2b00      	cmp	r3, #0
 800b856:	d106      	bne.n	800b866 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b858:	697b      	ldr	r3, [r7, #20]
 800b85a:	3324      	adds	r3, #36	; 0x24
 800b85c:	687a      	ldr	r2, [r7, #4]
 800b85e:	68b9      	ldr	r1, [r7, #8]
 800b860:	4618      	mov	r0, r3
 800b862:	f000 fc73 	bl	800c14c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b866:	6978      	ldr	r0, [r7, #20]
 800b868:	f7ff ff26 	bl	800b6b8 <prvUnlockQueue>
	}
 800b86c:	bf00      	nop
 800b86e:	3718      	adds	r7, #24
 800b870:	46bd      	mov	sp, r7
 800b872:	bd80      	pop	{r7, pc}

0800b874 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b874:	b580      	push	{r7, lr}
 800b876:	b08e      	sub	sp, #56	; 0x38
 800b878:	af04      	add	r7, sp, #16
 800b87a:	60f8      	str	r0, [r7, #12]
 800b87c:	60b9      	str	r1, [r7, #8]
 800b87e:	607a      	str	r2, [r7, #4]
 800b880:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b882:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b884:	2b00      	cmp	r3, #0
 800b886:	d10a      	bne.n	800b89e <xTaskCreateStatic+0x2a>
	__asm volatile
 800b888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b88c:	f383 8811 	msr	BASEPRI, r3
 800b890:	f3bf 8f6f 	isb	sy
 800b894:	f3bf 8f4f 	dsb	sy
 800b898:	623b      	str	r3, [r7, #32]
}
 800b89a:	bf00      	nop
 800b89c:	e7fe      	b.n	800b89c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b89e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d10a      	bne.n	800b8ba <xTaskCreateStatic+0x46>
	__asm volatile
 800b8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a8:	f383 8811 	msr	BASEPRI, r3
 800b8ac:	f3bf 8f6f 	isb	sy
 800b8b0:	f3bf 8f4f 	dsb	sy
 800b8b4:	61fb      	str	r3, [r7, #28]
}
 800b8b6:	bf00      	nop
 800b8b8:	e7fe      	b.n	800b8b8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b8ba:	23a8      	movs	r3, #168	; 0xa8
 800b8bc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	2ba8      	cmp	r3, #168	; 0xa8
 800b8c2:	d00a      	beq.n	800b8da <xTaskCreateStatic+0x66>
	__asm volatile
 800b8c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c8:	f383 8811 	msr	BASEPRI, r3
 800b8cc:	f3bf 8f6f 	isb	sy
 800b8d0:	f3bf 8f4f 	dsb	sy
 800b8d4:	61bb      	str	r3, [r7, #24]
}
 800b8d6:	bf00      	nop
 800b8d8:	e7fe      	b.n	800b8d8 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b8da:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b8dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d01e      	beq.n	800b920 <xTaskCreateStatic+0xac>
 800b8e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d01b      	beq.n	800b920 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b8e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ea:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8ee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b8f0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b8f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8f4:	2202      	movs	r2, #2
 800b8f6:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b8fa:	2300      	movs	r3, #0
 800b8fc:	9303      	str	r3, [sp, #12]
 800b8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b900:	9302      	str	r3, [sp, #8]
 800b902:	f107 0314 	add.w	r3, r7, #20
 800b906:	9301      	str	r3, [sp, #4]
 800b908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b90a:	9300      	str	r3, [sp, #0]
 800b90c:	683b      	ldr	r3, [r7, #0]
 800b90e:	687a      	ldr	r2, [r7, #4]
 800b910:	68b9      	ldr	r1, [r7, #8]
 800b912:	68f8      	ldr	r0, [r7, #12]
 800b914:	f000 f850 	bl	800b9b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b918:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b91a:	f000 f8f3 	bl	800bb04 <prvAddNewTaskToReadyList>
 800b91e:	e001      	b.n	800b924 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b920:	2300      	movs	r3, #0
 800b922:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b924:	697b      	ldr	r3, [r7, #20]
	}
 800b926:	4618      	mov	r0, r3
 800b928:	3728      	adds	r7, #40	; 0x28
 800b92a:	46bd      	mov	sp, r7
 800b92c:	bd80      	pop	{r7, pc}

0800b92e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b92e:	b580      	push	{r7, lr}
 800b930:	b08c      	sub	sp, #48	; 0x30
 800b932:	af04      	add	r7, sp, #16
 800b934:	60f8      	str	r0, [r7, #12]
 800b936:	60b9      	str	r1, [r7, #8]
 800b938:	603b      	str	r3, [r7, #0]
 800b93a:	4613      	mov	r3, r2
 800b93c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b93e:	88fb      	ldrh	r3, [r7, #6]
 800b940:	009b      	lsls	r3, r3, #2
 800b942:	4618      	mov	r0, r3
 800b944:	f001 fc70 	bl	800d228 <pvPortMalloc>
 800b948:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b94a:	697b      	ldr	r3, [r7, #20]
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d00e      	beq.n	800b96e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b950:	20a8      	movs	r0, #168	; 0xa8
 800b952:	f001 fc69 	bl	800d228 <pvPortMalloc>
 800b956:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b958:	69fb      	ldr	r3, [r7, #28]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d003      	beq.n	800b966 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b95e:	69fb      	ldr	r3, [r7, #28]
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	631a      	str	r2, [r3, #48]	; 0x30
 800b964:	e005      	b.n	800b972 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b966:	6978      	ldr	r0, [r7, #20]
 800b968:	f001 fd2a 	bl	800d3c0 <vPortFree>
 800b96c:	e001      	b.n	800b972 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b96e:	2300      	movs	r3, #0
 800b970:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b972:	69fb      	ldr	r3, [r7, #28]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d017      	beq.n	800b9a8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b978:	69fb      	ldr	r3, [r7, #28]
 800b97a:	2200      	movs	r2, #0
 800b97c:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b980:	88fa      	ldrh	r2, [r7, #6]
 800b982:	2300      	movs	r3, #0
 800b984:	9303      	str	r3, [sp, #12]
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	9302      	str	r3, [sp, #8]
 800b98a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b98c:	9301      	str	r3, [sp, #4]
 800b98e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b990:	9300      	str	r3, [sp, #0]
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	68b9      	ldr	r1, [r7, #8]
 800b996:	68f8      	ldr	r0, [r7, #12]
 800b998:	f000 f80e 	bl	800b9b8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b99c:	69f8      	ldr	r0, [r7, #28]
 800b99e:	f000 f8b1 	bl	800bb04 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	61bb      	str	r3, [r7, #24]
 800b9a6:	e002      	b.n	800b9ae <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b9a8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9ac:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b9ae:	69bb      	ldr	r3, [r7, #24]
	}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3720      	adds	r7, #32
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}

0800b9b8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b9b8:	b580      	push	{r7, lr}
 800b9ba:	b088      	sub	sp, #32
 800b9bc:	af00      	add	r7, sp, #0
 800b9be:	60f8      	str	r0, [r7, #12]
 800b9c0:	60b9      	str	r1, [r7, #8]
 800b9c2:	607a      	str	r2, [r7, #4]
 800b9c4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b9c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9c8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	009b      	lsls	r3, r3, #2
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	21a5      	movs	r1, #165	; 0xa5
 800b9d2:	f002 fe8c 	bl	800e6ee <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b9d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b9d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b9e0:	3b01      	subs	r3, #1
 800b9e2:	009b      	lsls	r3, r3, #2
 800b9e4:	4413      	add	r3, r2
 800b9e6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b9e8:	69bb      	ldr	r3, [r7, #24]
 800b9ea:	f023 0307 	bic.w	r3, r3, #7
 800b9ee:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b9f0:	69bb      	ldr	r3, [r7, #24]
 800b9f2:	f003 0307 	and.w	r3, r3, #7
 800b9f6:	2b00      	cmp	r3, #0
 800b9f8:	d00a      	beq.n	800ba10 <prvInitialiseNewTask+0x58>
	__asm volatile
 800b9fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9fe:	f383 8811 	msr	BASEPRI, r3
 800ba02:	f3bf 8f6f 	isb	sy
 800ba06:	f3bf 8f4f 	dsb	sy
 800ba0a:	617b      	str	r3, [r7, #20]
}
 800ba0c:	bf00      	nop
 800ba0e:	e7fe      	b.n	800ba0e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ba10:	68bb      	ldr	r3, [r7, #8]
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d01f      	beq.n	800ba56 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba16:	2300      	movs	r3, #0
 800ba18:	61fb      	str	r3, [r7, #28]
 800ba1a:	e012      	b.n	800ba42 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ba1c:	68ba      	ldr	r2, [r7, #8]
 800ba1e:	69fb      	ldr	r3, [r7, #28]
 800ba20:	4413      	add	r3, r2
 800ba22:	7819      	ldrb	r1, [r3, #0]
 800ba24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba26:	69fb      	ldr	r3, [r7, #28]
 800ba28:	4413      	add	r3, r2
 800ba2a:	3334      	adds	r3, #52	; 0x34
 800ba2c:	460a      	mov	r2, r1
 800ba2e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ba30:	68ba      	ldr	r2, [r7, #8]
 800ba32:	69fb      	ldr	r3, [r7, #28]
 800ba34:	4413      	add	r3, r2
 800ba36:	781b      	ldrb	r3, [r3, #0]
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d006      	beq.n	800ba4a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ba3c:	69fb      	ldr	r3, [r7, #28]
 800ba3e:	3301      	adds	r3, #1
 800ba40:	61fb      	str	r3, [r7, #28]
 800ba42:	69fb      	ldr	r3, [r7, #28]
 800ba44:	2b0f      	cmp	r3, #15
 800ba46:	d9e9      	bls.n	800ba1c <prvInitialiseNewTask+0x64>
 800ba48:	e000      	b.n	800ba4c <prvInitialiseNewTask+0x94>
			{
				break;
 800ba4a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ba4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba4e:	2200      	movs	r2, #0
 800ba50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ba54:	e003      	b.n	800ba5e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ba56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba58:	2200      	movs	r2, #0
 800ba5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ba5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba60:	2b37      	cmp	r3, #55	; 0x37
 800ba62:	d901      	bls.n	800ba68 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ba64:	2337      	movs	r3, #55	; 0x37
 800ba66:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ba68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba6c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ba6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba70:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ba72:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800ba74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba76:	2200      	movs	r2, #0
 800ba78:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800ba7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba7c:	3304      	adds	r3, #4
 800ba7e:	4618      	mov	r0, r3
 800ba80:	f7ff f8be 	bl	800ac00 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800ba84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba86:	3318      	adds	r3, #24
 800ba88:	4618      	mov	r0, r3
 800ba8a:	f7ff f8b9 	bl	800ac00 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800ba8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ba92:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba96:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800ba9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba9c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800ba9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800baa2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800baa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baa6:	2200      	movs	r2, #0
 800baa8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800baac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baae:	2200      	movs	r2, #0
 800bab0:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800bab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bab6:	3354      	adds	r3, #84	; 0x54
 800bab8:	224c      	movs	r2, #76	; 0x4c
 800baba:	2100      	movs	r1, #0
 800babc:	4618      	mov	r0, r3
 800babe:	f002 fe16 	bl	800e6ee <memset>
 800bac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bac4:	4a0c      	ldr	r2, [pc, #48]	; (800baf8 <prvInitialiseNewTask+0x140>)
 800bac6:	659a      	str	r2, [r3, #88]	; 0x58
 800bac8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baca:	4a0c      	ldr	r2, [pc, #48]	; (800bafc <prvInitialiseNewTask+0x144>)
 800bacc:	65da      	str	r2, [r3, #92]	; 0x5c
 800bace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad0:	4a0b      	ldr	r2, [pc, #44]	; (800bb00 <prvInitialiseNewTask+0x148>)
 800bad2:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800bad4:	683a      	ldr	r2, [r7, #0]
 800bad6:	68f9      	ldr	r1, [r7, #12]
 800bad8:	69b8      	ldr	r0, [r7, #24]
 800bada:	f001 f953 	bl	800cd84 <pxPortInitialiseStack>
 800bade:	4602      	mov	r2, r0
 800bae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bae2:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800bae4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d002      	beq.n	800baf0 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800baea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800baee:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800baf0:	bf00      	nop
 800baf2:	3720      	adds	r7, #32
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	20006f44 	.word	0x20006f44
 800bafc:	20006fac 	.word	0x20006fac
 800bb00:	20007014 	.word	0x20007014

0800bb04 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b082      	sub	sp, #8
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800bb0c:	f001 fa6a 	bl	800cfe4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800bb10:	4b2d      	ldr	r3, [pc, #180]	; (800bbc8 <prvAddNewTaskToReadyList+0xc4>)
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	3301      	adds	r3, #1
 800bb16:	4a2c      	ldr	r2, [pc, #176]	; (800bbc8 <prvAddNewTaskToReadyList+0xc4>)
 800bb18:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800bb1a:	4b2c      	ldr	r3, [pc, #176]	; (800bbcc <prvAddNewTaskToReadyList+0xc8>)
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	2b00      	cmp	r3, #0
 800bb20:	d109      	bne.n	800bb36 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800bb22:	4a2a      	ldr	r2, [pc, #168]	; (800bbcc <prvAddNewTaskToReadyList+0xc8>)
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800bb28:	4b27      	ldr	r3, [pc, #156]	; (800bbc8 <prvAddNewTaskToReadyList+0xc4>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	2b01      	cmp	r3, #1
 800bb2e:	d110      	bne.n	800bb52 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800bb30:	f000 fc38 	bl	800c3a4 <prvInitialiseTaskLists>
 800bb34:	e00d      	b.n	800bb52 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800bb36:	4b26      	ldr	r3, [pc, #152]	; (800bbd0 <prvAddNewTaskToReadyList+0xcc>)
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d109      	bne.n	800bb52 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800bb3e:	4b23      	ldr	r3, [pc, #140]	; (800bbcc <prvAddNewTaskToReadyList+0xc8>)
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb48:	429a      	cmp	r2, r3
 800bb4a:	d802      	bhi.n	800bb52 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800bb4c:	4a1f      	ldr	r2, [pc, #124]	; (800bbcc <prvAddNewTaskToReadyList+0xc8>)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800bb52:	4b20      	ldr	r3, [pc, #128]	; (800bbd4 <prvAddNewTaskToReadyList+0xd0>)
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	3301      	adds	r3, #1
 800bb58:	4a1e      	ldr	r2, [pc, #120]	; (800bbd4 <prvAddNewTaskToReadyList+0xd0>)
 800bb5a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800bb5c:	4b1d      	ldr	r3, [pc, #116]	; (800bbd4 <prvAddNewTaskToReadyList+0xd0>)
 800bb5e:	681a      	ldr	r2, [r3, #0]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb68:	4b1b      	ldr	r3, [pc, #108]	; (800bbd8 <prvAddNewTaskToReadyList+0xd4>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	429a      	cmp	r2, r3
 800bb6e:	d903      	bls.n	800bb78 <prvAddNewTaskToReadyList+0x74>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb74:	4a18      	ldr	r2, [pc, #96]	; (800bbd8 <prvAddNewTaskToReadyList+0xd4>)
 800bb76:	6013      	str	r3, [r2, #0]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb7c:	4613      	mov	r3, r2
 800bb7e:	009b      	lsls	r3, r3, #2
 800bb80:	4413      	add	r3, r2
 800bb82:	009b      	lsls	r3, r3, #2
 800bb84:	4a15      	ldr	r2, [pc, #84]	; (800bbdc <prvAddNewTaskToReadyList+0xd8>)
 800bb86:	441a      	add	r2, r3
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	3304      	adds	r3, #4
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	4610      	mov	r0, r2
 800bb90:	f7ff f843 	bl	800ac1a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800bb94:	f001 fa56 	bl	800d044 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800bb98:	4b0d      	ldr	r3, [pc, #52]	; (800bbd0 <prvAddNewTaskToReadyList+0xcc>)
 800bb9a:	681b      	ldr	r3, [r3, #0]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d00e      	beq.n	800bbbe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800bba0:	4b0a      	ldr	r3, [pc, #40]	; (800bbcc <prvAddNewTaskToReadyList+0xc8>)
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d207      	bcs.n	800bbbe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800bbae:	4b0c      	ldr	r3, [pc, #48]	; (800bbe0 <prvAddNewTaskToReadyList+0xdc>)
 800bbb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bbb4:	601a      	str	r2, [r3, #0]
 800bbb6:	f3bf 8f4f 	dsb	sy
 800bbba:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800bbbe:	bf00      	nop
 800bbc0:	3708      	adds	r7, #8
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	bd80      	pop	{r7, pc}
 800bbc6:	bf00      	nop
 800bbc8:	20001664 	.word	0x20001664
 800bbcc:	20001190 	.word	0x20001190
 800bbd0:	20001670 	.word	0x20001670
 800bbd4:	20001680 	.word	0x20001680
 800bbd8:	2000166c 	.word	0x2000166c
 800bbdc:	20001194 	.word	0x20001194
 800bbe0:	e000ed04 	.word	0xe000ed04

0800bbe4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800bbec:	2300      	movs	r3, #0
 800bbee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d017      	beq.n	800bc26 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800bbf6:	4b13      	ldr	r3, [pc, #76]	; (800bc44 <vTaskDelay+0x60>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d00a      	beq.n	800bc14 <vTaskDelay+0x30>
	__asm volatile
 800bbfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc02:	f383 8811 	msr	BASEPRI, r3
 800bc06:	f3bf 8f6f 	isb	sy
 800bc0a:	f3bf 8f4f 	dsb	sy
 800bc0e:	60bb      	str	r3, [r7, #8]
}
 800bc10:	bf00      	nop
 800bc12:	e7fe      	b.n	800bc12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800bc14:	f000 f88a 	bl	800bd2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800bc18:	2100      	movs	r1, #0
 800bc1a:	6878      	ldr	r0, [r7, #4]
 800bc1c:	f000 fd10 	bl	800c640 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800bc20:	f000 f892 	bl	800bd48 <xTaskResumeAll>
 800bc24:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d107      	bne.n	800bc3c <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800bc2c:	4b06      	ldr	r3, [pc, #24]	; (800bc48 <vTaskDelay+0x64>)
 800bc2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc32:	601a      	str	r2, [r3, #0]
 800bc34:	f3bf 8f4f 	dsb	sy
 800bc38:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800bc3c:	bf00      	nop
 800bc3e:	3710      	adds	r7, #16
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}
 800bc44:	2000168c 	.word	0x2000168c
 800bc48:	e000ed04 	.word	0xe000ed04

0800bc4c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b08a      	sub	sp, #40	; 0x28
 800bc50:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800bc52:	2300      	movs	r3, #0
 800bc54:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800bc56:	2300      	movs	r3, #0
 800bc58:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800bc5a:	463a      	mov	r2, r7
 800bc5c:	1d39      	adds	r1, r7, #4
 800bc5e:	f107 0308 	add.w	r3, r7, #8
 800bc62:	4618      	mov	r0, r3
 800bc64:	f7fe ff78 	bl	800ab58 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800bc68:	6839      	ldr	r1, [r7, #0]
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	68ba      	ldr	r2, [r7, #8]
 800bc6e:	9202      	str	r2, [sp, #8]
 800bc70:	9301      	str	r3, [sp, #4]
 800bc72:	2300      	movs	r3, #0
 800bc74:	9300      	str	r3, [sp, #0]
 800bc76:	2300      	movs	r3, #0
 800bc78:	460a      	mov	r2, r1
 800bc7a:	4924      	ldr	r1, [pc, #144]	; (800bd0c <vTaskStartScheduler+0xc0>)
 800bc7c:	4824      	ldr	r0, [pc, #144]	; (800bd10 <vTaskStartScheduler+0xc4>)
 800bc7e:	f7ff fdf9 	bl	800b874 <xTaskCreateStatic>
 800bc82:	4603      	mov	r3, r0
 800bc84:	4a23      	ldr	r2, [pc, #140]	; (800bd14 <vTaskStartScheduler+0xc8>)
 800bc86:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800bc88:	4b22      	ldr	r3, [pc, #136]	; (800bd14 <vTaskStartScheduler+0xc8>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d002      	beq.n	800bc96 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800bc90:	2301      	movs	r3, #1
 800bc92:	617b      	str	r3, [r7, #20]
 800bc94:	e001      	b.n	800bc9a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800bc96:	2300      	movs	r3, #0
 800bc98:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800bc9a:	697b      	ldr	r3, [r7, #20]
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d102      	bne.n	800bca6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800bca0:	f000 fd22 	bl	800c6e8 <xTimerCreateTimerTask>
 800bca4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800bca6:	697b      	ldr	r3, [r7, #20]
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	d11b      	bne.n	800bce4 <vTaskStartScheduler+0x98>
	__asm volatile
 800bcac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcb0:	f383 8811 	msr	BASEPRI, r3
 800bcb4:	f3bf 8f6f 	isb	sy
 800bcb8:	f3bf 8f4f 	dsb	sy
 800bcbc:	613b      	str	r3, [r7, #16]
}
 800bcbe:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bcc0:	4b15      	ldr	r3, [pc, #84]	; (800bd18 <vTaskStartScheduler+0xcc>)
 800bcc2:	681b      	ldr	r3, [r3, #0]
 800bcc4:	3354      	adds	r3, #84	; 0x54
 800bcc6:	4a15      	ldr	r2, [pc, #84]	; (800bd1c <vTaskStartScheduler+0xd0>)
 800bcc8:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800bcca:	4b15      	ldr	r3, [pc, #84]	; (800bd20 <vTaskStartScheduler+0xd4>)
 800bccc:	f04f 32ff 	mov.w	r2, #4294967295
 800bcd0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800bcd2:	4b14      	ldr	r3, [pc, #80]	; (800bd24 <vTaskStartScheduler+0xd8>)
 800bcd4:	2201      	movs	r2, #1
 800bcd6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800bcd8:	4b13      	ldr	r3, [pc, #76]	; (800bd28 <vTaskStartScheduler+0xdc>)
 800bcda:	2200      	movs	r2, #0
 800bcdc:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800bcde:	f001 f8df 	bl	800cea0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800bce2:	e00e      	b.n	800bd02 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcea:	d10a      	bne.n	800bd02 <vTaskStartScheduler+0xb6>
	__asm volatile
 800bcec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcf0:	f383 8811 	msr	BASEPRI, r3
 800bcf4:	f3bf 8f6f 	isb	sy
 800bcf8:	f3bf 8f4f 	dsb	sy
 800bcfc:	60fb      	str	r3, [r7, #12]
}
 800bcfe:	bf00      	nop
 800bd00:	e7fe      	b.n	800bd00 <vTaskStartScheduler+0xb4>
}
 800bd02:	bf00      	nop
 800bd04:	3718      	adds	r7, #24
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	08012914 	.word	0x08012914
 800bd10:	0800c375 	.word	0x0800c375
 800bd14:	20001688 	.word	0x20001688
 800bd18:	20001190 	.word	0x20001190
 800bd1c:	2000006c 	.word	0x2000006c
 800bd20:	20001684 	.word	0x20001684
 800bd24:	20001670 	.word	0x20001670
 800bd28:	20001668 	.word	0x20001668

0800bd2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800bd2c:	b480      	push	{r7}
 800bd2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800bd30:	4b04      	ldr	r3, [pc, #16]	; (800bd44 <vTaskSuspendAll+0x18>)
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	3301      	adds	r3, #1
 800bd36:	4a03      	ldr	r2, [pc, #12]	; (800bd44 <vTaskSuspendAll+0x18>)
 800bd38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800bd3a:	bf00      	nop
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd42:	4770      	bx	lr
 800bd44:	2000168c 	.word	0x2000168c

0800bd48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b084      	sub	sp, #16
 800bd4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800bd4e:	2300      	movs	r3, #0
 800bd50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800bd52:	2300      	movs	r3, #0
 800bd54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800bd56:	4b42      	ldr	r3, [pc, #264]	; (800be60 <xTaskResumeAll+0x118>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d10a      	bne.n	800bd74 <xTaskResumeAll+0x2c>
	__asm volatile
 800bd5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bd62:	f383 8811 	msr	BASEPRI, r3
 800bd66:	f3bf 8f6f 	isb	sy
 800bd6a:	f3bf 8f4f 	dsb	sy
 800bd6e:	603b      	str	r3, [r7, #0]
}
 800bd70:	bf00      	nop
 800bd72:	e7fe      	b.n	800bd72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800bd74:	f001 f936 	bl	800cfe4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800bd78:	4b39      	ldr	r3, [pc, #228]	; (800be60 <xTaskResumeAll+0x118>)
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	4a38      	ldr	r2, [pc, #224]	; (800be60 <xTaskResumeAll+0x118>)
 800bd80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd82:	4b37      	ldr	r3, [pc, #220]	; (800be60 <xTaskResumeAll+0x118>)
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d162      	bne.n	800be50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800bd8a:	4b36      	ldr	r3, [pc, #216]	; (800be64 <xTaskResumeAll+0x11c>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d05e      	beq.n	800be50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bd92:	e02f      	b.n	800bdf4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bd94:	4b34      	ldr	r3, [pc, #208]	; (800be68 <xTaskResumeAll+0x120>)
 800bd96:	68db      	ldr	r3, [r3, #12]
 800bd98:	68db      	ldr	r3, [r3, #12]
 800bd9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	3318      	adds	r3, #24
 800bda0:	4618      	mov	r0, r3
 800bda2:	f7fe ff97 	bl	800acd4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	3304      	adds	r3, #4
 800bdaa:	4618      	mov	r0, r3
 800bdac:	f7fe ff92 	bl	800acd4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdb4:	4b2d      	ldr	r3, [pc, #180]	; (800be6c <xTaskResumeAll+0x124>)
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d903      	bls.n	800bdc4 <xTaskResumeAll+0x7c>
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdc0:	4a2a      	ldr	r2, [pc, #168]	; (800be6c <xTaskResumeAll+0x124>)
 800bdc2:	6013      	str	r3, [r2, #0]
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bdc8:	4613      	mov	r3, r2
 800bdca:	009b      	lsls	r3, r3, #2
 800bdcc:	4413      	add	r3, r2
 800bdce:	009b      	lsls	r3, r3, #2
 800bdd0:	4a27      	ldr	r2, [pc, #156]	; (800be70 <xTaskResumeAll+0x128>)
 800bdd2:	441a      	add	r2, r3
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	3304      	adds	r3, #4
 800bdd8:	4619      	mov	r1, r3
 800bdda:	4610      	mov	r0, r2
 800bddc:	f7fe ff1d 	bl	800ac1a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bde4:	4b23      	ldr	r3, [pc, #140]	; (800be74 <xTaskResumeAll+0x12c>)
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bdea:	429a      	cmp	r2, r3
 800bdec:	d302      	bcc.n	800bdf4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800bdee:	4b22      	ldr	r3, [pc, #136]	; (800be78 <xTaskResumeAll+0x130>)
 800bdf0:	2201      	movs	r2, #1
 800bdf2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800bdf4:	4b1c      	ldr	r3, [pc, #112]	; (800be68 <xTaskResumeAll+0x120>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1cb      	bne.n	800bd94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d001      	beq.n	800be06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800be02:	f000 fb71 	bl	800c4e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800be06:	4b1d      	ldr	r3, [pc, #116]	; (800be7c <xTaskResumeAll+0x134>)
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d010      	beq.n	800be34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800be12:	f000 f859 	bl	800bec8 <xTaskIncrementTick>
 800be16:	4603      	mov	r3, r0
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d002      	beq.n	800be22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800be1c:	4b16      	ldr	r3, [pc, #88]	; (800be78 <xTaskResumeAll+0x130>)
 800be1e:	2201      	movs	r2, #1
 800be20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	3b01      	subs	r3, #1
 800be26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d1f1      	bne.n	800be12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800be2e:	4b13      	ldr	r3, [pc, #76]	; (800be7c <xTaskResumeAll+0x134>)
 800be30:	2200      	movs	r2, #0
 800be32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800be34:	4b10      	ldr	r3, [pc, #64]	; (800be78 <xTaskResumeAll+0x130>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d009      	beq.n	800be50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800be3c:	2301      	movs	r3, #1
 800be3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800be40:	4b0f      	ldr	r3, [pc, #60]	; (800be80 <xTaskResumeAll+0x138>)
 800be42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800be46:	601a      	str	r2, [r3, #0]
 800be48:	f3bf 8f4f 	dsb	sy
 800be4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800be50:	f001 f8f8 	bl	800d044 <vPortExitCritical>

	return xAlreadyYielded;
 800be54:	68bb      	ldr	r3, [r7, #8]
}
 800be56:	4618      	mov	r0, r3
 800be58:	3710      	adds	r7, #16
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
 800be5e:	bf00      	nop
 800be60:	2000168c 	.word	0x2000168c
 800be64:	20001664 	.word	0x20001664
 800be68:	20001624 	.word	0x20001624
 800be6c:	2000166c 	.word	0x2000166c
 800be70:	20001194 	.word	0x20001194
 800be74:	20001190 	.word	0x20001190
 800be78:	20001678 	.word	0x20001678
 800be7c:	20001674 	.word	0x20001674
 800be80:	e000ed04 	.word	0xe000ed04

0800be84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800be84:	b480      	push	{r7}
 800be86:	b083      	sub	sp, #12
 800be88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800be8a:	4b05      	ldr	r3, [pc, #20]	; (800bea0 <xTaskGetTickCount+0x1c>)
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800be90:	687b      	ldr	r3, [r7, #4]
}
 800be92:	4618      	mov	r0, r3
 800be94:	370c      	adds	r7, #12
 800be96:	46bd      	mov	sp, r7
 800be98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9c:	4770      	bx	lr
 800be9e:	bf00      	nop
 800bea0:	20001668 	.word	0x20001668

0800bea4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b082      	sub	sp, #8
 800bea8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800beaa:	f001 f97d 	bl	800d1a8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800beae:	2300      	movs	r3, #0
 800beb0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800beb2:	4b04      	ldr	r3, [pc, #16]	; (800bec4 <xTaskGetTickCountFromISR+0x20>)
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800beb8:	683b      	ldr	r3, [r7, #0]
}
 800beba:	4618      	mov	r0, r3
 800bebc:	3708      	adds	r7, #8
 800bebe:	46bd      	mov	sp, r7
 800bec0:	bd80      	pop	{r7, pc}
 800bec2:	bf00      	nop
 800bec4:	20001668 	.word	0x20001668

0800bec8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b086      	sub	sp, #24
 800becc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800bece:	2300      	movs	r3, #0
 800bed0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bed2:	4b4f      	ldr	r3, [pc, #316]	; (800c010 <xTaskIncrementTick+0x148>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	f040 808f 	bne.w	800bffa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800bedc:	4b4d      	ldr	r3, [pc, #308]	; (800c014 <xTaskIncrementTick+0x14c>)
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	3301      	adds	r3, #1
 800bee2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800bee4:	4a4b      	ldr	r2, [pc, #300]	; (800c014 <xTaskIncrementTick+0x14c>)
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800beea:	693b      	ldr	r3, [r7, #16]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d120      	bne.n	800bf32 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800bef0:	4b49      	ldr	r3, [pc, #292]	; (800c018 <xTaskIncrementTick+0x150>)
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	681b      	ldr	r3, [r3, #0]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d00a      	beq.n	800bf10 <xTaskIncrementTick+0x48>
	__asm volatile
 800befa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800befe:	f383 8811 	msr	BASEPRI, r3
 800bf02:	f3bf 8f6f 	isb	sy
 800bf06:	f3bf 8f4f 	dsb	sy
 800bf0a:	603b      	str	r3, [r7, #0]
}
 800bf0c:	bf00      	nop
 800bf0e:	e7fe      	b.n	800bf0e <xTaskIncrementTick+0x46>
 800bf10:	4b41      	ldr	r3, [pc, #260]	; (800c018 <xTaskIncrementTick+0x150>)
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	60fb      	str	r3, [r7, #12]
 800bf16:	4b41      	ldr	r3, [pc, #260]	; (800c01c <xTaskIncrementTick+0x154>)
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	4a3f      	ldr	r2, [pc, #252]	; (800c018 <xTaskIncrementTick+0x150>)
 800bf1c:	6013      	str	r3, [r2, #0]
 800bf1e:	4a3f      	ldr	r2, [pc, #252]	; (800c01c <xTaskIncrementTick+0x154>)
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	6013      	str	r3, [r2, #0]
 800bf24:	4b3e      	ldr	r3, [pc, #248]	; (800c020 <xTaskIncrementTick+0x158>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	3301      	adds	r3, #1
 800bf2a:	4a3d      	ldr	r2, [pc, #244]	; (800c020 <xTaskIncrementTick+0x158>)
 800bf2c:	6013      	str	r3, [r2, #0]
 800bf2e:	f000 fadb 	bl	800c4e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800bf32:	4b3c      	ldr	r3, [pc, #240]	; (800c024 <xTaskIncrementTick+0x15c>)
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	693a      	ldr	r2, [r7, #16]
 800bf38:	429a      	cmp	r2, r3
 800bf3a:	d349      	bcc.n	800bfd0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bf3c:	4b36      	ldr	r3, [pc, #216]	; (800c018 <xTaskIncrementTick+0x150>)
 800bf3e:	681b      	ldr	r3, [r3, #0]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d104      	bne.n	800bf50 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bf46:	4b37      	ldr	r3, [pc, #220]	; (800c024 <xTaskIncrementTick+0x15c>)
 800bf48:	f04f 32ff 	mov.w	r2, #4294967295
 800bf4c:	601a      	str	r2, [r3, #0]
					break;
 800bf4e:	e03f      	b.n	800bfd0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf50:	4b31      	ldr	r3, [pc, #196]	; (800c018 <xTaskIncrementTick+0x150>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	68db      	ldr	r3, [r3, #12]
 800bf56:	68db      	ldr	r3, [r3, #12]
 800bf58:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800bf5a:	68bb      	ldr	r3, [r7, #8]
 800bf5c:	685b      	ldr	r3, [r3, #4]
 800bf5e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800bf60:	693a      	ldr	r2, [r7, #16]
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	429a      	cmp	r2, r3
 800bf66:	d203      	bcs.n	800bf70 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800bf68:	4a2e      	ldr	r2, [pc, #184]	; (800c024 <xTaskIncrementTick+0x15c>)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800bf6e:	e02f      	b.n	800bfd0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	3304      	adds	r3, #4
 800bf74:	4618      	mov	r0, r3
 800bf76:	f7fe fead 	bl	800acd4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800bf7a:	68bb      	ldr	r3, [r7, #8]
 800bf7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d004      	beq.n	800bf8c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800bf82:	68bb      	ldr	r3, [r7, #8]
 800bf84:	3318      	adds	r3, #24
 800bf86:	4618      	mov	r0, r3
 800bf88:	f7fe fea4 	bl	800acd4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bf90:	4b25      	ldr	r3, [pc, #148]	; (800c028 <xTaskIncrementTick+0x160>)
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	429a      	cmp	r2, r3
 800bf96:	d903      	bls.n	800bfa0 <xTaskIncrementTick+0xd8>
 800bf98:	68bb      	ldr	r3, [r7, #8]
 800bf9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf9c:	4a22      	ldr	r2, [pc, #136]	; (800c028 <xTaskIncrementTick+0x160>)
 800bf9e:	6013      	str	r3, [r2, #0]
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfa4:	4613      	mov	r3, r2
 800bfa6:	009b      	lsls	r3, r3, #2
 800bfa8:	4413      	add	r3, r2
 800bfaa:	009b      	lsls	r3, r3, #2
 800bfac:	4a1f      	ldr	r2, [pc, #124]	; (800c02c <xTaskIncrementTick+0x164>)
 800bfae:	441a      	add	r2, r3
 800bfb0:	68bb      	ldr	r3, [r7, #8]
 800bfb2:	3304      	adds	r3, #4
 800bfb4:	4619      	mov	r1, r3
 800bfb6:	4610      	mov	r0, r2
 800bfb8:	f7fe fe2f 	bl	800ac1a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfc0:	4b1b      	ldr	r3, [pc, #108]	; (800c030 <xTaskIncrementTick+0x168>)
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bfc6:	429a      	cmp	r2, r3
 800bfc8:	d3b8      	bcc.n	800bf3c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800bfca:	2301      	movs	r3, #1
 800bfcc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bfce:	e7b5      	b.n	800bf3c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bfd0:	4b17      	ldr	r3, [pc, #92]	; (800c030 <xTaskIncrementTick+0x168>)
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bfd6:	4915      	ldr	r1, [pc, #84]	; (800c02c <xTaskIncrementTick+0x164>)
 800bfd8:	4613      	mov	r3, r2
 800bfda:	009b      	lsls	r3, r3, #2
 800bfdc:	4413      	add	r3, r2
 800bfde:	009b      	lsls	r3, r3, #2
 800bfe0:	440b      	add	r3, r1
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	2b01      	cmp	r3, #1
 800bfe6:	d901      	bls.n	800bfec <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bfe8:	2301      	movs	r3, #1
 800bfea:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bfec:	4b11      	ldr	r3, [pc, #68]	; (800c034 <xTaskIncrementTick+0x16c>)
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d007      	beq.n	800c004 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bff4:	2301      	movs	r3, #1
 800bff6:	617b      	str	r3, [r7, #20]
 800bff8:	e004      	b.n	800c004 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bffa:	4b0f      	ldr	r3, [pc, #60]	; (800c038 <xTaskIncrementTick+0x170>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	3301      	adds	r3, #1
 800c000:	4a0d      	ldr	r2, [pc, #52]	; (800c038 <xTaskIncrementTick+0x170>)
 800c002:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c004:	697b      	ldr	r3, [r7, #20]
}
 800c006:	4618      	mov	r0, r3
 800c008:	3718      	adds	r7, #24
 800c00a:	46bd      	mov	sp, r7
 800c00c:	bd80      	pop	{r7, pc}
 800c00e:	bf00      	nop
 800c010:	2000168c 	.word	0x2000168c
 800c014:	20001668 	.word	0x20001668
 800c018:	2000161c 	.word	0x2000161c
 800c01c:	20001620 	.word	0x20001620
 800c020:	2000167c 	.word	0x2000167c
 800c024:	20001684 	.word	0x20001684
 800c028:	2000166c 	.word	0x2000166c
 800c02c:	20001194 	.word	0x20001194
 800c030:	20001190 	.word	0x20001190
 800c034:	20001678 	.word	0x20001678
 800c038:	20001674 	.word	0x20001674

0800c03c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c03c:	b480      	push	{r7}
 800c03e:	b085      	sub	sp, #20
 800c040:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c042:	4b2a      	ldr	r3, [pc, #168]	; (800c0ec <vTaskSwitchContext+0xb0>)
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d003      	beq.n	800c052 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c04a:	4b29      	ldr	r3, [pc, #164]	; (800c0f0 <vTaskSwitchContext+0xb4>)
 800c04c:	2201      	movs	r2, #1
 800c04e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c050:	e046      	b.n	800c0e0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800c052:	4b27      	ldr	r3, [pc, #156]	; (800c0f0 <vTaskSwitchContext+0xb4>)
 800c054:	2200      	movs	r2, #0
 800c056:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c058:	4b26      	ldr	r3, [pc, #152]	; (800c0f4 <vTaskSwitchContext+0xb8>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	60fb      	str	r3, [r7, #12]
 800c05e:	e010      	b.n	800c082 <vTaskSwitchContext+0x46>
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d10a      	bne.n	800c07c <vTaskSwitchContext+0x40>
	__asm volatile
 800c066:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c06a:	f383 8811 	msr	BASEPRI, r3
 800c06e:	f3bf 8f6f 	isb	sy
 800c072:	f3bf 8f4f 	dsb	sy
 800c076:	607b      	str	r3, [r7, #4]
}
 800c078:	bf00      	nop
 800c07a:	e7fe      	b.n	800c07a <vTaskSwitchContext+0x3e>
 800c07c:	68fb      	ldr	r3, [r7, #12]
 800c07e:	3b01      	subs	r3, #1
 800c080:	60fb      	str	r3, [r7, #12]
 800c082:	491d      	ldr	r1, [pc, #116]	; (800c0f8 <vTaskSwitchContext+0xbc>)
 800c084:	68fa      	ldr	r2, [r7, #12]
 800c086:	4613      	mov	r3, r2
 800c088:	009b      	lsls	r3, r3, #2
 800c08a:	4413      	add	r3, r2
 800c08c:	009b      	lsls	r3, r3, #2
 800c08e:	440b      	add	r3, r1
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	2b00      	cmp	r3, #0
 800c094:	d0e4      	beq.n	800c060 <vTaskSwitchContext+0x24>
 800c096:	68fa      	ldr	r2, [r7, #12]
 800c098:	4613      	mov	r3, r2
 800c09a:	009b      	lsls	r3, r3, #2
 800c09c:	4413      	add	r3, r2
 800c09e:	009b      	lsls	r3, r3, #2
 800c0a0:	4a15      	ldr	r2, [pc, #84]	; (800c0f8 <vTaskSwitchContext+0xbc>)
 800c0a2:	4413      	add	r3, r2
 800c0a4:	60bb      	str	r3, [r7, #8]
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	685b      	ldr	r3, [r3, #4]
 800c0aa:	685a      	ldr	r2, [r3, #4]
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	605a      	str	r2, [r3, #4]
 800c0b0:	68bb      	ldr	r3, [r7, #8]
 800c0b2:	685a      	ldr	r2, [r3, #4]
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	3308      	adds	r3, #8
 800c0b8:	429a      	cmp	r2, r3
 800c0ba:	d104      	bne.n	800c0c6 <vTaskSwitchContext+0x8a>
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	685b      	ldr	r3, [r3, #4]
 800c0c0:	685a      	ldr	r2, [r3, #4]
 800c0c2:	68bb      	ldr	r3, [r7, #8]
 800c0c4:	605a      	str	r2, [r3, #4]
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	685b      	ldr	r3, [r3, #4]
 800c0ca:	68db      	ldr	r3, [r3, #12]
 800c0cc:	4a0b      	ldr	r2, [pc, #44]	; (800c0fc <vTaskSwitchContext+0xc0>)
 800c0ce:	6013      	str	r3, [r2, #0]
 800c0d0:	4a08      	ldr	r2, [pc, #32]	; (800c0f4 <vTaskSwitchContext+0xb8>)
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800c0d6:	4b09      	ldr	r3, [pc, #36]	; (800c0fc <vTaskSwitchContext+0xc0>)
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	3354      	adds	r3, #84	; 0x54
 800c0dc:	4a08      	ldr	r2, [pc, #32]	; (800c100 <vTaskSwitchContext+0xc4>)
 800c0de:	6013      	str	r3, [r2, #0]
}
 800c0e0:	bf00      	nop
 800c0e2:	3714      	adds	r7, #20
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0ea:	4770      	bx	lr
 800c0ec:	2000168c 	.word	0x2000168c
 800c0f0:	20001678 	.word	0x20001678
 800c0f4:	2000166c 	.word	0x2000166c
 800c0f8:	20001194 	.word	0x20001194
 800c0fc:	20001190 	.word	0x20001190
 800c100:	2000006c 	.word	0x2000006c

0800c104 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c104:	b580      	push	{r7, lr}
 800c106:	b084      	sub	sp, #16
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
 800c10c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10a      	bne.n	800c12a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c118:	f383 8811 	msr	BASEPRI, r3
 800c11c:	f3bf 8f6f 	isb	sy
 800c120:	f3bf 8f4f 	dsb	sy
 800c124:	60fb      	str	r3, [r7, #12]
}
 800c126:	bf00      	nop
 800c128:	e7fe      	b.n	800c128 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c12a:	4b07      	ldr	r3, [pc, #28]	; (800c148 <vTaskPlaceOnEventList+0x44>)
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	3318      	adds	r3, #24
 800c130:	4619      	mov	r1, r3
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f7fe fd95 	bl	800ac62 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c138:	2101      	movs	r1, #1
 800c13a:	6838      	ldr	r0, [r7, #0]
 800c13c:	f000 fa80 	bl	800c640 <prvAddCurrentTaskToDelayedList>
}
 800c140:	bf00      	nop
 800c142:	3710      	adds	r7, #16
 800c144:	46bd      	mov	sp, r7
 800c146:	bd80      	pop	{r7, pc}
 800c148:	20001190 	.word	0x20001190

0800c14c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b086      	sub	sp, #24
 800c150:	af00      	add	r7, sp, #0
 800c152:	60f8      	str	r0, [r7, #12]
 800c154:	60b9      	str	r1, [r7, #8]
 800c156:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	2b00      	cmp	r3, #0
 800c15c:	d10a      	bne.n	800c174 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c162:	f383 8811 	msr	BASEPRI, r3
 800c166:	f3bf 8f6f 	isb	sy
 800c16a:	f3bf 8f4f 	dsb	sy
 800c16e:	617b      	str	r3, [r7, #20]
}
 800c170:	bf00      	nop
 800c172:	e7fe      	b.n	800c172 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c174:	4b0a      	ldr	r3, [pc, #40]	; (800c1a0 <vTaskPlaceOnEventListRestricted+0x54>)
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	3318      	adds	r3, #24
 800c17a:	4619      	mov	r1, r3
 800c17c:	68f8      	ldr	r0, [r7, #12]
 800c17e:	f7fe fd4c 	bl	800ac1a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	2b00      	cmp	r3, #0
 800c186:	d002      	beq.n	800c18e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c188:	f04f 33ff 	mov.w	r3, #4294967295
 800c18c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c18e:	6879      	ldr	r1, [r7, #4]
 800c190:	68b8      	ldr	r0, [r7, #8]
 800c192:	f000 fa55 	bl	800c640 <prvAddCurrentTaskToDelayedList>
	}
 800c196:	bf00      	nop
 800c198:	3718      	adds	r7, #24
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}
 800c19e:	bf00      	nop
 800c1a0:	20001190 	.word	0x20001190

0800c1a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b086      	sub	sp, #24
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	68db      	ldr	r3, [r3, #12]
 800c1b0:	68db      	ldr	r3, [r3, #12]
 800c1b2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d10a      	bne.n	800c1d0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c1ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1be:	f383 8811 	msr	BASEPRI, r3
 800c1c2:	f3bf 8f6f 	isb	sy
 800c1c6:	f3bf 8f4f 	dsb	sy
 800c1ca:	60fb      	str	r3, [r7, #12]
}
 800c1cc:	bf00      	nop
 800c1ce:	e7fe      	b.n	800c1ce <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	3318      	adds	r3, #24
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	f7fe fd7d 	bl	800acd4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c1da:	4b1e      	ldr	r3, [pc, #120]	; (800c254 <xTaskRemoveFromEventList+0xb0>)
 800c1dc:	681b      	ldr	r3, [r3, #0]
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d11d      	bne.n	800c21e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c1e2:	693b      	ldr	r3, [r7, #16]
 800c1e4:	3304      	adds	r3, #4
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	f7fe fd74 	bl	800acd4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1f0:	4b19      	ldr	r3, [pc, #100]	; (800c258 <xTaskRemoveFromEventList+0xb4>)
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d903      	bls.n	800c200 <xTaskRemoveFromEventList+0x5c>
 800c1f8:	693b      	ldr	r3, [r7, #16]
 800c1fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1fc:	4a16      	ldr	r2, [pc, #88]	; (800c258 <xTaskRemoveFromEventList+0xb4>)
 800c1fe:	6013      	str	r3, [r2, #0]
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c204:	4613      	mov	r3, r2
 800c206:	009b      	lsls	r3, r3, #2
 800c208:	4413      	add	r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	4a13      	ldr	r2, [pc, #76]	; (800c25c <xTaskRemoveFromEventList+0xb8>)
 800c20e:	441a      	add	r2, r3
 800c210:	693b      	ldr	r3, [r7, #16]
 800c212:	3304      	adds	r3, #4
 800c214:	4619      	mov	r1, r3
 800c216:	4610      	mov	r0, r2
 800c218:	f7fe fcff 	bl	800ac1a <vListInsertEnd>
 800c21c:	e005      	b.n	800c22a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c21e:	693b      	ldr	r3, [r7, #16]
 800c220:	3318      	adds	r3, #24
 800c222:	4619      	mov	r1, r3
 800c224:	480e      	ldr	r0, [pc, #56]	; (800c260 <xTaskRemoveFromEventList+0xbc>)
 800c226:	f7fe fcf8 	bl	800ac1a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c22a:	693b      	ldr	r3, [r7, #16]
 800c22c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c22e:	4b0d      	ldr	r3, [pc, #52]	; (800c264 <xTaskRemoveFromEventList+0xc0>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c234:	429a      	cmp	r2, r3
 800c236:	d905      	bls.n	800c244 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c238:	2301      	movs	r3, #1
 800c23a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c23c:	4b0a      	ldr	r3, [pc, #40]	; (800c268 <xTaskRemoveFromEventList+0xc4>)
 800c23e:	2201      	movs	r2, #1
 800c240:	601a      	str	r2, [r3, #0]
 800c242:	e001      	b.n	800c248 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c244:	2300      	movs	r3, #0
 800c246:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c248:	697b      	ldr	r3, [r7, #20]
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3718      	adds	r7, #24
 800c24e:	46bd      	mov	sp, r7
 800c250:	bd80      	pop	{r7, pc}
 800c252:	bf00      	nop
 800c254:	2000168c 	.word	0x2000168c
 800c258:	2000166c 	.word	0x2000166c
 800c25c:	20001194 	.word	0x20001194
 800c260:	20001624 	.word	0x20001624
 800c264:	20001190 	.word	0x20001190
 800c268:	20001678 	.word	0x20001678

0800c26c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c26c:	b480      	push	{r7}
 800c26e:	b083      	sub	sp, #12
 800c270:	af00      	add	r7, sp, #0
 800c272:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c274:	4b06      	ldr	r3, [pc, #24]	; (800c290 <vTaskInternalSetTimeOutState+0x24>)
 800c276:	681a      	ldr	r2, [r3, #0]
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c27c:	4b05      	ldr	r3, [pc, #20]	; (800c294 <vTaskInternalSetTimeOutState+0x28>)
 800c27e:	681a      	ldr	r2, [r3, #0]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	605a      	str	r2, [r3, #4]
}
 800c284:	bf00      	nop
 800c286:	370c      	adds	r7, #12
 800c288:	46bd      	mov	sp, r7
 800c28a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c28e:	4770      	bx	lr
 800c290:	2000167c 	.word	0x2000167c
 800c294:	20001668 	.word	0x20001668

0800c298 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b088      	sub	sp, #32
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	6078      	str	r0, [r7, #4]
 800c2a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d10a      	bne.n	800c2be <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c2a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2ac:	f383 8811 	msr	BASEPRI, r3
 800c2b0:	f3bf 8f6f 	isb	sy
 800c2b4:	f3bf 8f4f 	dsb	sy
 800c2b8:	613b      	str	r3, [r7, #16]
}
 800c2ba:	bf00      	nop
 800c2bc:	e7fe      	b.n	800c2bc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c2be:	683b      	ldr	r3, [r7, #0]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d10a      	bne.n	800c2da <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c2c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2c8:	f383 8811 	msr	BASEPRI, r3
 800c2cc:	f3bf 8f6f 	isb	sy
 800c2d0:	f3bf 8f4f 	dsb	sy
 800c2d4:	60fb      	str	r3, [r7, #12]
}
 800c2d6:	bf00      	nop
 800c2d8:	e7fe      	b.n	800c2d8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c2da:	f000 fe83 	bl	800cfe4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c2de:	4b1d      	ldr	r3, [pc, #116]	; (800c354 <xTaskCheckForTimeOut+0xbc>)
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	685b      	ldr	r3, [r3, #4]
 800c2e8:	69ba      	ldr	r2, [r7, #24]
 800c2ea:	1ad3      	subs	r3, r2, r3
 800c2ec:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c2ee:	683b      	ldr	r3, [r7, #0]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2f6:	d102      	bne.n	800c2fe <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	61fb      	str	r3, [r7, #28]
 800c2fc:	e023      	b.n	800c346 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681a      	ldr	r2, [r3, #0]
 800c302:	4b15      	ldr	r3, [pc, #84]	; (800c358 <xTaskCheckForTimeOut+0xc0>)
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	429a      	cmp	r2, r3
 800c308:	d007      	beq.n	800c31a <xTaskCheckForTimeOut+0x82>
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	685b      	ldr	r3, [r3, #4]
 800c30e:	69ba      	ldr	r2, [r7, #24]
 800c310:	429a      	cmp	r2, r3
 800c312:	d302      	bcc.n	800c31a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c314:	2301      	movs	r3, #1
 800c316:	61fb      	str	r3, [r7, #28]
 800c318:	e015      	b.n	800c346 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c31a:	683b      	ldr	r3, [r7, #0]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	697a      	ldr	r2, [r7, #20]
 800c320:	429a      	cmp	r2, r3
 800c322:	d20b      	bcs.n	800c33c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c324:	683b      	ldr	r3, [r7, #0]
 800c326:	681a      	ldr	r2, [r3, #0]
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	1ad2      	subs	r2, r2, r3
 800c32c:	683b      	ldr	r3, [r7, #0]
 800c32e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c330:	6878      	ldr	r0, [r7, #4]
 800c332:	f7ff ff9b 	bl	800c26c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c336:	2300      	movs	r3, #0
 800c338:	61fb      	str	r3, [r7, #28]
 800c33a:	e004      	b.n	800c346 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c33c:	683b      	ldr	r3, [r7, #0]
 800c33e:	2200      	movs	r2, #0
 800c340:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c342:	2301      	movs	r3, #1
 800c344:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c346:	f000 fe7d 	bl	800d044 <vPortExitCritical>

	return xReturn;
 800c34a:	69fb      	ldr	r3, [r7, #28]
}
 800c34c:	4618      	mov	r0, r3
 800c34e:	3720      	adds	r7, #32
 800c350:	46bd      	mov	sp, r7
 800c352:	bd80      	pop	{r7, pc}
 800c354:	20001668 	.word	0x20001668
 800c358:	2000167c 	.word	0x2000167c

0800c35c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c35c:	b480      	push	{r7}
 800c35e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c360:	4b03      	ldr	r3, [pc, #12]	; (800c370 <vTaskMissedYield+0x14>)
 800c362:	2201      	movs	r2, #1
 800c364:	601a      	str	r2, [r3, #0]
}
 800c366:	bf00      	nop
 800c368:	46bd      	mov	sp, r7
 800c36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c36e:	4770      	bx	lr
 800c370:	20001678 	.word	0x20001678

0800c374 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b082      	sub	sp, #8
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c37c:	f000 f852 	bl	800c424 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c380:	4b06      	ldr	r3, [pc, #24]	; (800c39c <prvIdleTask+0x28>)
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	2b01      	cmp	r3, #1
 800c386:	d9f9      	bls.n	800c37c <prvIdleTask+0x8>
			{
				taskYIELD();
 800c388:	4b05      	ldr	r3, [pc, #20]	; (800c3a0 <prvIdleTask+0x2c>)
 800c38a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c38e:	601a      	str	r2, [r3, #0]
 800c390:	f3bf 8f4f 	dsb	sy
 800c394:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c398:	e7f0      	b.n	800c37c <prvIdleTask+0x8>
 800c39a:	bf00      	nop
 800c39c:	20001194 	.word	0x20001194
 800c3a0:	e000ed04 	.word	0xe000ed04

0800c3a4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b082      	sub	sp, #8
 800c3a8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c3aa:	2300      	movs	r3, #0
 800c3ac:	607b      	str	r3, [r7, #4]
 800c3ae:	e00c      	b.n	800c3ca <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c3b0:	687a      	ldr	r2, [r7, #4]
 800c3b2:	4613      	mov	r3, r2
 800c3b4:	009b      	lsls	r3, r3, #2
 800c3b6:	4413      	add	r3, r2
 800c3b8:	009b      	lsls	r3, r3, #2
 800c3ba:	4a12      	ldr	r2, [pc, #72]	; (800c404 <prvInitialiseTaskLists+0x60>)
 800c3bc:	4413      	add	r3, r2
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f7fe fbfe 	bl	800abc0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	607b      	str	r3, [r7, #4]
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	2b37      	cmp	r3, #55	; 0x37
 800c3ce:	d9ef      	bls.n	800c3b0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c3d0:	480d      	ldr	r0, [pc, #52]	; (800c408 <prvInitialiseTaskLists+0x64>)
 800c3d2:	f7fe fbf5 	bl	800abc0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c3d6:	480d      	ldr	r0, [pc, #52]	; (800c40c <prvInitialiseTaskLists+0x68>)
 800c3d8:	f7fe fbf2 	bl	800abc0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c3dc:	480c      	ldr	r0, [pc, #48]	; (800c410 <prvInitialiseTaskLists+0x6c>)
 800c3de:	f7fe fbef 	bl	800abc0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c3e2:	480c      	ldr	r0, [pc, #48]	; (800c414 <prvInitialiseTaskLists+0x70>)
 800c3e4:	f7fe fbec 	bl	800abc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c3e8:	480b      	ldr	r0, [pc, #44]	; (800c418 <prvInitialiseTaskLists+0x74>)
 800c3ea:	f7fe fbe9 	bl	800abc0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c3ee:	4b0b      	ldr	r3, [pc, #44]	; (800c41c <prvInitialiseTaskLists+0x78>)
 800c3f0:	4a05      	ldr	r2, [pc, #20]	; (800c408 <prvInitialiseTaskLists+0x64>)
 800c3f2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c3f4:	4b0a      	ldr	r3, [pc, #40]	; (800c420 <prvInitialiseTaskLists+0x7c>)
 800c3f6:	4a05      	ldr	r2, [pc, #20]	; (800c40c <prvInitialiseTaskLists+0x68>)
 800c3f8:	601a      	str	r2, [r3, #0]
}
 800c3fa:	bf00      	nop
 800c3fc:	3708      	adds	r7, #8
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
 800c402:	bf00      	nop
 800c404:	20001194 	.word	0x20001194
 800c408:	200015f4 	.word	0x200015f4
 800c40c:	20001608 	.word	0x20001608
 800c410:	20001624 	.word	0x20001624
 800c414:	20001638 	.word	0x20001638
 800c418:	20001650 	.word	0x20001650
 800c41c:	2000161c 	.word	0x2000161c
 800c420:	20001620 	.word	0x20001620

0800c424 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c424:	b580      	push	{r7, lr}
 800c426:	b082      	sub	sp, #8
 800c428:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c42a:	e019      	b.n	800c460 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c42c:	f000 fdda 	bl	800cfe4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c430:	4b10      	ldr	r3, [pc, #64]	; (800c474 <prvCheckTasksWaitingTermination+0x50>)
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	68db      	ldr	r3, [r3, #12]
 800c436:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	3304      	adds	r3, #4
 800c43c:	4618      	mov	r0, r3
 800c43e:	f7fe fc49 	bl	800acd4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c442:	4b0d      	ldr	r3, [pc, #52]	; (800c478 <prvCheckTasksWaitingTermination+0x54>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	3b01      	subs	r3, #1
 800c448:	4a0b      	ldr	r2, [pc, #44]	; (800c478 <prvCheckTasksWaitingTermination+0x54>)
 800c44a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c44c:	4b0b      	ldr	r3, [pc, #44]	; (800c47c <prvCheckTasksWaitingTermination+0x58>)
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	3b01      	subs	r3, #1
 800c452:	4a0a      	ldr	r2, [pc, #40]	; (800c47c <prvCheckTasksWaitingTermination+0x58>)
 800c454:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c456:	f000 fdf5 	bl	800d044 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c45a:	6878      	ldr	r0, [r7, #4]
 800c45c:	f000 f810 	bl	800c480 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c460:	4b06      	ldr	r3, [pc, #24]	; (800c47c <prvCheckTasksWaitingTermination+0x58>)
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	2b00      	cmp	r3, #0
 800c466:	d1e1      	bne.n	800c42c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c468:	bf00      	nop
 800c46a:	bf00      	nop
 800c46c:	3708      	adds	r7, #8
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
 800c472:	bf00      	nop
 800c474:	20001638 	.word	0x20001638
 800c478:	20001664 	.word	0x20001664
 800c47c:	2000164c 	.word	0x2000164c

0800c480 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c480:	b580      	push	{r7, lr}
 800c482:	b084      	sub	sp, #16
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	3354      	adds	r3, #84	; 0x54
 800c48c:	4618      	mov	r0, r3
 800c48e:	f002 f94b 	bl	800e728 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c492:	687b      	ldr	r3, [r7, #4]
 800c494:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d108      	bne.n	800c4ae <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f000 ff8d 	bl	800d3c0 <vPortFree>
				vPortFree( pxTCB );
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f000 ff8a 	bl	800d3c0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800c4ac:	e018      	b.n	800c4e0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800c4b4:	2b01      	cmp	r3, #1
 800c4b6:	d103      	bne.n	800c4c0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800c4b8:	6878      	ldr	r0, [r7, #4]
 800c4ba:	f000 ff81 	bl	800d3c0 <vPortFree>
	}
 800c4be:	e00f      	b.n	800c4e0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800c4c6:	2b02      	cmp	r3, #2
 800c4c8:	d00a      	beq.n	800c4e0 <prvDeleteTCB+0x60>
	__asm volatile
 800c4ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4ce:	f383 8811 	msr	BASEPRI, r3
 800c4d2:	f3bf 8f6f 	isb	sy
 800c4d6:	f3bf 8f4f 	dsb	sy
 800c4da:	60fb      	str	r3, [r7, #12]
}
 800c4dc:	bf00      	nop
 800c4de:	e7fe      	b.n	800c4de <prvDeleteTCB+0x5e>
	}
 800c4e0:	bf00      	nop
 800c4e2:	3710      	adds	r7, #16
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bd80      	pop	{r7, pc}

0800c4e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c4e8:	b480      	push	{r7}
 800c4ea:	b083      	sub	sp, #12
 800c4ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c4ee:	4b0c      	ldr	r3, [pc, #48]	; (800c520 <prvResetNextTaskUnblockTime+0x38>)
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d104      	bne.n	800c502 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c4f8:	4b0a      	ldr	r3, [pc, #40]	; (800c524 <prvResetNextTaskUnblockTime+0x3c>)
 800c4fa:	f04f 32ff 	mov.w	r2, #4294967295
 800c4fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c500:	e008      	b.n	800c514 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c502:	4b07      	ldr	r3, [pc, #28]	; (800c520 <prvResetNextTaskUnblockTime+0x38>)
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	68db      	ldr	r3, [r3, #12]
 800c508:	68db      	ldr	r3, [r3, #12]
 800c50a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	685b      	ldr	r3, [r3, #4]
 800c510:	4a04      	ldr	r2, [pc, #16]	; (800c524 <prvResetNextTaskUnblockTime+0x3c>)
 800c512:	6013      	str	r3, [r2, #0]
}
 800c514:	bf00      	nop
 800c516:	370c      	adds	r7, #12
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr
 800c520:	2000161c 	.word	0x2000161c
 800c524:	20001684 	.word	0x20001684

0800c528 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c528:	b480      	push	{r7}
 800c52a:	b083      	sub	sp, #12
 800c52c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c52e:	4b0b      	ldr	r3, [pc, #44]	; (800c55c <xTaskGetSchedulerState+0x34>)
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	2b00      	cmp	r3, #0
 800c534:	d102      	bne.n	800c53c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c536:	2301      	movs	r3, #1
 800c538:	607b      	str	r3, [r7, #4]
 800c53a:	e008      	b.n	800c54e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c53c:	4b08      	ldr	r3, [pc, #32]	; (800c560 <xTaskGetSchedulerState+0x38>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	2b00      	cmp	r3, #0
 800c542:	d102      	bne.n	800c54a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c544:	2302      	movs	r3, #2
 800c546:	607b      	str	r3, [r7, #4]
 800c548:	e001      	b.n	800c54e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c54a:	2300      	movs	r3, #0
 800c54c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c54e:	687b      	ldr	r3, [r7, #4]
	}
 800c550:	4618      	mov	r0, r3
 800c552:	370c      	adds	r7, #12
 800c554:	46bd      	mov	sp, r7
 800c556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c55a:	4770      	bx	lr
 800c55c:	20001670 	.word	0x20001670
 800c560:	2000168c 	.word	0x2000168c

0800c564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c564:	b580      	push	{r7, lr}
 800c566:	b086      	sub	sp, #24
 800c568:	af00      	add	r7, sp, #0
 800c56a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c570:	2300      	movs	r3, #0
 800c572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2b00      	cmp	r3, #0
 800c578:	d056      	beq.n	800c628 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c57a:	4b2e      	ldr	r3, [pc, #184]	; (800c634 <xTaskPriorityDisinherit+0xd0>)
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	693a      	ldr	r2, [r7, #16]
 800c580:	429a      	cmp	r2, r3
 800c582:	d00a      	beq.n	800c59a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c588:	f383 8811 	msr	BASEPRI, r3
 800c58c:	f3bf 8f6f 	isb	sy
 800c590:	f3bf 8f4f 	dsb	sy
 800c594:	60fb      	str	r3, [r7, #12]
}
 800c596:	bf00      	nop
 800c598:	e7fe      	b.n	800c598 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c59a:	693b      	ldr	r3, [r7, #16]
 800c59c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c59e:	2b00      	cmp	r3, #0
 800c5a0:	d10a      	bne.n	800c5b8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c5a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5a6:	f383 8811 	msr	BASEPRI, r3
 800c5aa:	f3bf 8f6f 	isb	sy
 800c5ae:	f3bf 8f4f 	dsb	sy
 800c5b2:	60bb      	str	r3, [r7, #8]
}
 800c5b4:	bf00      	nop
 800c5b6:	e7fe      	b.n	800c5b6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c5b8:	693b      	ldr	r3, [r7, #16]
 800c5ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c5bc:	1e5a      	subs	r2, r3, #1
 800c5be:	693b      	ldr	r3, [r7, #16]
 800c5c0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c5c2:	693b      	ldr	r3, [r7, #16]
 800c5c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5c6:	693b      	ldr	r3, [r7, #16]
 800c5c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c5ca:	429a      	cmp	r2, r3
 800c5cc:	d02c      	beq.n	800c628 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c5ce:	693b      	ldr	r3, [r7, #16]
 800c5d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d128      	bne.n	800c628 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c5d6:	693b      	ldr	r3, [r7, #16]
 800c5d8:	3304      	adds	r3, #4
 800c5da:	4618      	mov	r0, r3
 800c5dc:	f7fe fb7a 	bl	800acd4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c5e0:	693b      	ldr	r3, [r7, #16]
 800c5e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c5e4:	693b      	ldr	r3, [r7, #16]
 800c5e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c5e8:	693b      	ldr	r3, [r7, #16]
 800c5ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5ec:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c5f0:	693b      	ldr	r3, [r7, #16]
 800c5f2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c5f8:	4b0f      	ldr	r3, [pc, #60]	; (800c638 <xTaskPriorityDisinherit+0xd4>)
 800c5fa:	681b      	ldr	r3, [r3, #0]
 800c5fc:	429a      	cmp	r2, r3
 800c5fe:	d903      	bls.n	800c608 <xTaskPriorityDisinherit+0xa4>
 800c600:	693b      	ldr	r3, [r7, #16]
 800c602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c604:	4a0c      	ldr	r2, [pc, #48]	; (800c638 <xTaskPriorityDisinherit+0xd4>)
 800c606:	6013      	str	r3, [r2, #0]
 800c608:	693b      	ldr	r3, [r7, #16]
 800c60a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c60c:	4613      	mov	r3, r2
 800c60e:	009b      	lsls	r3, r3, #2
 800c610:	4413      	add	r3, r2
 800c612:	009b      	lsls	r3, r3, #2
 800c614:	4a09      	ldr	r2, [pc, #36]	; (800c63c <xTaskPriorityDisinherit+0xd8>)
 800c616:	441a      	add	r2, r3
 800c618:	693b      	ldr	r3, [r7, #16]
 800c61a:	3304      	adds	r3, #4
 800c61c:	4619      	mov	r1, r3
 800c61e:	4610      	mov	r0, r2
 800c620:	f7fe fafb 	bl	800ac1a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c624:	2301      	movs	r3, #1
 800c626:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c628:	697b      	ldr	r3, [r7, #20]
	}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3718      	adds	r7, #24
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	20001190 	.word	0x20001190
 800c638:	2000166c 	.word	0x2000166c
 800c63c:	20001194 	.word	0x20001194

0800c640 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b084      	sub	sp, #16
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
 800c648:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c64a:	4b21      	ldr	r3, [pc, #132]	; (800c6d0 <prvAddCurrentTaskToDelayedList+0x90>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c650:	4b20      	ldr	r3, [pc, #128]	; (800c6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	3304      	adds	r3, #4
 800c656:	4618      	mov	r0, r3
 800c658:	f7fe fb3c 	bl	800acd4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c662:	d10a      	bne.n	800c67a <prvAddCurrentTaskToDelayedList+0x3a>
 800c664:	683b      	ldr	r3, [r7, #0]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d007      	beq.n	800c67a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c66a:	4b1a      	ldr	r3, [pc, #104]	; (800c6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	3304      	adds	r3, #4
 800c670:	4619      	mov	r1, r3
 800c672:	4819      	ldr	r0, [pc, #100]	; (800c6d8 <prvAddCurrentTaskToDelayedList+0x98>)
 800c674:	f7fe fad1 	bl	800ac1a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c678:	e026      	b.n	800c6c8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c67a:	68fa      	ldr	r2, [r7, #12]
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	4413      	add	r3, r2
 800c680:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c682:	4b14      	ldr	r3, [pc, #80]	; (800c6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	68ba      	ldr	r2, [r7, #8]
 800c688:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c68a:	68ba      	ldr	r2, [r7, #8]
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	429a      	cmp	r2, r3
 800c690:	d209      	bcs.n	800c6a6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c692:	4b12      	ldr	r3, [pc, #72]	; (800c6dc <prvAddCurrentTaskToDelayedList+0x9c>)
 800c694:	681a      	ldr	r2, [r3, #0]
 800c696:	4b0f      	ldr	r3, [pc, #60]	; (800c6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c698:	681b      	ldr	r3, [r3, #0]
 800c69a:	3304      	adds	r3, #4
 800c69c:	4619      	mov	r1, r3
 800c69e:	4610      	mov	r0, r2
 800c6a0:	f7fe fadf 	bl	800ac62 <vListInsert>
}
 800c6a4:	e010      	b.n	800c6c8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c6a6:	4b0e      	ldr	r3, [pc, #56]	; (800c6e0 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c6a8:	681a      	ldr	r2, [r3, #0]
 800c6aa:	4b0a      	ldr	r3, [pc, #40]	; (800c6d4 <prvAddCurrentTaskToDelayedList+0x94>)
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	3304      	adds	r3, #4
 800c6b0:	4619      	mov	r1, r3
 800c6b2:	4610      	mov	r0, r2
 800c6b4:	f7fe fad5 	bl	800ac62 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c6b8:	4b0a      	ldr	r3, [pc, #40]	; (800c6e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	68ba      	ldr	r2, [r7, #8]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d202      	bcs.n	800c6c8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c6c2:	4a08      	ldr	r2, [pc, #32]	; (800c6e4 <prvAddCurrentTaskToDelayedList+0xa4>)
 800c6c4:	68bb      	ldr	r3, [r7, #8]
 800c6c6:	6013      	str	r3, [r2, #0]
}
 800c6c8:	bf00      	nop
 800c6ca:	3710      	adds	r7, #16
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	bd80      	pop	{r7, pc}
 800c6d0:	20001668 	.word	0x20001668
 800c6d4:	20001190 	.word	0x20001190
 800c6d8:	20001650 	.word	0x20001650
 800c6dc:	20001620 	.word	0x20001620
 800c6e0:	2000161c 	.word	0x2000161c
 800c6e4:	20001684 	.word	0x20001684

0800c6e8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c6e8:	b580      	push	{r7, lr}
 800c6ea:	b08a      	sub	sp, #40	; 0x28
 800c6ec:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c6ee:	2300      	movs	r3, #0
 800c6f0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c6f2:	f000 fb07 	bl	800cd04 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c6f6:	4b1c      	ldr	r3, [pc, #112]	; (800c768 <xTimerCreateTimerTask+0x80>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d021      	beq.n	800c742 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c6fe:	2300      	movs	r3, #0
 800c700:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c702:	2300      	movs	r3, #0
 800c704:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c706:	1d3a      	adds	r2, r7, #4
 800c708:	f107 0108 	add.w	r1, r7, #8
 800c70c:	f107 030c 	add.w	r3, r7, #12
 800c710:	4618      	mov	r0, r3
 800c712:	f7fe fa3b 	bl	800ab8c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c716:	6879      	ldr	r1, [r7, #4]
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	9202      	str	r2, [sp, #8]
 800c71e:	9301      	str	r3, [sp, #4]
 800c720:	2302      	movs	r3, #2
 800c722:	9300      	str	r3, [sp, #0]
 800c724:	2300      	movs	r3, #0
 800c726:	460a      	mov	r2, r1
 800c728:	4910      	ldr	r1, [pc, #64]	; (800c76c <xTimerCreateTimerTask+0x84>)
 800c72a:	4811      	ldr	r0, [pc, #68]	; (800c770 <xTimerCreateTimerTask+0x88>)
 800c72c:	f7ff f8a2 	bl	800b874 <xTaskCreateStatic>
 800c730:	4603      	mov	r3, r0
 800c732:	4a10      	ldr	r2, [pc, #64]	; (800c774 <xTimerCreateTimerTask+0x8c>)
 800c734:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c736:	4b0f      	ldr	r3, [pc, #60]	; (800c774 <xTimerCreateTimerTask+0x8c>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	2b00      	cmp	r3, #0
 800c73c:	d001      	beq.n	800c742 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c73e:	2301      	movs	r3, #1
 800c740:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c742:	697b      	ldr	r3, [r7, #20]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d10a      	bne.n	800c75e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c74c:	f383 8811 	msr	BASEPRI, r3
 800c750:	f3bf 8f6f 	isb	sy
 800c754:	f3bf 8f4f 	dsb	sy
 800c758:	613b      	str	r3, [r7, #16]
}
 800c75a:	bf00      	nop
 800c75c:	e7fe      	b.n	800c75c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c75e:	697b      	ldr	r3, [r7, #20]
}
 800c760:	4618      	mov	r0, r3
 800c762:	3718      	adds	r7, #24
 800c764:	46bd      	mov	sp, r7
 800c766:	bd80      	pop	{r7, pc}
 800c768:	200016c0 	.word	0x200016c0
 800c76c:	0801291c 	.word	0x0801291c
 800c770:	0800c8ad 	.word	0x0800c8ad
 800c774:	200016c4 	.word	0x200016c4

0800c778 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b08a      	sub	sp, #40	; 0x28
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	60f8      	str	r0, [r7, #12]
 800c780:	60b9      	str	r1, [r7, #8]
 800c782:	607a      	str	r2, [r7, #4]
 800c784:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c786:	2300      	movs	r3, #0
 800c788:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d10a      	bne.n	800c7a6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800c790:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c794:	f383 8811 	msr	BASEPRI, r3
 800c798:	f3bf 8f6f 	isb	sy
 800c79c:	f3bf 8f4f 	dsb	sy
 800c7a0:	623b      	str	r3, [r7, #32]
}
 800c7a2:	bf00      	nop
 800c7a4:	e7fe      	b.n	800c7a4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c7a6:	4b1a      	ldr	r3, [pc, #104]	; (800c810 <xTimerGenericCommand+0x98>)
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d02a      	beq.n	800c804 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c7ae:	68bb      	ldr	r3, [r7, #8]
 800c7b0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	2b05      	cmp	r3, #5
 800c7be:	dc18      	bgt.n	800c7f2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c7c0:	f7ff feb2 	bl	800c528 <xTaskGetSchedulerState>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	2b02      	cmp	r3, #2
 800c7c8:	d109      	bne.n	800c7de <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c7ca:	4b11      	ldr	r3, [pc, #68]	; (800c810 <xTimerGenericCommand+0x98>)
 800c7cc:	6818      	ldr	r0, [r3, #0]
 800c7ce:	f107 0110 	add.w	r1, r7, #16
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c7d6:	f7fe fbe5 	bl	800afa4 <xQueueGenericSend>
 800c7da:	6278      	str	r0, [r7, #36]	; 0x24
 800c7dc:	e012      	b.n	800c804 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c7de:	4b0c      	ldr	r3, [pc, #48]	; (800c810 <xTimerGenericCommand+0x98>)
 800c7e0:	6818      	ldr	r0, [r3, #0]
 800c7e2:	f107 0110 	add.w	r1, r7, #16
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	f7fe fbdb 	bl	800afa4 <xQueueGenericSend>
 800c7ee:	6278      	str	r0, [r7, #36]	; 0x24
 800c7f0:	e008      	b.n	800c804 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c7f2:	4b07      	ldr	r3, [pc, #28]	; (800c810 <xTimerGenericCommand+0x98>)
 800c7f4:	6818      	ldr	r0, [r3, #0]
 800c7f6:	f107 0110 	add.w	r1, r7, #16
 800c7fa:	2300      	movs	r3, #0
 800c7fc:	683a      	ldr	r2, [r7, #0]
 800c7fe:	f7fe fccf 	bl	800b1a0 <xQueueGenericSendFromISR>
 800c802:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c806:	4618      	mov	r0, r3
 800c808:	3728      	adds	r7, #40	; 0x28
 800c80a:	46bd      	mov	sp, r7
 800c80c:	bd80      	pop	{r7, pc}
 800c80e:	bf00      	nop
 800c810:	200016c0 	.word	0x200016c0

0800c814 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c814:	b580      	push	{r7, lr}
 800c816:	b088      	sub	sp, #32
 800c818:	af02      	add	r7, sp, #8
 800c81a:	6078      	str	r0, [r7, #4]
 800c81c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c81e:	4b22      	ldr	r3, [pc, #136]	; (800c8a8 <prvProcessExpiredTimer+0x94>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	68db      	ldr	r3, [r3, #12]
 800c824:	68db      	ldr	r3, [r3, #12]
 800c826:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	3304      	adds	r3, #4
 800c82c:	4618      	mov	r0, r3
 800c82e:	f7fe fa51 	bl	800acd4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c838:	f003 0304 	and.w	r3, r3, #4
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d022      	beq.n	800c886 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c840:	697b      	ldr	r3, [r7, #20]
 800c842:	699a      	ldr	r2, [r3, #24]
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	18d1      	adds	r1, r2, r3
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	683a      	ldr	r2, [r7, #0]
 800c84c:	6978      	ldr	r0, [r7, #20]
 800c84e:	f000 f8d1 	bl	800c9f4 <prvInsertTimerInActiveList>
 800c852:	4603      	mov	r3, r0
 800c854:	2b00      	cmp	r3, #0
 800c856:	d01f      	beq.n	800c898 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c858:	2300      	movs	r3, #0
 800c85a:	9300      	str	r3, [sp, #0]
 800c85c:	2300      	movs	r3, #0
 800c85e:	687a      	ldr	r2, [r7, #4]
 800c860:	2100      	movs	r1, #0
 800c862:	6978      	ldr	r0, [r7, #20]
 800c864:	f7ff ff88 	bl	800c778 <xTimerGenericCommand>
 800c868:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c86a:	693b      	ldr	r3, [r7, #16]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d113      	bne.n	800c898 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c870:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c874:	f383 8811 	msr	BASEPRI, r3
 800c878:	f3bf 8f6f 	isb	sy
 800c87c:	f3bf 8f4f 	dsb	sy
 800c880:	60fb      	str	r3, [r7, #12]
}
 800c882:	bf00      	nop
 800c884:	e7fe      	b.n	800c884 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c886:	697b      	ldr	r3, [r7, #20]
 800c888:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c88c:	f023 0301 	bic.w	r3, r3, #1
 800c890:	b2da      	uxtb	r2, r3
 800c892:	697b      	ldr	r3, [r7, #20]
 800c894:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c898:	697b      	ldr	r3, [r7, #20]
 800c89a:	6a1b      	ldr	r3, [r3, #32]
 800c89c:	6978      	ldr	r0, [r7, #20]
 800c89e:	4798      	blx	r3
}
 800c8a0:	bf00      	nop
 800c8a2:	3718      	adds	r7, #24
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}
 800c8a8:	200016b8 	.word	0x200016b8

0800c8ac <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c8ac:	b580      	push	{r7, lr}
 800c8ae:	b084      	sub	sp, #16
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c8b4:	f107 0308 	add.w	r3, r7, #8
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f000 f857 	bl	800c96c <prvGetNextExpireTime>
 800c8be:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	4619      	mov	r1, r3
 800c8c4:	68f8      	ldr	r0, [r7, #12]
 800c8c6:	f000 f803 	bl	800c8d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c8ca:	f000 f8d5 	bl	800ca78 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c8ce:	e7f1      	b.n	800c8b4 <prvTimerTask+0x8>

0800c8d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b084      	sub	sp, #16
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
 800c8d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c8da:	f7ff fa27 	bl	800bd2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c8de:	f107 0308 	add.w	r3, r7, #8
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f000 f866 	bl	800c9b4 <prvSampleTimeNow>
 800c8e8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c8ea:	68bb      	ldr	r3, [r7, #8]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d130      	bne.n	800c952 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	d10a      	bne.n	800c90c <prvProcessTimerOrBlockTask+0x3c>
 800c8f6:	687a      	ldr	r2, [r7, #4]
 800c8f8:	68fb      	ldr	r3, [r7, #12]
 800c8fa:	429a      	cmp	r2, r3
 800c8fc:	d806      	bhi.n	800c90c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c8fe:	f7ff fa23 	bl	800bd48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c902:	68f9      	ldr	r1, [r7, #12]
 800c904:	6878      	ldr	r0, [r7, #4]
 800c906:	f7ff ff85 	bl	800c814 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c90a:	e024      	b.n	800c956 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d008      	beq.n	800c924 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c912:	4b13      	ldr	r3, [pc, #76]	; (800c960 <prvProcessTimerOrBlockTask+0x90>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d101      	bne.n	800c920 <prvProcessTimerOrBlockTask+0x50>
 800c91c:	2301      	movs	r3, #1
 800c91e:	e000      	b.n	800c922 <prvProcessTimerOrBlockTask+0x52>
 800c920:	2300      	movs	r3, #0
 800c922:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c924:	4b0f      	ldr	r3, [pc, #60]	; (800c964 <prvProcessTimerOrBlockTask+0x94>)
 800c926:	6818      	ldr	r0, [r3, #0]
 800c928:	687a      	ldr	r2, [r7, #4]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	1ad3      	subs	r3, r2, r3
 800c92e:	683a      	ldr	r2, [r7, #0]
 800c930:	4619      	mov	r1, r3
 800c932:	f7fe ff6b 	bl	800b80c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c936:	f7ff fa07 	bl	800bd48 <xTaskResumeAll>
 800c93a:	4603      	mov	r3, r0
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d10a      	bne.n	800c956 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c940:	4b09      	ldr	r3, [pc, #36]	; (800c968 <prvProcessTimerOrBlockTask+0x98>)
 800c942:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c946:	601a      	str	r2, [r3, #0]
 800c948:	f3bf 8f4f 	dsb	sy
 800c94c:	f3bf 8f6f 	isb	sy
}
 800c950:	e001      	b.n	800c956 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c952:	f7ff f9f9 	bl	800bd48 <xTaskResumeAll>
}
 800c956:	bf00      	nop
 800c958:	3710      	adds	r7, #16
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}
 800c95e:	bf00      	nop
 800c960:	200016bc 	.word	0x200016bc
 800c964:	200016c0 	.word	0x200016c0
 800c968:	e000ed04 	.word	0xe000ed04

0800c96c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c96c:	b480      	push	{r7}
 800c96e:	b085      	sub	sp, #20
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c974:	4b0e      	ldr	r3, [pc, #56]	; (800c9b0 <prvGetNextExpireTime+0x44>)
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d101      	bne.n	800c982 <prvGetNextExpireTime+0x16>
 800c97e:	2201      	movs	r2, #1
 800c980:	e000      	b.n	800c984 <prvGetNextExpireTime+0x18>
 800c982:	2200      	movs	r2, #0
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d105      	bne.n	800c99c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c990:	4b07      	ldr	r3, [pc, #28]	; (800c9b0 <prvGetNextExpireTime+0x44>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	68db      	ldr	r3, [r3, #12]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	60fb      	str	r3, [r7, #12]
 800c99a:	e001      	b.n	800c9a0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c99c:	2300      	movs	r3, #0
 800c99e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c9a0:	68fb      	ldr	r3, [r7, #12]
}
 800c9a2:	4618      	mov	r0, r3
 800c9a4:	3714      	adds	r7, #20
 800c9a6:	46bd      	mov	sp, r7
 800c9a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ac:	4770      	bx	lr
 800c9ae:	bf00      	nop
 800c9b0:	200016b8 	.word	0x200016b8

0800c9b4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c9b4:	b580      	push	{r7, lr}
 800c9b6:	b084      	sub	sp, #16
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c9bc:	f7ff fa62 	bl	800be84 <xTaskGetTickCount>
 800c9c0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c9c2:	4b0b      	ldr	r3, [pc, #44]	; (800c9f0 <prvSampleTimeNow+0x3c>)
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	68fa      	ldr	r2, [r7, #12]
 800c9c8:	429a      	cmp	r2, r3
 800c9ca:	d205      	bcs.n	800c9d8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c9cc:	f000 f936 	bl	800cc3c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2201      	movs	r2, #1
 800c9d4:	601a      	str	r2, [r3, #0]
 800c9d6:	e002      	b.n	800c9de <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c9de:	4a04      	ldr	r2, [pc, #16]	; (800c9f0 <prvSampleTimeNow+0x3c>)
 800c9e0:	68fb      	ldr	r3, [r7, #12]
 800c9e2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c9e4:	68fb      	ldr	r3, [r7, #12]
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	3710      	adds	r7, #16
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	bd80      	pop	{r7, pc}
 800c9ee:	bf00      	nop
 800c9f0:	200016c8 	.word	0x200016c8

0800c9f4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b086      	sub	sp, #24
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	60f8      	str	r0, [r7, #12]
 800c9fc:	60b9      	str	r1, [r7, #8]
 800c9fe:	607a      	str	r2, [r7, #4]
 800ca00:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800ca02:	2300      	movs	r3, #0
 800ca04:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800ca06:	68fb      	ldr	r3, [r7, #12]
 800ca08:	68ba      	ldr	r2, [r7, #8]
 800ca0a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800ca12:	68ba      	ldr	r2, [r7, #8]
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	429a      	cmp	r2, r3
 800ca18:	d812      	bhi.n	800ca40 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ca1a:	687a      	ldr	r2, [r7, #4]
 800ca1c:	683b      	ldr	r3, [r7, #0]
 800ca1e:	1ad2      	subs	r2, r2, r3
 800ca20:	68fb      	ldr	r3, [r7, #12]
 800ca22:	699b      	ldr	r3, [r3, #24]
 800ca24:	429a      	cmp	r2, r3
 800ca26:	d302      	bcc.n	800ca2e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800ca28:	2301      	movs	r3, #1
 800ca2a:	617b      	str	r3, [r7, #20]
 800ca2c:	e01b      	b.n	800ca66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800ca2e:	4b10      	ldr	r3, [pc, #64]	; (800ca70 <prvInsertTimerInActiveList+0x7c>)
 800ca30:	681a      	ldr	r2, [r3, #0]
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	3304      	adds	r3, #4
 800ca36:	4619      	mov	r1, r3
 800ca38:	4610      	mov	r0, r2
 800ca3a:	f7fe f912 	bl	800ac62 <vListInsert>
 800ca3e:	e012      	b.n	800ca66 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800ca40:	687a      	ldr	r2, [r7, #4]
 800ca42:	683b      	ldr	r3, [r7, #0]
 800ca44:	429a      	cmp	r2, r3
 800ca46:	d206      	bcs.n	800ca56 <prvInsertTimerInActiveList+0x62>
 800ca48:	68ba      	ldr	r2, [r7, #8]
 800ca4a:	683b      	ldr	r3, [r7, #0]
 800ca4c:	429a      	cmp	r2, r3
 800ca4e:	d302      	bcc.n	800ca56 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800ca50:	2301      	movs	r3, #1
 800ca52:	617b      	str	r3, [r7, #20]
 800ca54:	e007      	b.n	800ca66 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800ca56:	4b07      	ldr	r3, [pc, #28]	; (800ca74 <prvInsertTimerInActiveList+0x80>)
 800ca58:	681a      	ldr	r2, [r3, #0]
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	3304      	adds	r3, #4
 800ca5e:	4619      	mov	r1, r3
 800ca60:	4610      	mov	r0, r2
 800ca62:	f7fe f8fe 	bl	800ac62 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ca66:	697b      	ldr	r3, [r7, #20]
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3718      	adds	r7, #24
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	200016bc 	.word	0x200016bc
 800ca74:	200016b8 	.word	0x200016b8

0800ca78 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ca78:	b580      	push	{r7, lr}
 800ca7a:	b08e      	sub	sp, #56	; 0x38
 800ca7c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ca7e:	e0ca      	b.n	800cc16 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	da18      	bge.n	800cab8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800ca86:	1d3b      	adds	r3, r7, #4
 800ca88:	3304      	adds	r3, #4
 800ca8a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800ca8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d10a      	bne.n	800caa8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800ca92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca96:	f383 8811 	msr	BASEPRI, r3
 800ca9a:	f3bf 8f6f 	isb	sy
 800ca9e:	f3bf 8f4f 	dsb	sy
 800caa2:	61fb      	str	r3, [r7, #28]
}
 800caa4:	bf00      	nop
 800caa6:	e7fe      	b.n	800caa6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800caa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800caae:	6850      	ldr	r0, [r2, #4]
 800cab0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cab2:	6892      	ldr	r2, [r2, #8]
 800cab4:	4611      	mov	r1, r2
 800cab6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	f2c0 80ab 	blt.w	800cc16 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800cac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cac6:	695b      	ldr	r3, [r3, #20]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d004      	beq.n	800cad6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cacc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cace:	3304      	adds	r3, #4
 800cad0:	4618      	mov	r0, r3
 800cad2:	f7fe f8ff 	bl	800acd4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800cad6:	463b      	mov	r3, r7
 800cad8:	4618      	mov	r0, r3
 800cada:	f7ff ff6b 	bl	800c9b4 <prvSampleTimeNow>
 800cade:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	2b09      	cmp	r3, #9
 800cae4:	f200 8096 	bhi.w	800cc14 <prvProcessReceivedCommands+0x19c>
 800cae8:	a201      	add	r2, pc, #4	; (adr r2, 800caf0 <prvProcessReceivedCommands+0x78>)
 800caea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caee:	bf00      	nop
 800caf0:	0800cb19 	.word	0x0800cb19
 800caf4:	0800cb19 	.word	0x0800cb19
 800caf8:	0800cb19 	.word	0x0800cb19
 800cafc:	0800cb8d 	.word	0x0800cb8d
 800cb00:	0800cba1 	.word	0x0800cba1
 800cb04:	0800cbeb 	.word	0x0800cbeb
 800cb08:	0800cb19 	.word	0x0800cb19
 800cb0c:	0800cb19 	.word	0x0800cb19
 800cb10:	0800cb8d 	.word	0x0800cb8d
 800cb14:	0800cba1 	.word	0x0800cba1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cb18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb1e:	f043 0301 	orr.w	r3, r3, #1
 800cb22:	b2da      	uxtb	r2, r3
 800cb24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800cb2a:	68ba      	ldr	r2, [r7, #8]
 800cb2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb2e:	699b      	ldr	r3, [r3, #24]
 800cb30:	18d1      	adds	r1, r2, r3
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb38:	f7ff ff5c 	bl	800c9f4 <prvInsertTimerInActiveList>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d069      	beq.n	800cc16 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cb42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb44:	6a1b      	ldr	r3, [r3, #32]
 800cb46:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb48:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cb4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb50:	f003 0304 	and.w	r3, r3, #4
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d05e      	beq.n	800cc16 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800cb58:	68ba      	ldr	r2, [r7, #8]
 800cb5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb5c:	699b      	ldr	r3, [r3, #24]
 800cb5e:	441a      	add	r2, r3
 800cb60:	2300      	movs	r3, #0
 800cb62:	9300      	str	r3, [sp, #0]
 800cb64:	2300      	movs	r3, #0
 800cb66:	2100      	movs	r1, #0
 800cb68:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cb6a:	f7ff fe05 	bl	800c778 <xTimerGenericCommand>
 800cb6e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800cb70:	6a3b      	ldr	r3, [r7, #32]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d14f      	bne.n	800cc16 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800cb76:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb7a:	f383 8811 	msr	BASEPRI, r3
 800cb7e:	f3bf 8f6f 	isb	sy
 800cb82:	f3bf 8f4f 	dsb	sy
 800cb86:	61bb      	str	r3, [r7, #24]
}
 800cb88:	bf00      	nop
 800cb8a:	e7fe      	b.n	800cb8a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cb8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb8e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cb92:	f023 0301 	bic.w	r3, r3, #1
 800cb96:	b2da      	uxtb	r2, r3
 800cb98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb9a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800cb9e:	e03a      	b.n	800cc16 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800cba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cba2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cba6:	f043 0301 	orr.w	r3, r3, #1
 800cbaa:	b2da      	uxtb	r2, r3
 800cbac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800cbb2:	68ba      	ldr	r2, [r7, #8]
 800cbb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbb6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800cbb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbba:	699b      	ldr	r3, [r3, #24]
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d10a      	bne.n	800cbd6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800cbc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbc4:	f383 8811 	msr	BASEPRI, r3
 800cbc8:	f3bf 8f6f 	isb	sy
 800cbcc:	f3bf 8f4f 	dsb	sy
 800cbd0:	617b      	str	r3, [r7, #20]
}
 800cbd2:	bf00      	nop
 800cbd4:	e7fe      	b.n	800cbd4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800cbd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbd8:	699a      	ldr	r2, [r3, #24]
 800cbda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbdc:	18d1      	adds	r1, r2, r3
 800cbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbe0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cbe2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbe4:	f7ff ff06 	bl	800c9f4 <prvInsertTimerInActiveList>
					break;
 800cbe8:	e015      	b.n	800cc16 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800cbea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cbec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cbf0:	f003 0302 	and.w	r3, r3, #2
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d103      	bne.n	800cc00 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800cbf8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cbfa:	f000 fbe1 	bl	800d3c0 <vPortFree>
 800cbfe:	e00a      	b.n	800cc16 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800cc00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc02:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc06:	f023 0301 	bic.w	r3, r3, #1
 800cc0a:	b2da      	uxtb	r2, r3
 800cc0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc0e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800cc12:	e000      	b.n	800cc16 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 800cc14:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800cc16:	4b08      	ldr	r3, [pc, #32]	; (800cc38 <prvProcessReceivedCommands+0x1c0>)
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	1d39      	adds	r1, r7, #4
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7fe fb5a 	bl	800b2d8 <xQueueReceive>
 800cc24:	4603      	mov	r3, r0
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	f47f af2a 	bne.w	800ca80 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800cc2c:	bf00      	nop
 800cc2e:	bf00      	nop
 800cc30:	3730      	adds	r7, #48	; 0x30
 800cc32:	46bd      	mov	sp, r7
 800cc34:	bd80      	pop	{r7, pc}
 800cc36:	bf00      	nop
 800cc38:	200016c0 	.word	0x200016c0

0800cc3c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b088      	sub	sp, #32
 800cc40:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800cc42:	e048      	b.n	800ccd6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800cc44:	4b2d      	ldr	r3, [pc, #180]	; (800ccfc <prvSwitchTimerLists+0xc0>)
 800cc46:	681b      	ldr	r3, [r3, #0]
 800cc48:	68db      	ldr	r3, [r3, #12]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800cc4e:	4b2b      	ldr	r3, [pc, #172]	; (800ccfc <prvSwitchTimerLists+0xc0>)
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	68db      	ldr	r3, [r3, #12]
 800cc54:	68db      	ldr	r3, [r3, #12]
 800cc56:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	3304      	adds	r3, #4
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f7fe f839 	bl	800acd4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	6a1b      	ldr	r3, [r3, #32]
 800cc66:	68f8      	ldr	r0, [r7, #12]
 800cc68:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc70:	f003 0304 	and.w	r3, r3, #4
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d02e      	beq.n	800ccd6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	699b      	ldr	r3, [r3, #24]
 800cc7c:	693a      	ldr	r2, [r7, #16]
 800cc7e:	4413      	add	r3, r2
 800cc80:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800cc82:	68ba      	ldr	r2, [r7, #8]
 800cc84:	693b      	ldr	r3, [r7, #16]
 800cc86:	429a      	cmp	r2, r3
 800cc88:	d90e      	bls.n	800cca8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	68ba      	ldr	r2, [r7, #8]
 800cc8e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	68fa      	ldr	r2, [r7, #12]
 800cc94:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800cc96:	4b19      	ldr	r3, [pc, #100]	; (800ccfc <prvSwitchTimerLists+0xc0>)
 800cc98:	681a      	ldr	r2, [r3, #0]
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	3304      	adds	r3, #4
 800cc9e:	4619      	mov	r1, r3
 800cca0:	4610      	mov	r0, r2
 800cca2:	f7fd ffde 	bl	800ac62 <vListInsert>
 800cca6:	e016      	b.n	800ccd6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800cca8:	2300      	movs	r3, #0
 800ccaa:	9300      	str	r3, [sp, #0]
 800ccac:	2300      	movs	r3, #0
 800ccae:	693a      	ldr	r2, [r7, #16]
 800ccb0:	2100      	movs	r1, #0
 800ccb2:	68f8      	ldr	r0, [r7, #12]
 800ccb4:	f7ff fd60 	bl	800c778 <xTimerGenericCommand>
 800ccb8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d10a      	bne.n	800ccd6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800ccc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ccc4:	f383 8811 	msr	BASEPRI, r3
 800ccc8:	f3bf 8f6f 	isb	sy
 800cccc:	f3bf 8f4f 	dsb	sy
 800ccd0:	603b      	str	r3, [r7, #0]
}
 800ccd2:	bf00      	nop
 800ccd4:	e7fe      	b.n	800ccd4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ccd6:	4b09      	ldr	r3, [pc, #36]	; (800ccfc <prvSwitchTimerLists+0xc0>)
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	2b00      	cmp	r3, #0
 800ccde:	d1b1      	bne.n	800cc44 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800cce0:	4b06      	ldr	r3, [pc, #24]	; (800ccfc <prvSwitchTimerLists+0xc0>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800cce6:	4b06      	ldr	r3, [pc, #24]	; (800cd00 <prvSwitchTimerLists+0xc4>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a04      	ldr	r2, [pc, #16]	; (800ccfc <prvSwitchTimerLists+0xc0>)
 800ccec:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ccee:	4a04      	ldr	r2, [pc, #16]	; (800cd00 <prvSwitchTimerLists+0xc4>)
 800ccf0:	697b      	ldr	r3, [r7, #20]
 800ccf2:	6013      	str	r3, [r2, #0]
}
 800ccf4:	bf00      	nop
 800ccf6:	3718      	adds	r7, #24
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	bd80      	pop	{r7, pc}
 800ccfc:	200016b8 	.word	0x200016b8
 800cd00:	200016bc 	.word	0x200016bc

0800cd04 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800cd04:	b580      	push	{r7, lr}
 800cd06:	b082      	sub	sp, #8
 800cd08:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800cd0a:	f000 f96b 	bl	800cfe4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800cd0e:	4b15      	ldr	r3, [pc, #84]	; (800cd64 <prvCheckForValidListAndQueue+0x60>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d120      	bne.n	800cd58 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800cd16:	4814      	ldr	r0, [pc, #80]	; (800cd68 <prvCheckForValidListAndQueue+0x64>)
 800cd18:	f7fd ff52 	bl	800abc0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800cd1c:	4813      	ldr	r0, [pc, #76]	; (800cd6c <prvCheckForValidListAndQueue+0x68>)
 800cd1e:	f7fd ff4f 	bl	800abc0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800cd22:	4b13      	ldr	r3, [pc, #76]	; (800cd70 <prvCheckForValidListAndQueue+0x6c>)
 800cd24:	4a10      	ldr	r2, [pc, #64]	; (800cd68 <prvCheckForValidListAndQueue+0x64>)
 800cd26:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800cd28:	4b12      	ldr	r3, [pc, #72]	; (800cd74 <prvCheckForValidListAndQueue+0x70>)
 800cd2a:	4a10      	ldr	r2, [pc, #64]	; (800cd6c <prvCheckForValidListAndQueue+0x68>)
 800cd2c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800cd2e:	2300      	movs	r3, #0
 800cd30:	9300      	str	r3, [sp, #0]
 800cd32:	4b11      	ldr	r3, [pc, #68]	; (800cd78 <prvCheckForValidListAndQueue+0x74>)
 800cd34:	4a11      	ldr	r2, [pc, #68]	; (800cd7c <prvCheckForValidListAndQueue+0x78>)
 800cd36:	2110      	movs	r1, #16
 800cd38:	200a      	movs	r0, #10
 800cd3a:	f7fe f85d 	bl	800adf8 <xQueueGenericCreateStatic>
 800cd3e:	4603      	mov	r3, r0
 800cd40:	4a08      	ldr	r2, [pc, #32]	; (800cd64 <prvCheckForValidListAndQueue+0x60>)
 800cd42:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800cd44:	4b07      	ldr	r3, [pc, #28]	; (800cd64 <prvCheckForValidListAndQueue+0x60>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	2b00      	cmp	r3, #0
 800cd4a:	d005      	beq.n	800cd58 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800cd4c:	4b05      	ldr	r3, [pc, #20]	; (800cd64 <prvCheckForValidListAndQueue+0x60>)
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	490b      	ldr	r1, [pc, #44]	; (800cd80 <prvCheckForValidListAndQueue+0x7c>)
 800cd52:	4618      	mov	r0, r3
 800cd54:	f7fe fd30 	bl	800b7b8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800cd58:	f000 f974 	bl	800d044 <vPortExitCritical>
}
 800cd5c:	bf00      	nop
 800cd5e:	46bd      	mov	sp, r7
 800cd60:	bd80      	pop	{r7, pc}
 800cd62:	bf00      	nop
 800cd64:	200016c0 	.word	0x200016c0
 800cd68:	20001690 	.word	0x20001690
 800cd6c:	200016a4 	.word	0x200016a4
 800cd70:	200016b8 	.word	0x200016b8
 800cd74:	200016bc 	.word	0x200016bc
 800cd78:	2000176c 	.word	0x2000176c
 800cd7c:	200016cc 	.word	0x200016cc
 800cd80:	08012924 	.word	0x08012924

0800cd84 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800cd84:	b480      	push	{r7}
 800cd86:	b085      	sub	sp, #20
 800cd88:	af00      	add	r7, sp, #0
 800cd8a:	60f8      	str	r0, [r7, #12]
 800cd8c:	60b9      	str	r1, [r7, #8]
 800cd8e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	3b04      	subs	r3, #4
 800cd94:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cd9c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	3b04      	subs	r3, #4
 800cda2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	f023 0201 	bic.w	r2, r3, #1
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	3b04      	subs	r3, #4
 800cdb2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cdb4:	4a0c      	ldr	r2, [pc, #48]	; (800cde8 <pxPortInitialiseStack+0x64>)
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	3b14      	subs	r3, #20
 800cdbe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cdc0:	687a      	ldr	r2, [r7, #4]
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	3b04      	subs	r3, #4
 800cdca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	f06f 0202 	mvn.w	r2, #2
 800cdd2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	3b20      	subs	r3, #32
 800cdd8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cdda:	68fb      	ldr	r3, [r7, #12]
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3714      	adds	r7, #20
 800cde0:	46bd      	mov	sp, r7
 800cde2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cde6:	4770      	bx	lr
 800cde8:	0800cded 	.word	0x0800cded

0800cdec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cdec:	b480      	push	{r7}
 800cdee:	b085      	sub	sp, #20
 800cdf0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cdf6:	4b12      	ldr	r3, [pc, #72]	; (800ce40 <prvTaskExitError+0x54>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cdfe:	d00a      	beq.n	800ce16 <prvTaskExitError+0x2a>
	__asm volatile
 800ce00:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce04:	f383 8811 	msr	BASEPRI, r3
 800ce08:	f3bf 8f6f 	isb	sy
 800ce0c:	f3bf 8f4f 	dsb	sy
 800ce10:	60fb      	str	r3, [r7, #12]
}
 800ce12:	bf00      	nop
 800ce14:	e7fe      	b.n	800ce14 <prvTaskExitError+0x28>
	__asm volatile
 800ce16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce1a:	f383 8811 	msr	BASEPRI, r3
 800ce1e:	f3bf 8f6f 	isb	sy
 800ce22:	f3bf 8f4f 	dsb	sy
 800ce26:	60bb      	str	r3, [r7, #8]
}
 800ce28:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ce2a:	bf00      	nop
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d0fc      	beq.n	800ce2c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ce32:	bf00      	nop
 800ce34:	bf00      	nop
 800ce36:	3714      	adds	r7, #20
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr
 800ce40:	20000010 	.word	0x20000010
	...

0800ce50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ce50:	4b07      	ldr	r3, [pc, #28]	; (800ce70 <pxCurrentTCBConst2>)
 800ce52:	6819      	ldr	r1, [r3, #0]
 800ce54:	6808      	ldr	r0, [r1, #0]
 800ce56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce5a:	f380 8809 	msr	PSP, r0
 800ce5e:	f3bf 8f6f 	isb	sy
 800ce62:	f04f 0000 	mov.w	r0, #0
 800ce66:	f380 8811 	msr	BASEPRI, r0
 800ce6a:	4770      	bx	lr
 800ce6c:	f3af 8000 	nop.w

0800ce70 <pxCurrentTCBConst2>:
 800ce70:	20001190 	.word	0x20001190
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ce74:	bf00      	nop
 800ce76:	bf00      	nop

0800ce78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ce78:	4808      	ldr	r0, [pc, #32]	; (800ce9c <prvPortStartFirstTask+0x24>)
 800ce7a:	6800      	ldr	r0, [r0, #0]
 800ce7c:	6800      	ldr	r0, [r0, #0]
 800ce7e:	f380 8808 	msr	MSP, r0
 800ce82:	f04f 0000 	mov.w	r0, #0
 800ce86:	f380 8814 	msr	CONTROL, r0
 800ce8a:	b662      	cpsie	i
 800ce8c:	b661      	cpsie	f
 800ce8e:	f3bf 8f4f 	dsb	sy
 800ce92:	f3bf 8f6f 	isb	sy
 800ce96:	df00      	svc	0
 800ce98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ce9a:	bf00      	nop
 800ce9c:	e000ed08 	.word	0xe000ed08

0800cea0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cea0:	b580      	push	{r7, lr}
 800cea2:	b086      	sub	sp, #24
 800cea4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cea6:	4b46      	ldr	r3, [pc, #280]	; (800cfc0 <xPortStartScheduler+0x120>)
 800cea8:	681b      	ldr	r3, [r3, #0]
 800ceaa:	4a46      	ldr	r2, [pc, #280]	; (800cfc4 <xPortStartScheduler+0x124>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d10a      	bne.n	800cec6 <xPortStartScheduler+0x26>
	__asm volatile
 800ceb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ceb4:	f383 8811 	msr	BASEPRI, r3
 800ceb8:	f3bf 8f6f 	isb	sy
 800cebc:	f3bf 8f4f 	dsb	sy
 800cec0:	613b      	str	r3, [r7, #16]
}
 800cec2:	bf00      	nop
 800cec4:	e7fe      	b.n	800cec4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cec6:	4b3e      	ldr	r3, [pc, #248]	; (800cfc0 <xPortStartScheduler+0x120>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	4a3f      	ldr	r2, [pc, #252]	; (800cfc8 <xPortStartScheduler+0x128>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d10a      	bne.n	800cee6 <xPortStartScheduler+0x46>
	__asm volatile
 800ced0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ced4:	f383 8811 	msr	BASEPRI, r3
 800ced8:	f3bf 8f6f 	isb	sy
 800cedc:	f3bf 8f4f 	dsb	sy
 800cee0:	60fb      	str	r3, [r7, #12]
}
 800cee2:	bf00      	nop
 800cee4:	e7fe      	b.n	800cee4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cee6:	4b39      	ldr	r3, [pc, #228]	; (800cfcc <xPortStartScheduler+0x12c>)
 800cee8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	781b      	ldrb	r3, [r3, #0]
 800ceee:	b2db      	uxtb	r3, r3
 800cef0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cef2:	697b      	ldr	r3, [r7, #20]
 800cef4:	22ff      	movs	r2, #255	; 0xff
 800cef6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cef8:	697b      	ldr	r3, [r7, #20]
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	b2db      	uxtb	r3, r3
 800cefe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cf00:	78fb      	ldrb	r3, [r7, #3]
 800cf02:	b2db      	uxtb	r3, r3
 800cf04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cf08:	b2da      	uxtb	r2, r3
 800cf0a:	4b31      	ldr	r3, [pc, #196]	; (800cfd0 <xPortStartScheduler+0x130>)
 800cf0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cf0e:	4b31      	ldr	r3, [pc, #196]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf10:	2207      	movs	r2, #7
 800cf12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cf14:	e009      	b.n	800cf2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cf16:	4b2f      	ldr	r3, [pc, #188]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	3b01      	subs	r3, #1
 800cf1c:	4a2d      	ldr	r2, [pc, #180]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cf20:	78fb      	ldrb	r3, [r7, #3]
 800cf22:	b2db      	uxtb	r3, r3
 800cf24:	005b      	lsls	r3, r3, #1
 800cf26:	b2db      	uxtb	r3, r3
 800cf28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cf2a:	78fb      	ldrb	r3, [r7, #3]
 800cf2c:	b2db      	uxtb	r3, r3
 800cf2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf32:	2b80      	cmp	r3, #128	; 0x80
 800cf34:	d0ef      	beq.n	800cf16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cf36:	4b27      	ldr	r3, [pc, #156]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	f1c3 0307 	rsb	r3, r3, #7
 800cf3e:	2b04      	cmp	r3, #4
 800cf40:	d00a      	beq.n	800cf58 <xPortStartScheduler+0xb8>
	__asm volatile
 800cf42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf46:	f383 8811 	msr	BASEPRI, r3
 800cf4a:	f3bf 8f6f 	isb	sy
 800cf4e:	f3bf 8f4f 	dsb	sy
 800cf52:	60bb      	str	r3, [r7, #8]
}
 800cf54:	bf00      	nop
 800cf56:	e7fe      	b.n	800cf56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cf58:	4b1e      	ldr	r3, [pc, #120]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	021b      	lsls	r3, r3, #8
 800cf5e:	4a1d      	ldr	r2, [pc, #116]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cf62:	4b1c      	ldr	r3, [pc, #112]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cf6a:	4a1a      	ldr	r2, [pc, #104]	; (800cfd4 <xPortStartScheduler+0x134>)
 800cf6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	b2da      	uxtb	r2, r3
 800cf72:	697b      	ldr	r3, [r7, #20]
 800cf74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cf76:	4b18      	ldr	r3, [pc, #96]	; (800cfd8 <xPortStartScheduler+0x138>)
 800cf78:	681b      	ldr	r3, [r3, #0]
 800cf7a:	4a17      	ldr	r2, [pc, #92]	; (800cfd8 <xPortStartScheduler+0x138>)
 800cf7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cf80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cf82:	4b15      	ldr	r3, [pc, #84]	; (800cfd8 <xPortStartScheduler+0x138>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	4a14      	ldr	r2, [pc, #80]	; (800cfd8 <xPortStartScheduler+0x138>)
 800cf88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800cf8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800cf8e:	f000 f8dd 	bl	800d14c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800cf92:	4b12      	ldr	r3, [pc, #72]	; (800cfdc <xPortStartScheduler+0x13c>)
 800cf94:	2200      	movs	r2, #0
 800cf96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800cf98:	f000 f8fc 	bl	800d194 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cf9c:	4b10      	ldr	r3, [pc, #64]	; (800cfe0 <xPortStartScheduler+0x140>)
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	4a0f      	ldr	r2, [pc, #60]	; (800cfe0 <xPortStartScheduler+0x140>)
 800cfa2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800cfa6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800cfa8:	f7ff ff66 	bl	800ce78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cfac:	f7ff f846 	bl	800c03c <vTaskSwitchContext>
	prvTaskExitError();
 800cfb0:	f7ff ff1c 	bl	800cdec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800cfb4:	2300      	movs	r3, #0
}
 800cfb6:	4618      	mov	r0, r3
 800cfb8:	3718      	adds	r7, #24
 800cfba:	46bd      	mov	sp, r7
 800cfbc:	bd80      	pop	{r7, pc}
 800cfbe:	bf00      	nop
 800cfc0:	e000ed00 	.word	0xe000ed00
 800cfc4:	410fc271 	.word	0x410fc271
 800cfc8:	410fc270 	.word	0x410fc270
 800cfcc:	e000e400 	.word	0xe000e400
 800cfd0:	200017bc 	.word	0x200017bc
 800cfd4:	200017c0 	.word	0x200017c0
 800cfd8:	e000ed20 	.word	0xe000ed20
 800cfdc:	20000010 	.word	0x20000010
 800cfe0:	e000ef34 	.word	0xe000ef34

0800cfe4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b083      	sub	sp, #12
 800cfe8:	af00      	add	r7, sp, #0
	__asm volatile
 800cfea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfee:	f383 8811 	msr	BASEPRI, r3
 800cff2:	f3bf 8f6f 	isb	sy
 800cff6:	f3bf 8f4f 	dsb	sy
 800cffa:	607b      	str	r3, [r7, #4]
}
 800cffc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cffe:	4b0f      	ldr	r3, [pc, #60]	; (800d03c <vPortEnterCritical+0x58>)
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	3301      	adds	r3, #1
 800d004:	4a0d      	ldr	r2, [pc, #52]	; (800d03c <vPortEnterCritical+0x58>)
 800d006:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d008:	4b0c      	ldr	r3, [pc, #48]	; (800d03c <vPortEnterCritical+0x58>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	2b01      	cmp	r3, #1
 800d00e:	d10f      	bne.n	800d030 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d010:	4b0b      	ldr	r3, [pc, #44]	; (800d040 <vPortEnterCritical+0x5c>)
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	b2db      	uxtb	r3, r3
 800d016:	2b00      	cmp	r3, #0
 800d018:	d00a      	beq.n	800d030 <vPortEnterCritical+0x4c>
	__asm volatile
 800d01a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d01e:	f383 8811 	msr	BASEPRI, r3
 800d022:	f3bf 8f6f 	isb	sy
 800d026:	f3bf 8f4f 	dsb	sy
 800d02a:	603b      	str	r3, [r7, #0]
}
 800d02c:	bf00      	nop
 800d02e:	e7fe      	b.n	800d02e <vPortEnterCritical+0x4a>
	}
}
 800d030:	bf00      	nop
 800d032:	370c      	adds	r7, #12
 800d034:	46bd      	mov	sp, r7
 800d036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03a:	4770      	bx	lr
 800d03c:	20000010 	.word	0x20000010
 800d040:	e000ed04 	.word	0xe000ed04

0800d044 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d044:	b480      	push	{r7}
 800d046:	b083      	sub	sp, #12
 800d048:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d04a:	4b12      	ldr	r3, [pc, #72]	; (800d094 <vPortExitCritical+0x50>)
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d10a      	bne.n	800d068 <vPortExitCritical+0x24>
	__asm volatile
 800d052:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d056:	f383 8811 	msr	BASEPRI, r3
 800d05a:	f3bf 8f6f 	isb	sy
 800d05e:	f3bf 8f4f 	dsb	sy
 800d062:	607b      	str	r3, [r7, #4]
}
 800d064:	bf00      	nop
 800d066:	e7fe      	b.n	800d066 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d068:	4b0a      	ldr	r3, [pc, #40]	; (800d094 <vPortExitCritical+0x50>)
 800d06a:	681b      	ldr	r3, [r3, #0]
 800d06c:	3b01      	subs	r3, #1
 800d06e:	4a09      	ldr	r2, [pc, #36]	; (800d094 <vPortExitCritical+0x50>)
 800d070:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d072:	4b08      	ldr	r3, [pc, #32]	; (800d094 <vPortExitCritical+0x50>)
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d105      	bne.n	800d086 <vPortExitCritical+0x42>
 800d07a:	2300      	movs	r3, #0
 800d07c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d07e:	683b      	ldr	r3, [r7, #0]
 800d080:	f383 8811 	msr	BASEPRI, r3
}
 800d084:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d086:	bf00      	nop
 800d088:	370c      	adds	r7, #12
 800d08a:	46bd      	mov	sp, r7
 800d08c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d090:	4770      	bx	lr
 800d092:	bf00      	nop
 800d094:	20000010 	.word	0x20000010
	...

0800d0a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d0a0:	f3ef 8009 	mrs	r0, PSP
 800d0a4:	f3bf 8f6f 	isb	sy
 800d0a8:	4b15      	ldr	r3, [pc, #84]	; (800d100 <pxCurrentTCBConst>)
 800d0aa:	681a      	ldr	r2, [r3, #0]
 800d0ac:	f01e 0f10 	tst.w	lr, #16
 800d0b0:	bf08      	it	eq
 800d0b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d0b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ba:	6010      	str	r0, [r2, #0]
 800d0bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800d0c0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800d0c4:	f380 8811 	msr	BASEPRI, r0
 800d0c8:	f3bf 8f4f 	dsb	sy
 800d0cc:	f3bf 8f6f 	isb	sy
 800d0d0:	f7fe ffb4 	bl	800c03c <vTaskSwitchContext>
 800d0d4:	f04f 0000 	mov.w	r0, #0
 800d0d8:	f380 8811 	msr	BASEPRI, r0
 800d0dc:	bc09      	pop	{r0, r3}
 800d0de:	6819      	ldr	r1, [r3, #0]
 800d0e0:	6808      	ldr	r0, [r1, #0]
 800d0e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e6:	f01e 0f10 	tst.w	lr, #16
 800d0ea:	bf08      	it	eq
 800d0ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800d0f0:	f380 8809 	msr	PSP, r0
 800d0f4:	f3bf 8f6f 	isb	sy
 800d0f8:	4770      	bx	lr
 800d0fa:	bf00      	nop
 800d0fc:	f3af 8000 	nop.w

0800d100 <pxCurrentTCBConst>:
 800d100:	20001190 	.word	0x20001190
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800d104:	bf00      	nop
 800d106:	bf00      	nop

0800d108 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b082      	sub	sp, #8
 800d10c:	af00      	add	r7, sp, #0
	__asm volatile
 800d10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d112:	f383 8811 	msr	BASEPRI, r3
 800d116:	f3bf 8f6f 	isb	sy
 800d11a:	f3bf 8f4f 	dsb	sy
 800d11e:	607b      	str	r3, [r7, #4]
}
 800d120:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800d122:	f7fe fed1 	bl	800bec8 <xTaskIncrementTick>
 800d126:	4603      	mov	r3, r0
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d003      	beq.n	800d134 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800d12c:	4b06      	ldr	r3, [pc, #24]	; (800d148 <xPortSysTickHandler+0x40>)
 800d12e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d132:	601a      	str	r2, [r3, #0]
 800d134:	2300      	movs	r3, #0
 800d136:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d138:	683b      	ldr	r3, [r7, #0]
 800d13a:	f383 8811 	msr	BASEPRI, r3
}
 800d13e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800d140:	bf00      	nop
 800d142:	3708      	adds	r7, #8
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}
 800d148:	e000ed04 	.word	0xe000ed04

0800d14c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800d14c:	b480      	push	{r7}
 800d14e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800d150:	4b0b      	ldr	r3, [pc, #44]	; (800d180 <vPortSetupTimerInterrupt+0x34>)
 800d152:	2200      	movs	r2, #0
 800d154:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800d156:	4b0b      	ldr	r3, [pc, #44]	; (800d184 <vPortSetupTimerInterrupt+0x38>)
 800d158:	2200      	movs	r2, #0
 800d15a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800d15c:	4b0a      	ldr	r3, [pc, #40]	; (800d188 <vPortSetupTimerInterrupt+0x3c>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	4a0a      	ldr	r2, [pc, #40]	; (800d18c <vPortSetupTimerInterrupt+0x40>)
 800d162:	fba2 2303 	umull	r2, r3, r2, r3
 800d166:	099b      	lsrs	r3, r3, #6
 800d168:	4a09      	ldr	r2, [pc, #36]	; (800d190 <vPortSetupTimerInterrupt+0x44>)
 800d16a:	3b01      	subs	r3, #1
 800d16c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800d16e:	4b04      	ldr	r3, [pc, #16]	; (800d180 <vPortSetupTimerInterrupt+0x34>)
 800d170:	2207      	movs	r2, #7
 800d172:	601a      	str	r2, [r3, #0]
}
 800d174:	bf00      	nop
 800d176:	46bd      	mov	sp, r7
 800d178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d17c:	4770      	bx	lr
 800d17e:	bf00      	nop
 800d180:	e000e010 	.word	0xe000e010
 800d184:	e000e018 	.word	0xe000e018
 800d188:	20000004 	.word	0x20000004
 800d18c:	10624dd3 	.word	0x10624dd3
 800d190:	e000e014 	.word	0xe000e014

0800d194 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800d194:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800d1a4 <vPortEnableVFP+0x10>
 800d198:	6801      	ldr	r1, [r0, #0]
 800d19a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800d19e:	6001      	str	r1, [r0, #0]
 800d1a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800d1a2:	bf00      	nop
 800d1a4:	e000ed88 	.word	0xe000ed88

0800d1a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800d1a8:	b480      	push	{r7}
 800d1aa:	b085      	sub	sp, #20
 800d1ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800d1ae:	f3ef 8305 	mrs	r3, IPSR
 800d1b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	2b0f      	cmp	r3, #15
 800d1b8:	d914      	bls.n	800d1e4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800d1ba:	4a17      	ldr	r2, [pc, #92]	; (800d218 <vPortValidateInterruptPriority+0x70>)
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	4413      	add	r3, r2
 800d1c0:	781b      	ldrb	r3, [r3, #0]
 800d1c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800d1c4:	4b15      	ldr	r3, [pc, #84]	; (800d21c <vPortValidateInterruptPriority+0x74>)
 800d1c6:	781b      	ldrb	r3, [r3, #0]
 800d1c8:	7afa      	ldrb	r2, [r7, #11]
 800d1ca:	429a      	cmp	r2, r3
 800d1cc:	d20a      	bcs.n	800d1e4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800d1ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1d2:	f383 8811 	msr	BASEPRI, r3
 800d1d6:	f3bf 8f6f 	isb	sy
 800d1da:	f3bf 8f4f 	dsb	sy
 800d1de:	607b      	str	r3, [r7, #4]
}
 800d1e0:	bf00      	nop
 800d1e2:	e7fe      	b.n	800d1e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800d1e4:	4b0e      	ldr	r3, [pc, #56]	; (800d220 <vPortValidateInterruptPriority+0x78>)
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800d1ec:	4b0d      	ldr	r3, [pc, #52]	; (800d224 <vPortValidateInterruptPriority+0x7c>)
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	429a      	cmp	r2, r3
 800d1f2:	d90a      	bls.n	800d20a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800d1f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1f8:	f383 8811 	msr	BASEPRI, r3
 800d1fc:	f3bf 8f6f 	isb	sy
 800d200:	f3bf 8f4f 	dsb	sy
 800d204:	603b      	str	r3, [r7, #0]
}
 800d206:	bf00      	nop
 800d208:	e7fe      	b.n	800d208 <vPortValidateInterruptPriority+0x60>
	}
 800d20a:	bf00      	nop
 800d20c:	3714      	adds	r7, #20
 800d20e:	46bd      	mov	sp, r7
 800d210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d214:	4770      	bx	lr
 800d216:	bf00      	nop
 800d218:	e000e3f0 	.word	0xe000e3f0
 800d21c:	200017bc 	.word	0x200017bc
 800d220:	e000ed0c 	.word	0xe000ed0c
 800d224:	200017c0 	.word	0x200017c0

0800d228 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800d228:	b580      	push	{r7, lr}
 800d22a:	b08a      	sub	sp, #40	; 0x28
 800d22c:	af00      	add	r7, sp, #0
 800d22e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800d230:	2300      	movs	r3, #0
 800d232:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800d234:	f7fe fd7a 	bl	800bd2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800d238:	4b5b      	ldr	r3, [pc, #364]	; (800d3a8 <pvPortMalloc+0x180>)
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	2b00      	cmp	r3, #0
 800d23e:	d101      	bne.n	800d244 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800d240:	f000 f920 	bl	800d484 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800d244:	4b59      	ldr	r3, [pc, #356]	; (800d3ac <pvPortMalloc+0x184>)
 800d246:	681a      	ldr	r2, [r3, #0]
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	4013      	ands	r3, r2
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	f040 8093 	bne.w	800d378 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d01d      	beq.n	800d294 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800d258:	2208      	movs	r2, #8
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4413      	add	r3, r2
 800d25e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f003 0307 	and.w	r3, r3, #7
 800d266:	2b00      	cmp	r3, #0
 800d268:	d014      	beq.n	800d294 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f023 0307 	bic.w	r3, r3, #7
 800d270:	3308      	adds	r3, #8
 800d272:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f003 0307 	and.w	r3, r3, #7
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d00a      	beq.n	800d294 <pvPortMalloc+0x6c>
	__asm volatile
 800d27e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d282:	f383 8811 	msr	BASEPRI, r3
 800d286:	f3bf 8f6f 	isb	sy
 800d28a:	f3bf 8f4f 	dsb	sy
 800d28e:	617b      	str	r3, [r7, #20]
}
 800d290:	bf00      	nop
 800d292:	e7fe      	b.n	800d292 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	2b00      	cmp	r3, #0
 800d298:	d06e      	beq.n	800d378 <pvPortMalloc+0x150>
 800d29a:	4b45      	ldr	r3, [pc, #276]	; (800d3b0 <pvPortMalloc+0x188>)
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	687a      	ldr	r2, [r7, #4]
 800d2a0:	429a      	cmp	r2, r3
 800d2a2:	d869      	bhi.n	800d378 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800d2a4:	4b43      	ldr	r3, [pc, #268]	; (800d3b4 <pvPortMalloc+0x18c>)
 800d2a6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800d2a8:	4b42      	ldr	r3, [pc, #264]	; (800d3b4 <pvPortMalloc+0x18c>)
 800d2aa:	681b      	ldr	r3, [r3, #0]
 800d2ac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d2ae:	e004      	b.n	800d2ba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800d2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2b2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800d2b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800d2ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2bc:	685b      	ldr	r3, [r3, #4]
 800d2be:	687a      	ldr	r2, [r7, #4]
 800d2c0:	429a      	cmp	r2, r3
 800d2c2:	d903      	bls.n	800d2cc <pvPortMalloc+0xa4>
 800d2c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d1f1      	bne.n	800d2b0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800d2cc:	4b36      	ldr	r3, [pc, #216]	; (800d3a8 <pvPortMalloc+0x180>)
 800d2ce:	681b      	ldr	r3, [r3, #0]
 800d2d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d050      	beq.n	800d378 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800d2d6:	6a3b      	ldr	r3, [r7, #32]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	2208      	movs	r2, #8
 800d2dc:	4413      	add	r3, r2
 800d2de:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d2e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2e2:	681a      	ldr	r2, [r3, #0]
 800d2e4:	6a3b      	ldr	r3, [r7, #32]
 800d2e6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d2e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2ea:	685a      	ldr	r2, [r3, #4]
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	1ad2      	subs	r2, r2, r3
 800d2f0:	2308      	movs	r3, #8
 800d2f2:	005b      	lsls	r3, r3, #1
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	d91f      	bls.n	800d338 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d2f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d300:	69bb      	ldr	r3, [r7, #24]
 800d302:	f003 0307 	and.w	r3, r3, #7
 800d306:	2b00      	cmp	r3, #0
 800d308:	d00a      	beq.n	800d320 <pvPortMalloc+0xf8>
	__asm volatile
 800d30a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d30e:	f383 8811 	msr	BASEPRI, r3
 800d312:	f3bf 8f6f 	isb	sy
 800d316:	f3bf 8f4f 	dsb	sy
 800d31a:	613b      	str	r3, [r7, #16]
}
 800d31c:	bf00      	nop
 800d31e:	e7fe      	b.n	800d31e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d322:	685a      	ldr	r2, [r3, #4]
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	1ad2      	subs	r2, r2, r3
 800d328:	69bb      	ldr	r3, [r7, #24]
 800d32a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d32c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d32e:	687a      	ldr	r2, [r7, #4]
 800d330:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d332:	69b8      	ldr	r0, [r7, #24]
 800d334:	f000 f908 	bl	800d548 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d338:	4b1d      	ldr	r3, [pc, #116]	; (800d3b0 <pvPortMalloc+0x188>)
 800d33a:	681a      	ldr	r2, [r3, #0]
 800d33c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d33e:	685b      	ldr	r3, [r3, #4]
 800d340:	1ad3      	subs	r3, r2, r3
 800d342:	4a1b      	ldr	r2, [pc, #108]	; (800d3b0 <pvPortMalloc+0x188>)
 800d344:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d346:	4b1a      	ldr	r3, [pc, #104]	; (800d3b0 <pvPortMalloc+0x188>)
 800d348:	681a      	ldr	r2, [r3, #0]
 800d34a:	4b1b      	ldr	r3, [pc, #108]	; (800d3b8 <pvPortMalloc+0x190>)
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	429a      	cmp	r2, r3
 800d350:	d203      	bcs.n	800d35a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d352:	4b17      	ldr	r3, [pc, #92]	; (800d3b0 <pvPortMalloc+0x188>)
 800d354:	681b      	ldr	r3, [r3, #0]
 800d356:	4a18      	ldr	r2, [pc, #96]	; (800d3b8 <pvPortMalloc+0x190>)
 800d358:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d35c:	685a      	ldr	r2, [r3, #4]
 800d35e:	4b13      	ldr	r3, [pc, #76]	; (800d3ac <pvPortMalloc+0x184>)
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	431a      	orrs	r2, r3
 800d364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d366:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d36a:	2200      	movs	r2, #0
 800d36c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d36e:	4b13      	ldr	r3, [pc, #76]	; (800d3bc <pvPortMalloc+0x194>)
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	3301      	adds	r3, #1
 800d374:	4a11      	ldr	r2, [pc, #68]	; (800d3bc <pvPortMalloc+0x194>)
 800d376:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d378:	f7fe fce6 	bl	800bd48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d37c:	69fb      	ldr	r3, [r7, #28]
 800d37e:	f003 0307 	and.w	r3, r3, #7
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00a      	beq.n	800d39c <pvPortMalloc+0x174>
	__asm volatile
 800d386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d38a:	f383 8811 	msr	BASEPRI, r3
 800d38e:	f3bf 8f6f 	isb	sy
 800d392:	f3bf 8f4f 	dsb	sy
 800d396:	60fb      	str	r3, [r7, #12]
}
 800d398:	bf00      	nop
 800d39a:	e7fe      	b.n	800d39a <pvPortMalloc+0x172>
	return pvReturn;
 800d39c:	69fb      	ldr	r3, [r7, #28]
}
 800d39e:	4618      	mov	r0, r3
 800d3a0:	3728      	adds	r7, #40	; 0x28
 800d3a2:	46bd      	mov	sp, r7
 800d3a4:	bd80      	pop	{r7, pc}
 800d3a6:	bf00      	nop
 800d3a8:	20006f24 	.word	0x20006f24
 800d3ac:	20006f38 	.word	0x20006f38
 800d3b0:	20006f28 	.word	0x20006f28
 800d3b4:	20006f1c 	.word	0x20006f1c
 800d3b8:	20006f2c 	.word	0x20006f2c
 800d3bc:	20006f30 	.word	0x20006f30

0800d3c0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d3c0:	b580      	push	{r7, lr}
 800d3c2:	b086      	sub	sp, #24
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d04d      	beq.n	800d46e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d3d2:	2308      	movs	r3, #8
 800d3d4:	425b      	negs	r3, r3
 800d3d6:	697a      	ldr	r2, [r7, #20]
 800d3d8:	4413      	add	r3, r2
 800d3da:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d3e0:	693b      	ldr	r3, [r7, #16]
 800d3e2:	685a      	ldr	r2, [r3, #4]
 800d3e4:	4b24      	ldr	r3, [pc, #144]	; (800d478 <vPortFree+0xb8>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	4013      	ands	r3, r2
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d10a      	bne.n	800d404 <vPortFree+0x44>
	__asm volatile
 800d3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3f2:	f383 8811 	msr	BASEPRI, r3
 800d3f6:	f3bf 8f6f 	isb	sy
 800d3fa:	f3bf 8f4f 	dsb	sy
 800d3fe:	60fb      	str	r3, [r7, #12]
}
 800d400:	bf00      	nop
 800d402:	e7fe      	b.n	800d402 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d404:	693b      	ldr	r3, [r7, #16]
 800d406:	681b      	ldr	r3, [r3, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d00a      	beq.n	800d422 <vPortFree+0x62>
	__asm volatile
 800d40c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d410:	f383 8811 	msr	BASEPRI, r3
 800d414:	f3bf 8f6f 	isb	sy
 800d418:	f3bf 8f4f 	dsb	sy
 800d41c:	60bb      	str	r3, [r7, #8]
}
 800d41e:	bf00      	nop
 800d420:	e7fe      	b.n	800d420 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d422:	693b      	ldr	r3, [r7, #16]
 800d424:	685a      	ldr	r2, [r3, #4]
 800d426:	4b14      	ldr	r3, [pc, #80]	; (800d478 <vPortFree+0xb8>)
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	4013      	ands	r3, r2
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d01e      	beq.n	800d46e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d430:	693b      	ldr	r3, [r7, #16]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d11a      	bne.n	800d46e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d438:	693b      	ldr	r3, [r7, #16]
 800d43a:	685a      	ldr	r2, [r3, #4]
 800d43c:	4b0e      	ldr	r3, [pc, #56]	; (800d478 <vPortFree+0xb8>)
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	43db      	mvns	r3, r3
 800d442:	401a      	ands	r2, r3
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d448:	f7fe fc70 	bl	800bd2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d44c:	693b      	ldr	r3, [r7, #16]
 800d44e:	685a      	ldr	r2, [r3, #4]
 800d450:	4b0a      	ldr	r3, [pc, #40]	; (800d47c <vPortFree+0xbc>)
 800d452:	681b      	ldr	r3, [r3, #0]
 800d454:	4413      	add	r3, r2
 800d456:	4a09      	ldr	r2, [pc, #36]	; (800d47c <vPortFree+0xbc>)
 800d458:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d45a:	6938      	ldr	r0, [r7, #16]
 800d45c:	f000 f874 	bl	800d548 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d460:	4b07      	ldr	r3, [pc, #28]	; (800d480 <vPortFree+0xc0>)
 800d462:	681b      	ldr	r3, [r3, #0]
 800d464:	3301      	adds	r3, #1
 800d466:	4a06      	ldr	r2, [pc, #24]	; (800d480 <vPortFree+0xc0>)
 800d468:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d46a:	f7fe fc6d 	bl	800bd48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d46e:	bf00      	nop
 800d470:	3718      	adds	r7, #24
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}
 800d476:	bf00      	nop
 800d478:	20006f38 	.word	0x20006f38
 800d47c:	20006f28 	.word	0x20006f28
 800d480:	20006f34 	.word	0x20006f34

0800d484 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d484:	b480      	push	{r7}
 800d486:	b085      	sub	sp, #20
 800d488:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d48a:	f245 7358 	movw	r3, #22360	; 0x5758
 800d48e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d490:	4b27      	ldr	r3, [pc, #156]	; (800d530 <prvHeapInit+0xac>)
 800d492:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	f003 0307 	and.w	r3, r3, #7
 800d49a:	2b00      	cmp	r3, #0
 800d49c:	d00c      	beq.n	800d4b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	3307      	adds	r3, #7
 800d4a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	f023 0307 	bic.w	r3, r3, #7
 800d4aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d4ac:	68ba      	ldr	r2, [r7, #8]
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	1ad3      	subs	r3, r2, r3
 800d4b2:	4a1f      	ldr	r2, [pc, #124]	; (800d530 <prvHeapInit+0xac>)
 800d4b4:	4413      	add	r3, r2
 800d4b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d4bc:	4a1d      	ldr	r2, [pc, #116]	; (800d534 <prvHeapInit+0xb0>)
 800d4be:	687b      	ldr	r3, [r7, #4]
 800d4c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d4c2:	4b1c      	ldr	r3, [pc, #112]	; (800d534 <prvHeapInit+0xb0>)
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	68ba      	ldr	r2, [r7, #8]
 800d4cc:	4413      	add	r3, r2
 800d4ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d4d0:	2208      	movs	r2, #8
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	1a9b      	subs	r3, r3, r2
 800d4d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	f023 0307 	bic.w	r3, r3, #7
 800d4de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	4a15      	ldr	r2, [pc, #84]	; (800d538 <prvHeapInit+0xb4>)
 800d4e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d4e6:	4b14      	ldr	r3, [pc, #80]	; (800d538 <prvHeapInit+0xb4>)
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d4ee:	4b12      	ldr	r3, [pc, #72]	; (800d538 <prvHeapInit+0xb4>)
 800d4f0:	681b      	ldr	r3, [r3, #0]
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	68fa      	ldr	r2, [r7, #12]
 800d4fe:	1ad2      	subs	r2, r2, r3
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d504:	4b0c      	ldr	r3, [pc, #48]	; (800d538 <prvHeapInit+0xb4>)
 800d506:	681a      	ldr	r2, [r3, #0]
 800d508:	683b      	ldr	r3, [r7, #0]
 800d50a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d50c:	683b      	ldr	r3, [r7, #0]
 800d50e:	685b      	ldr	r3, [r3, #4]
 800d510:	4a0a      	ldr	r2, [pc, #40]	; (800d53c <prvHeapInit+0xb8>)
 800d512:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	685b      	ldr	r3, [r3, #4]
 800d518:	4a09      	ldr	r2, [pc, #36]	; (800d540 <prvHeapInit+0xbc>)
 800d51a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d51c:	4b09      	ldr	r3, [pc, #36]	; (800d544 <prvHeapInit+0xc0>)
 800d51e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d522:	601a      	str	r2, [r3, #0]
}
 800d524:	bf00      	nop
 800d526:	3714      	adds	r7, #20
 800d528:	46bd      	mov	sp, r7
 800d52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d52e:	4770      	bx	lr
 800d530:	200017c4 	.word	0x200017c4
 800d534:	20006f1c 	.word	0x20006f1c
 800d538:	20006f24 	.word	0x20006f24
 800d53c:	20006f2c 	.word	0x20006f2c
 800d540:	20006f28 	.word	0x20006f28
 800d544:	20006f38 	.word	0x20006f38

0800d548 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d548:	b480      	push	{r7}
 800d54a:	b085      	sub	sp, #20
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d550:	4b28      	ldr	r3, [pc, #160]	; (800d5f4 <prvInsertBlockIntoFreeList+0xac>)
 800d552:	60fb      	str	r3, [r7, #12]
 800d554:	e002      	b.n	800d55c <prvInsertBlockIntoFreeList+0x14>
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	60fb      	str	r3, [r7, #12]
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	687a      	ldr	r2, [r7, #4]
 800d562:	429a      	cmp	r2, r3
 800d564:	d8f7      	bhi.n	800d556 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	685b      	ldr	r3, [r3, #4]
 800d56e:	68ba      	ldr	r2, [r7, #8]
 800d570:	4413      	add	r3, r2
 800d572:	687a      	ldr	r2, [r7, #4]
 800d574:	429a      	cmp	r2, r3
 800d576:	d108      	bne.n	800d58a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	685a      	ldr	r2, [r3, #4]
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	685b      	ldr	r3, [r3, #4]
 800d580:	441a      	add	r2, r3
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	685b      	ldr	r3, [r3, #4]
 800d592:	68ba      	ldr	r2, [r7, #8]
 800d594:	441a      	add	r2, r3
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	429a      	cmp	r2, r3
 800d59c:	d118      	bne.n	800d5d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	681a      	ldr	r2, [r3, #0]
 800d5a2:	4b15      	ldr	r3, [pc, #84]	; (800d5f8 <prvInsertBlockIntoFreeList+0xb0>)
 800d5a4:	681b      	ldr	r3, [r3, #0]
 800d5a6:	429a      	cmp	r2, r3
 800d5a8:	d00d      	beq.n	800d5c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	685a      	ldr	r2, [r3, #4]
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	685b      	ldr	r3, [r3, #4]
 800d5b4:	441a      	add	r2, r3
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	681a      	ldr	r2, [r3, #0]
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	601a      	str	r2, [r3, #0]
 800d5c4:	e008      	b.n	800d5d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d5c6:	4b0c      	ldr	r3, [pc, #48]	; (800d5f8 <prvInsertBlockIntoFreeList+0xb0>)
 800d5c8:	681a      	ldr	r2, [r3, #0]
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	601a      	str	r2, [r3, #0]
 800d5ce:	e003      	b.n	800d5d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	681a      	ldr	r2, [r3, #0]
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d5d8:	68fa      	ldr	r2, [r7, #12]
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	429a      	cmp	r2, r3
 800d5de:	d002      	beq.n	800d5e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d5e0:	68fb      	ldr	r3, [r7, #12]
 800d5e2:	687a      	ldr	r2, [r7, #4]
 800d5e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d5e6:	bf00      	nop
 800d5e8:	3714      	adds	r7, #20
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5f0:	4770      	bx	lr
 800d5f2:	bf00      	nop
 800d5f4:	20006f1c 	.word	0x20006f1c
 800d5f8:	20006f24 	.word	0x20006f24

0800d5fc <_calloc_r>:
 800d5fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d5fe:	fba1 2402 	umull	r2, r4, r1, r2
 800d602:	b94c      	cbnz	r4, 800d618 <_calloc_r+0x1c>
 800d604:	4611      	mov	r1, r2
 800d606:	9201      	str	r2, [sp, #4]
 800d608:	f000 f82e 	bl	800d668 <_malloc_r>
 800d60c:	9a01      	ldr	r2, [sp, #4]
 800d60e:	4605      	mov	r5, r0
 800d610:	b930      	cbnz	r0, 800d620 <_calloc_r+0x24>
 800d612:	4628      	mov	r0, r5
 800d614:	b003      	add	sp, #12
 800d616:	bd30      	pop	{r4, r5, pc}
 800d618:	220c      	movs	r2, #12
 800d61a:	6002      	str	r2, [r0, #0]
 800d61c:	2500      	movs	r5, #0
 800d61e:	e7f8      	b.n	800d612 <_calloc_r+0x16>
 800d620:	4621      	mov	r1, r4
 800d622:	f001 f864 	bl	800e6ee <memset>
 800d626:	e7f4      	b.n	800d612 <_calloc_r+0x16>

0800d628 <sbrk_aligned>:
 800d628:	b570      	push	{r4, r5, r6, lr}
 800d62a:	4e0e      	ldr	r6, [pc, #56]	; (800d664 <sbrk_aligned+0x3c>)
 800d62c:	460c      	mov	r4, r1
 800d62e:	6831      	ldr	r1, [r6, #0]
 800d630:	4605      	mov	r5, r0
 800d632:	b911      	cbnz	r1, 800d63a <sbrk_aligned+0x12>
 800d634:	f001 f8f2 	bl	800e81c <_sbrk_r>
 800d638:	6030      	str	r0, [r6, #0]
 800d63a:	4621      	mov	r1, r4
 800d63c:	4628      	mov	r0, r5
 800d63e:	f001 f8ed 	bl	800e81c <_sbrk_r>
 800d642:	1c43      	adds	r3, r0, #1
 800d644:	d00a      	beq.n	800d65c <sbrk_aligned+0x34>
 800d646:	1cc4      	adds	r4, r0, #3
 800d648:	f024 0403 	bic.w	r4, r4, #3
 800d64c:	42a0      	cmp	r0, r4
 800d64e:	d007      	beq.n	800d660 <sbrk_aligned+0x38>
 800d650:	1a21      	subs	r1, r4, r0
 800d652:	4628      	mov	r0, r5
 800d654:	f001 f8e2 	bl	800e81c <_sbrk_r>
 800d658:	3001      	adds	r0, #1
 800d65a:	d101      	bne.n	800d660 <sbrk_aligned+0x38>
 800d65c:	f04f 34ff 	mov.w	r4, #4294967295
 800d660:	4620      	mov	r0, r4
 800d662:	bd70      	pop	{r4, r5, r6, pc}
 800d664:	20006f40 	.word	0x20006f40

0800d668 <_malloc_r>:
 800d668:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d66c:	1ccd      	adds	r5, r1, #3
 800d66e:	f025 0503 	bic.w	r5, r5, #3
 800d672:	3508      	adds	r5, #8
 800d674:	2d0c      	cmp	r5, #12
 800d676:	bf38      	it	cc
 800d678:	250c      	movcc	r5, #12
 800d67a:	2d00      	cmp	r5, #0
 800d67c:	4607      	mov	r7, r0
 800d67e:	db01      	blt.n	800d684 <_malloc_r+0x1c>
 800d680:	42a9      	cmp	r1, r5
 800d682:	d905      	bls.n	800d690 <_malloc_r+0x28>
 800d684:	230c      	movs	r3, #12
 800d686:	603b      	str	r3, [r7, #0]
 800d688:	2600      	movs	r6, #0
 800d68a:	4630      	mov	r0, r6
 800d68c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d690:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800d764 <_malloc_r+0xfc>
 800d694:	f000 f868 	bl	800d768 <__malloc_lock>
 800d698:	f8d8 3000 	ldr.w	r3, [r8]
 800d69c:	461c      	mov	r4, r3
 800d69e:	bb5c      	cbnz	r4, 800d6f8 <_malloc_r+0x90>
 800d6a0:	4629      	mov	r1, r5
 800d6a2:	4638      	mov	r0, r7
 800d6a4:	f7ff ffc0 	bl	800d628 <sbrk_aligned>
 800d6a8:	1c43      	adds	r3, r0, #1
 800d6aa:	4604      	mov	r4, r0
 800d6ac:	d155      	bne.n	800d75a <_malloc_r+0xf2>
 800d6ae:	f8d8 4000 	ldr.w	r4, [r8]
 800d6b2:	4626      	mov	r6, r4
 800d6b4:	2e00      	cmp	r6, #0
 800d6b6:	d145      	bne.n	800d744 <_malloc_r+0xdc>
 800d6b8:	2c00      	cmp	r4, #0
 800d6ba:	d048      	beq.n	800d74e <_malloc_r+0xe6>
 800d6bc:	6823      	ldr	r3, [r4, #0]
 800d6be:	4631      	mov	r1, r6
 800d6c0:	4638      	mov	r0, r7
 800d6c2:	eb04 0903 	add.w	r9, r4, r3
 800d6c6:	f001 f8a9 	bl	800e81c <_sbrk_r>
 800d6ca:	4581      	cmp	r9, r0
 800d6cc:	d13f      	bne.n	800d74e <_malloc_r+0xe6>
 800d6ce:	6821      	ldr	r1, [r4, #0]
 800d6d0:	1a6d      	subs	r5, r5, r1
 800d6d2:	4629      	mov	r1, r5
 800d6d4:	4638      	mov	r0, r7
 800d6d6:	f7ff ffa7 	bl	800d628 <sbrk_aligned>
 800d6da:	3001      	adds	r0, #1
 800d6dc:	d037      	beq.n	800d74e <_malloc_r+0xe6>
 800d6de:	6823      	ldr	r3, [r4, #0]
 800d6e0:	442b      	add	r3, r5
 800d6e2:	6023      	str	r3, [r4, #0]
 800d6e4:	f8d8 3000 	ldr.w	r3, [r8]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d038      	beq.n	800d75e <_malloc_r+0xf6>
 800d6ec:	685a      	ldr	r2, [r3, #4]
 800d6ee:	42a2      	cmp	r2, r4
 800d6f0:	d12b      	bne.n	800d74a <_malloc_r+0xe2>
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	605a      	str	r2, [r3, #4]
 800d6f6:	e00f      	b.n	800d718 <_malloc_r+0xb0>
 800d6f8:	6822      	ldr	r2, [r4, #0]
 800d6fa:	1b52      	subs	r2, r2, r5
 800d6fc:	d41f      	bmi.n	800d73e <_malloc_r+0xd6>
 800d6fe:	2a0b      	cmp	r2, #11
 800d700:	d917      	bls.n	800d732 <_malloc_r+0xca>
 800d702:	1961      	adds	r1, r4, r5
 800d704:	42a3      	cmp	r3, r4
 800d706:	6025      	str	r5, [r4, #0]
 800d708:	bf18      	it	ne
 800d70a:	6059      	strne	r1, [r3, #4]
 800d70c:	6863      	ldr	r3, [r4, #4]
 800d70e:	bf08      	it	eq
 800d710:	f8c8 1000 	streq.w	r1, [r8]
 800d714:	5162      	str	r2, [r4, r5]
 800d716:	604b      	str	r3, [r1, #4]
 800d718:	4638      	mov	r0, r7
 800d71a:	f104 060b 	add.w	r6, r4, #11
 800d71e:	f000 f829 	bl	800d774 <__malloc_unlock>
 800d722:	f026 0607 	bic.w	r6, r6, #7
 800d726:	1d23      	adds	r3, r4, #4
 800d728:	1af2      	subs	r2, r6, r3
 800d72a:	d0ae      	beq.n	800d68a <_malloc_r+0x22>
 800d72c:	1b9b      	subs	r3, r3, r6
 800d72e:	50a3      	str	r3, [r4, r2]
 800d730:	e7ab      	b.n	800d68a <_malloc_r+0x22>
 800d732:	42a3      	cmp	r3, r4
 800d734:	6862      	ldr	r2, [r4, #4]
 800d736:	d1dd      	bne.n	800d6f4 <_malloc_r+0x8c>
 800d738:	f8c8 2000 	str.w	r2, [r8]
 800d73c:	e7ec      	b.n	800d718 <_malloc_r+0xb0>
 800d73e:	4623      	mov	r3, r4
 800d740:	6864      	ldr	r4, [r4, #4]
 800d742:	e7ac      	b.n	800d69e <_malloc_r+0x36>
 800d744:	4634      	mov	r4, r6
 800d746:	6876      	ldr	r6, [r6, #4]
 800d748:	e7b4      	b.n	800d6b4 <_malloc_r+0x4c>
 800d74a:	4613      	mov	r3, r2
 800d74c:	e7cc      	b.n	800d6e8 <_malloc_r+0x80>
 800d74e:	230c      	movs	r3, #12
 800d750:	603b      	str	r3, [r7, #0]
 800d752:	4638      	mov	r0, r7
 800d754:	f000 f80e 	bl	800d774 <__malloc_unlock>
 800d758:	e797      	b.n	800d68a <_malloc_r+0x22>
 800d75a:	6025      	str	r5, [r4, #0]
 800d75c:	e7dc      	b.n	800d718 <_malloc_r+0xb0>
 800d75e:	605b      	str	r3, [r3, #4]
 800d760:	deff      	udf	#255	; 0xff
 800d762:	bf00      	nop
 800d764:	20006f3c 	.word	0x20006f3c

0800d768 <__malloc_lock>:
 800d768:	4801      	ldr	r0, [pc, #4]	; (800d770 <__malloc_lock+0x8>)
 800d76a:	f001 b8a3 	b.w	800e8b4 <__retarget_lock_acquire_recursive>
 800d76e:	bf00      	nop
 800d770:	20007084 	.word	0x20007084

0800d774 <__malloc_unlock>:
 800d774:	4801      	ldr	r0, [pc, #4]	; (800d77c <__malloc_unlock+0x8>)
 800d776:	f001 b89e 	b.w	800e8b6 <__retarget_lock_release_recursive>
 800d77a:	bf00      	nop
 800d77c:	20007084 	.word	0x20007084

0800d780 <__cvt>:
 800d780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d784:	ec55 4b10 	vmov	r4, r5, d0
 800d788:	2d00      	cmp	r5, #0
 800d78a:	460e      	mov	r6, r1
 800d78c:	4619      	mov	r1, r3
 800d78e:	462b      	mov	r3, r5
 800d790:	bfbb      	ittet	lt
 800d792:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d796:	461d      	movlt	r5, r3
 800d798:	2300      	movge	r3, #0
 800d79a:	232d      	movlt	r3, #45	; 0x2d
 800d79c:	700b      	strb	r3, [r1, #0]
 800d79e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d7a0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d7a4:	4691      	mov	r9, r2
 800d7a6:	f023 0820 	bic.w	r8, r3, #32
 800d7aa:	bfbc      	itt	lt
 800d7ac:	4622      	movlt	r2, r4
 800d7ae:	4614      	movlt	r4, r2
 800d7b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d7b4:	d005      	beq.n	800d7c2 <__cvt+0x42>
 800d7b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800d7ba:	d100      	bne.n	800d7be <__cvt+0x3e>
 800d7bc:	3601      	adds	r6, #1
 800d7be:	2102      	movs	r1, #2
 800d7c0:	e000      	b.n	800d7c4 <__cvt+0x44>
 800d7c2:	2103      	movs	r1, #3
 800d7c4:	ab03      	add	r3, sp, #12
 800d7c6:	9301      	str	r3, [sp, #4]
 800d7c8:	ab02      	add	r3, sp, #8
 800d7ca:	9300      	str	r3, [sp, #0]
 800d7cc:	ec45 4b10 	vmov	d0, r4, r5
 800d7d0:	4653      	mov	r3, sl
 800d7d2:	4632      	mov	r2, r6
 800d7d4:	f001 f90c 	bl	800e9f0 <_dtoa_r>
 800d7d8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800d7dc:	4607      	mov	r7, r0
 800d7de:	d102      	bne.n	800d7e6 <__cvt+0x66>
 800d7e0:	f019 0f01 	tst.w	r9, #1
 800d7e4:	d022      	beq.n	800d82c <__cvt+0xac>
 800d7e6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800d7ea:	eb07 0906 	add.w	r9, r7, r6
 800d7ee:	d110      	bne.n	800d812 <__cvt+0x92>
 800d7f0:	783b      	ldrb	r3, [r7, #0]
 800d7f2:	2b30      	cmp	r3, #48	; 0x30
 800d7f4:	d10a      	bne.n	800d80c <__cvt+0x8c>
 800d7f6:	2200      	movs	r2, #0
 800d7f8:	2300      	movs	r3, #0
 800d7fa:	4620      	mov	r0, r4
 800d7fc:	4629      	mov	r1, r5
 800d7fe:	f7f3 f983 	bl	8000b08 <__aeabi_dcmpeq>
 800d802:	b918      	cbnz	r0, 800d80c <__cvt+0x8c>
 800d804:	f1c6 0601 	rsb	r6, r6, #1
 800d808:	f8ca 6000 	str.w	r6, [sl]
 800d80c:	f8da 3000 	ldr.w	r3, [sl]
 800d810:	4499      	add	r9, r3
 800d812:	2200      	movs	r2, #0
 800d814:	2300      	movs	r3, #0
 800d816:	4620      	mov	r0, r4
 800d818:	4629      	mov	r1, r5
 800d81a:	f7f3 f975 	bl	8000b08 <__aeabi_dcmpeq>
 800d81e:	b108      	cbz	r0, 800d824 <__cvt+0xa4>
 800d820:	f8cd 900c 	str.w	r9, [sp, #12]
 800d824:	2230      	movs	r2, #48	; 0x30
 800d826:	9b03      	ldr	r3, [sp, #12]
 800d828:	454b      	cmp	r3, r9
 800d82a:	d307      	bcc.n	800d83c <__cvt+0xbc>
 800d82c:	9b03      	ldr	r3, [sp, #12]
 800d82e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d830:	1bdb      	subs	r3, r3, r7
 800d832:	4638      	mov	r0, r7
 800d834:	6013      	str	r3, [r2, #0]
 800d836:	b004      	add	sp, #16
 800d838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d83c:	1c59      	adds	r1, r3, #1
 800d83e:	9103      	str	r1, [sp, #12]
 800d840:	701a      	strb	r2, [r3, #0]
 800d842:	e7f0      	b.n	800d826 <__cvt+0xa6>

0800d844 <__exponent>:
 800d844:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d846:	4603      	mov	r3, r0
 800d848:	2900      	cmp	r1, #0
 800d84a:	bfb8      	it	lt
 800d84c:	4249      	neglt	r1, r1
 800d84e:	f803 2b02 	strb.w	r2, [r3], #2
 800d852:	bfb4      	ite	lt
 800d854:	222d      	movlt	r2, #45	; 0x2d
 800d856:	222b      	movge	r2, #43	; 0x2b
 800d858:	2909      	cmp	r1, #9
 800d85a:	7042      	strb	r2, [r0, #1]
 800d85c:	dd2a      	ble.n	800d8b4 <__exponent+0x70>
 800d85e:	f10d 0207 	add.w	r2, sp, #7
 800d862:	4617      	mov	r7, r2
 800d864:	260a      	movs	r6, #10
 800d866:	4694      	mov	ip, r2
 800d868:	fb91 f5f6 	sdiv	r5, r1, r6
 800d86c:	fb06 1415 	mls	r4, r6, r5, r1
 800d870:	3430      	adds	r4, #48	; 0x30
 800d872:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800d876:	460c      	mov	r4, r1
 800d878:	2c63      	cmp	r4, #99	; 0x63
 800d87a:	f102 32ff 	add.w	r2, r2, #4294967295
 800d87e:	4629      	mov	r1, r5
 800d880:	dcf1      	bgt.n	800d866 <__exponent+0x22>
 800d882:	3130      	adds	r1, #48	; 0x30
 800d884:	f1ac 0402 	sub.w	r4, ip, #2
 800d888:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d88c:	1c41      	adds	r1, r0, #1
 800d88e:	4622      	mov	r2, r4
 800d890:	42ba      	cmp	r2, r7
 800d892:	d30a      	bcc.n	800d8aa <__exponent+0x66>
 800d894:	f10d 0209 	add.w	r2, sp, #9
 800d898:	eba2 020c 	sub.w	r2, r2, ip
 800d89c:	42bc      	cmp	r4, r7
 800d89e:	bf88      	it	hi
 800d8a0:	2200      	movhi	r2, #0
 800d8a2:	4413      	add	r3, r2
 800d8a4:	1a18      	subs	r0, r3, r0
 800d8a6:	b003      	add	sp, #12
 800d8a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8aa:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d8ae:	f801 5f01 	strb.w	r5, [r1, #1]!
 800d8b2:	e7ed      	b.n	800d890 <__exponent+0x4c>
 800d8b4:	2330      	movs	r3, #48	; 0x30
 800d8b6:	3130      	adds	r1, #48	; 0x30
 800d8b8:	7083      	strb	r3, [r0, #2]
 800d8ba:	70c1      	strb	r1, [r0, #3]
 800d8bc:	1d03      	adds	r3, r0, #4
 800d8be:	e7f1      	b.n	800d8a4 <__exponent+0x60>

0800d8c0 <_printf_float>:
 800d8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c4:	ed2d 8b02 	vpush	{d8}
 800d8c8:	b08d      	sub	sp, #52	; 0x34
 800d8ca:	460c      	mov	r4, r1
 800d8cc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800d8d0:	4616      	mov	r6, r2
 800d8d2:	461f      	mov	r7, r3
 800d8d4:	4605      	mov	r5, r0
 800d8d6:	f000 ff13 	bl	800e700 <_localeconv_r>
 800d8da:	f8d0 a000 	ldr.w	sl, [r0]
 800d8de:	4650      	mov	r0, sl
 800d8e0:	f7f2 fce6 	bl	80002b0 <strlen>
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	930a      	str	r3, [sp, #40]	; 0x28
 800d8e8:	6823      	ldr	r3, [r4, #0]
 800d8ea:	9305      	str	r3, [sp, #20]
 800d8ec:	f8d8 3000 	ldr.w	r3, [r8]
 800d8f0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800d8f4:	3307      	adds	r3, #7
 800d8f6:	f023 0307 	bic.w	r3, r3, #7
 800d8fa:	f103 0208 	add.w	r2, r3, #8
 800d8fe:	f8c8 2000 	str.w	r2, [r8]
 800d902:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d906:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d90a:	9307      	str	r3, [sp, #28]
 800d90c:	f8cd 8018 	str.w	r8, [sp, #24]
 800d910:	ee08 0a10 	vmov	s16, r0
 800d914:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800d918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d91c:	4b9e      	ldr	r3, [pc, #632]	; (800db98 <_printf_float+0x2d8>)
 800d91e:	f04f 32ff 	mov.w	r2, #4294967295
 800d922:	f7f3 f923 	bl	8000b6c <__aeabi_dcmpun>
 800d926:	bb88      	cbnz	r0, 800d98c <_printf_float+0xcc>
 800d928:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d92c:	4b9a      	ldr	r3, [pc, #616]	; (800db98 <_printf_float+0x2d8>)
 800d92e:	f04f 32ff 	mov.w	r2, #4294967295
 800d932:	f7f3 f8fd 	bl	8000b30 <__aeabi_dcmple>
 800d936:	bb48      	cbnz	r0, 800d98c <_printf_float+0xcc>
 800d938:	2200      	movs	r2, #0
 800d93a:	2300      	movs	r3, #0
 800d93c:	4640      	mov	r0, r8
 800d93e:	4649      	mov	r1, r9
 800d940:	f7f3 f8ec 	bl	8000b1c <__aeabi_dcmplt>
 800d944:	b110      	cbz	r0, 800d94c <_printf_float+0x8c>
 800d946:	232d      	movs	r3, #45	; 0x2d
 800d948:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d94c:	4a93      	ldr	r2, [pc, #588]	; (800db9c <_printf_float+0x2dc>)
 800d94e:	4b94      	ldr	r3, [pc, #592]	; (800dba0 <_printf_float+0x2e0>)
 800d950:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800d954:	bf94      	ite	ls
 800d956:	4690      	movls	r8, r2
 800d958:	4698      	movhi	r8, r3
 800d95a:	2303      	movs	r3, #3
 800d95c:	6123      	str	r3, [r4, #16]
 800d95e:	9b05      	ldr	r3, [sp, #20]
 800d960:	f023 0304 	bic.w	r3, r3, #4
 800d964:	6023      	str	r3, [r4, #0]
 800d966:	f04f 0900 	mov.w	r9, #0
 800d96a:	9700      	str	r7, [sp, #0]
 800d96c:	4633      	mov	r3, r6
 800d96e:	aa0b      	add	r2, sp, #44	; 0x2c
 800d970:	4621      	mov	r1, r4
 800d972:	4628      	mov	r0, r5
 800d974:	f000 f9da 	bl	800dd2c <_printf_common>
 800d978:	3001      	adds	r0, #1
 800d97a:	f040 8090 	bne.w	800da9e <_printf_float+0x1de>
 800d97e:	f04f 30ff 	mov.w	r0, #4294967295
 800d982:	b00d      	add	sp, #52	; 0x34
 800d984:	ecbd 8b02 	vpop	{d8}
 800d988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d98c:	4642      	mov	r2, r8
 800d98e:	464b      	mov	r3, r9
 800d990:	4640      	mov	r0, r8
 800d992:	4649      	mov	r1, r9
 800d994:	f7f3 f8ea 	bl	8000b6c <__aeabi_dcmpun>
 800d998:	b140      	cbz	r0, 800d9ac <_printf_float+0xec>
 800d99a:	464b      	mov	r3, r9
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	bfbc      	itt	lt
 800d9a0:	232d      	movlt	r3, #45	; 0x2d
 800d9a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800d9a6:	4a7f      	ldr	r2, [pc, #508]	; (800dba4 <_printf_float+0x2e4>)
 800d9a8:	4b7f      	ldr	r3, [pc, #508]	; (800dba8 <_printf_float+0x2e8>)
 800d9aa:	e7d1      	b.n	800d950 <_printf_float+0x90>
 800d9ac:	6863      	ldr	r3, [r4, #4]
 800d9ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800d9b2:	9206      	str	r2, [sp, #24]
 800d9b4:	1c5a      	adds	r2, r3, #1
 800d9b6:	d13f      	bne.n	800da38 <_printf_float+0x178>
 800d9b8:	2306      	movs	r3, #6
 800d9ba:	6063      	str	r3, [r4, #4]
 800d9bc:	9b05      	ldr	r3, [sp, #20]
 800d9be:	6861      	ldr	r1, [r4, #4]
 800d9c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	9303      	str	r3, [sp, #12]
 800d9c8:	ab0a      	add	r3, sp, #40	; 0x28
 800d9ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 800d9ce:	ab09      	add	r3, sp, #36	; 0x24
 800d9d0:	ec49 8b10 	vmov	d0, r8, r9
 800d9d4:	9300      	str	r3, [sp, #0]
 800d9d6:	6022      	str	r2, [r4, #0]
 800d9d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d9dc:	4628      	mov	r0, r5
 800d9de:	f7ff fecf 	bl	800d780 <__cvt>
 800d9e2:	9b06      	ldr	r3, [sp, #24]
 800d9e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d9e6:	2b47      	cmp	r3, #71	; 0x47
 800d9e8:	4680      	mov	r8, r0
 800d9ea:	d108      	bne.n	800d9fe <_printf_float+0x13e>
 800d9ec:	1cc8      	adds	r0, r1, #3
 800d9ee:	db02      	blt.n	800d9f6 <_printf_float+0x136>
 800d9f0:	6863      	ldr	r3, [r4, #4]
 800d9f2:	4299      	cmp	r1, r3
 800d9f4:	dd41      	ble.n	800da7a <_printf_float+0x1ba>
 800d9f6:	f1ab 0302 	sub.w	r3, fp, #2
 800d9fa:	fa5f fb83 	uxtb.w	fp, r3
 800d9fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800da02:	d820      	bhi.n	800da46 <_printf_float+0x186>
 800da04:	3901      	subs	r1, #1
 800da06:	465a      	mov	r2, fp
 800da08:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800da0c:	9109      	str	r1, [sp, #36]	; 0x24
 800da0e:	f7ff ff19 	bl	800d844 <__exponent>
 800da12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800da14:	1813      	adds	r3, r2, r0
 800da16:	2a01      	cmp	r2, #1
 800da18:	4681      	mov	r9, r0
 800da1a:	6123      	str	r3, [r4, #16]
 800da1c:	dc02      	bgt.n	800da24 <_printf_float+0x164>
 800da1e:	6822      	ldr	r2, [r4, #0]
 800da20:	07d2      	lsls	r2, r2, #31
 800da22:	d501      	bpl.n	800da28 <_printf_float+0x168>
 800da24:	3301      	adds	r3, #1
 800da26:	6123      	str	r3, [r4, #16]
 800da28:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d09c      	beq.n	800d96a <_printf_float+0xaa>
 800da30:	232d      	movs	r3, #45	; 0x2d
 800da32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da36:	e798      	b.n	800d96a <_printf_float+0xaa>
 800da38:	9a06      	ldr	r2, [sp, #24]
 800da3a:	2a47      	cmp	r2, #71	; 0x47
 800da3c:	d1be      	bne.n	800d9bc <_printf_float+0xfc>
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d1bc      	bne.n	800d9bc <_printf_float+0xfc>
 800da42:	2301      	movs	r3, #1
 800da44:	e7b9      	b.n	800d9ba <_printf_float+0xfa>
 800da46:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800da4a:	d118      	bne.n	800da7e <_printf_float+0x1be>
 800da4c:	2900      	cmp	r1, #0
 800da4e:	6863      	ldr	r3, [r4, #4]
 800da50:	dd0b      	ble.n	800da6a <_printf_float+0x1aa>
 800da52:	6121      	str	r1, [r4, #16]
 800da54:	b913      	cbnz	r3, 800da5c <_printf_float+0x19c>
 800da56:	6822      	ldr	r2, [r4, #0]
 800da58:	07d0      	lsls	r0, r2, #31
 800da5a:	d502      	bpl.n	800da62 <_printf_float+0x1a2>
 800da5c:	3301      	adds	r3, #1
 800da5e:	440b      	add	r3, r1
 800da60:	6123      	str	r3, [r4, #16]
 800da62:	65a1      	str	r1, [r4, #88]	; 0x58
 800da64:	f04f 0900 	mov.w	r9, #0
 800da68:	e7de      	b.n	800da28 <_printf_float+0x168>
 800da6a:	b913      	cbnz	r3, 800da72 <_printf_float+0x1b2>
 800da6c:	6822      	ldr	r2, [r4, #0]
 800da6e:	07d2      	lsls	r2, r2, #31
 800da70:	d501      	bpl.n	800da76 <_printf_float+0x1b6>
 800da72:	3302      	adds	r3, #2
 800da74:	e7f4      	b.n	800da60 <_printf_float+0x1a0>
 800da76:	2301      	movs	r3, #1
 800da78:	e7f2      	b.n	800da60 <_printf_float+0x1a0>
 800da7a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800da7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800da80:	4299      	cmp	r1, r3
 800da82:	db05      	blt.n	800da90 <_printf_float+0x1d0>
 800da84:	6823      	ldr	r3, [r4, #0]
 800da86:	6121      	str	r1, [r4, #16]
 800da88:	07d8      	lsls	r0, r3, #31
 800da8a:	d5ea      	bpl.n	800da62 <_printf_float+0x1a2>
 800da8c:	1c4b      	adds	r3, r1, #1
 800da8e:	e7e7      	b.n	800da60 <_printf_float+0x1a0>
 800da90:	2900      	cmp	r1, #0
 800da92:	bfd4      	ite	le
 800da94:	f1c1 0202 	rsble	r2, r1, #2
 800da98:	2201      	movgt	r2, #1
 800da9a:	4413      	add	r3, r2
 800da9c:	e7e0      	b.n	800da60 <_printf_float+0x1a0>
 800da9e:	6823      	ldr	r3, [r4, #0]
 800daa0:	055a      	lsls	r2, r3, #21
 800daa2:	d407      	bmi.n	800dab4 <_printf_float+0x1f4>
 800daa4:	6923      	ldr	r3, [r4, #16]
 800daa6:	4642      	mov	r2, r8
 800daa8:	4631      	mov	r1, r6
 800daaa:	4628      	mov	r0, r5
 800daac:	47b8      	blx	r7
 800daae:	3001      	adds	r0, #1
 800dab0:	d12c      	bne.n	800db0c <_printf_float+0x24c>
 800dab2:	e764      	b.n	800d97e <_printf_float+0xbe>
 800dab4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800dab8:	f240 80e0 	bls.w	800dc7c <_printf_float+0x3bc>
 800dabc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dac0:	2200      	movs	r2, #0
 800dac2:	2300      	movs	r3, #0
 800dac4:	f7f3 f820 	bl	8000b08 <__aeabi_dcmpeq>
 800dac8:	2800      	cmp	r0, #0
 800daca:	d034      	beq.n	800db36 <_printf_float+0x276>
 800dacc:	4a37      	ldr	r2, [pc, #220]	; (800dbac <_printf_float+0x2ec>)
 800dace:	2301      	movs	r3, #1
 800dad0:	4631      	mov	r1, r6
 800dad2:	4628      	mov	r0, r5
 800dad4:	47b8      	blx	r7
 800dad6:	3001      	adds	r0, #1
 800dad8:	f43f af51 	beq.w	800d97e <_printf_float+0xbe>
 800dadc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dae0:	429a      	cmp	r2, r3
 800dae2:	db02      	blt.n	800daea <_printf_float+0x22a>
 800dae4:	6823      	ldr	r3, [r4, #0]
 800dae6:	07d8      	lsls	r0, r3, #31
 800dae8:	d510      	bpl.n	800db0c <_printf_float+0x24c>
 800daea:	ee18 3a10 	vmov	r3, s16
 800daee:	4652      	mov	r2, sl
 800daf0:	4631      	mov	r1, r6
 800daf2:	4628      	mov	r0, r5
 800daf4:	47b8      	blx	r7
 800daf6:	3001      	adds	r0, #1
 800daf8:	f43f af41 	beq.w	800d97e <_printf_float+0xbe>
 800dafc:	f04f 0800 	mov.w	r8, #0
 800db00:	f104 091a 	add.w	r9, r4, #26
 800db04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db06:	3b01      	subs	r3, #1
 800db08:	4543      	cmp	r3, r8
 800db0a:	dc09      	bgt.n	800db20 <_printf_float+0x260>
 800db0c:	6823      	ldr	r3, [r4, #0]
 800db0e:	079b      	lsls	r3, r3, #30
 800db10:	f100 8107 	bmi.w	800dd22 <_printf_float+0x462>
 800db14:	68e0      	ldr	r0, [r4, #12]
 800db16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800db18:	4298      	cmp	r0, r3
 800db1a:	bfb8      	it	lt
 800db1c:	4618      	movlt	r0, r3
 800db1e:	e730      	b.n	800d982 <_printf_float+0xc2>
 800db20:	2301      	movs	r3, #1
 800db22:	464a      	mov	r2, r9
 800db24:	4631      	mov	r1, r6
 800db26:	4628      	mov	r0, r5
 800db28:	47b8      	blx	r7
 800db2a:	3001      	adds	r0, #1
 800db2c:	f43f af27 	beq.w	800d97e <_printf_float+0xbe>
 800db30:	f108 0801 	add.w	r8, r8, #1
 800db34:	e7e6      	b.n	800db04 <_printf_float+0x244>
 800db36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db38:	2b00      	cmp	r3, #0
 800db3a:	dc39      	bgt.n	800dbb0 <_printf_float+0x2f0>
 800db3c:	4a1b      	ldr	r2, [pc, #108]	; (800dbac <_printf_float+0x2ec>)
 800db3e:	2301      	movs	r3, #1
 800db40:	4631      	mov	r1, r6
 800db42:	4628      	mov	r0, r5
 800db44:	47b8      	blx	r7
 800db46:	3001      	adds	r0, #1
 800db48:	f43f af19 	beq.w	800d97e <_printf_float+0xbe>
 800db4c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800db50:	4313      	orrs	r3, r2
 800db52:	d102      	bne.n	800db5a <_printf_float+0x29a>
 800db54:	6823      	ldr	r3, [r4, #0]
 800db56:	07d9      	lsls	r1, r3, #31
 800db58:	d5d8      	bpl.n	800db0c <_printf_float+0x24c>
 800db5a:	ee18 3a10 	vmov	r3, s16
 800db5e:	4652      	mov	r2, sl
 800db60:	4631      	mov	r1, r6
 800db62:	4628      	mov	r0, r5
 800db64:	47b8      	blx	r7
 800db66:	3001      	adds	r0, #1
 800db68:	f43f af09 	beq.w	800d97e <_printf_float+0xbe>
 800db6c:	f04f 0900 	mov.w	r9, #0
 800db70:	f104 0a1a 	add.w	sl, r4, #26
 800db74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800db76:	425b      	negs	r3, r3
 800db78:	454b      	cmp	r3, r9
 800db7a:	dc01      	bgt.n	800db80 <_printf_float+0x2c0>
 800db7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800db7e:	e792      	b.n	800daa6 <_printf_float+0x1e6>
 800db80:	2301      	movs	r3, #1
 800db82:	4652      	mov	r2, sl
 800db84:	4631      	mov	r1, r6
 800db86:	4628      	mov	r0, r5
 800db88:	47b8      	blx	r7
 800db8a:	3001      	adds	r0, #1
 800db8c:	f43f aef7 	beq.w	800d97e <_printf_float+0xbe>
 800db90:	f109 0901 	add.w	r9, r9, #1
 800db94:	e7ee      	b.n	800db74 <_printf_float+0x2b4>
 800db96:	bf00      	nop
 800db98:	7fefffff 	.word	0x7fefffff
 800db9c:	08012a68 	.word	0x08012a68
 800dba0:	08012a6c 	.word	0x08012a6c
 800dba4:	08012a70 	.word	0x08012a70
 800dba8:	08012a74 	.word	0x08012a74
 800dbac:	08012e00 	.word	0x08012e00
 800dbb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dbb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dbb4:	429a      	cmp	r2, r3
 800dbb6:	bfa8      	it	ge
 800dbb8:	461a      	movge	r2, r3
 800dbba:	2a00      	cmp	r2, #0
 800dbbc:	4691      	mov	r9, r2
 800dbbe:	dc37      	bgt.n	800dc30 <_printf_float+0x370>
 800dbc0:	f04f 0b00 	mov.w	fp, #0
 800dbc4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dbc8:	f104 021a 	add.w	r2, r4, #26
 800dbcc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dbce:	9305      	str	r3, [sp, #20]
 800dbd0:	eba3 0309 	sub.w	r3, r3, r9
 800dbd4:	455b      	cmp	r3, fp
 800dbd6:	dc33      	bgt.n	800dc40 <_printf_float+0x380>
 800dbd8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dbdc:	429a      	cmp	r2, r3
 800dbde:	db3b      	blt.n	800dc58 <_printf_float+0x398>
 800dbe0:	6823      	ldr	r3, [r4, #0]
 800dbe2:	07da      	lsls	r2, r3, #31
 800dbe4:	d438      	bmi.n	800dc58 <_printf_float+0x398>
 800dbe6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800dbea:	eba2 0903 	sub.w	r9, r2, r3
 800dbee:	9b05      	ldr	r3, [sp, #20]
 800dbf0:	1ad2      	subs	r2, r2, r3
 800dbf2:	4591      	cmp	r9, r2
 800dbf4:	bfa8      	it	ge
 800dbf6:	4691      	movge	r9, r2
 800dbf8:	f1b9 0f00 	cmp.w	r9, #0
 800dbfc:	dc35      	bgt.n	800dc6a <_printf_float+0x3aa>
 800dbfe:	f04f 0800 	mov.w	r8, #0
 800dc02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dc06:	f104 0a1a 	add.w	sl, r4, #26
 800dc0a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dc0e:	1a9b      	subs	r3, r3, r2
 800dc10:	eba3 0309 	sub.w	r3, r3, r9
 800dc14:	4543      	cmp	r3, r8
 800dc16:	f77f af79 	ble.w	800db0c <_printf_float+0x24c>
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	4652      	mov	r2, sl
 800dc1e:	4631      	mov	r1, r6
 800dc20:	4628      	mov	r0, r5
 800dc22:	47b8      	blx	r7
 800dc24:	3001      	adds	r0, #1
 800dc26:	f43f aeaa 	beq.w	800d97e <_printf_float+0xbe>
 800dc2a:	f108 0801 	add.w	r8, r8, #1
 800dc2e:	e7ec      	b.n	800dc0a <_printf_float+0x34a>
 800dc30:	4613      	mov	r3, r2
 800dc32:	4631      	mov	r1, r6
 800dc34:	4642      	mov	r2, r8
 800dc36:	4628      	mov	r0, r5
 800dc38:	47b8      	blx	r7
 800dc3a:	3001      	adds	r0, #1
 800dc3c:	d1c0      	bne.n	800dbc0 <_printf_float+0x300>
 800dc3e:	e69e      	b.n	800d97e <_printf_float+0xbe>
 800dc40:	2301      	movs	r3, #1
 800dc42:	4631      	mov	r1, r6
 800dc44:	4628      	mov	r0, r5
 800dc46:	9205      	str	r2, [sp, #20]
 800dc48:	47b8      	blx	r7
 800dc4a:	3001      	adds	r0, #1
 800dc4c:	f43f ae97 	beq.w	800d97e <_printf_float+0xbe>
 800dc50:	9a05      	ldr	r2, [sp, #20]
 800dc52:	f10b 0b01 	add.w	fp, fp, #1
 800dc56:	e7b9      	b.n	800dbcc <_printf_float+0x30c>
 800dc58:	ee18 3a10 	vmov	r3, s16
 800dc5c:	4652      	mov	r2, sl
 800dc5e:	4631      	mov	r1, r6
 800dc60:	4628      	mov	r0, r5
 800dc62:	47b8      	blx	r7
 800dc64:	3001      	adds	r0, #1
 800dc66:	d1be      	bne.n	800dbe6 <_printf_float+0x326>
 800dc68:	e689      	b.n	800d97e <_printf_float+0xbe>
 800dc6a:	9a05      	ldr	r2, [sp, #20]
 800dc6c:	464b      	mov	r3, r9
 800dc6e:	4442      	add	r2, r8
 800dc70:	4631      	mov	r1, r6
 800dc72:	4628      	mov	r0, r5
 800dc74:	47b8      	blx	r7
 800dc76:	3001      	adds	r0, #1
 800dc78:	d1c1      	bne.n	800dbfe <_printf_float+0x33e>
 800dc7a:	e680      	b.n	800d97e <_printf_float+0xbe>
 800dc7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dc7e:	2a01      	cmp	r2, #1
 800dc80:	dc01      	bgt.n	800dc86 <_printf_float+0x3c6>
 800dc82:	07db      	lsls	r3, r3, #31
 800dc84:	d53a      	bpl.n	800dcfc <_printf_float+0x43c>
 800dc86:	2301      	movs	r3, #1
 800dc88:	4642      	mov	r2, r8
 800dc8a:	4631      	mov	r1, r6
 800dc8c:	4628      	mov	r0, r5
 800dc8e:	47b8      	blx	r7
 800dc90:	3001      	adds	r0, #1
 800dc92:	f43f ae74 	beq.w	800d97e <_printf_float+0xbe>
 800dc96:	ee18 3a10 	vmov	r3, s16
 800dc9a:	4652      	mov	r2, sl
 800dc9c:	4631      	mov	r1, r6
 800dc9e:	4628      	mov	r0, r5
 800dca0:	47b8      	blx	r7
 800dca2:	3001      	adds	r0, #1
 800dca4:	f43f ae6b 	beq.w	800d97e <_printf_float+0xbe>
 800dca8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800dcac:	2200      	movs	r2, #0
 800dcae:	2300      	movs	r3, #0
 800dcb0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800dcb4:	f7f2 ff28 	bl	8000b08 <__aeabi_dcmpeq>
 800dcb8:	b9d8      	cbnz	r0, 800dcf2 <_printf_float+0x432>
 800dcba:	f10a 33ff 	add.w	r3, sl, #4294967295
 800dcbe:	f108 0201 	add.w	r2, r8, #1
 800dcc2:	4631      	mov	r1, r6
 800dcc4:	4628      	mov	r0, r5
 800dcc6:	47b8      	blx	r7
 800dcc8:	3001      	adds	r0, #1
 800dcca:	d10e      	bne.n	800dcea <_printf_float+0x42a>
 800dccc:	e657      	b.n	800d97e <_printf_float+0xbe>
 800dcce:	2301      	movs	r3, #1
 800dcd0:	4652      	mov	r2, sl
 800dcd2:	4631      	mov	r1, r6
 800dcd4:	4628      	mov	r0, r5
 800dcd6:	47b8      	blx	r7
 800dcd8:	3001      	adds	r0, #1
 800dcda:	f43f ae50 	beq.w	800d97e <_printf_float+0xbe>
 800dcde:	f108 0801 	add.w	r8, r8, #1
 800dce2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dce4:	3b01      	subs	r3, #1
 800dce6:	4543      	cmp	r3, r8
 800dce8:	dcf1      	bgt.n	800dcce <_printf_float+0x40e>
 800dcea:	464b      	mov	r3, r9
 800dcec:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800dcf0:	e6da      	b.n	800daa8 <_printf_float+0x1e8>
 800dcf2:	f04f 0800 	mov.w	r8, #0
 800dcf6:	f104 0a1a 	add.w	sl, r4, #26
 800dcfa:	e7f2      	b.n	800dce2 <_printf_float+0x422>
 800dcfc:	2301      	movs	r3, #1
 800dcfe:	4642      	mov	r2, r8
 800dd00:	e7df      	b.n	800dcc2 <_printf_float+0x402>
 800dd02:	2301      	movs	r3, #1
 800dd04:	464a      	mov	r2, r9
 800dd06:	4631      	mov	r1, r6
 800dd08:	4628      	mov	r0, r5
 800dd0a:	47b8      	blx	r7
 800dd0c:	3001      	adds	r0, #1
 800dd0e:	f43f ae36 	beq.w	800d97e <_printf_float+0xbe>
 800dd12:	f108 0801 	add.w	r8, r8, #1
 800dd16:	68e3      	ldr	r3, [r4, #12]
 800dd18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800dd1a:	1a5b      	subs	r3, r3, r1
 800dd1c:	4543      	cmp	r3, r8
 800dd1e:	dcf0      	bgt.n	800dd02 <_printf_float+0x442>
 800dd20:	e6f8      	b.n	800db14 <_printf_float+0x254>
 800dd22:	f04f 0800 	mov.w	r8, #0
 800dd26:	f104 0919 	add.w	r9, r4, #25
 800dd2a:	e7f4      	b.n	800dd16 <_printf_float+0x456>

0800dd2c <_printf_common>:
 800dd2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dd30:	4616      	mov	r6, r2
 800dd32:	4699      	mov	r9, r3
 800dd34:	688a      	ldr	r2, [r1, #8]
 800dd36:	690b      	ldr	r3, [r1, #16]
 800dd38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800dd3c:	4293      	cmp	r3, r2
 800dd3e:	bfb8      	it	lt
 800dd40:	4613      	movlt	r3, r2
 800dd42:	6033      	str	r3, [r6, #0]
 800dd44:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800dd48:	4607      	mov	r7, r0
 800dd4a:	460c      	mov	r4, r1
 800dd4c:	b10a      	cbz	r2, 800dd52 <_printf_common+0x26>
 800dd4e:	3301      	adds	r3, #1
 800dd50:	6033      	str	r3, [r6, #0]
 800dd52:	6823      	ldr	r3, [r4, #0]
 800dd54:	0699      	lsls	r1, r3, #26
 800dd56:	bf42      	ittt	mi
 800dd58:	6833      	ldrmi	r3, [r6, #0]
 800dd5a:	3302      	addmi	r3, #2
 800dd5c:	6033      	strmi	r3, [r6, #0]
 800dd5e:	6825      	ldr	r5, [r4, #0]
 800dd60:	f015 0506 	ands.w	r5, r5, #6
 800dd64:	d106      	bne.n	800dd74 <_printf_common+0x48>
 800dd66:	f104 0a19 	add.w	sl, r4, #25
 800dd6a:	68e3      	ldr	r3, [r4, #12]
 800dd6c:	6832      	ldr	r2, [r6, #0]
 800dd6e:	1a9b      	subs	r3, r3, r2
 800dd70:	42ab      	cmp	r3, r5
 800dd72:	dc26      	bgt.n	800ddc2 <_printf_common+0x96>
 800dd74:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800dd78:	1e13      	subs	r3, r2, #0
 800dd7a:	6822      	ldr	r2, [r4, #0]
 800dd7c:	bf18      	it	ne
 800dd7e:	2301      	movne	r3, #1
 800dd80:	0692      	lsls	r2, r2, #26
 800dd82:	d42b      	bmi.n	800dddc <_printf_common+0xb0>
 800dd84:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800dd88:	4649      	mov	r1, r9
 800dd8a:	4638      	mov	r0, r7
 800dd8c:	47c0      	blx	r8
 800dd8e:	3001      	adds	r0, #1
 800dd90:	d01e      	beq.n	800ddd0 <_printf_common+0xa4>
 800dd92:	6823      	ldr	r3, [r4, #0]
 800dd94:	6922      	ldr	r2, [r4, #16]
 800dd96:	f003 0306 	and.w	r3, r3, #6
 800dd9a:	2b04      	cmp	r3, #4
 800dd9c:	bf02      	ittt	eq
 800dd9e:	68e5      	ldreq	r5, [r4, #12]
 800dda0:	6833      	ldreq	r3, [r6, #0]
 800dda2:	1aed      	subeq	r5, r5, r3
 800dda4:	68a3      	ldr	r3, [r4, #8]
 800dda6:	bf0c      	ite	eq
 800dda8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ddac:	2500      	movne	r5, #0
 800ddae:	4293      	cmp	r3, r2
 800ddb0:	bfc4      	itt	gt
 800ddb2:	1a9b      	subgt	r3, r3, r2
 800ddb4:	18ed      	addgt	r5, r5, r3
 800ddb6:	2600      	movs	r6, #0
 800ddb8:	341a      	adds	r4, #26
 800ddba:	42b5      	cmp	r5, r6
 800ddbc:	d11a      	bne.n	800ddf4 <_printf_common+0xc8>
 800ddbe:	2000      	movs	r0, #0
 800ddc0:	e008      	b.n	800ddd4 <_printf_common+0xa8>
 800ddc2:	2301      	movs	r3, #1
 800ddc4:	4652      	mov	r2, sl
 800ddc6:	4649      	mov	r1, r9
 800ddc8:	4638      	mov	r0, r7
 800ddca:	47c0      	blx	r8
 800ddcc:	3001      	adds	r0, #1
 800ddce:	d103      	bne.n	800ddd8 <_printf_common+0xac>
 800ddd0:	f04f 30ff 	mov.w	r0, #4294967295
 800ddd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ddd8:	3501      	adds	r5, #1
 800ddda:	e7c6      	b.n	800dd6a <_printf_common+0x3e>
 800dddc:	18e1      	adds	r1, r4, r3
 800ddde:	1c5a      	adds	r2, r3, #1
 800dde0:	2030      	movs	r0, #48	; 0x30
 800dde2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800dde6:	4422      	add	r2, r4
 800dde8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ddec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ddf0:	3302      	adds	r3, #2
 800ddf2:	e7c7      	b.n	800dd84 <_printf_common+0x58>
 800ddf4:	2301      	movs	r3, #1
 800ddf6:	4622      	mov	r2, r4
 800ddf8:	4649      	mov	r1, r9
 800ddfa:	4638      	mov	r0, r7
 800ddfc:	47c0      	blx	r8
 800ddfe:	3001      	adds	r0, #1
 800de00:	d0e6      	beq.n	800ddd0 <_printf_common+0xa4>
 800de02:	3601      	adds	r6, #1
 800de04:	e7d9      	b.n	800ddba <_printf_common+0x8e>
	...

0800de08 <_printf_i>:
 800de08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800de0c:	7e0f      	ldrb	r7, [r1, #24]
 800de0e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800de10:	2f78      	cmp	r7, #120	; 0x78
 800de12:	4691      	mov	r9, r2
 800de14:	4680      	mov	r8, r0
 800de16:	460c      	mov	r4, r1
 800de18:	469a      	mov	sl, r3
 800de1a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800de1e:	d807      	bhi.n	800de30 <_printf_i+0x28>
 800de20:	2f62      	cmp	r7, #98	; 0x62
 800de22:	d80a      	bhi.n	800de3a <_printf_i+0x32>
 800de24:	2f00      	cmp	r7, #0
 800de26:	f000 80d4 	beq.w	800dfd2 <_printf_i+0x1ca>
 800de2a:	2f58      	cmp	r7, #88	; 0x58
 800de2c:	f000 80c0 	beq.w	800dfb0 <_printf_i+0x1a8>
 800de30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800de34:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800de38:	e03a      	b.n	800deb0 <_printf_i+0xa8>
 800de3a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800de3e:	2b15      	cmp	r3, #21
 800de40:	d8f6      	bhi.n	800de30 <_printf_i+0x28>
 800de42:	a101      	add	r1, pc, #4	; (adr r1, 800de48 <_printf_i+0x40>)
 800de44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800de48:	0800dea1 	.word	0x0800dea1
 800de4c:	0800deb5 	.word	0x0800deb5
 800de50:	0800de31 	.word	0x0800de31
 800de54:	0800de31 	.word	0x0800de31
 800de58:	0800de31 	.word	0x0800de31
 800de5c:	0800de31 	.word	0x0800de31
 800de60:	0800deb5 	.word	0x0800deb5
 800de64:	0800de31 	.word	0x0800de31
 800de68:	0800de31 	.word	0x0800de31
 800de6c:	0800de31 	.word	0x0800de31
 800de70:	0800de31 	.word	0x0800de31
 800de74:	0800dfb9 	.word	0x0800dfb9
 800de78:	0800dee1 	.word	0x0800dee1
 800de7c:	0800df73 	.word	0x0800df73
 800de80:	0800de31 	.word	0x0800de31
 800de84:	0800de31 	.word	0x0800de31
 800de88:	0800dfdb 	.word	0x0800dfdb
 800de8c:	0800de31 	.word	0x0800de31
 800de90:	0800dee1 	.word	0x0800dee1
 800de94:	0800de31 	.word	0x0800de31
 800de98:	0800de31 	.word	0x0800de31
 800de9c:	0800df7b 	.word	0x0800df7b
 800dea0:	682b      	ldr	r3, [r5, #0]
 800dea2:	1d1a      	adds	r2, r3, #4
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	602a      	str	r2, [r5, #0]
 800dea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800deac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800deb0:	2301      	movs	r3, #1
 800deb2:	e09f      	b.n	800dff4 <_printf_i+0x1ec>
 800deb4:	6820      	ldr	r0, [r4, #0]
 800deb6:	682b      	ldr	r3, [r5, #0]
 800deb8:	0607      	lsls	r7, r0, #24
 800deba:	f103 0104 	add.w	r1, r3, #4
 800debe:	6029      	str	r1, [r5, #0]
 800dec0:	d501      	bpl.n	800dec6 <_printf_i+0xbe>
 800dec2:	681e      	ldr	r6, [r3, #0]
 800dec4:	e003      	b.n	800dece <_printf_i+0xc6>
 800dec6:	0646      	lsls	r6, r0, #25
 800dec8:	d5fb      	bpl.n	800dec2 <_printf_i+0xba>
 800deca:	f9b3 6000 	ldrsh.w	r6, [r3]
 800dece:	2e00      	cmp	r6, #0
 800ded0:	da03      	bge.n	800deda <_printf_i+0xd2>
 800ded2:	232d      	movs	r3, #45	; 0x2d
 800ded4:	4276      	negs	r6, r6
 800ded6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800deda:	485a      	ldr	r0, [pc, #360]	; (800e044 <_printf_i+0x23c>)
 800dedc:	230a      	movs	r3, #10
 800dede:	e012      	b.n	800df06 <_printf_i+0xfe>
 800dee0:	682b      	ldr	r3, [r5, #0]
 800dee2:	6820      	ldr	r0, [r4, #0]
 800dee4:	1d19      	adds	r1, r3, #4
 800dee6:	6029      	str	r1, [r5, #0]
 800dee8:	0605      	lsls	r5, r0, #24
 800deea:	d501      	bpl.n	800def0 <_printf_i+0xe8>
 800deec:	681e      	ldr	r6, [r3, #0]
 800deee:	e002      	b.n	800def6 <_printf_i+0xee>
 800def0:	0641      	lsls	r1, r0, #25
 800def2:	d5fb      	bpl.n	800deec <_printf_i+0xe4>
 800def4:	881e      	ldrh	r6, [r3, #0]
 800def6:	4853      	ldr	r0, [pc, #332]	; (800e044 <_printf_i+0x23c>)
 800def8:	2f6f      	cmp	r7, #111	; 0x6f
 800defa:	bf0c      	ite	eq
 800defc:	2308      	moveq	r3, #8
 800defe:	230a      	movne	r3, #10
 800df00:	2100      	movs	r1, #0
 800df02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800df06:	6865      	ldr	r5, [r4, #4]
 800df08:	60a5      	str	r5, [r4, #8]
 800df0a:	2d00      	cmp	r5, #0
 800df0c:	bfa2      	ittt	ge
 800df0e:	6821      	ldrge	r1, [r4, #0]
 800df10:	f021 0104 	bicge.w	r1, r1, #4
 800df14:	6021      	strge	r1, [r4, #0]
 800df16:	b90e      	cbnz	r6, 800df1c <_printf_i+0x114>
 800df18:	2d00      	cmp	r5, #0
 800df1a:	d04b      	beq.n	800dfb4 <_printf_i+0x1ac>
 800df1c:	4615      	mov	r5, r2
 800df1e:	fbb6 f1f3 	udiv	r1, r6, r3
 800df22:	fb03 6711 	mls	r7, r3, r1, r6
 800df26:	5dc7      	ldrb	r7, [r0, r7]
 800df28:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800df2c:	4637      	mov	r7, r6
 800df2e:	42bb      	cmp	r3, r7
 800df30:	460e      	mov	r6, r1
 800df32:	d9f4      	bls.n	800df1e <_printf_i+0x116>
 800df34:	2b08      	cmp	r3, #8
 800df36:	d10b      	bne.n	800df50 <_printf_i+0x148>
 800df38:	6823      	ldr	r3, [r4, #0]
 800df3a:	07de      	lsls	r6, r3, #31
 800df3c:	d508      	bpl.n	800df50 <_printf_i+0x148>
 800df3e:	6923      	ldr	r3, [r4, #16]
 800df40:	6861      	ldr	r1, [r4, #4]
 800df42:	4299      	cmp	r1, r3
 800df44:	bfde      	ittt	le
 800df46:	2330      	movle	r3, #48	; 0x30
 800df48:	f805 3c01 	strble.w	r3, [r5, #-1]
 800df4c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800df50:	1b52      	subs	r2, r2, r5
 800df52:	6122      	str	r2, [r4, #16]
 800df54:	f8cd a000 	str.w	sl, [sp]
 800df58:	464b      	mov	r3, r9
 800df5a:	aa03      	add	r2, sp, #12
 800df5c:	4621      	mov	r1, r4
 800df5e:	4640      	mov	r0, r8
 800df60:	f7ff fee4 	bl	800dd2c <_printf_common>
 800df64:	3001      	adds	r0, #1
 800df66:	d14a      	bne.n	800dffe <_printf_i+0x1f6>
 800df68:	f04f 30ff 	mov.w	r0, #4294967295
 800df6c:	b004      	add	sp, #16
 800df6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800df72:	6823      	ldr	r3, [r4, #0]
 800df74:	f043 0320 	orr.w	r3, r3, #32
 800df78:	6023      	str	r3, [r4, #0]
 800df7a:	4833      	ldr	r0, [pc, #204]	; (800e048 <_printf_i+0x240>)
 800df7c:	2778      	movs	r7, #120	; 0x78
 800df7e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800df82:	6823      	ldr	r3, [r4, #0]
 800df84:	6829      	ldr	r1, [r5, #0]
 800df86:	061f      	lsls	r7, r3, #24
 800df88:	f851 6b04 	ldr.w	r6, [r1], #4
 800df8c:	d402      	bmi.n	800df94 <_printf_i+0x18c>
 800df8e:	065f      	lsls	r7, r3, #25
 800df90:	bf48      	it	mi
 800df92:	b2b6      	uxthmi	r6, r6
 800df94:	07df      	lsls	r7, r3, #31
 800df96:	bf48      	it	mi
 800df98:	f043 0320 	orrmi.w	r3, r3, #32
 800df9c:	6029      	str	r1, [r5, #0]
 800df9e:	bf48      	it	mi
 800dfa0:	6023      	strmi	r3, [r4, #0]
 800dfa2:	b91e      	cbnz	r6, 800dfac <_printf_i+0x1a4>
 800dfa4:	6823      	ldr	r3, [r4, #0]
 800dfa6:	f023 0320 	bic.w	r3, r3, #32
 800dfaa:	6023      	str	r3, [r4, #0]
 800dfac:	2310      	movs	r3, #16
 800dfae:	e7a7      	b.n	800df00 <_printf_i+0xf8>
 800dfb0:	4824      	ldr	r0, [pc, #144]	; (800e044 <_printf_i+0x23c>)
 800dfb2:	e7e4      	b.n	800df7e <_printf_i+0x176>
 800dfb4:	4615      	mov	r5, r2
 800dfb6:	e7bd      	b.n	800df34 <_printf_i+0x12c>
 800dfb8:	682b      	ldr	r3, [r5, #0]
 800dfba:	6826      	ldr	r6, [r4, #0]
 800dfbc:	6961      	ldr	r1, [r4, #20]
 800dfbe:	1d18      	adds	r0, r3, #4
 800dfc0:	6028      	str	r0, [r5, #0]
 800dfc2:	0635      	lsls	r5, r6, #24
 800dfc4:	681b      	ldr	r3, [r3, #0]
 800dfc6:	d501      	bpl.n	800dfcc <_printf_i+0x1c4>
 800dfc8:	6019      	str	r1, [r3, #0]
 800dfca:	e002      	b.n	800dfd2 <_printf_i+0x1ca>
 800dfcc:	0670      	lsls	r0, r6, #25
 800dfce:	d5fb      	bpl.n	800dfc8 <_printf_i+0x1c0>
 800dfd0:	8019      	strh	r1, [r3, #0]
 800dfd2:	2300      	movs	r3, #0
 800dfd4:	6123      	str	r3, [r4, #16]
 800dfd6:	4615      	mov	r5, r2
 800dfd8:	e7bc      	b.n	800df54 <_printf_i+0x14c>
 800dfda:	682b      	ldr	r3, [r5, #0]
 800dfdc:	1d1a      	adds	r2, r3, #4
 800dfde:	602a      	str	r2, [r5, #0]
 800dfe0:	681d      	ldr	r5, [r3, #0]
 800dfe2:	6862      	ldr	r2, [r4, #4]
 800dfe4:	2100      	movs	r1, #0
 800dfe6:	4628      	mov	r0, r5
 800dfe8:	f7f2 f912 	bl	8000210 <memchr>
 800dfec:	b108      	cbz	r0, 800dff2 <_printf_i+0x1ea>
 800dfee:	1b40      	subs	r0, r0, r5
 800dff0:	6060      	str	r0, [r4, #4]
 800dff2:	6863      	ldr	r3, [r4, #4]
 800dff4:	6123      	str	r3, [r4, #16]
 800dff6:	2300      	movs	r3, #0
 800dff8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dffc:	e7aa      	b.n	800df54 <_printf_i+0x14c>
 800dffe:	6923      	ldr	r3, [r4, #16]
 800e000:	462a      	mov	r2, r5
 800e002:	4649      	mov	r1, r9
 800e004:	4640      	mov	r0, r8
 800e006:	47d0      	blx	sl
 800e008:	3001      	adds	r0, #1
 800e00a:	d0ad      	beq.n	800df68 <_printf_i+0x160>
 800e00c:	6823      	ldr	r3, [r4, #0]
 800e00e:	079b      	lsls	r3, r3, #30
 800e010:	d413      	bmi.n	800e03a <_printf_i+0x232>
 800e012:	68e0      	ldr	r0, [r4, #12]
 800e014:	9b03      	ldr	r3, [sp, #12]
 800e016:	4298      	cmp	r0, r3
 800e018:	bfb8      	it	lt
 800e01a:	4618      	movlt	r0, r3
 800e01c:	e7a6      	b.n	800df6c <_printf_i+0x164>
 800e01e:	2301      	movs	r3, #1
 800e020:	4632      	mov	r2, r6
 800e022:	4649      	mov	r1, r9
 800e024:	4640      	mov	r0, r8
 800e026:	47d0      	blx	sl
 800e028:	3001      	adds	r0, #1
 800e02a:	d09d      	beq.n	800df68 <_printf_i+0x160>
 800e02c:	3501      	adds	r5, #1
 800e02e:	68e3      	ldr	r3, [r4, #12]
 800e030:	9903      	ldr	r1, [sp, #12]
 800e032:	1a5b      	subs	r3, r3, r1
 800e034:	42ab      	cmp	r3, r5
 800e036:	dcf2      	bgt.n	800e01e <_printf_i+0x216>
 800e038:	e7eb      	b.n	800e012 <_printf_i+0x20a>
 800e03a:	2500      	movs	r5, #0
 800e03c:	f104 0619 	add.w	r6, r4, #25
 800e040:	e7f5      	b.n	800e02e <_printf_i+0x226>
 800e042:	bf00      	nop
 800e044:	08012a78 	.word	0x08012a78
 800e048:	08012a89 	.word	0x08012a89

0800e04c <_scanf_float>:
 800e04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e050:	b087      	sub	sp, #28
 800e052:	4617      	mov	r7, r2
 800e054:	9303      	str	r3, [sp, #12]
 800e056:	688b      	ldr	r3, [r1, #8]
 800e058:	1e5a      	subs	r2, r3, #1
 800e05a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e05e:	bf83      	ittte	hi
 800e060:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e064:	195b      	addhi	r3, r3, r5
 800e066:	9302      	strhi	r3, [sp, #8]
 800e068:	2300      	movls	r3, #0
 800e06a:	bf86      	itte	hi
 800e06c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e070:	608b      	strhi	r3, [r1, #8]
 800e072:	9302      	strls	r3, [sp, #8]
 800e074:	680b      	ldr	r3, [r1, #0]
 800e076:	468b      	mov	fp, r1
 800e078:	2500      	movs	r5, #0
 800e07a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e07e:	f84b 3b1c 	str.w	r3, [fp], #28
 800e082:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e086:	4680      	mov	r8, r0
 800e088:	460c      	mov	r4, r1
 800e08a:	465e      	mov	r6, fp
 800e08c:	46aa      	mov	sl, r5
 800e08e:	46a9      	mov	r9, r5
 800e090:	9501      	str	r5, [sp, #4]
 800e092:	68a2      	ldr	r2, [r4, #8]
 800e094:	b152      	cbz	r2, 800e0ac <_scanf_float+0x60>
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	781b      	ldrb	r3, [r3, #0]
 800e09a:	2b4e      	cmp	r3, #78	; 0x4e
 800e09c:	d864      	bhi.n	800e168 <_scanf_float+0x11c>
 800e09e:	2b40      	cmp	r3, #64	; 0x40
 800e0a0:	d83c      	bhi.n	800e11c <_scanf_float+0xd0>
 800e0a2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800e0a6:	b2c8      	uxtb	r0, r1
 800e0a8:	280e      	cmp	r0, #14
 800e0aa:	d93a      	bls.n	800e122 <_scanf_float+0xd6>
 800e0ac:	f1b9 0f00 	cmp.w	r9, #0
 800e0b0:	d003      	beq.n	800e0ba <_scanf_float+0x6e>
 800e0b2:	6823      	ldr	r3, [r4, #0]
 800e0b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e0b8:	6023      	str	r3, [r4, #0]
 800e0ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e0be:	f1ba 0f01 	cmp.w	sl, #1
 800e0c2:	f200 8113 	bhi.w	800e2ec <_scanf_float+0x2a0>
 800e0c6:	455e      	cmp	r6, fp
 800e0c8:	f200 8105 	bhi.w	800e2d6 <_scanf_float+0x28a>
 800e0cc:	2501      	movs	r5, #1
 800e0ce:	4628      	mov	r0, r5
 800e0d0:	b007      	add	sp, #28
 800e0d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0d6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800e0da:	2a0d      	cmp	r2, #13
 800e0dc:	d8e6      	bhi.n	800e0ac <_scanf_float+0x60>
 800e0de:	a101      	add	r1, pc, #4	; (adr r1, 800e0e4 <_scanf_float+0x98>)
 800e0e0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e0e4:	0800e223 	.word	0x0800e223
 800e0e8:	0800e0ad 	.word	0x0800e0ad
 800e0ec:	0800e0ad 	.word	0x0800e0ad
 800e0f0:	0800e0ad 	.word	0x0800e0ad
 800e0f4:	0800e283 	.word	0x0800e283
 800e0f8:	0800e25b 	.word	0x0800e25b
 800e0fc:	0800e0ad 	.word	0x0800e0ad
 800e100:	0800e0ad 	.word	0x0800e0ad
 800e104:	0800e231 	.word	0x0800e231
 800e108:	0800e0ad 	.word	0x0800e0ad
 800e10c:	0800e0ad 	.word	0x0800e0ad
 800e110:	0800e0ad 	.word	0x0800e0ad
 800e114:	0800e0ad 	.word	0x0800e0ad
 800e118:	0800e1e9 	.word	0x0800e1e9
 800e11c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800e120:	e7db      	b.n	800e0da <_scanf_float+0x8e>
 800e122:	290e      	cmp	r1, #14
 800e124:	d8c2      	bhi.n	800e0ac <_scanf_float+0x60>
 800e126:	a001      	add	r0, pc, #4	; (adr r0, 800e12c <_scanf_float+0xe0>)
 800e128:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e12c:	0800e1db 	.word	0x0800e1db
 800e130:	0800e0ad 	.word	0x0800e0ad
 800e134:	0800e1db 	.word	0x0800e1db
 800e138:	0800e26f 	.word	0x0800e26f
 800e13c:	0800e0ad 	.word	0x0800e0ad
 800e140:	0800e189 	.word	0x0800e189
 800e144:	0800e1c5 	.word	0x0800e1c5
 800e148:	0800e1c5 	.word	0x0800e1c5
 800e14c:	0800e1c5 	.word	0x0800e1c5
 800e150:	0800e1c5 	.word	0x0800e1c5
 800e154:	0800e1c5 	.word	0x0800e1c5
 800e158:	0800e1c5 	.word	0x0800e1c5
 800e15c:	0800e1c5 	.word	0x0800e1c5
 800e160:	0800e1c5 	.word	0x0800e1c5
 800e164:	0800e1c5 	.word	0x0800e1c5
 800e168:	2b6e      	cmp	r3, #110	; 0x6e
 800e16a:	d809      	bhi.n	800e180 <_scanf_float+0x134>
 800e16c:	2b60      	cmp	r3, #96	; 0x60
 800e16e:	d8b2      	bhi.n	800e0d6 <_scanf_float+0x8a>
 800e170:	2b54      	cmp	r3, #84	; 0x54
 800e172:	d077      	beq.n	800e264 <_scanf_float+0x218>
 800e174:	2b59      	cmp	r3, #89	; 0x59
 800e176:	d199      	bne.n	800e0ac <_scanf_float+0x60>
 800e178:	2d07      	cmp	r5, #7
 800e17a:	d197      	bne.n	800e0ac <_scanf_float+0x60>
 800e17c:	2508      	movs	r5, #8
 800e17e:	e029      	b.n	800e1d4 <_scanf_float+0x188>
 800e180:	2b74      	cmp	r3, #116	; 0x74
 800e182:	d06f      	beq.n	800e264 <_scanf_float+0x218>
 800e184:	2b79      	cmp	r3, #121	; 0x79
 800e186:	e7f6      	b.n	800e176 <_scanf_float+0x12a>
 800e188:	6821      	ldr	r1, [r4, #0]
 800e18a:	05c8      	lsls	r0, r1, #23
 800e18c:	d51a      	bpl.n	800e1c4 <_scanf_float+0x178>
 800e18e:	9b02      	ldr	r3, [sp, #8]
 800e190:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e194:	6021      	str	r1, [r4, #0]
 800e196:	f109 0901 	add.w	r9, r9, #1
 800e19a:	b11b      	cbz	r3, 800e1a4 <_scanf_float+0x158>
 800e19c:	3b01      	subs	r3, #1
 800e19e:	3201      	adds	r2, #1
 800e1a0:	9302      	str	r3, [sp, #8]
 800e1a2:	60a2      	str	r2, [r4, #8]
 800e1a4:	68a3      	ldr	r3, [r4, #8]
 800e1a6:	3b01      	subs	r3, #1
 800e1a8:	60a3      	str	r3, [r4, #8]
 800e1aa:	6923      	ldr	r3, [r4, #16]
 800e1ac:	3301      	adds	r3, #1
 800e1ae:	6123      	str	r3, [r4, #16]
 800e1b0:	687b      	ldr	r3, [r7, #4]
 800e1b2:	3b01      	subs	r3, #1
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	607b      	str	r3, [r7, #4]
 800e1b8:	f340 8084 	ble.w	800e2c4 <_scanf_float+0x278>
 800e1bc:	683b      	ldr	r3, [r7, #0]
 800e1be:	3301      	adds	r3, #1
 800e1c0:	603b      	str	r3, [r7, #0]
 800e1c2:	e766      	b.n	800e092 <_scanf_float+0x46>
 800e1c4:	eb1a 0f05 	cmn.w	sl, r5
 800e1c8:	f47f af70 	bne.w	800e0ac <_scanf_float+0x60>
 800e1cc:	6822      	ldr	r2, [r4, #0]
 800e1ce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800e1d2:	6022      	str	r2, [r4, #0]
 800e1d4:	f806 3b01 	strb.w	r3, [r6], #1
 800e1d8:	e7e4      	b.n	800e1a4 <_scanf_float+0x158>
 800e1da:	6822      	ldr	r2, [r4, #0]
 800e1dc:	0610      	lsls	r0, r2, #24
 800e1de:	f57f af65 	bpl.w	800e0ac <_scanf_float+0x60>
 800e1e2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800e1e6:	e7f4      	b.n	800e1d2 <_scanf_float+0x186>
 800e1e8:	f1ba 0f00 	cmp.w	sl, #0
 800e1ec:	d10e      	bne.n	800e20c <_scanf_float+0x1c0>
 800e1ee:	f1b9 0f00 	cmp.w	r9, #0
 800e1f2:	d10e      	bne.n	800e212 <_scanf_float+0x1c6>
 800e1f4:	6822      	ldr	r2, [r4, #0]
 800e1f6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e1fa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e1fe:	d108      	bne.n	800e212 <_scanf_float+0x1c6>
 800e200:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e204:	6022      	str	r2, [r4, #0]
 800e206:	f04f 0a01 	mov.w	sl, #1
 800e20a:	e7e3      	b.n	800e1d4 <_scanf_float+0x188>
 800e20c:	f1ba 0f02 	cmp.w	sl, #2
 800e210:	d055      	beq.n	800e2be <_scanf_float+0x272>
 800e212:	2d01      	cmp	r5, #1
 800e214:	d002      	beq.n	800e21c <_scanf_float+0x1d0>
 800e216:	2d04      	cmp	r5, #4
 800e218:	f47f af48 	bne.w	800e0ac <_scanf_float+0x60>
 800e21c:	3501      	adds	r5, #1
 800e21e:	b2ed      	uxtb	r5, r5
 800e220:	e7d8      	b.n	800e1d4 <_scanf_float+0x188>
 800e222:	f1ba 0f01 	cmp.w	sl, #1
 800e226:	f47f af41 	bne.w	800e0ac <_scanf_float+0x60>
 800e22a:	f04f 0a02 	mov.w	sl, #2
 800e22e:	e7d1      	b.n	800e1d4 <_scanf_float+0x188>
 800e230:	b97d      	cbnz	r5, 800e252 <_scanf_float+0x206>
 800e232:	f1b9 0f00 	cmp.w	r9, #0
 800e236:	f47f af3c 	bne.w	800e0b2 <_scanf_float+0x66>
 800e23a:	6822      	ldr	r2, [r4, #0]
 800e23c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800e240:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800e244:	f47f af39 	bne.w	800e0ba <_scanf_float+0x6e>
 800e248:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e24c:	6022      	str	r2, [r4, #0]
 800e24e:	2501      	movs	r5, #1
 800e250:	e7c0      	b.n	800e1d4 <_scanf_float+0x188>
 800e252:	2d03      	cmp	r5, #3
 800e254:	d0e2      	beq.n	800e21c <_scanf_float+0x1d0>
 800e256:	2d05      	cmp	r5, #5
 800e258:	e7de      	b.n	800e218 <_scanf_float+0x1cc>
 800e25a:	2d02      	cmp	r5, #2
 800e25c:	f47f af26 	bne.w	800e0ac <_scanf_float+0x60>
 800e260:	2503      	movs	r5, #3
 800e262:	e7b7      	b.n	800e1d4 <_scanf_float+0x188>
 800e264:	2d06      	cmp	r5, #6
 800e266:	f47f af21 	bne.w	800e0ac <_scanf_float+0x60>
 800e26a:	2507      	movs	r5, #7
 800e26c:	e7b2      	b.n	800e1d4 <_scanf_float+0x188>
 800e26e:	6822      	ldr	r2, [r4, #0]
 800e270:	0591      	lsls	r1, r2, #22
 800e272:	f57f af1b 	bpl.w	800e0ac <_scanf_float+0x60>
 800e276:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800e27a:	6022      	str	r2, [r4, #0]
 800e27c:	f8cd 9004 	str.w	r9, [sp, #4]
 800e280:	e7a8      	b.n	800e1d4 <_scanf_float+0x188>
 800e282:	6822      	ldr	r2, [r4, #0]
 800e284:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800e288:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800e28c:	d006      	beq.n	800e29c <_scanf_float+0x250>
 800e28e:	0550      	lsls	r0, r2, #21
 800e290:	f57f af0c 	bpl.w	800e0ac <_scanf_float+0x60>
 800e294:	f1b9 0f00 	cmp.w	r9, #0
 800e298:	f43f af0f 	beq.w	800e0ba <_scanf_float+0x6e>
 800e29c:	0591      	lsls	r1, r2, #22
 800e29e:	bf58      	it	pl
 800e2a0:	9901      	ldrpl	r1, [sp, #4]
 800e2a2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800e2a6:	bf58      	it	pl
 800e2a8:	eba9 0101 	subpl.w	r1, r9, r1
 800e2ac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800e2b0:	bf58      	it	pl
 800e2b2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e2b6:	6022      	str	r2, [r4, #0]
 800e2b8:	f04f 0900 	mov.w	r9, #0
 800e2bc:	e78a      	b.n	800e1d4 <_scanf_float+0x188>
 800e2be:	f04f 0a03 	mov.w	sl, #3
 800e2c2:	e787      	b.n	800e1d4 <_scanf_float+0x188>
 800e2c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e2c8:	4639      	mov	r1, r7
 800e2ca:	4640      	mov	r0, r8
 800e2cc:	4798      	blx	r3
 800e2ce:	2800      	cmp	r0, #0
 800e2d0:	f43f aedf 	beq.w	800e092 <_scanf_float+0x46>
 800e2d4:	e6ea      	b.n	800e0ac <_scanf_float+0x60>
 800e2d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e2da:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e2de:	463a      	mov	r2, r7
 800e2e0:	4640      	mov	r0, r8
 800e2e2:	4798      	blx	r3
 800e2e4:	6923      	ldr	r3, [r4, #16]
 800e2e6:	3b01      	subs	r3, #1
 800e2e8:	6123      	str	r3, [r4, #16]
 800e2ea:	e6ec      	b.n	800e0c6 <_scanf_float+0x7a>
 800e2ec:	1e6b      	subs	r3, r5, #1
 800e2ee:	2b06      	cmp	r3, #6
 800e2f0:	d825      	bhi.n	800e33e <_scanf_float+0x2f2>
 800e2f2:	2d02      	cmp	r5, #2
 800e2f4:	d836      	bhi.n	800e364 <_scanf_float+0x318>
 800e2f6:	455e      	cmp	r6, fp
 800e2f8:	f67f aee8 	bls.w	800e0cc <_scanf_float+0x80>
 800e2fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e300:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e304:	463a      	mov	r2, r7
 800e306:	4640      	mov	r0, r8
 800e308:	4798      	blx	r3
 800e30a:	6923      	ldr	r3, [r4, #16]
 800e30c:	3b01      	subs	r3, #1
 800e30e:	6123      	str	r3, [r4, #16]
 800e310:	e7f1      	b.n	800e2f6 <_scanf_float+0x2aa>
 800e312:	9802      	ldr	r0, [sp, #8]
 800e314:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e318:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800e31c:	9002      	str	r0, [sp, #8]
 800e31e:	463a      	mov	r2, r7
 800e320:	4640      	mov	r0, r8
 800e322:	4798      	blx	r3
 800e324:	6923      	ldr	r3, [r4, #16]
 800e326:	3b01      	subs	r3, #1
 800e328:	6123      	str	r3, [r4, #16]
 800e32a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e32e:	fa5f fa8a 	uxtb.w	sl, sl
 800e332:	f1ba 0f02 	cmp.w	sl, #2
 800e336:	d1ec      	bne.n	800e312 <_scanf_float+0x2c6>
 800e338:	3d03      	subs	r5, #3
 800e33a:	b2ed      	uxtb	r5, r5
 800e33c:	1b76      	subs	r6, r6, r5
 800e33e:	6823      	ldr	r3, [r4, #0]
 800e340:	05da      	lsls	r2, r3, #23
 800e342:	d52f      	bpl.n	800e3a4 <_scanf_float+0x358>
 800e344:	055b      	lsls	r3, r3, #21
 800e346:	d510      	bpl.n	800e36a <_scanf_float+0x31e>
 800e348:	455e      	cmp	r6, fp
 800e34a:	f67f aebf 	bls.w	800e0cc <_scanf_float+0x80>
 800e34e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e352:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e356:	463a      	mov	r2, r7
 800e358:	4640      	mov	r0, r8
 800e35a:	4798      	blx	r3
 800e35c:	6923      	ldr	r3, [r4, #16]
 800e35e:	3b01      	subs	r3, #1
 800e360:	6123      	str	r3, [r4, #16]
 800e362:	e7f1      	b.n	800e348 <_scanf_float+0x2fc>
 800e364:	46aa      	mov	sl, r5
 800e366:	9602      	str	r6, [sp, #8]
 800e368:	e7df      	b.n	800e32a <_scanf_float+0x2de>
 800e36a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e36e:	6923      	ldr	r3, [r4, #16]
 800e370:	2965      	cmp	r1, #101	; 0x65
 800e372:	f103 33ff 	add.w	r3, r3, #4294967295
 800e376:	f106 35ff 	add.w	r5, r6, #4294967295
 800e37a:	6123      	str	r3, [r4, #16]
 800e37c:	d00c      	beq.n	800e398 <_scanf_float+0x34c>
 800e37e:	2945      	cmp	r1, #69	; 0x45
 800e380:	d00a      	beq.n	800e398 <_scanf_float+0x34c>
 800e382:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e386:	463a      	mov	r2, r7
 800e388:	4640      	mov	r0, r8
 800e38a:	4798      	blx	r3
 800e38c:	6923      	ldr	r3, [r4, #16]
 800e38e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e392:	3b01      	subs	r3, #1
 800e394:	1eb5      	subs	r5, r6, #2
 800e396:	6123      	str	r3, [r4, #16]
 800e398:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e39c:	463a      	mov	r2, r7
 800e39e:	4640      	mov	r0, r8
 800e3a0:	4798      	blx	r3
 800e3a2:	462e      	mov	r6, r5
 800e3a4:	6825      	ldr	r5, [r4, #0]
 800e3a6:	f015 0510 	ands.w	r5, r5, #16
 800e3aa:	d158      	bne.n	800e45e <_scanf_float+0x412>
 800e3ac:	7035      	strb	r5, [r6, #0]
 800e3ae:	6823      	ldr	r3, [r4, #0]
 800e3b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800e3b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e3b8:	d11c      	bne.n	800e3f4 <_scanf_float+0x3a8>
 800e3ba:	9b01      	ldr	r3, [sp, #4]
 800e3bc:	454b      	cmp	r3, r9
 800e3be:	eba3 0209 	sub.w	r2, r3, r9
 800e3c2:	d124      	bne.n	800e40e <_scanf_float+0x3c2>
 800e3c4:	2200      	movs	r2, #0
 800e3c6:	4659      	mov	r1, fp
 800e3c8:	4640      	mov	r0, r8
 800e3ca:	f002 fc11 	bl	8010bf0 <_strtod_r>
 800e3ce:	9b03      	ldr	r3, [sp, #12]
 800e3d0:	6821      	ldr	r1, [r4, #0]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	f011 0f02 	tst.w	r1, #2
 800e3d8:	ec57 6b10 	vmov	r6, r7, d0
 800e3dc:	f103 0204 	add.w	r2, r3, #4
 800e3e0:	d020      	beq.n	800e424 <_scanf_float+0x3d8>
 800e3e2:	9903      	ldr	r1, [sp, #12]
 800e3e4:	600a      	str	r2, [r1, #0]
 800e3e6:	681b      	ldr	r3, [r3, #0]
 800e3e8:	e9c3 6700 	strd	r6, r7, [r3]
 800e3ec:	68e3      	ldr	r3, [r4, #12]
 800e3ee:	3301      	adds	r3, #1
 800e3f0:	60e3      	str	r3, [r4, #12]
 800e3f2:	e66c      	b.n	800e0ce <_scanf_float+0x82>
 800e3f4:	9b04      	ldr	r3, [sp, #16]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d0e4      	beq.n	800e3c4 <_scanf_float+0x378>
 800e3fa:	9905      	ldr	r1, [sp, #20]
 800e3fc:	230a      	movs	r3, #10
 800e3fe:	462a      	mov	r2, r5
 800e400:	3101      	adds	r1, #1
 800e402:	4640      	mov	r0, r8
 800e404:	f002 fc7c 	bl	8010d00 <_strtol_r>
 800e408:	9b04      	ldr	r3, [sp, #16]
 800e40a:	9e05      	ldr	r6, [sp, #20]
 800e40c:	1ac2      	subs	r2, r0, r3
 800e40e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800e412:	429e      	cmp	r6, r3
 800e414:	bf28      	it	cs
 800e416:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800e41a:	4912      	ldr	r1, [pc, #72]	; (800e464 <_scanf_float+0x418>)
 800e41c:	4630      	mov	r0, r6
 800e41e:	f000 f8d5 	bl	800e5cc <siprintf>
 800e422:	e7cf      	b.n	800e3c4 <_scanf_float+0x378>
 800e424:	f011 0f04 	tst.w	r1, #4
 800e428:	9903      	ldr	r1, [sp, #12]
 800e42a:	600a      	str	r2, [r1, #0]
 800e42c:	d1db      	bne.n	800e3e6 <_scanf_float+0x39a>
 800e42e:	f8d3 8000 	ldr.w	r8, [r3]
 800e432:	ee10 2a10 	vmov	r2, s0
 800e436:	ee10 0a10 	vmov	r0, s0
 800e43a:	463b      	mov	r3, r7
 800e43c:	4639      	mov	r1, r7
 800e43e:	f7f2 fb95 	bl	8000b6c <__aeabi_dcmpun>
 800e442:	b128      	cbz	r0, 800e450 <_scanf_float+0x404>
 800e444:	4808      	ldr	r0, [pc, #32]	; (800e468 <_scanf_float+0x41c>)
 800e446:	f000 fa45 	bl	800e8d4 <nanf>
 800e44a:	ed88 0a00 	vstr	s0, [r8]
 800e44e:	e7cd      	b.n	800e3ec <_scanf_float+0x3a0>
 800e450:	4630      	mov	r0, r6
 800e452:	4639      	mov	r1, r7
 800e454:	f7f2 fbe8 	bl	8000c28 <__aeabi_d2f>
 800e458:	f8c8 0000 	str.w	r0, [r8]
 800e45c:	e7c6      	b.n	800e3ec <_scanf_float+0x3a0>
 800e45e:	2500      	movs	r5, #0
 800e460:	e635      	b.n	800e0ce <_scanf_float+0x82>
 800e462:	bf00      	nop
 800e464:	08012a9a 	.word	0x08012a9a
 800e468:	08012e48 	.word	0x08012e48

0800e46c <std>:
 800e46c:	2300      	movs	r3, #0
 800e46e:	b510      	push	{r4, lr}
 800e470:	4604      	mov	r4, r0
 800e472:	e9c0 3300 	strd	r3, r3, [r0]
 800e476:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e47a:	6083      	str	r3, [r0, #8]
 800e47c:	8181      	strh	r1, [r0, #12]
 800e47e:	6643      	str	r3, [r0, #100]	; 0x64
 800e480:	81c2      	strh	r2, [r0, #14]
 800e482:	6183      	str	r3, [r0, #24]
 800e484:	4619      	mov	r1, r3
 800e486:	2208      	movs	r2, #8
 800e488:	305c      	adds	r0, #92	; 0x5c
 800e48a:	f000 f930 	bl	800e6ee <memset>
 800e48e:	4b05      	ldr	r3, [pc, #20]	; (800e4a4 <std+0x38>)
 800e490:	6263      	str	r3, [r4, #36]	; 0x24
 800e492:	4b05      	ldr	r3, [pc, #20]	; (800e4a8 <std+0x3c>)
 800e494:	62a3      	str	r3, [r4, #40]	; 0x28
 800e496:	4b05      	ldr	r3, [pc, #20]	; (800e4ac <std+0x40>)
 800e498:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e49a:	4b05      	ldr	r3, [pc, #20]	; (800e4b0 <std+0x44>)
 800e49c:	6224      	str	r4, [r4, #32]
 800e49e:	6323      	str	r3, [r4, #48]	; 0x30
 800e4a0:	bd10      	pop	{r4, pc}
 800e4a2:	bf00      	nop
 800e4a4:	0800e665 	.word	0x0800e665
 800e4a8:	0800e68b 	.word	0x0800e68b
 800e4ac:	0800e6c3 	.word	0x0800e6c3
 800e4b0:	0800e6e7 	.word	0x0800e6e7

0800e4b4 <stdio_exit_handler>:
 800e4b4:	4a02      	ldr	r2, [pc, #8]	; (800e4c0 <stdio_exit_handler+0xc>)
 800e4b6:	4903      	ldr	r1, [pc, #12]	; (800e4c4 <stdio_exit_handler+0x10>)
 800e4b8:	4803      	ldr	r0, [pc, #12]	; (800e4c8 <stdio_exit_handler+0x14>)
 800e4ba:	f000 b869 	b.w	800e590 <_fwalk_sglue>
 800e4be:	bf00      	nop
 800e4c0:	20000014 	.word	0x20000014
 800e4c4:	08011701 	.word	0x08011701
 800e4c8:	20000020 	.word	0x20000020

0800e4cc <cleanup_stdio>:
 800e4cc:	6841      	ldr	r1, [r0, #4]
 800e4ce:	4b0c      	ldr	r3, [pc, #48]	; (800e500 <cleanup_stdio+0x34>)
 800e4d0:	4299      	cmp	r1, r3
 800e4d2:	b510      	push	{r4, lr}
 800e4d4:	4604      	mov	r4, r0
 800e4d6:	d001      	beq.n	800e4dc <cleanup_stdio+0x10>
 800e4d8:	f003 f912 	bl	8011700 <_fflush_r>
 800e4dc:	68a1      	ldr	r1, [r4, #8]
 800e4de:	4b09      	ldr	r3, [pc, #36]	; (800e504 <cleanup_stdio+0x38>)
 800e4e0:	4299      	cmp	r1, r3
 800e4e2:	d002      	beq.n	800e4ea <cleanup_stdio+0x1e>
 800e4e4:	4620      	mov	r0, r4
 800e4e6:	f003 f90b 	bl	8011700 <_fflush_r>
 800e4ea:	68e1      	ldr	r1, [r4, #12]
 800e4ec:	4b06      	ldr	r3, [pc, #24]	; (800e508 <cleanup_stdio+0x3c>)
 800e4ee:	4299      	cmp	r1, r3
 800e4f0:	d004      	beq.n	800e4fc <cleanup_stdio+0x30>
 800e4f2:	4620      	mov	r0, r4
 800e4f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e4f8:	f003 b902 	b.w	8011700 <_fflush_r>
 800e4fc:	bd10      	pop	{r4, pc}
 800e4fe:	bf00      	nop
 800e500:	20006f44 	.word	0x20006f44
 800e504:	20006fac 	.word	0x20006fac
 800e508:	20007014 	.word	0x20007014

0800e50c <global_stdio_init.part.0>:
 800e50c:	b510      	push	{r4, lr}
 800e50e:	4b0b      	ldr	r3, [pc, #44]	; (800e53c <global_stdio_init.part.0+0x30>)
 800e510:	4c0b      	ldr	r4, [pc, #44]	; (800e540 <global_stdio_init.part.0+0x34>)
 800e512:	4a0c      	ldr	r2, [pc, #48]	; (800e544 <global_stdio_init.part.0+0x38>)
 800e514:	601a      	str	r2, [r3, #0]
 800e516:	4620      	mov	r0, r4
 800e518:	2200      	movs	r2, #0
 800e51a:	2104      	movs	r1, #4
 800e51c:	f7ff ffa6 	bl	800e46c <std>
 800e520:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800e524:	2201      	movs	r2, #1
 800e526:	2109      	movs	r1, #9
 800e528:	f7ff ffa0 	bl	800e46c <std>
 800e52c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800e530:	2202      	movs	r2, #2
 800e532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e536:	2112      	movs	r1, #18
 800e538:	f7ff bf98 	b.w	800e46c <std>
 800e53c:	2000707c 	.word	0x2000707c
 800e540:	20006f44 	.word	0x20006f44
 800e544:	0800e4b5 	.word	0x0800e4b5

0800e548 <__sfp_lock_acquire>:
 800e548:	4801      	ldr	r0, [pc, #4]	; (800e550 <__sfp_lock_acquire+0x8>)
 800e54a:	f000 b9b3 	b.w	800e8b4 <__retarget_lock_acquire_recursive>
 800e54e:	bf00      	nop
 800e550:	20007085 	.word	0x20007085

0800e554 <__sfp_lock_release>:
 800e554:	4801      	ldr	r0, [pc, #4]	; (800e55c <__sfp_lock_release+0x8>)
 800e556:	f000 b9ae 	b.w	800e8b6 <__retarget_lock_release_recursive>
 800e55a:	bf00      	nop
 800e55c:	20007085 	.word	0x20007085

0800e560 <__sinit>:
 800e560:	b510      	push	{r4, lr}
 800e562:	4604      	mov	r4, r0
 800e564:	f7ff fff0 	bl	800e548 <__sfp_lock_acquire>
 800e568:	6a23      	ldr	r3, [r4, #32]
 800e56a:	b11b      	cbz	r3, 800e574 <__sinit+0x14>
 800e56c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e570:	f7ff bff0 	b.w	800e554 <__sfp_lock_release>
 800e574:	4b04      	ldr	r3, [pc, #16]	; (800e588 <__sinit+0x28>)
 800e576:	6223      	str	r3, [r4, #32]
 800e578:	4b04      	ldr	r3, [pc, #16]	; (800e58c <__sinit+0x2c>)
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d1f5      	bne.n	800e56c <__sinit+0xc>
 800e580:	f7ff ffc4 	bl	800e50c <global_stdio_init.part.0>
 800e584:	e7f2      	b.n	800e56c <__sinit+0xc>
 800e586:	bf00      	nop
 800e588:	0800e4cd 	.word	0x0800e4cd
 800e58c:	2000707c 	.word	0x2000707c

0800e590 <_fwalk_sglue>:
 800e590:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e594:	4607      	mov	r7, r0
 800e596:	4688      	mov	r8, r1
 800e598:	4614      	mov	r4, r2
 800e59a:	2600      	movs	r6, #0
 800e59c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e5a0:	f1b9 0901 	subs.w	r9, r9, #1
 800e5a4:	d505      	bpl.n	800e5b2 <_fwalk_sglue+0x22>
 800e5a6:	6824      	ldr	r4, [r4, #0]
 800e5a8:	2c00      	cmp	r4, #0
 800e5aa:	d1f7      	bne.n	800e59c <_fwalk_sglue+0xc>
 800e5ac:	4630      	mov	r0, r6
 800e5ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e5b2:	89ab      	ldrh	r3, [r5, #12]
 800e5b4:	2b01      	cmp	r3, #1
 800e5b6:	d907      	bls.n	800e5c8 <_fwalk_sglue+0x38>
 800e5b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e5bc:	3301      	adds	r3, #1
 800e5be:	d003      	beq.n	800e5c8 <_fwalk_sglue+0x38>
 800e5c0:	4629      	mov	r1, r5
 800e5c2:	4638      	mov	r0, r7
 800e5c4:	47c0      	blx	r8
 800e5c6:	4306      	orrs	r6, r0
 800e5c8:	3568      	adds	r5, #104	; 0x68
 800e5ca:	e7e9      	b.n	800e5a0 <_fwalk_sglue+0x10>

0800e5cc <siprintf>:
 800e5cc:	b40e      	push	{r1, r2, r3}
 800e5ce:	b500      	push	{lr}
 800e5d0:	b09c      	sub	sp, #112	; 0x70
 800e5d2:	ab1d      	add	r3, sp, #116	; 0x74
 800e5d4:	9002      	str	r0, [sp, #8]
 800e5d6:	9006      	str	r0, [sp, #24]
 800e5d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e5dc:	4809      	ldr	r0, [pc, #36]	; (800e604 <siprintf+0x38>)
 800e5de:	9107      	str	r1, [sp, #28]
 800e5e0:	9104      	str	r1, [sp, #16]
 800e5e2:	4909      	ldr	r1, [pc, #36]	; (800e608 <siprintf+0x3c>)
 800e5e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5e8:	9105      	str	r1, [sp, #20]
 800e5ea:	6800      	ldr	r0, [r0, #0]
 800e5ec:	9301      	str	r3, [sp, #4]
 800e5ee:	a902      	add	r1, sp, #8
 800e5f0:	f002 fbe2 	bl	8010db8 <_svfiprintf_r>
 800e5f4:	9b02      	ldr	r3, [sp, #8]
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	701a      	strb	r2, [r3, #0]
 800e5fa:	b01c      	add	sp, #112	; 0x70
 800e5fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e600:	b003      	add	sp, #12
 800e602:	4770      	bx	lr
 800e604:	2000006c 	.word	0x2000006c
 800e608:	ffff0208 	.word	0xffff0208

0800e60c <siscanf>:
 800e60c:	b40e      	push	{r1, r2, r3}
 800e60e:	b510      	push	{r4, lr}
 800e610:	b09f      	sub	sp, #124	; 0x7c
 800e612:	ac21      	add	r4, sp, #132	; 0x84
 800e614:	f44f 7101 	mov.w	r1, #516	; 0x204
 800e618:	f854 2b04 	ldr.w	r2, [r4], #4
 800e61c:	9201      	str	r2, [sp, #4]
 800e61e:	f8ad 101c 	strh.w	r1, [sp, #28]
 800e622:	9004      	str	r0, [sp, #16]
 800e624:	9008      	str	r0, [sp, #32]
 800e626:	f7f1 fe43 	bl	80002b0 <strlen>
 800e62a:	4b0c      	ldr	r3, [pc, #48]	; (800e65c <siscanf+0x50>)
 800e62c:	9005      	str	r0, [sp, #20]
 800e62e:	9009      	str	r0, [sp, #36]	; 0x24
 800e630:	930d      	str	r3, [sp, #52]	; 0x34
 800e632:	480b      	ldr	r0, [pc, #44]	; (800e660 <siscanf+0x54>)
 800e634:	9a01      	ldr	r2, [sp, #4]
 800e636:	6800      	ldr	r0, [r0, #0]
 800e638:	9403      	str	r4, [sp, #12]
 800e63a:	2300      	movs	r3, #0
 800e63c:	9311      	str	r3, [sp, #68]	; 0x44
 800e63e:	9316      	str	r3, [sp, #88]	; 0x58
 800e640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e644:	f8ad 301e 	strh.w	r3, [sp, #30]
 800e648:	a904      	add	r1, sp, #16
 800e64a:	4623      	mov	r3, r4
 800e64c:	f002 fd0c 	bl	8011068 <__ssvfiscanf_r>
 800e650:	b01f      	add	sp, #124	; 0x7c
 800e652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e656:	b003      	add	sp, #12
 800e658:	4770      	bx	lr
 800e65a:	bf00      	nop
 800e65c:	0800e687 	.word	0x0800e687
 800e660:	2000006c 	.word	0x2000006c

0800e664 <__sread>:
 800e664:	b510      	push	{r4, lr}
 800e666:	460c      	mov	r4, r1
 800e668:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e66c:	f000 f8c4 	bl	800e7f8 <_read_r>
 800e670:	2800      	cmp	r0, #0
 800e672:	bfab      	itete	ge
 800e674:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e676:	89a3      	ldrhlt	r3, [r4, #12]
 800e678:	181b      	addge	r3, r3, r0
 800e67a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e67e:	bfac      	ite	ge
 800e680:	6563      	strge	r3, [r4, #84]	; 0x54
 800e682:	81a3      	strhlt	r3, [r4, #12]
 800e684:	bd10      	pop	{r4, pc}

0800e686 <__seofread>:
 800e686:	2000      	movs	r0, #0
 800e688:	4770      	bx	lr

0800e68a <__swrite>:
 800e68a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e68e:	461f      	mov	r7, r3
 800e690:	898b      	ldrh	r3, [r1, #12]
 800e692:	05db      	lsls	r3, r3, #23
 800e694:	4605      	mov	r5, r0
 800e696:	460c      	mov	r4, r1
 800e698:	4616      	mov	r6, r2
 800e69a:	d505      	bpl.n	800e6a8 <__swrite+0x1e>
 800e69c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6a0:	2302      	movs	r3, #2
 800e6a2:	2200      	movs	r2, #0
 800e6a4:	f000 f896 	bl	800e7d4 <_lseek_r>
 800e6a8:	89a3      	ldrh	r3, [r4, #12]
 800e6aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e6ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e6b2:	81a3      	strh	r3, [r4, #12]
 800e6b4:	4632      	mov	r2, r6
 800e6b6:	463b      	mov	r3, r7
 800e6b8:	4628      	mov	r0, r5
 800e6ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e6be:	f000 b8bd 	b.w	800e83c <_write_r>

0800e6c2 <__sseek>:
 800e6c2:	b510      	push	{r4, lr}
 800e6c4:	460c      	mov	r4, r1
 800e6c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6ca:	f000 f883 	bl	800e7d4 <_lseek_r>
 800e6ce:	1c43      	adds	r3, r0, #1
 800e6d0:	89a3      	ldrh	r3, [r4, #12]
 800e6d2:	bf15      	itete	ne
 800e6d4:	6560      	strne	r0, [r4, #84]	; 0x54
 800e6d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e6da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e6de:	81a3      	strheq	r3, [r4, #12]
 800e6e0:	bf18      	it	ne
 800e6e2:	81a3      	strhne	r3, [r4, #12]
 800e6e4:	bd10      	pop	{r4, pc}

0800e6e6 <__sclose>:
 800e6e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e6ea:	f000 b80d 	b.w	800e708 <_close_r>

0800e6ee <memset>:
 800e6ee:	4402      	add	r2, r0
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d100      	bne.n	800e6f8 <memset+0xa>
 800e6f6:	4770      	bx	lr
 800e6f8:	f803 1b01 	strb.w	r1, [r3], #1
 800e6fc:	e7f9      	b.n	800e6f2 <memset+0x4>
	...

0800e700 <_localeconv_r>:
 800e700:	4800      	ldr	r0, [pc, #0]	; (800e704 <_localeconv_r+0x4>)
 800e702:	4770      	bx	lr
 800e704:	20000160 	.word	0x20000160

0800e708 <_close_r>:
 800e708:	b538      	push	{r3, r4, r5, lr}
 800e70a:	4d06      	ldr	r5, [pc, #24]	; (800e724 <_close_r+0x1c>)
 800e70c:	2300      	movs	r3, #0
 800e70e:	4604      	mov	r4, r0
 800e710:	4608      	mov	r0, r1
 800e712:	602b      	str	r3, [r5, #0]
 800e714:	f7f3 fdd3 	bl	80022be <_close>
 800e718:	1c43      	adds	r3, r0, #1
 800e71a:	d102      	bne.n	800e722 <_close_r+0x1a>
 800e71c:	682b      	ldr	r3, [r5, #0]
 800e71e:	b103      	cbz	r3, 800e722 <_close_r+0x1a>
 800e720:	6023      	str	r3, [r4, #0]
 800e722:	bd38      	pop	{r3, r4, r5, pc}
 800e724:	20007080 	.word	0x20007080

0800e728 <_reclaim_reent>:
 800e728:	4b29      	ldr	r3, [pc, #164]	; (800e7d0 <_reclaim_reent+0xa8>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	4283      	cmp	r3, r0
 800e72e:	b570      	push	{r4, r5, r6, lr}
 800e730:	4604      	mov	r4, r0
 800e732:	d04b      	beq.n	800e7cc <_reclaim_reent+0xa4>
 800e734:	69c3      	ldr	r3, [r0, #28]
 800e736:	b143      	cbz	r3, 800e74a <_reclaim_reent+0x22>
 800e738:	68db      	ldr	r3, [r3, #12]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d144      	bne.n	800e7c8 <_reclaim_reent+0xa0>
 800e73e:	69e3      	ldr	r3, [r4, #28]
 800e740:	6819      	ldr	r1, [r3, #0]
 800e742:	b111      	cbz	r1, 800e74a <_reclaim_reent+0x22>
 800e744:	4620      	mov	r0, r4
 800e746:	f000 ff45 	bl	800f5d4 <_free_r>
 800e74a:	6961      	ldr	r1, [r4, #20]
 800e74c:	b111      	cbz	r1, 800e754 <_reclaim_reent+0x2c>
 800e74e:	4620      	mov	r0, r4
 800e750:	f000 ff40 	bl	800f5d4 <_free_r>
 800e754:	69e1      	ldr	r1, [r4, #28]
 800e756:	b111      	cbz	r1, 800e75e <_reclaim_reent+0x36>
 800e758:	4620      	mov	r0, r4
 800e75a:	f000 ff3b 	bl	800f5d4 <_free_r>
 800e75e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e760:	b111      	cbz	r1, 800e768 <_reclaim_reent+0x40>
 800e762:	4620      	mov	r0, r4
 800e764:	f000 ff36 	bl	800f5d4 <_free_r>
 800e768:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e76a:	b111      	cbz	r1, 800e772 <_reclaim_reent+0x4a>
 800e76c:	4620      	mov	r0, r4
 800e76e:	f000 ff31 	bl	800f5d4 <_free_r>
 800e772:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800e774:	b111      	cbz	r1, 800e77c <_reclaim_reent+0x54>
 800e776:	4620      	mov	r0, r4
 800e778:	f000 ff2c 	bl	800f5d4 <_free_r>
 800e77c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800e77e:	b111      	cbz	r1, 800e786 <_reclaim_reent+0x5e>
 800e780:	4620      	mov	r0, r4
 800e782:	f000 ff27 	bl	800f5d4 <_free_r>
 800e786:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e788:	b111      	cbz	r1, 800e790 <_reclaim_reent+0x68>
 800e78a:	4620      	mov	r0, r4
 800e78c:	f000 ff22 	bl	800f5d4 <_free_r>
 800e790:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800e792:	b111      	cbz	r1, 800e79a <_reclaim_reent+0x72>
 800e794:	4620      	mov	r0, r4
 800e796:	f000 ff1d 	bl	800f5d4 <_free_r>
 800e79a:	6a23      	ldr	r3, [r4, #32]
 800e79c:	b1b3      	cbz	r3, 800e7cc <_reclaim_reent+0xa4>
 800e79e:	4620      	mov	r0, r4
 800e7a0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800e7a4:	4718      	bx	r3
 800e7a6:	5949      	ldr	r1, [r1, r5]
 800e7a8:	b941      	cbnz	r1, 800e7bc <_reclaim_reent+0x94>
 800e7aa:	3504      	adds	r5, #4
 800e7ac:	69e3      	ldr	r3, [r4, #28]
 800e7ae:	2d80      	cmp	r5, #128	; 0x80
 800e7b0:	68d9      	ldr	r1, [r3, #12]
 800e7b2:	d1f8      	bne.n	800e7a6 <_reclaim_reent+0x7e>
 800e7b4:	4620      	mov	r0, r4
 800e7b6:	f000 ff0d 	bl	800f5d4 <_free_r>
 800e7ba:	e7c0      	b.n	800e73e <_reclaim_reent+0x16>
 800e7bc:	680e      	ldr	r6, [r1, #0]
 800e7be:	4620      	mov	r0, r4
 800e7c0:	f000 ff08 	bl	800f5d4 <_free_r>
 800e7c4:	4631      	mov	r1, r6
 800e7c6:	e7ef      	b.n	800e7a8 <_reclaim_reent+0x80>
 800e7c8:	2500      	movs	r5, #0
 800e7ca:	e7ef      	b.n	800e7ac <_reclaim_reent+0x84>
 800e7cc:	bd70      	pop	{r4, r5, r6, pc}
 800e7ce:	bf00      	nop
 800e7d0:	2000006c 	.word	0x2000006c

0800e7d4 <_lseek_r>:
 800e7d4:	b538      	push	{r3, r4, r5, lr}
 800e7d6:	4d07      	ldr	r5, [pc, #28]	; (800e7f4 <_lseek_r+0x20>)
 800e7d8:	4604      	mov	r4, r0
 800e7da:	4608      	mov	r0, r1
 800e7dc:	4611      	mov	r1, r2
 800e7de:	2200      	movs	r2, #0
 800e7e0:	602a      	str	r2, [r5, #0]
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	f7f3 fd92 	bl	800230c <_lseek>
 800e7e8:	1c43      	adds	r3, r0, #1
 800e7ea:	d102      	bne.n	800e7f2 <_lseek_r+0x1e>
 800e7ec:	682b      	ldr	r3, [r5, #0]
 800e7ee:	b103      	cbz	r3, 800e7f2 <_lseek_r+0x1e>
 800e7f0:	6023      	str	r3, [r4, #0]
 800e7f2:	bd38      	pop	{r3, r4, r5, pc}
 800e7f4:	20007080 	.word	0x20007080

0800e7f8 <_read_r>:
 800e7f8:	b538      	push	{r3, r4, r5, lr}
 800e7fa:	4d07      	ldr	r5, [pc, #28]	; (800e818 <_read_r+0x20>)
 800e7fc:	4604      	mov	r4, r0
 800e7fe:	4608      	mov	r0, r1
 800e800:	4611      	mov	r1, r2
 800e802:	2200      	movs	r2, #0
 800e804:	602a      	str	r2, [r5, #0]
 800e806:	461a      	mov	r2, r3
 800e808:	f7f3 fd20 	bl	800224c <_read>
 800e80c:	1c43      	adds	r3, r0, #1
 800e80e:	d102      	bne.n	800e816 <_read_r+0x1e>
 800e810:	682b      	ldr	r3, [r5, #0]
 800e812:	b103      	cbz	r3, 800e816 <_read_r+0x1e>
 800e814:	6023      	str	r3, [r4, #0]
 800e816:	bd38      	pop	{r3, r4, r5, pc}
 800e818:	20007080 	.word	0x20007080

0800e81c <_sbrk_r>:
 800e81c:	b538      	push	{r3, r4, r5, lr}
 800e81e:	4d06      	ldr	r5, [pc, #24]	; (800e838 <_sbrk_r+0x1c>)
 800e820:	2300      	movs	r3, #0
 800e822:	4604      	mov	r4, r0
 800e824:	4608      	mov	r0, r1
 800e826:	602b      	str	r3, [r5, #0]
 800e828:	f7f3 fd7e 	bl	8002328 <_sbrk>
 800e82c:	1c43      	adds	r3, r0, #1
 800e82e:	d102      	bne.n	800e836 <_sbrk_r+0x1a>
 800e830:	682b      	ldr	r3, [r5, #0]
 800e832:	b103      	cbz	r3, 800e836 <_sbrk_r+0x1a>
 800e834:	6023      	str	r3, [r4, #0]
 800e836:	bd38      	pop	{r3, r4, r5, pc}
 800e838:	20007080 	.word	0x20007080

0800e83c <_write_r>:
 800e83c:	b538      	push	{r3, r4, r5, lr}
 800e83e:	4d07      	ldr	r5, [pc, #28]	; (800e85c <_write_r+0x20>)
 800e840:	4604      	mov	r4, r0
 800e842:	4608      	mov	r0, r1
 800e844:	4611      	mov	r1, r2
 800e846:	2200      	movs	r2, #0
 800e848:	602a      	str	r2, [r5, #0]
 800e84a:	461a      	mov	r2, r3
 800e84c:	f7f3 fd1b 	bl	8002286 <_write>
 800e850:	1c43      	adds	r3, r0, #1
 800e852:	d102      	bne.n	800e85a <_write_r+0x1e>
 800e854:	682b      	ldr	r3, [r5, #0]
 800e856:	b103      	cbz	r3, 800e85a <_write_r+0x1e>
 800e858:	6023      	str	r3, [r4, #0]
 800e85a:	bd38      	pop	{r3, r4, r5, pc}
 800e85c:	20007080 	.word	0x20007080

0800e860 <__errno>:
 800e860:	4b01      	ldr	r3, [pc, #4]	; (800e868 <__errno+0x8>)
 800e862:	6818      	ldr	r0, [r3, #0]
 800e864:	4770      	bx	lr
 800e866:	bf00      	nop
 800e868:	2000006c 	.word	0x2000006c

0800e86c <__libc_init_array>:
 800e86c:	b570      	push	{r4, r5, r6, lr}
 800e86e:	4d0d      	ldr	r5, [pc, #52]	; (800e8a4 <__libc_init_array+0x38>)
 800e870:	4c0d      	ldr	r4, [pc, #52]	; (800e8a8 <__libc_init_array+0x3c>)
 800e872:	1b64      	subs	r4, r4, r5
 800e874:	10a4      	asrs	r4, r4, #2
 800e876:	2600      	movs	r6, #0
 800e878:	42a6      	cmp	r6, r4
 800e87a:	d109      	bne.n	800e890 <__libc_init_array+0x24>
 800e87c:	4d0b      	ldr	r5, [pc, #44]	; (800e8ac <__libc_init_array+0x40>)
 800e87e:	4c0c      	ldr	r4, [pc, #48]	; (800e8b0 <__libc_init_array+0x44>)
 800e880:	f003 ff08 	bl	8012694 <_init>
 800e884:	1b64      	subs	r4, r4, r5
 800e886:	10a4      	asrs	r4, r4, #2
 800e888:	2600      	movs	r6, #0
 800e88a:	42a6      	cmp	r6, r4
 800e88c:	d105      	bne.n	800e89a <__libc_init_array+0x2e>
 800e88e:	bd70      	pop	{r4, r5, r6, pc}
 800e890:	f855 3b04 	ldr.w	r3, [r5], #4
 800e894:	4798      	blx	r3
 800e896:	3601      	adds	r6, #1
 800e898:	e7ee      	b.n	800e878 <__libc_init_array+0xc>
 800e89a:	f855 3b04 	ldr.w	r3, [r5], #4
 800e89e:	4798      	blx	r3
 800e8a0:	3601      	adds	r6, #1
 800e8a2:	e7f2      	b.n	800e88a <__libc_init_array+0x1e>
 800e8a4:	08012eb4 	.word	0x08012eb4
 800e8a8:	08012eb4 	.word	0x08012eb4
 800e8ac:	08012eb4 	.word	0x08012eb4
 800e8b0:	08012eb8 	.word	0x08012eb8

0800e8b4 <__retarget_lock_acquire_recursive>:
 800e8b4:	4770      	bx	lr

0800e8b6 <__retarget_lock_release_recursive>:
 800e8b6:	4770      	bx	lr

0800e8b8 <memcpy>:
 800e8b8:	440a      	add	r2, r1
 800e8ba:	4291      	cmp	r1, r2
 800e8bc:	f100 33ff 	add.w	r3, r0, #4294967295
 800e8c0:	d100      	bne.n	800e8c4 <memcpy+0xc>
 800e8c2:	4770      	bx	lr
 800e8c4:	b510      	push	{r4, lr}
 800e8c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e8ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e8ce:	4291      	cmp	r1, r2
 800e8d0:	d1f9      	bne.n	800e8c6 <memcpy+0xe>
 800e8d2:	bd10      	pop	{r4, pc}

0800e8d4 <nanf>:
 800e8d4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800e8dc <nanf+0x8>
 800e8d8:	4770      	bx	lr
 800e8da:	bf00      	nop
 800e8dc:	7fc00000 	.word	0x7fc00000

0800e8e0 <quorem>:
 800e8e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8e4:	6903      	ldr	r3, [r0, #16]
 800e8e6:	690c      	ldr	r4, [r1, #16]
 800e8e8:	42a3      	cmp	r3, r4
 800e8ea:	4607      	mov	r7, r0
 800e8ec:	db7e      	blt.n	800e9ec <quorem+0x10c>
 800e8ee:	3c01      	subs	r4, #1
 800e8f0:	f101 0814 	add.w	r8, r1, #20
 800e8f4:	f100 0514 	add.w	r5, r0, #20
 800e8f8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e8fc:	9301      	str	r3, [sp, #4]
 800e8fe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800e902:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e906:	3301      	adds	r3, #1
 800e908:	429a      	cmp	r2, r3
 800e90a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800e90e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800e912:	fbb2 f6f3 	udiv	r6, r2, r3
 800e916:	d331      	bcc.n	800e97c <quorem+0x9c>
 800e918:	f04f 0e00 	mov.w	lr, #0
 800e91c:	4640      	mov	r0, r8
 800e91e:	46ac      	mov	ip, r5
 800e920:	46f2      	mov	sl, lr
 800e922:	f850 2b04 	ldr.w	r2, [r0], #4
 800e926:	b293      	uxth	r3, r2
 800e928:	fb06 e303 	mla	r3, r6, r3, lr
 800e92c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e930:	0c1a      	lsrs	r2, r3, #16
 800e932:	b29b      	uxth	r3, r3
 800e934:	ebaa 0303 	sub.w	r3, sl, r3
 800e938:	f8dc a000 	ldr.w	sl, [ip]
 800e93c:	fa13 f38a 	uxtah	r3, r3, sl
 800e940:	fb06 220e 	mla	r2, r6, lr, r2
 800e944:	9300      	str	r3, [sp, #0]
 800e946:	9b00      	ldr	r3, [sp, #0]
 800e948:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800e94c:	b292      	uxth	r2, r2
 800e94e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800e952:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e956:	f8bd 3000 	ldrh.w	r3, [sp]
 800e95a:	4581      	cmp	r9, r0
 800e95c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e960:	f84c 3b04 	str.w	r3, [ip], #4
 800e964:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800e968:	d2db      	bcs.n	800e922 <quorem+0x42>
 800e96a:	f855 300b 	ldr.w	r3, [r5, fp]
 800e96e:	b92b      	cbnz	r3, 800e97c <quorem+0x9c>
 800e970:	9b01      	ldr	r3, [sp, #4]
 800e972:	3b04      	subs	r3, #4
 800e974:	429d      	cmp	r5, r3
 800e976:	461a      	mov	r2, r3
 800e978:	d32c      	bcc.n	800e9d4 <quorem+0xf4>
 800e97a:	613c      	str	r4, [r7, #16]
 800e97c:	4638      	mov	r0, r7
 800e97e:	f001 f943 	bl	800fc08 <__mcmp>
 800e982:	2800      	cmp	r0, #0
 800e984:	db22      	blt.n	800e9cc <quorem+0xec>
 800e986:	3601      	adds	r6, #1
 800e988:	4629      	mov	r1, r5
 800e98a:	2000      	movs	r0, #0
 800e98c:	f858 2b04 	ldr.w	r2, [r8], #4
 800e990:	f8d1 c000 	ldr.w	ip, [r1]
 800e994:	b293      	uxth	r3, r2
 800e996:	1ac3      	subs	r3, r0, r3
 800e998:	0c12      	lsrs	r2, r2, #16
 800e99a:	fa13 f38c 	uxtah	r3, r3, ip
 800e99e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800e9a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e9a6:	b29b      	uxth	r3, r3
 800e9a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9ac:	45c1      	cmp	r9, r8
 800e9ae:	f841 3b04 	str.w	r3, [r1], #4
 800e9b2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800e9b6:	d2e9      	bcs.n	800e98c <quorem+0xac>
 800e9b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800e9bc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800e9c0:	b922      	cbnz	r2, 800e9cc <quorem+0xec>
 800e9c2:	3b04      	subs	r3, #4
 800e9c4:	429d      	cmp	r5, r3
 800e9c6:	461a      	mov	r2, r3
 800e9c8:	d30a      	bcc.n	800e9e0 <quorem+0x100>
 800e9ca:	613c      	str	r4, [r7, #16]
 800e9cc:	4630      	mov	r0, r6
 800e9ce:	b003      	add	sp, #12
 800e9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9d4:	6812      	ldr	r2, [r2, #0]
 800e9d6:	3b04      	subs	r3, #4
 800e9d8:	2a00      	cmp	r2, #0
 800e9da:	d1ce      	bne.n	800e97a <quorem+0x9a>
 800e9dc:	3c01      	subs	r4, #1
 800e9de:	e7c9      	b.n	800e974 <quorem+0x94>
 800e9e0:	6812      	ldr	r2, [r2, #0]
 800e9e2:	3b04      	subs	r3, #4
 800e9e4:	2a00      	cmp	r2, #0
 800e9e6:	d1f0      	bne.n	800e9ca <quorem+0xea>
 800e9e8:	3c01      	subs	r4, #1
 800e9ea:	e7eb      	b.n	800e9c4 <quorem+0xe4>
 800e9ec:	2000      	movs	r0, #0
 800e9ee:	e7ee      	b.n	800e9ce <quorem+0xee>

0800e9f0 <_dtoa_r>:
 800e9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9f4:	ed2d 8b04 	vpush	{d8-d9}
 800e9f8:	69c5      	ldr	r5, [r0, #28]
 800e9fa:	b093      	sub	sp, #76	; 0x4c
 800e9fc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ea00:	ec57 6b10 	vmov	r6, r7, d0
 800ea04:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ea08:	9107      	str	r1, [sp, #28]
 800ea0a:	4604      	mov	r4, r0
 800ea0c:	920a      	str	r2, [sp, #40]	; 0x28
 800ea0e:	930d      	str	r3, [sp, #52]	; 0x34
 800ea10:	b975      	cbnz	r5, 800ea30 <_dtoa_r+0x40>
 800ea12:	2010      	movs	r0, #16
 800ea14:	f000 fe2a 	bl	800f66c <malloc>
 800ea18:	4602      	mov	r2, r0
 800ea1a:	61e0      	str	r0, [r4, #28]
 800ea1c:	b920      	cbnz	r0, 800ea28 <_dtoa_r+0x38>
 800ea1e:	4bae      	ldr	r3, [pc, #696]	; (800ecd8 <_dtoa_r+0x2e8>)
 800ea20:	21ef      	movs	r1, #239	; 0xef
 800ea22:	48ae      	ldr	r0, [pc, #696]	; (800ecdc <_dtoa_r+0x2ec>)
 800ea24:	f002 ff3c 	bl	80118a0 <__assert_func>
 800ea28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ea2c:	6005      	str	r5, [r0, #0]
 800ea2e:	60c5      	str	r5, [r0, #12]
 800ea30:	69e3      	ldr	r3, [r4, #28]
 800ea32:	6819      	ldr	r1, [r3, #0]
 800ea34:	b151      	cbz	r1, 800ea4c <_dtoa_r+0x5c>
 800ea36:	685a      	ldr	r2, [r3, #4]
 800ea38:	604a      	str	r2, [r1, #4]
 800ea3a:	2301      	movs	r3, #1
 800ea3c:	4093      	lsls	r3, r2
 800ea3e:	608b      	str	r3, [r1, #8]
 800ea40:	4620      	mov	r0, r4
 800ea42:	f000 fe5b 	bl	800f6fc <_Bfree>
 800ea46:	69e3      	ldr	r3, [r4, #28]
 800ea48:	2200      	movs	r2, #0
 800ea4a:	601a      	str	r2, [r3, #0]
 800ea4c:	1e3b      	subs	r3, r7, #0
 800ea4e:	bfbb      	ittet	lt
 800ea50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ea54:	9303      	strlt	r3, [sp, #12]
 800ea56:	2300      	movge	r3, #0
 800ea58:	2201      	movlt	r2, #1
 800ea5a:	bfac      	ite	ge
 800ea5c:	f8c8 3000 	strge.w	r3, [r8]
 800ea60:	f8c8 2000 	strlt.w	r2, [r8]
 800ea64:	4b9e      	ldr	r3, [pc, #632]	; (800ece0 <_dtoa_r+0x2f0>)
 800ea66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ea6a:	ea33 0308 	bics.w	r3, r3, r8
 800ea6e:	d11b      	bne.n	800eaa8 <_dtoa_r+0xb8>
 800ea70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ea72:	f242 730f 	movw	r3, #9999	; 0x270f
 800ea76:	6013      	str	r3, [r2, #0]
 800ea78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800ea7c:	4333      	orrs	r3, r6
 800ea7e:	f000 8593 	beq.w	800f5a8 <_dtoa_r+0xbb8>
 800ea82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ea84:	b963      	cbnz	r3, 800eaa0 <_dtoa_r+0xb0>
 800ea86:	4b97      	ldr	r3, [pc, #604]	; (800ece4 <_dtoa_r+0x2f4>)
 800ea88:	e027      	b.n	800eada <_dtoa_r+0xea>
 800ea8a:	4b97      	ldr	r3, [pc, #604]	; (800ece8 <_dtoa_r+0x2f8>)
 800ea8c:	9300      	str	r3, [sp, #0]
 800ea8e:	3308      	adds	r3, #8
 800ea90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ea92:	6013      	str	r3, [r2, #0]
 800ea94:	9800      	ldr	r0, [sp, #0]
 800ea96:	b013      	add	sp, #76	; 0x4c
 800ea98:	ecbd 8b04 	vpop	{d8-d9}
 800ea9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaa0:	4b90      	ldr	r3, [pc, #576]	; (800ece4 <_dtoa_r+0x2f4>)
 800eaa2:	9300      	str	r3, [sp, #0]
 800eaa4:	3303      	adds	r3, #3
 800eaa6:	e7f3      	b.n	800ea90 <_dtoa_r+0xa0>
 800eaa8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eaac:	2200      	movs	r2, #0
 800eaae:	ec51 0b17 	vmov	r0, r1, d7
 800eab2:	eeb0 8a47 	vmov.f32	s16, s14
 800eab6:	eef0 8a67 	vmov.f32	s17, s15
 800eaba:	2300      	movs	r3, #0
 800eabc:	f7f2 f824 	bl	8000b08 <__aeabi_dcmpeq>
 800eac0:	4681      	mov	r9, r0
 800eac2:	b160      	cbz	r0, 800eade <_dtoa_r+0xee>
 800eac4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eac6:	2301      	movs	r3, #1
 800eac8:	6013      	str	r3, [r2, #0]
 800eaca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eacc:	2b00      	cmp	r3, #0
 800eace:	f000 8568 	beq.w	800f5a2 <_dtoa_r+0xbb2>
 800ead2:	4b86      	ldr	r3, [pc, #536]	; (800ecec <_dtoa_r+0x2fc>)
 800ead4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ead6:	6013      	str	r3, [r2, #0]
 800ead8:	3b01      	subs	r3, #1
 800eada:	9300      	str	r3, [sp, #0]
 800eadc:	e7da      	b.n	800ea94 <_dtoa_r+0xa4>
 800eade:	aa10      	add	r2, sp, #64	; 0x40
 800eae0:	a911      	add	r1, sp, #68	; 0x44
 800eae2:	4620      	mov	r0, r4
 800eae4:	eeb0 0a48 	vmov.f32	s0, s16
 800eae8:	eef0 0a68 	vmov.f32	s1, s17
 800eaec:	f001 f9a2 	bl	800fe34 <__d2b>
 800eaf0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800eaf4:	4682      	mov	sl, r0
 800eaf6:	2d00      	cmp	r5, #0
 800eaf8:	d07f      	beq.n	800ebfa <_dtoa_r+0x20a>
 800eafa:	ee18 3a90 	vmov	r3, s17
 800eafe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800eb06:	ec51 0b18 	vmov	r0, r1, d8
 800eb0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800eb0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eb12:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800eb16:	4619      	mov	r1, r3
 800eb18:	2200      	movs	r2, #0
 800eb1a:	4b75      	ldr	r3, [pc, #468]	; (800ecf0 <_dtoa_r+0x300>)
 800eb1c:	f7f1 fbd4 	bl	80002c8 <__aeabi_dsub>
 800eb20:	a367      	add	r3, pc, #412	; (adr r3, 800ecc0 <_dtoa_r+0x2d0>)
 800eb22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb26:	f7f1 fd87 	bl	8000638 <__aeabi_dmul>
 800eb2a:	a367      	add	r3, pc, #412	; (adr r3, 800ecc8 <_dtoa_r+0x2d8>)
 800eb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb30:	f7f1 fbcc 	bl	80002cc <__adddf3>
 800eb34:	4606      	mov	r6, r0
 800eb36:	4628      	mov	r0, r5
 800eb38:	460f      	mov	r7, r1
 800eb3a:	f7f1 fd13 	bl	8000564 <__aeabi_i2d>
 800eb3e:	a364      	add	r3, pc, #400	; (adr r3, 800ecd0 <_dtoa_r+0x2e0>)
 800eb40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb44:	f7f1 fd78 	bl	8000638 <__aeabi_dmul>
 800eb48:	4602      	mov	r2, r0
 800eb4a:	460b      	mov	r3, r1
 800eb4c:	4630      	mov	r0, r6
 800eb4e:	4639      	mov	r1, r7
 800eb50:	f7f1 fbbc 	bl	80002cc <__adddf3>
 800eb54:	4606      	mov	r6, r0
 800eb56:	460f      	mov	r7, r1
 800eb58:	f7f2 f81e 	bl	8000b98 <__aeabi_d2iz>
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	4683      	mov	fp, r0
 800eb60:	2300      	movs	r3, #0
 800eb62:	4630      	mov	r0, r6
 800eb64:	4639      	mov	r1, r7
 800eb66:	f7f1 ffd9 	bl	8000b1c <__aeabi_dcmplt>
 800eb6a:	b148      	cbz	r0, 800eb80 <_dtoa_r+0x190>
 800eb6c:	4658      	mov	r0, fp
 800eb6e:	f7f1 fcf9 	bl	8000564 <__aeabi_i2d>
 800eb72:	4632      	mov	r2, r6
 800eb74:	463b      	mov	r3, r7
 800eb76:	f7f1 ffc7 	bl	8000b08 <__aeabi_dcmpeq>
 800eb7a:	b908      	cbnz	r0, 800eb80 <_dtoa_r+0x190>
 800eb7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eb80:	f1bb 0f16 	cmp.w	fp, #22
 800eb84:	d857      	bhi.n	800ec36 <_dtoa_r+0x246>
 800eb86:	4b5b      	ldr	r3, [pc, #364]	; (800ecf4 <_dtoa_r+0x304>)
 800eb88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800eb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb90:	ec51 0b18 	vmov	r0, r1, d8
 800eb94:	f7f1 ffc2 	bl	8000b1c <__aeabi_dcmplt>
 800eb98:	2800      	cmp	r0, #0
 800eb9a:	d04e      	beq.n	800ec3a <_dtoa_r+0x24a>
 800eb9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800eba0:	2300      	movs	r3, #0
 800eba2:	930c      	str	r3, [sp, #48]	; 0x30
 800eba4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800eba6:	1b5b      	subs	r3, r3, r5
 800eba8:	1e5a      	subs	r2, r3, #1
 800ebaa:	bf45      	ittet	mi
 800ebac:	f1c3 0301 	rsbmi	r3, r3, #1
 800ebb0:	9305      	strmi	r3, [sp, #20]
 800ebb2:	2300      	movpl	r3, #0
 800ebb4:	2300      	movmi	r3, #0
 800ebb6:	9206      	str	r2, [sp, #24]
 800ebb8:	bf54      	ite	pl
 800ebba:	9305      	strpl	r3, [sp, #20]
 800ebbc:	9306      	strmi	r3, [sp, #24]
 800ebbe:	f1bb 0f00 	cmp.w	fp, #0
 800ebc2:	db3c      	blt.n	800ec3e <_dtoa_r+0x24e>
 800ebc4:	9b06      	ldr	r3, [sp, #24]
 800ebc6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800ebca:	445b      	add	r3, fp
 800ebcc:	9306      	str	r3, [sp, #24]
 800ebce:	2300      	movs	r3, #0
 800ebd0:	9308      	str	r3, [sp, #32]
 800ebd2:	9b07      	ldr	r3, [sp, #28]
 800ebd4:	2b09      	cmp	r3, #9
 800ebd6:	d868      	bhi.n	800ecaa <_dtoa_r+0x2ba>
 800ebd8:	2b05      	cmp	r3, #5
 800ebda:	bfc4      	itt	gt
 800ebdc:	3b04      	subgt	r3, #4
 800ebde:	9307      	strgt	r3, [sp, #28]
 800ebe0:	9b07      	ldr	r3, [sp, #28]
 800ebe2:	f1a3 0302 	sub.w	r3, r3, #2
 800ebe6:	bfcc      	ite	gt
 800ebe8:	2500      	movgt	r5, #0
 800ebea:	2501      	movle	r5, #1
 800ebec:	2b03      	cmp	r3, #3
 800ebee:	f200 8085 	bhi.w	800ecfc <_dtoa_r+0x30c>
 800ebf2:	e8df f003 	tbb	[pc, r3]
 800ebf6:	3b2e      	.short	0x3b2e
 800ebf8:	5839      	.short	0x5839
 800ebfa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ebfe:	441d      	add	r5, r3
 800ec00:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ec04:	2b20      	cmp	r3, #32
 800ec06:	bfc1      	itttt	gt
 800ec08:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ec0c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ec10:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ec14:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ec18:	bfd6      	itet	le
 800ec1a:	f1c3 0320 	rsble	r3, r3, #32
 800ec1e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ec22:	fa06 f003 	lslle.w	r0, r6, r3
 800ec26:	f7f1 fc8d 	bl	8000544 <__aeabi_ui2d>
 800ec2a:	2201      	movs	r2, #1
 800ec2c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ec30:	3d01      	subs	r5, #1
 800ec32:	920e      	str	r2, [sp, #56]	; 0x38
 800ec34:	e76f      	b.n	800eb16 <_dtoa_r+0x126>
 800ec36:	2301      	movs	r3, #1
 800ec38:	e7b3      	b.n	800eba2 <_dtoa_r+0x1b2>
 800ec3a:	900c      	str	r0, [sp, #48]	; 0x30
 800ec3c:	e7b2      	b.n	800eba4 <_dtoa_r+0x1b4>
 800ec3e:	9b05      	ldr	r3, [sp, #20]
 800ec40:	eba3 030b 	sub.w	r3, r3, fp
 800ec44:	9305      	str	r3, [sp, #20]
 800ec46:	f1cb 0300 	rsb	r3, fp, #0
 800ec4a:	9308      	str	r3, [sp, #32]
 800ec4c:	2300      	movs	r3, #0
 800ec4e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ec50:	e7bf      	b.n	800ebd2 <_dtoa_r+0x1e2>
 800ec52:	2300      	movs	r3, #0
 800ec54:	9309      	str	r3, [sp, #36]	; 0x24
 800ec56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	dc52      	bgt.n	800ed02 <_dtoa_r+0x312>
 800ec5c:	2301      	movs	r3, #1
 800ec5e:	9301      	str	r3, [sp, #4]
 800ec60:	9304      	str	r3, [sp, #16]
 800ec62:	461a      	mov	r2, r3
 800ec64:	920a      	str	r2, [sp, #40]	; 0x28
 800ec66:	e00b      	b.n	800ec80 <_dtoa_r+0x290>
 800ec68:	2301      	movs	r3, #1
 800ec6a:	e7f3      	b.n	800ec54 <_dtoa_r+0x264>
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	9309      	str	r3, [sp, #36]	; 0x24
 800ec70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec72:	445b      	add	r3, fp
 800ec74:	9301      	str	r3, [sp, #4]
 800ec76:	3301      	adds	r3, #1
 800ec78:	2b01      	cmp	r3, #1
 800ec7a:	9304      	str	r3, [sp, #16]
 800ec7c:	bfb8      	it	lt
 800ec7e:	2301      	movlt	r3, #1
 800ec80:	69e0      	ldr	r0, [r4, #28]
 800ec82:	2100      	movs	r1, #0
 800ec84:	2204      	movs	r2, #4
 800ec86:	f102 0614 	add.w	r6, r2, #20
 800ec8a:	429e      	cmp	r6, r3
 800ec8c:	d93d      	bls.n	800ed0a <_dtoa_r+0x31a>
 800ec8e:	6041      	str	r1, [r0, #4]
 800ec90:	4620      	mov	r0, r4
 800ec92:	f000 fcf3 	bl	800f67c <_Balloc>
 800ec96:	9000      	str	r0, [sp, #0]
 800ec98:	2800      	cmp	r0, #0
 800ec9a:	d139      	bne.n	800ed10 <_dtoa_r+0x320>
 800ec9c:	4b16      	ldr	r3, [pc, #88]	; (800ecf8 <_dtoa_r+0x308>)
 800ec9e:	4602      	mov	r2, r0
 800eca0:	f240 11af 	movw	r1, #431	; 0x1af
 800eca4:	e6bd      	b.n	800ea22 <_dtoa_r+0x32>
 800eca6:	2301      	movs	r3, #1
 800eca8:	e7e1      	b.n	800ec6e <_dtoa_r+0x27e>
 800ecaa:	2501      	movs	r5, #1
 800ecac:	2300      	movs	r3, #0
 800ecae:	9307      	str	r3, [sp, #28]
 800ecb0:	9509      	str	r5, [sp, #36]	; 0x24
 800ecb2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecb6:	9301      	str	r3, [sp, #4]
 800ecb8:	9304      	str	r3, [sp, #16]
 800ecba:	2200      	movs	r2, #0
 800ecbc:	2312      	movs	r3, #18
 800ecbe:	e7d1      	b.n	800ec64 <_dtoa_r+0x274>
 800ecc0:	636f4361 	.word	0x636f4361
 800ecc4:	3fd287a7 	.word	0x3fd287a7
 800ecc8:	8b60c8b3 	.word	0x8b60c8b3
 800eccc:	3fc68a28 	.word	0x3fc68a28
 800ecd0:	509f79fb 	.word	0x509f79fb
 800ecd4:	3fd34413 	.word	0x3fd34413
 800ecd8:	08012aac 	.word	0x08012aac
 800ecdc:	08012ac3 	.word	0x08012ac3
 800ece0:	7ff00000 	.word	0x7ff00000
 800ece4:	08012aa8 	.word	0x08012aa8
 800ece8:	08012a9f 	.word	0x08012a9f
 800ecec:	08012e01 	.word	0x08012e01
 800ecf0:	3ff80000 	.word	0x3ff80000
 800ecf4:	08012bb0 	.word	0x08012bb0
 800ecf8:	08012b1b 	.word	0x08012b1b
 800ecfc:	2301      	movs	r3, #1
 800ecfe:	9309      	str	r3, [sp, #36]	; 0x24
 800ed00:	e7d7      	b.n	800ecb2 <_dtoa_r+0x2c2>
 800ed02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ed04:	9301      	str	r3, [sp, #4]
 800ed06:	9304      	str	r3, [sp, #16]
 800ed08:	e7ba      	b.n	800ec80 <_dtoa_r+0x290>
 800ed0a:	3101      	adds	r1, #1
 800ed0c:	0052      	lsls	r2, r2, #1
 800ed0e:	e7ba      	b.n	800ec86 <_dtoa_r+0x296>
 800ed10:	69e3      	ldr	r3, [r4, #28]
 800ed12:	9a00      	ldr	r2, [sp, #0]
 800ed14:	601a      	str	r2, [r3, #0]
 800ed16:	9b04      	ldr	r3, [sp, #16]
 800ed18:	2b0e      	cmp	r3, #14
 800ed1a:	f200 80a8 	bhi.w	800ee6e <_dtoa_r+0x47e>
 800ed1e:	2d00      	cmp	r5, #0
 800ed20:	f000 80a5 	beq.w	800ee6e <_dtoa_r+0x47e>
 800ed24:	f1bb 0f00 	cmp.w	fp, #0
 800ed28:	dd38      	ble.n	800ed9c <_dtoa_r+0x3ac>
 800ed2a:	4bc0      	ldr	r3, [pc, #768]	; (800f02c <_dtoa_r+0x63c>)
 800ed2c:	f00b 020f 	and.w	r2, fp, #15
 800ed30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ed34:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ed38:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ed3c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ed40:	d019      	beq.n	800ed76 <_dtoa_r+0x386>
 800ed42:	4bbb      	ldr	r3, [pc, #748]	; (800f030 <_dtoa_r+0x640>)
 800ed44:	ec51 0b18 	vmov	r0, r1, d8
 800ed48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed4c:	f7f1 fd9e 	bl	800088c <__aeabi_ddiv>
 800ed50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed54:	f008 080f 	and.w	r8, r8, #15
 800ed58:	2503      	movs	r5, #3
 800ed5a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800f030 <_dtoa_r+0x640>
 800ed5e:	f1b8 0f00 	cmp.w	r8, #0
 800ed62:	d10a      	bne.n	800ed7a <_dtoa_r+0x38a>
 800ed64:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed68:	4632      	mov	r2, r6
 800ed6a:	463b      	mov	r3, r7
 800ed6c:	f7f1 fd8e 	bl	800088c <__aeabi_ddiv>
 800ed70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed74:	e02b      	b.n	800edce <_dtoa_r+0x3de>
 800ed76:	2502      	movs	r5, #2
 800ed78:	e7ef      	b.n	800ed5a <_dtoa_r+0x36a>
 800ed7a:	f018 0f01 	tst.w	r8, #1
 800ed7e:	d008      	beq.n	800ed92 <_dtoa_r+0x3a2>
 800ed80:	4630      	mov	r0, r6
 800ed82:	4639      	mov	r1, r7
 800ed84:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ed88:	f7f1 fc56 	bl	8000638 <__aeabi_dmul>
 800ed8c:	3501      	adds	r5, #1
 800ed8e:	4606      	mov	r6, r0
 800ed90:	460f      	mov	r7, r1
 800ed92:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ed96:	f109 0908 	add.w	r9, r9, #8
 800ed9a:	e7e0      	b.n	800ed5e <_dtoa_r+0x36e>
 800ed9c:	f000 809f 	beq.w	800eede <_dtoa_r+0x4ee>
 800eda0:	f1cb 0600 	rsb	r6, fp, #0
 800eda4:	4ba1      	ldr	r3, [pc, #644]	; (800f02c <_dtoa_r+0x63c>)
 800eda6:	4fa2      	ldr	r7, [pc, #648]	; (800f030 <_dtoa_r+0x640>)
 800eda8:	f006 020f 	and.w	r2, r6, #15
 800edac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edb4:	ec51 0b18 	vmov	r0, r1, d8
 800edb8:	f7f1 fc3e 	bl	8000638 <__aeabi_dmul>
 800edbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800edc0:	1136      	asrs	r6, r6, #4
 800edc2:	2300      	movs	r3, #0
 800edc4:	2502      	movs	r5, #2
 800edc6:	2e00      	cmp	r6, #0
 800edc8:	d17e      	bne.n	800eec8 <_dtoa_r+0x4d8>
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d1d0      	bne.n	800ed70 <_dtoa_r+0x380>
 800edce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800edd0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	f000 8084 	beq.w	800eee2 <_dtoa_r+0x4f2>
 800edda:	4b96      	ldr	r3, [pc, #600]	; (800f034 <_dtoa_r+0x644>)
 800eddc:	2200      	movs	r2, #0
 800edde:	4640      	mov	r0, r8
 800ede0:	4649      	mov	r1, r9
 800ede2:	f7f1 fe9b 	bl	8000b1c <__aeabi_dcmplt>
 800ede6:	2800      	cmp	r0, #0
 800ede8:	d07b      	beq.n	800eee2 <_dtoa_r+0x4f2>
 800edea:	9b04      	ldr	r3, [sp, #16]
 800edec:	2b00      	cmp	r3, #0
 800edee:	d078      	beq.n	800eee2 <_dtoa_r+0x4f2>
 800edf0:	9b01      	ldr	r3, [sp, #4]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	dd39      	ble.n	800ee6a <_dtoa_r+0x47a>
 800edf6:	4b90      	ldr	r3, [pc, #576]	; (800f038 <_dtoa_r+0x648>)
 800edf8:	2200      	movs	r2, #0
 800edfa:	4640      	mov	r0, r8
 800edfc:	4649      	mov	r1, r9
 800edfe:	f7f1 fc1b 	bl	8000638 <__aeabi_dmul>
 800ee02:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee06:	9e01      	ldr	r6, [sp, #4]
 800ee08:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ee0c:	3501      	adds	r5, #1
 800ee0e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ee12:	4628      	mov	r0, r5
 800ee14:	f7f1 fba6 	bl	8000564 <__aeabi_i2d>
 800ee18:	4642      	mov	r2, r8
 800ee1a:	464b      	mov	r3, r9
 800ee1c:	f7f1 fc0c 	bl	8000638 <__aeabi_dmul>
 800ee20:	4b86      	ldr	r3, [pc, #536]	; (800f03c <_dtoa_r+0x64c>)
 800ee22:	2200      	movs	r2, #0
 800ee24:	f7f1 fa52 	bl	80002cc <__adddf3>
 800ee28:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ee2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ee30:	9303      	str	r3, [sp, #12]
 800ee32:	2e00      	cmp	r6, #0
 800ee34:	d158      	bne.n	800eee8 <_dtoa_r+0x4f8>
 800ee36:	4b82      	ldr	r3, [pc, #520]	; (800f040 <_dtoa_r+0x650>)
 800ee38:	2200      	movs	r2, #0
 800ee3a:	4640      	mov	r0, r8
 800ee3c:	4649      	mov	r1, r9
 800ee3e:	f7f1 fa43 	bl	80002c8 <__aeabi_dsub>
 800ee42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ee46:	4680      	mov	r8, r0
 800ee48:	4689      	mov	r9, r1
 800ee4a:	f7f1 fe85 	bl	8000b58 <__aeabi_dcmpgt>
 800ee4e:	2800      	cmp	r0, #0
 800ee50:	f040 8296 	bne.w	800f380 <_dtoa_r+0x990>
 800ee54:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ee58:	4640      	mov	r0, r8
 800ee5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ee5e:	4649      	mov	r1, r9
 800ee60:	f7f1 fe5c 	bl	8000b1c <__aeabi_dcmplt>
 800ee64:	2800      	cmp	r0, #0
 800ee66:	f040 8289 	bne.w	800f37c <_dtoa_r+0x98c>
 800ee6a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ee6e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	f2c0 814e 	blt.w	800f112 <_dtoa_r+0x722>
 800ee76:	f1bb 0f0e 	cmp.w	fp, #14
 800ee7a:	f300 814a 	bgt.w	800f112 <_dtoa_r+0x722>
 800ee7e:	4b6b      	ldr	r3, [pc, #428]	; (800f02c <_dtoa_r+0x63c>)
 800ee80:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ee84:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ee88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	f280 80dc 	bge.w	800f048 <_dtoa_r+0x658>
 800ee90:	9b04      	ldr	r3, [sp, #16]
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	f300 80d8 	bgt.w	800f048 <_dtoa_r+0x658>
 800ee98:	f040 826f 	bne.w	800f37a <_dtoa_r+0x98a>
 800ee9c:	4b68      	ldr	r3, [pc, #416]	; (800f040 <_dtoa_r+0x650>)
 800ee9e:	2200      	movs	r2, #0
 800eea0:	4640      	mov	r0, r8
 800eea2:	4649      	mov	r1, r9
 800eea4:	f7f1 fbc8 	bl	8000638 <__aeabi_dmul>
 800eea8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800eeac:	f7f1 fe4a 	bl	8000b44 <__aeabi_dcmpge>
 800eeb0:	9e04      	ldr	r6, [sp, #16]
 800eeb2:	4637      	mov	r7, r6
 800eeb4:	2800      	cmp	r0, #0
 800eeb6:	f040 8245 	bne.w	800f344 <_dtoa_r+0x954>
 800eeba:	9d00      	ldr	r5, [sp, #0]
 800eebc:	2331      	movs	r3, #49	; 0x31
 800eebe:	f805 3b01 	strb.w	r3, [r5], #1
 800eec2:	f10b 0b01 	add.w	fp, fp, #1
 800eec6:	e241      	b.n	800f34c <_dtoa_r+0x95c>
 800eec8:	07f2      	lsls	r2, r6, #31
 800eeca:	d505      	bpl.n	800eed8 <_dtoa_r+0x4e8>
 800eecc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800eed0:	f7f1 fbb2 	bl	8000638 <__aeabi_dmul>
 800eed4:	3501      	adds	r5, #1
 800eed6:	2301      	movs	r3, #1
 800eed8:	1076      	asrs	r6, r6, #1
 800eeda:	3708      	adds	r7, #8
 800eedc:	e773      	b.n	800edc6 <_dtoa_r+0x3d6>
 800eede:	2502      	movs	r5, #2
 800eee0:	e775      	b.n	800edce <_dtoa_r+0x3de>
 800eee2:	9e04      	ldr	r6, [sp, #16]
 800eee4:	465f      	mov	r7, fp
 800eee6:	e792      	b.n	800ee0e <_dtoa_r+0x41e>
 800eee8:	9900      	ldr	r1, [sp, #0]
 800eeea:	4b50      	ldr	r3, [pc, #320]	; (800f02c <_dtoa_r+0x63c>)
 800eeec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eef0:	4431      	add	r1, r6
 800eef2:	9102      	str	r1, [sp, #8]
 800eef4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800eef6:	eeb0 9a47 	vmov.f32	s18, s14
 800eefa:	eef0 9a67 	vmov.f32	s19, s15
 800eefe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ef02:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ef06:	2900      	cmp	r1, #0
 800ef08:	d044      	beq.n	800ef94 <_dtoa_r+0x5a4>
 800ef0a:	494e      	ldr	r1, [pc, #312]	; (800f044 <_dtoa_r+0x654>)
 800ef0c:	2000      	movs	r0, #0
 800ef0e:	f7f1 fcbd 	bl	800088c <__aeabi_ddiv>
 800ef12:	ec53 2b19 	vmov	r2, r3, d9
 800ef16:	f7f1 f9d7 	bl	80002c8 <__aeabi_dsub>
 800ef1a:	9d00      	ldr	r5, [sp, #0]
 800ef1c:	ec41 0b19 	vmov	d9, r0, r1
 800ef20:	4649      	mov	r1, r9
 800ef22:	4640      	mov	r0, r8
 800ef24:	f7f1 fe38 	bl	8000b98 <__aeabi_d2iz>
 800ef28:	4606      	mov	r6, r0
 800ef2a:	f7f1 fb1b 	bl	8000564 <__aeabi_i2d>
 800ef2e:	4602      	mov	r2, r0
 800ef30:	460b      	mov	r3, r1
 800ef32:	4640      	mov	r0, r8
 800ef34:	4649      	mov	r1, r9
 800ef36:	f7f1 f9c7 	bl	80002c8 <__aeabi_dsub>
 800ef3a:	3630      	adds	r6, #48	; 0x30
 800ef3c:	f805 6b01 	strb.w	r6, [r5], #1
 800ef40:	ec53 2b19 	vmov	r2, r3, d9
 800ef44:	4680      	mov	r8, r0
 800ef46:	4689      	mov	r9, r1
 800ef48:	f7f1 fde8 	bl	8000b1c <__aeabi_dcmplt>
 800ef4c:	2800      	cmp	r0, #0
 800ef4e:	d164      	bne.n	800f01a <_dtoa_r+0x62a>
 800ef50:	4642      	mov	r2, r8
 800ef52:	464b      	mov	r3, r9
 800ef54:	4937      	ldr	r1, [pc, #220]	; (800f034 <_dtoa_r+0x644>)
 800ef56:	2000      	movs	r0, #0
 800ef58:	f7f1 f9b6 	bl	80002c8 <__aeabi_dsub>
 800ef5c:	ec53 2b19 	vmov	r2, r3, d9
 800ef60:	f7f1 fddc 	bl	8000b1c <__aeabi_dcmplt>
 800ef64:	2800      	cmp	r0, #0
 800ef66:	f040 80b6 	bne.w	800f0d6 <_dtoa_r+0x6e6>
 800ef6a:	9b02      	ldr	r3, [sp, #8]
 800ef6c:	429d      	cmp	r5, r3
 800ef6e:	f43f af7c 	beq.w	800ee6a <_dtoa_r+0x47a>
 800ef72:	4b31      	ldr	r3, [pc, #196]	; (800f038 <_dtoa_r+0x648>)
 800ef74:	ec51 0b19 	vmov	r0, r1, d9
 800ef78:	2200      	movs	r2, #0
 800ef7a:	f7f1 fb5d 	bl	8000638 <__aeabi_dmul>
 800ef7e:	4b2e      	ldr	r3, [pc, #184]	; (800f038 <_dtoa_r+0x648>)
 800ef80:	ec41 0b19 	vmov	d9, r0, r1
 800ef84:	2200      	movs	r2, #0
 800ef86:	4640      	mov	r0, r8
 800ef88:	4649      	mov	r1, r9
 800ef8a:	f7f1 fb55 	bl	8000638 <__aeabi_dmul>
 800ef8e:	4680      	mov	r8, r0
 800ef90:	4689      	mov	r9, r1
 800ef92:	e7c5      	b.n	800ef20 <_dtoa_r+0x530>
 800ef94:	ec51 0b17 	vmov	r0, r1, d7
 800ef98:	f7f1 fb4e 	bl	8000638 <__aeabi_dmul>
 800ef9c:	9b02      	ldr	r3, [sp, #8]
 800ef9e:	9d00      	ldr	r5, [sp, #0]
 800efa0:	930f      	str	r3, [sp, #60]	; 0x3c
 800efa2:	ec41 0b19 	vmov	d9, r0, r1
 800efa6:	4649      	mov	r1, r9
 800efa8:	4640      	mov	r0, r8
 800efaa:	f7f1 fdf5 	bl	8000b98 <__aeabi_d2iz>
 800efae:	4606      	mov	r6, r0
 800efb0:	f7f1 fad8 	bl	8000564 <__aeabi_i2d>
 800efb4:	3630      	adds	r6, #48	; 0x30
 800efb6:	4602      	mov	r2, r0
 800efb8:	460b      	mov	r3, r1
 800efba:	4640      	mov	r0, r8
 800efbc:	4649      	mov	r1, r9
 800efbe:	f7f1 f983 	bl	80002c8 <__aeabi_dsub>
 800efc2:	f805 6b01 	strb.w	r6, [r5], #1
 800efc6:	9b02      	ldr	r3, [sp, #8]
 800efc8:	429d      	cmp	r5, r3
 800efca:	4680      	mov	r8, r0
 800efcc:	4689      	mov	r9, r1
 800efce:	f04f 0200 	mov.w	r2, #0
 800efd2:	d124      	bne.n	800f01e <_dtoa_r+0x62e>
 800efd4:	4b1b      	ldr	r3, [pc, #108]	; (800f044 <_dtoa_r+0x654>)
 800efd6:	ec51 0b19 	vmov	r0, r1, d9
 800efda:	f7f1 f977 	bl	80002cc <__adddf3>
 800efde:	4602      	mov	r2, r0
 800efe0:	460b      	mov	r3, r1
 800efe2:	4640      	mov	r0, r8
 800efe4:	4649      	mov	r1, r9
 800efe6:	f7f1 fdb7 	bl	8000b58 <__aeabi_dcmpgt>
 800efea:	2800      	cmp	r0, #0
 800efec:	d173      	bne.n	800f0d6 <_dtoa_r+0x6e6>
 800efee:	ec53 2b19 	vmov	r2, r3, d9
 800eff2:	4914      	ldr	r1, [pc, #80]	; (800f044 <_dtoa_r+0x654>)
 800eff4:	2000      	movs	r0, #0
 800eff6:	f7f1 f967 	bl	80002c8 <__aeabi_dsub>
 800effa:	4602      	mov	r2, r0
 800effc:	460b      	mov	r3, r1
 800effe:	4640      	mov	r0, r8
 800f000:	4649      	mov	r1, r9
 800f002:	f7f1 fd8b 	bl	8000b1c <__aeabi_dcmplt>
 800f006:	2800      	cmp	r0, #0
 800f008:	f43f af2f 	beq.w	800ee6a <_dtoa_r+0x47a>
 800f00c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f00e:	1e6b      	subs	r3, r5, #1
 800f010:	930f      	str	r3, [sp, #60]	; 0x3c
 800f012:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f016:	2b30      	cmp	r3, #48	; 0x30
 800f018:	d0f8      	beq.n	800f00c <_dtoa_r+0x61c>
 800f01a:	46bb      	mov	fp, r7
 800f01c:	e04a      	b.n	800f0b4 <_dtoa_r+0x6c4>
 800f01e:	4b06      	ldr	r3, [pc, #24]	; (800f038 <_dtoa_r+0x648>)
 800f020:	f7f1 fb0a 	bl	8000638 <__aeabi_dmul>
 800f024:	4680      	mov	r8, r0
 800f026:	4689      	mov	r9, r1
 800f028:	e7bd      	b.n	800efa6 <_dtoa_r+0x5b6>
 800f02a:	bf00      	nop
 800f02c:	08012bb0 	.word	0x08012bb0
 800f030:	08012b88 	.word	0x08012b88
 800f034:	3ff00000 	.word	0x3ff00000
 800f038:	40240000 	.word	0x40240000
 800f03c:	401c0000 	.word	0x401c0000
 800f040:	40140000 	.word	0x40140000
 800f044:	3fe00000 	.word	0x3fe00000
 800f048:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f04c:	9d00      	ldr	r5, [sp, #0]
 800f04e:	4642      	mov	r2, r8
 800f050:	464b      	mov	r3, r9
 800f052:	4630      	mov	r0, r6
 800f054:	4639      	mov	r1, r7
 800f056:	f7f1 fc19 	bl	800088c <__aeabi_ddiv>
 800f05a:	f7f1 fd9d 	bl	8000b98 <__aeabi_d2iz>
 800f05e:	9001      	str	r0, [sp, #4]
 800f060:	f7f1 fa80 	bl	8000564 <__aeabi_i2d>
 800f064:	4642      	mov	r2, r8
 800f066:	464b      	mov	r3, r9
 800f068:	f7f1 fae6 	bl	8000638 <__aeabi_dmul>
 800f06c:	4602      	mov	r2, r0
 800f06e:	460b      	mov	r3, r1
 800f070:	4630      	mov	r0, r6
 800f072:	4639      	mov	r1, r7
 800f074:	f7f1 f928 	bl	80002c8 <__aeabi_dsub>
 800f078:	9e01      	ldr	r6, [sp, #4]
 800f07a:	9f04      	ldr	r7, [sp, #16]
 800f07c:	3630      	adds	r6, #48	; 0x30
 800f07e:	f805 6b01 	strb.w	r6, [r5], #1
 800f082:	9e00      	ldr	r6, [sp, #0]
 800f084:	1bae      	subs	r6, r5, r6
 800f086:	42b7      	cmp	r7, r6
 800f088:	4602      	mov	r2, r0
 800f08a:	460b      	mov	r3, r1
 800f08c:	d134      	bne.n	800f0f8 <_dtoa_r+0x708>
 800f08e:	f7f1 f91d 	bl	80002cc <__adddf3>
 800f092:	4642      	mov	r2, r8
 800f094:	464b      	mov	r3, r9
 800f096:	4606      	mov	r6, r0
 800f098:	460f      	mov	r7, r1
 800f09a:	f7f1 fd5d 	bl	8000b58 <__aeabi_dcmpgt>
 800f09e:	b9c8      	cbnz	r0, 800f0d4 <_dtoa_r+0x6e4>
 800f0a0:	4642      	mov	r2, r8
 800f0a2:	464b      	mov	r3, r9
 800f0a4:	4630      	mov	r0, r6
 800f0a6:	4639      	mov	r1, r7
 800f0a8:	f7f1 fd2e 	bl	8000b08 <__aeabi_dcmpeq>
 800f0ac:	b110      	cbz	r0, 800f0b4 <_dtoa_r+0x6c4>
 800f0ae:	9b01      	ldr	r3, [sp, #4]
 800f0b0:	07db      	lsls	r3, r3, #31
 800f0b2:	d40f      	bmi.n	800f0d4 <_dtoa_r+0x6e4>
 800f0b4:	4651      	mov	r1, sl
 800f0b6:	4620      	mov	r0, r4
 800f0b8:	f000 fb20 	bl	800f6fc <_Bfree>
 800f0bc:	2300      	movs	r3, #0
 800f0be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f0c0:	702b      	strb	r3, [r5, #0]
 800f0c2:	f10b 0301 	add.w	r3, fp, #1
 800f0c6:	6013      	str	r3, [r2, #0]
 800f0c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	f43f ace2 	beq.w	800ea94 <_dtoa_r+0xa4>
 800f0d0:	601d      	str	r5, [r3, #0]
 800f0d2:	e4df      	b.n	800ea94 <_dtoa_r+0xa4>
 800f0d4:	465f      	mov	r7, fp
 800f0d6:	462b      	mov	r3, r5
 800f0d8:	461d      	mov	r5, r3
 800f0da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f0de:	2a39      	cmp	r2, #57	; 0x39
 800f0e0:	d106      	bne.n	800f0f0 <_dtoa_r+0x700>
 800f0e2:	9a00      	ldr	r2, [sp, #0]
 800f0e4:	429a      	cmp	r2, r3
 800f0e6:	d1f7      	bne.n	800f0d8 <_dtoa_r+0x6e8>
 800f0e8:	9900      	ldr	r1, [sp, #0]
 800f0ea:	2230      	movs	r2, #48	; 0x30
 800f0ec:	3701      	adds	r7, #1
 800f0ee:	700a      	strb	r2, [r1, #0]
 800f0f0:	781a      	ldrb	r2, [r3, #0]
 800f0f2:	3201      	adds	r2, #1
 800f0f4:	701a      	strb	r2, [r3, #0]
 800f0f6:	e790      	b.n	800f01a <_dtoa_r+0x62a>
 800f0f8:	4ba3      	ldr	r3, [pc, #652]	; (800f388 <_dtoa_r+0x998>)
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	f7f1 fa9c 	bl	8000638 <__aeabi_dmul>
 800f100:	2200      	movs	r2, #0
 800f102:	2300      	movs	r3, #0
 800f104:	4606      	mov	r6, r0
 800f106:	460f      	mov	r7, r1
 800f108:	f7f1 fcfe 	bl	8000b08 <__aeabi_dcmpeq>
 800f10c:	2800      	cmp	r0, #0
 800f10e:	d09e      	beq.n	800f04e <_dtoa_r+0x65e>
 800f110:	e7d0      	b.n	800f0b4 <_dtoa_r+0x6c4>
 800f112:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f114:	2a00      	cmp	r2, #0
 800f116:	f000 80ca 	beq.w	800f2ae <_dtoa_r+0x8be>
 800f11a:	9a07      	ldr	r2, [sp, #28]
 800f11c:	2a01      	cmp	r2, #1
 800f11e:	f300 80ad 	bgt.w	800f27c <_dtoa_r+0x88c>
 800f122:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f124:	2a00      	cmp	r2, #0
 800f126:	f000 80a5 	beq.w	800f274 <_dtoa_r+0x884>
 800f12a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f12e:	9e08      	ldr	r6, [sp, #32]
 800f130:	9d05      	ldr	r5, [sp, #20]
 800f132:	9a05      	ldr	r2, [sp, #20]
 800f134:	441a      	add	r2, r3
 800f136:	9205      	str	r2, [sp, #20]
 800f138:	9a06      	ldr	r2, [sp, #24]
 800f13a:	2101      	movs	r1, #1
 800f13c:	441a      	add	r2, r3
 800f13e:	4620      	mov	r0, r4
 800f140:	9206      	str	r2, [sp, #24]
 800f142:	f000 fbdb 	bl	800f8fc <__i2b>
 800f146:	4607      	mov	r7, r0
 800f148:	b165      	cbz	r5, 800f164 <_dtoa_r+0x774>
 800f14a:	9b06      	ldr	r3, [sp, #24]
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	dd09      	ble.n	800f164 <_dtoa_r+0x774>
 800f150:	42ab      	cmp	r3, r5
 800f152:	9a05      	ldr	r2, [sp, #20]
 800f154:	bfa8      	it	ge
 800f156:	462b      	movge	r3, r5
 800f158:	1ad2      	subs	r2, r2, r3
 800f15a:	9205      	str	r2, [sp, #20]
 800f15c:	9a06      	ldr	r2, [sp, #24]
 800f15e:	1aed      	subs	r5, r5, r3
 800f160:	1ad3      	subs	r3, r2, r3
 800f162:	9306      	str	r3, [sp, #24]
 800f164:	9b08      	ldr	r3, [sp, #32]
 800f166:	b1f3      	cbz	r3, 800f1a6 <_dtoa_r+0x7b6>
 800f168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f16a:	2b00      	cmp	r3, #0
 800f16c:	f000 80a3 	beq.w	800f2b6 <_dtoa_r+0x8c6>
 800f170:	2e00      	cmp	r6, #0
 800f172:	dd10      	ble.n	800f196 <_dtoa_r+0x7a6>
 800f174:	4639      	mov	r1, r7
 800f176:	4632      	mov	r2, r6
 800f178:	4620      	mov	r0, r4
 800f17a:	f000 fc7f 	bl	800fa7c <__pow5mult>
 800f17e:	4652      	mov	r2, sl
 800f180:	4601      	mov	r1, r0
 800f182:	4607      	mov	r7, r0
 800f184:	4620      	mov	r0, r4
 800f186:	f000 fbcf 	bl	800f928 <__multiply>
 800f18a:	4651      	mov	r1, sl
 800f18c:	4680      	mov	r8, r0
 800f18e:	4620      	mov	r0, r4
 800f190:	f000 fab4 	bl	800f6fc <_Bfree>
 800f194:	46c2      	mov	sl, r8
 800f196:	9b08      	ldr	r3, [sp, #32]
 800f198:	1b9a      	subs	r2, r3, r6
 800f19a:	d004      	beq.n	800f1a6 <_dtoa_r+0x7b6>
 800f19c:	4651      	mov	r1, sl
 800f19e:	4620      	mov	r0, r4
 800f1a0:	f000 fc6c 	bl	800fa7c <__pow5mult>
 800f1a4:	4682      	mov	sl, r0
 800f1a6:	2101      	movs	r1, #1
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	f000 fba7 	bl	800f8fc <__i2b>
 800f1ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f1b0:	2b00      	cmp	r3, #0
 800f1b2:	4606      	mov	r6, r0
 800f1b4:	f340 8081 	ble.w	800f2ba <_dtoa_r+0x8ca>
 800f1b8:	461a      	mov	r2, r3
 800f1ba:	4601      	mov	r1, r0
 800f1bc:	4620      	mov	r0, r4
 800f1be:	f000 fc5d 	bl	800fa7c <__pow5mult>
 800f1c2:	9b07      	ldr	r3, [sp, #28]
 800f1c4:	2b01      	cmp	r3, #1
 800f1c6:	4606      	mov	r6, r0
 800f1c8:	dd7a      	ble.n	800f2c0 <_dtoa_r+0x8d0>
 800f1ca:	f04f 0800 	mov.w	r8, #0
 800f1ce:	6933      	ldr	r3, [r6, #16]
 800f1d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800f1d4:	6918      	ldr	r0, [r3, #16]
 800f1d6:	f000 fb43 	bl	800f860 <__hi0bits>
 800f1da:	f1c0 0020 	rsb	r0, r0, #32
 800f1de:	9b06      	ldr	r3, [sp, #24]
 800f1e0:	4418      	add	r0, r3
 800f1e2:	f010 001f 	ands.w	r0, r0, #31
 800f1e6:	f000 8094 	beq.w	800f312 <_dtoa_r+0x922>
 800f1ea:	f1c0 0320 	rsb	r3, r0, #32
 800f1ee:	2b04      	cmp	r3, #4
 800f1f0:	f340 8085 	ble.w	800f2fe <_dtoa_r+0x90e>
 800f1f4:	9b05      	ldr	r3, [sp, #20]
 800f1f6:	f1c0 001c 	rsb	r0, r0, #28
 800f1fa:	4403      	add	r3, r0
 800f1fc:	9305      	str	r3, [sp, #20]
 800f1fe:	9b06      	ldr	r3, [sp, #24]
 800f200:	4403      	add	r3, r0
 800f202:	4405      	add	r5, r0
 800f204:	9306      	str	r3, [sp, #24]
 800f206:	9b05      	ldr	r3, [sp, #20]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	dd05      	ble.n	800f218 <_dtoa_r+0x828>
 800f20c:	4651      	mov	r1, sl
 800f20e:	461a      	mov	r2, r3
 800f210:	4620      	mov	r0, r4
 800f212:	f000 fc8d 	bl	800fb30 <__lshift>
 800f216:	4682      	mov	sl, r0
 800f218:	9b06      	ldr	r3, [sp, #24]
 800f21a:	2b00      	cmp	r3, #0
 800f21c:	dd05      	ble.n	800f22a <_dtoa_r+0x83a>
 800f21e:	4631      	mov	r1, r6
 800f220:	461a      	mov	r2, r3
 800f222:	4620      	mov	r0, r4
 800f224:	f000 fc84 	bl	800fb30 <__lshift>
 800f228:	4606      	mov	r6, r0
 800f22a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d072      	beq.n	800f316 <_dtoa_r+0x926>
 800f230:	4631      	mov	r1, r6
 800f232:	4650      	mov	r0, sl
 800f234:	f000 fce8 	bl	800fc08 <__mcmp>
 800f238:	2800      	cmp	r0, #0
 800f23a:	da6c      	bge.n	800f316 <_dtoa_r+0x926>
 800f23c:	2300      	movs	r3, #0
 800f23e:	4651      	mov	r1, sl
 800f240:	220a      	movs	r2, #10
 800f242:	4620      	mov	r0, r4
 800f244:	f000 fa7c 	bl	800f740 <__multadd>
 800f248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f24a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f24e:	4682      	mov	sl, r0
 800f250:	2b00      	cmp	r3, #0
 800f252:	f000 81b0 	beq.w	800f5b6 <_dtoa_r+0xbc6>
 800f256:	2300      	movs	r3, #0
 800f258:	4639      	mov	r1, r7
 800f25a:	220a      	movs	r2, #10
 800f25c:	4620      	mov	r0, r4
 800f25e:	f000 fa6f 	bl	800f740 <__multadd>
 800f262:	9b01      	ldr	r3, [sp, #4]
 800f264:	2b00      	cmp	r3, #0
 800f266:	4607      	mov	r7, r0
 800f268:	f300 8096 	bgt.w	800f398 <_dtoa_r+0x9a8>
 800f26c:	9b07      	ldr	r3, [sp, #28]
 800f26e:	2b02      	cmp	r3, #2
 800f270:	dc59      	bgt.n	800f326 <_dtoa_r+0x936>
 800f272:	e091      	b.n	800f398 <_dtoa_r+0x9a8>
 800f274:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f276:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f27a:	e758      	b.n	800f12e <_dtoa_r+0x73e>
 800f27c:	9b04      	ldr	r3, [sp, #16]
 800f27e:	1e5e      	subs	r6, r3, #1
 800f280:	9b08      	ldr	r3, [sp, #32]
 800f282:	42b3      	cmp	r3, r6
 800f284:	bfbf      	itttt	lt
 800f286:	9b08      	ldrlt	r3, [sp, #32]
 800f288:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800f28a:	9608      	strlt	r6, [sp, #32]
 800f28c:	1af3      	sublt	r3, r6, r3
 800f28e:	bfb4      	ite	lt
 800f290:	18d2      	addlt	r2, r2, r3
 800f292:	1b9e      	subge	r6, r3, r6
 800f294:	9b04      	ldr	r3, [sp, #16]
 800f296:	bfbc      	itt	lt
 800f298:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800f29a:	2600      	movlt	r6, #0
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	bfb7      	itett	lt
 800f2a0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800f2a4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800f2a8:	1a9d      	sublt	r5, r3, r2
 800f2aa:	2300      	movlt	r3, #0
 800f2ac:	e741      	b.n	800f132 <_dtoa_r+0x742>
 800f2ae:	9e08      	ldr	r6, [sp, #32]
 800f2b0:	9d05      	ldr	r5, [sp, #20]
 800f2b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800f2b4:	e748      	b.n	800f148 <_dtoa_r+0x758>
 800f2b6:	9a08      	ldr	r2, [sp, #32]
 800f2b8:	e770      	b.n	800f19c <_dtoa_r+0x7ac>
 800f2ba:	9b07      	ldr	r3, [sp, #28]
 800f2bc:	2b01      	cmp	r3, #1
 800f2be:	dc19      	bgt.n	800f2f4 <_dtoa_r+0x904>
 800f2c0:	9b02      	ldr	r3, [sp, #8]
 800f2c2:	b9bb      	cbnz	r3, 800f2f4 <_dtoa_r+0x904>
 800f2c4:	9b03      	ldr	r3, [sp, #12]
 800f2c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f2ca:	b99b      	cbnz	r3, 800f2f4 <_dtoa_r+0x904>
 800f2cc:	9b03      	ldr	r3, [sp, #12]
 800f2ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f2d2:	0d1b      	lsrs	r3, r3, #20
 800f2d4:	051b      	lsls	r3, r3, #20
 800f2d6:	b183      	cbz	r3, 800f2fa <_dtoa_r+0x90a>
 800f2d8:	9b05      	ldr	r3, [sp, #20]
 800f2da:	3301      	adds	r3, #1
 800f2dc:	9305      	str	r3, [sp, #20]
 800f2de:	9b06      	ldr	r3, [sp, #24]
 800f2e0:	3301      	adds	r3, #1
 800f2e2:	9306      	str	r3, [sp, #24]
 800f2e4:	f04f 0801 	mov.w	r8, #1
 800f2e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	f47f af6f 	bne.w	800f1ce <_dtoa_r+0x7de>
 800f2f0:	2001      	movs	r0, #1
 800f2f2:	e774      	b.n	800f1de <_dtoa_r+0x7ee>
 800f2f4:	f04f 0800 	mov.w	r8, #0
 800f2f8:	e7f6      	b.n	800f2e8 <_dtoa_r+0x8f8>
 800f2fa:	4698      	mov	r8, r3
 800f2fc:	e7f4      	b.n	800f2e8 <_dtoa_r+0x8f8>
 800f2fe:	d082      	beq.n	800f206 <_dtoa_r+0x816>
 800f300:	9a05      	ldr	r2, [sp, #20]
 800f302:	331c      	adds	r3, #28
 800f304:	441a      	add	r2, r3
 800f306:	9205      	str	r2, [sp, #20]
 800f308:	9a06      	ldr	r2, [sp, #24]
 800f30a:	441a      	add	r2, r3
 800f30c:	441d      	add	r5, r3
 800f30e:	9206      	str	r2, [sp, #24]
 800f310:	e779      	b.n	800f206 <_dtoa_r+0x816>
 800f312:	4603      	mov	r3, r0
 800f314:	e7f4      	b.n	800f300 <_dtoa_r+0x910>
 800f316:	9b04      	ldr	r3, [sp, #16]
 800f318:	2b00      	cmp	r3, #0
 800f31a:	dc37      	bgt.n	800f38c <_dtoa_r+0x99c>
 800f31c:	9b07      	ldr	r3, [sp, #28]
 800f31e:	2b02      	cmp	r3, #2
 800f320:	dd34      	ble.n	800f38c <_dtoa_r+0x99c>
 800f322:	9b04      	ldr	r3, [sp, #16]
 800f324:	9301      	str	r3, [sp, #4]
 800f326:	9b01      	ldr	r3, [sp, #4]
 800f328:	b963      	cbnz	r3, 800f344 <_dtoa_r+0x954>
 800f32a:	4631      	mov	r1, r6
 800f32c:	2205      	movs	r2, #5
 800f32e:	4620      	mov	r0, r4
 800f330:	f000 fa06 	bl	800f740 <__multadd>
 800f334:	4601      	mov	r1, r0
 800f336:	4606      	mov	r6, r0
 800f338:	4650      	mov	r0, sl
 800f33a:	f000 fc65 	bl	800fc08 <__mcmp>
 800f33e:	2800      	cmp	r0, #0
 800f340:	f73f adbb 	bgt.w	800eeba <_dtoa_r+0x4ca>
 800f344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f346:	9d00      	ldr	r5, [sp, #0]
 800f348:	ea6f 0b03 	mvn.w	fp, r3
 800f34c:	f04f 0800 	mov.w	r8, #0
 800f350:	4631      	mov	r1, r6
 800f352:	4620      	mov	r0, r4
 800f354:	f000 f9d2 	bl	800f6fc <_Bfree>
 800f358:	2f00      	cmp	r7, #0
 800f35a:	f43f aeab 	beq.w	800f0b4 <_dtoa_r+0x6c4>
 800f35e:	f1b8 0f00 	cmp.w	r8, #0
 800f362:	d005      	beq.n	800f370 <_dtoa_r+0x980>
 800f364:	45b8      	cmp	r8, r7
 800f366:	d003      	beq.n	800f370 <_dtoa_r+0x980>
 800f368:	4641      	mov	r1, r8
 800f36a:	4620      	mov	r0, r4
 800f36c:	f000 f9c6 	bl	800f6fc <_Bfree>
 800f370:	4639      	mov	r1, r7
 800f372:	4620      	mov	r0, r4
 800f374:	f000 f9c2 	bl	800f6fc <_Bfree>
 800f378:	e69c      	b.n	800f0b4 <_dtoa_r+0x6c4>
 800f37a:	2600      	movs	r6, #0
 800f37c:	4637      	mov	r7, r6
 800f37e:	e7e1      	b.n	800f344 <_dtoa_r+0x954>
 800f380:	46bb      	mov	fp, r7
 800f382:	4637      	mov	r7, r6
 800f384:	e599      	b.n	800eeba <_dtoa_r+0x4ca>
 800f386:	bf00      	nop
 800f388:	40240000 	.word	0x40240000
 800f38c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f38e:	2b00      	cmp	r3, #0
 800f390:	f000 80c8 	beq.w	800f524 <_dtoa_r+0xb34>
 800f394:	9b04      	ldr	r3, [sp, #16]
 800f396:	9301      	str	r3, [sp, #4]
 800f398:	2d00      	cmp	r5, #0
 800f39a:	dd05      	ble.n	800f3a8 <_dtoa_r+0x9b8>
 800f39c:	4639      	mov	r1, r7
 800f39e:	462a      	mov	r2, r5
 800f3a0:	4620      	mov	r0, r4
 800f3a2:	f000 fbc5 	bl	800fb30 <__lshift>
 800f3a6:	4607      	mov	r7, r0
 800f3a8:	f1b8 0f00 	cmp.w	r8, #0
 800f3ac:	d05b      	beq.n	800f466 <_dtoa_r+0xa76>
 800f3ae:	6879      	ldr	r1, [r7, #4]
 800f3b0:	4620      	mov	r0, r4
 800f3b2:	f000 f963 	bl	800f67c <_Balloc>
 800f3b6:	4605      	mov	r5, r0
 800f3b8:	b928      	cbnz	r0, 800f3c6 <_dtoa_r+0x9d6>
 800f3ba:	4b83      	ldr	r3, [pc, #524]	; (800f5c8 <_dtoa_r+0xbd8>)
 800f3bc:	4602      	mov	r2, r0
 800f3be:	f240 21ef 	movw	r1, #751	; 0x2ef
 800f3c2:	f7ff bb2e 	b.w	800ea22 <_dtoa_r+0x32>
 800f3c6:	693a      	ldr	r2, [r7, #16]
 800f3c8:	3202      	adds	r2, #2
 800f3ca:	0092      	lsls	r2, r2, #2
 800f3cc:	f107 010c 	add.w	r1, r7, #12
 800f3d0:	300c      	adds	r0, #12
 800f3d2:	f7ff fa71 	bl	800e8b8 <memcpy>
 800f3d6:	2201      	movs	r2, #1
 800f3d8:	4629      	mov	r1, r5
 800f3da:	4620      	mov	r0, r4
 800f3dc:	f000 fba8 	bl	800fb30 <__lshift>
 800f3e0:	9b00      	ldr	r3, [sp, #0]
 800f3e2:	3301      	adds	r3, #1
 800f3e4:	9304      	str	r3, [sp, #16]
 800f3e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3ea:	4413      	add	r3, r2
 800f3ec:	9308      	str	r3, [sp, #32]
 800f3ee:	9b02      	ldr	r3, [sp, #8]
 800f3f0:	f003 0301 	and.w	r3, r3, #1
 800f3f4:	46b8      	mov	r8, r7
 800f3f6:	9306      	str	r3, [sp, #24]
 800f3f8:	4607      	mov	r7, r0
 800f3fa:	9b04      	ldr	r3, [sp, #16]
 800f3fc:	4631      	mov	r1, r6
 800f3fe:	3b01      	subs	r3, #1
 800f400:	4650      	mov	r0, sl
 800f402:	9301      	str	r3, [sp, #4]
 800f404:	f7ff fa6c 	bl	800e8e0 <quorem>
 800f408:	4641      	mov	r1, r8
 800f40a:	9002      	str	r0, [sp, #8]
 800f40c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f410:	4650      	mov	r0, sl
 800f412:	f000 fbf9 	bl	800fc08 <__mcmp>
 800f416:	463a      	mov	r2, r7
 800f418:	9005      	str	r0, [sp, #20]
 800f41a:	4631      	mov	r1, r6
 800f41c:	4620      	mov	r0, r4
 800f41e:	f000 fc0f 	bl	800fc40 <__mdiff>
 800f422:	68c2      	ldr	r2, [r0, #12]
 800f424:	4605      	mov	r5, r0
 800f426:	bb02      	cbnz	r2, 800f46a <_dtoa_r+0xa7a>
 800f428:	4601      	mov	r1, r0
 800f42a:	4650      	mov	r0, sl
 800f42c:	f000 fbec 	bl	800fc08 <__mcmp>
 800f430:	4602      	mov	r2, r0
 800f432:	4629      	mov	r1, r5
 800f434:	4620      	mov	r0, r4
 800f436:	9209      	str	r2, [sp, #36]	; 0x24
 800f438:	f000 f960 	bl	800f6fc <_Bfree>
 800f43c:	9b07      	ldr	r3, [sp, #28]
 800f43e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f440:	9d04      	ldr	r5, [sp, #16]
 800f442:	ea43 0102 	orr.w	r1, r3, r2
 800f446:	9b06      	ldr	r3, [sp, #24]
 800f448:	4319      	orrs	r1, r3
 800f44a:	d110      	bne.n	800f46e <_dtoa_r+0xa7e>
 800f44c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f450:	d029      	beq.n	800f4a6 <_dtoa_r+0xab6>
 800f452:	9b05      	ldr	r3, [sp, #20]
 800f454:	2b00      	cmp	r3, #0
 800f456:	dd02      	ble.n	800f45e <_dtoa_r+0xa6e>
 800f458:	9b02      	ldr	r3, [sp, #8]
 800f45a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800f45e:	9b01      	ldr	r3, [sp, #4]
 800f460:	f883 9000 	strb.w	r9, [r3]
 800f464:	e774      	b.n	800f350 <_dtoa_r+0x960>
 800f466:	4638      	mov	r0, r7
 800f468:	e7ba      	b.n	800f3e0 <_dtoa_r+0x9f0>
 800f46a:	2201      	movs	r2, #1
 800f46c:	e7e1      	b.n	800f432 <_dtoa_r+0xa42>
 800f46e:	9b05      	ldr	r3, [sp, #20]
 800f470:	2b00      	cmp	r3, #0
 800f472:	db04      	blt.n	800f47e <_dtoa_r+0xa8e>
 800f474:	9907      	ldr	r1, [sp, #28]
 800f476:	430b      	orrs	r3, r1
 800f478:	9906      	ldr	r1, [sp, #24]
 800f47a:	430b      	orrs	r3, r1
 800f47c:	d120      	bne.n	800f4c0 <_dtoa_r+0xad0>
 800f47e:	2a00      	cmp	r2, #0
 800f480:	dded      	ble.n	800f45e <_dtoa_r+0xa6e>
 800f482:	4651      	mov	r1, sl
 800f484:	2201      	movs	r2, #1
 800f486:	4620      	mov	r0, r4
 800f488:	f000 fb52 	bl	800fb30 <__lshift>
 800f48c:	4631      	mov	r1, r6
 800f48e:	4682      	mov	sl, r0
 800f490:	f000 fbba 	bl	800fc08 <__mcmp>
 800f494:	2800      	cmp	r0, #0
 800f496:	dc03      	bgt.n	800f4a0 <_dtoa_r+0xab0>
 800f498:	d1e1      	bne.n	800f45e <_dtoa_r+0xa6e>
 800f49a:	f019 0f01 	tst.w	r9, #1
 800f49e:	d0de      	beq.n	800f45e <_dtoa_r+0xa6e>
 800f4a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f4a4:	d1d8      	bne.n	800f458 <_dtoa_r+0xa68>
 800f4a6:	9a01      	ldr	r2, [sp, #4]
 800f4a8:	2339      	movs	r3, #57	; 0x39
 800f4aa:	7013      	strb	r3, [r2, #0]
 800f4ac:	462b      	mov	r3, r5
 800f4ae:	461d      	mov	r5, r3
 800f4b0:	3b01      	subs	r3, #1
 800f4b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f4b6:	2a39      	cmp	r2, #57	; 0x39
 800f4b8:	d06c      	beq.n	800f594 <_dtoa_r+0xba4>
 800f4ba:	3201      	adds	r2, #1
 800f4bc:	701a      	strb	r2, [r3, #0]
 800f4be:	e747      	b.n	800f350 <_dtoa_r+0x960>
 800f4c0:	2a00      	cmp	r2, #0
 800f4c2:	dd07      	ble.n	800f4d4 <_dtoa_r+0xae4>
 800f4c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800f4c8:	d0ed      	beq.n	800f4a6 <_dtoa_r+0xab6>
 800f4ca:	9a01      	ldr	r2, [sp, #4]
 800f4cc:	f109 0301 	add.w	r3, r9, #1
 800f4d0:	7013      	strb	r3, [r2, #0]
 800f4d2:	e73d      	b.n	800f350 <_dtoa_r+0x960>
 800f4d4:	9b04      	ldr	r3, [sp, #16]
 800f4d6:	9a08      	ldr	r2, [sp, #32]
 800f4d8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800f4dc:	4293      	cmp	r3, r2
 800f4de:	d043      	beq.n	800f568 <_dtoa_r+0xb78>
 800f4e0:	4651      	mov	r1, sl
 800f4e2:	2300      	movs	r3, #0
 800f4e4:	220a      	movs	r2, #10
 800f4e6:	4620      	mov	r0, r4
 800f4e8:	f000 f92a 	bl	800f740 <__multadd>
 800f4ec:	45b8      	cmp	r8, r7
 800f4ee:	4682      	mov	sl, r0
 800f4f0:	f04f 0300 	mov.w	r3, #0
 800f4f4:	f04f 020a 	mov.w	r2, #10
 800f4f8:	4641      	mov	r1, r8
 800f4fa:	4620      	mov	r0, r4
 800f4fc:	d107      	bne.n	800f50e <_dtoa_r+0xb1e>
 800f4fe:	f000 f91f 	bl	800f740 <__multadd>
 800f502:	4680      	mov	r8, r0
 800f504:	4607      	mov	r7, r0
 800f506:	9b04      	ldr	r3, [sp, #16]
 800f508:	3301      	adds	r3, #1
 800f50a:	9304      	str	r3, [sp, #16]
 800f50c:	e775      	b.n	800f3fa <_dtoa_r+0xa0a>
 800f50e:	f000 f917 	bl	800f740 <__multadd>
 800f512:	4639      	mov	r1, r7
 800f514:	4680      	mov	r8, r0
 800f516:	2300      	movs	r3, #0
 800f518:	220a      	movs	r2, #10
 800f51a:	4620      	mov	r0, r4
 800f51c:	f000 f910 	bl	800f740 <__multadd>
 800f520:	4607      	mov	r7, r0
 800f522:	e7f0      	b.n	800f506 <_dtoa_r+0xb16>
 800f524:	9b04      	ldr	r3, [sp, #16]
 800f526:	9301      	str	r3, [sp, #4]
 800f528:	9d00      	ldr	r5, [sp, #0]
 800f52a:	4631      	mov	r1, r6
 800f52c:	4650      	mov	r0, sl
 800f52e:	f7ff f9d7 	bl	800e8e0 <quorem>
 800f532:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800f536:	9b00      	ldr	r3, [sp, #0]
 800f538:	f805 9b01 	strb.w	r9, [r5], #1
 800f53c:	1aea      	subs	r2, r5, r3
 800f53e:	9b01      	ldr	r3, [sp, #4]
 800f540:	4293      	cmp	r3, r2
 800f542:	dd07      	ble.n	800f554 <_dtoa_r+0xb64>
 800f544:	4651      	mov	r1, sl
 800f546:	2300      	movs	r3, #0
 800f548:	220a      	movs	r2, #10
 800f54a:	4620      	mov	r0, r4
 800f54c:	f000 f8f8 	bl	800f740 <__multadd>
 800f550:	4682      	mov	sl, r0
 800f552:	e7ea      	b.n	800f52a <_dtoa_r+0xb3a>
 800f554:	9b01      	ldr	r3, [sp, #4]
 800f556:	2b00      	cmp	r3, #0
 800f558:	bfc8      	it	gt
 800f55a:	461d      	movgt	r5, r3
 800f55c:	9b00      	ldr	r3, [sp, #0]
 800f55e:	bfd8      	it	le
 800f560:	2501      	movle	r5, #1
 800f562:	441d      	add	r5, r3
 800f564:	f04f 0800 	mov.w	r8, #0
 800f568:	4651      	mov	r1, sl
 800f56a:	2201      	movs	r2, #1
 800f56c:	4620      	mov	r0, r4
 800f56e:	f000 fadf 	bl	800fb30 <__lshift>
 800f572:	4631      	mov	r1, r6
 800f574:	4682      	mov	sl, r0
 800f576:	f000 fb47 	bl	800fc08 <__mcmp>
 800f57a:	2800      	cmp	r0, #0
 800f57c:	dc96      	bgt.n	800f4ac <_dtoa_r+0xabc>
 800f57e:	d102      	bne.n	800f586 <_dtoa_r+0xb96>
 800f580:	f019 0f01 	tst.w	r9, #1
 800f584:	d192      	bne.n	800f4ac <_dtoa_r+0xabc>
 800f586:	462b      	mov	r3, r5
 800f588:	461d      	mov	r5, r3
 800f58a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f58e:	2a30      	cmp	r2, #48	; 0x30
 800f590:	d0fa      	beq.n	800f588 <_dtoa_r+0xb98>
 800f592:	e6dd      	b.n	800f350 <_dtoa_r+0x960>
 800f594:	9a00      	ldr	r2, [sp, #0]
 800f596:	429a      	cmp	r2, r3
 800f598:	d189      	bne.n	800f4ae <_dtoa_r+0xabe>
 800f59a:	f10b 0b01 	add.w	fp, fp, #1
 800f59e:	2331      	movs	r3, #49	; 0x31
 800f5a0:	e796      	b.n	800f4d0 <_dtoa_r+0xae0>
 800f5a2:	4b0a      	ldr	r3, [pc, #40]	; (800f5cc <_dtoa_r+0xbdc>)
 800f5a4:	f7ff ba99 	b.w	800eada <_dtoa_r+0xea>
 800f5a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	f47f aa6d 	bne.w	800ea8a <_dtoa_r+0x9a>
 800f5b0:	4b07      	ldr	r3, [pc, #28]	; (800f5d0 <_dtoa_r+0xbe0>)
 800f5b2:	f7ff ba92 	b.w	800eada <_dtoa_r+0xea>
 800f5b6:	9b01      	ldr	r3, [sp, #4]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	dcb5      	bgt.n	800f528 <_dtoa_r+0xb38>
 800f5bc:	9b07      	ldr	r3, [sp, #28]
 800f5be:	2b02      	cmp	r3, #2
 800f5c0:	f73f aeb1 	bgt.w	800f326 <_dtoa_r+0x936>
 800f5c4:	e7b0      	b.n	800f528 <_dtoa_r+0xb38>
 800f5c6:	bf00      	nop
 800f5c8:	08012b1b 	.word	0x08012b1b
 800f5cc:	08012e00 	.word	0x08012e00
 800f5d0:	08012a9f 	.word	0x08012a9f

0800f5d4 <_free_r>:
 800f5d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5d6:	2900      	cmp	r1, #0
 800f5d8:	d044      	beq.n	800f664 <_free_r+0x90>
 800f5da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5de:	9001      	str	r0, [sp, #4]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	f1a1 0404 	sub.w	r4, r1, #4
 800f5e6:	bfb8      	it	lt
 800f5e8:	18e4      	addlt	r4, r4, r3
 800f5ea:	f7fe f8bd 	bl	800d768 <__malloc_lock>
 800f5ee:	4a1e      	ldr	r2, [pc, #120]	; (800f668 <_free_r+0x94>)
 800f5f0:	9801      	ldr	r0, [sp, #4]
 800f5f2:	6813      	ldr	r3, [r2, #0]
 800f5f4:	b933      	cbnz	r3, 800f604 <_free_r+0x30>
 800f5f6:	6063      	str	r3, [r4, #4]
 800f5f8:	6014      	str	r4, [r2, #0]
 800f5fa:	b003      	add	sp, #12
 800f5fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f600:	f7fe b8b8 	b.w	800d774 <__malloc_unlock>
 800f604:	42a3      	cmp	r3, r4
 800f606:	d908      	bls.n	800f61a <_free_r+0x46>
 800f608:	6825      	ldr	r5, [r4, #0]
 800f60a:	1961      	adds	r1, r4, r5
 800f60c:	428b      	cmp	r3, r1
 800f60e:	bf01      	itttt	eq
 800f610:	6819      	ldreq	r1, [r3, #0]
 800f612:	685b      	ldreq	r3, [r3, #4]
 800f614:	1949      	addeq	r1, r1, r5
 800f616:	6021      	streq	r1, [r4, #0]
 800f618:	e7ed      	b.n	800f5f6 <_free_r+0x22>
 800f61a:	461a      	mov	r2, r3
 800f61c:	685b      	ldr	r3, [r3, #4]
 800f61e:	b10b      	cbz	r3, 800f624 <_free_r+0x50>
 800f620:	42a3      	cmp	r3, r4
 800f622:	d9fa      	bls.n	800f61a <_free_r+0x46>
 800f624:	6811      	ldr	r1, [r2, #0]
 800f626:	1855      	adds	r5, r2, r1
 800f628:	42a5      	cmp	r5, r4
 800f62a:	d10b      	bne.n	800f644 <_free_r+0x70>
 800f62c:	6824      	ldr	r4, [r4, #0]
 800f62e:	4421      	add	r1, r4
 800f630:	1854      	adds	r4, r2, r1
 800f632:	42a3      	cmp	r3, r4
 800f634:	6011      	str	r1, [r2, #0]
 800f636:	d1e0      	bne.n	800f5fa <_free_r+0x26>
 800f638:	681c      	ldr	r4, [r3, #0]
 800f63a:	685b      	ldr	r3, [r3, #4]
 800f63c:	6053      	str	r3, [r2, #4]
 800f63e:	440c      	add	r4, r1
 800f640:	6014      	str	r4, [r2, #0]
 800f642:	e7da      	b.n	800f5fa <_free_r+0x26>
 800f644:	d902      	bls.n	800f64c <_free_r+0x78>
 800f646:	230c      	movs	r3, #12
 800f648:	6003      	str	r3, [r0, #0]
 800f64a:	e7d6      	b.n	800f5fa <_free_r+0x26>
 800f64c:	6825      	ldr	r5, [r4, #0]
 800f64e:	1961      	adds	r1, r4, r5
 800f650:	428b      	cmp	r3, r1
 800f652:	bf04      	itt	eq
 800f654:	6819      	ldreq	r1, [r3, #0]
 800f656:	685b      	ldreq	r3, [r3, #4]
 800f658:	6063      	str	r3, [r4, #4]
 800f65a:	bf04      	itt	eq
 800f65c:	1949      	addeq	r1, r1, r5
 800f65e:	6021      	streq	r1, [r4, #0]
 800f660:	6054      	str	r4, [r2, #4]
 800f662:	e7ca      	b.n	800f5fa <_free_r+0x26>
 800f664:	b003      	add	sp, #12
 800f666:	bd30      	pop	{r4, r5, pc}
 800f668:	20006f3c 	.word	0x20006f3c

0800f66c <malloc>:
 800f66c:	4b02      	ldr	r3, [pc, #8]	; (800f678 <malloc+0xc>)
 800f66e:	4601      	mov	r1, r0
 800f670:	6818      	ldr	r0, [r3, #0]
 800f672:	f7fd bff9 	b.w	800d668 <_malloc_r>
 800f676:	bf00      	nop
 800f678:	2000006c 	.word	0x2000006c

0800f67c <_Balloc>:
 800f67c:	b570      	push	{r4, r5, r6, lr}
 800f67e:	69c6      	ldr	r6, [r0, #28]
 800f680:	4604      	mov	r4, r0
 800f682:	460d      	mov	r5, r1
 800f684:	b976      	cbnz	r6, 800f6a4 <_Balloc+0x28>
 800f686:	2010      	movs	r0, #16
 800f688:	f7ff fff0 	bl	800f66c <malloc>
 800f68c:	4602      	mov	r2, r0
 800f68e:	61e0      	str	r0, [r4, #28]
 800f690:	b920      	cbnz	r0, 800f69c <_Balloc+0x20>
 800f692:	4b18      	ldr	r3, [pc, #96]	; (800f6f4 <_Balloc+0x78>)
 800f694:	4818      	ldr	r0, [pc, #96]	; (800f6f8 <_Balloc+0x7c>)
 800f696:	216b      	movs	r1, #107	; 0x6b
 800f698:	f002 f902 	bl	80118a0 <__assert_func>
 800f69c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f6a0:	6006      	str	r6, [r0, #0]
 800f6a2:	60c6      	str	r6, [r0, #12]
 800f6a4:	69e6      	ldr	r6, [r4, #28]
 800f6a6:	68f3      	ldr	r3, [r6, #12]
 800f6a8:	b183      	cbz	r3, 800f6cc <_Balloc+0x50>
 800f6aa:	69e3      	ldr	r3, [r4, #28]
 800f6ac:	68db      	ldr	r3, [r3, #12]
 800f6ae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f6b2:	b9b8      	cbnz	r0, 800f6e4 <_Balloc+0x68>
 800f6b4:	2101      	movs	r1, #1
 800f6b6:	fa01 f605 	lsl.w	r6, r1, r5
 800f6ba:	1d72      	adds	r2, r6, #5
 800f6bc:	0092      	lsls	r2, r2, #2
 800f6be:	4620      	mov	r0, r4
 800f6c0:	f7fd ff9c 	bl	800d5fc <_calloc_r>
 800f6c4:	b160      	cbz	r0, 800f6e0 <_Balloc+0x64>
 800f6c6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f6ca:	e00e      	b.n	800f6ea <_Balloc+0x6e>
 800f6cc:	2221      	movs	r2, #33	; 0x21
 800f6ce:	2104      	movs	r1, #4
 800f6d0:	4620      	mov	r0, r4
 800f6d2:	f7fd ff93 	bl	800d5fc <_calloc_r>
 800f6d6:	69e3      	ldr	r3, [r4, #28]
 800f6d8:	60f0      	str	r0, [r6, #12]
 800f6da:	68db      	ldr	r3, [r3, #12]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d1e4      	bne.n	800f6aa <_Balloc+0x2e>
 800f6e0:	2000      	movs	r0, #0
 800f6e2:	bd70      	pop	{r4, r5, r6, pc}
 800f6e4:	6802      	ldr	r2, [r0, #0]
 800f6e6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f6ea:	2300      	movs	r3, #0
 800f6ec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f6f0:	e7f7      	b.n	800f6e2 <_Balloc+0x66>
 800f6f2:	bf00      	nop
 800f6f4:	08012aac 	.word	0x08012aac
 800f6f8:	08012b2c 	.word	0x08012b2c

0800f6fc <_Bfree>:
 800f6fc:	b570      	push	{r4, r5, r6, lr}
 800f6fe:	69c6      	ldr	r6, [r0, #28]
 800f700:	4605      	mov	r5, r0
 800f702:	460c      	mov	r4, r1
 800f704:	b976      	cbnz	r6, 800f724 <_Bfree+0x28>
 800f706:	2010      	movs	r0, #16
 800f708:	f7ff ffb0 	bl	800f66c <malloc>
 800f70c:	4602      	mov	r2, r0
 800f70e:	61e8      	str	r0, [r5, #28]
 800f710:	b920      	cbnz	r0, 800f71c <_Bfree+0x20>
 800f712:	4b09      	ldr	r3, [pc, #36]	; (800f738 <_Bfree+0x3c>)
 800f714:	4809      	ldr	r0, [pc, #36]	; (800f73c <_Bfree+0x40>)
 800f716:	218f      	movs	r1, #143	; 0x8f
 800f718:	f002 f8c2 	bl	80118a0 <__assert_func>
 800f71c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f720:	6006      	str	r6, [r0, #0]
 800f722:	60c6      	str	r6, [r0, #12]
 800f724:	b13c      	cbz	r4, 800f736 <_Bfree+0x3a>
 800f726:	69eb      	ldr	r3, [r5, #28]
 800f728:	6862      	ldr	r2, [r4, #4]
 800f72a:	68db      	ldr	r3, [r3, #12]
 800f72c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f730:	6021      	str	r1, [r4, #0]
 800f732:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f736:	bd70      	pop	{r4, r5, r6, pc}
 800f738:	08012aac 	.word	0x08012aac
 800f73c:	08012b2c 	.word	0x08012b2c

0800f740 <__multadd>:
 800f740:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f744:	690d      	ldr	r5, [r1, #16]
 800f746:	4607      	mov	r7, r0
 800f748:	460c      	mov	r4, r1
 800f74a:	461e      	mov	r6, r3
 800f74c:	f101 0c14 	add.w	ip, r1, #20
 800f750:	2000      	movs	r0, #0
 800f752:	f8dc 3000 	ldr.w	r3, [ip]
 800f756:	b299      	uxth	r1, r3
 800f758:	fb02 6101 	mla	r1, r2, r1, r6
 800f75c:	0c1e      	lsrs	r6, r3, #16
 800f75e:	0c0b      	lsrs	r3, r1, #16
 800f760:	fb02 3306 	mla	r3, r2, r6, r3
 800f764:	b289      	uxth	r1, r1
 800f766:	3001      	adds	r0, #1
 800f768:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f76c:	4285      	cmp	r5, r0
 800f76e:	f84c 1b04 	str.w	r1, [ip], #4
 800f772:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f776:	dcec      	bgt.n	800f752 <__multadd+0x12>
 800f778:	b30e      	cbz	r6, 800f7be <__multadd+0x7e>
 800f77a:	68a3      	ldr	r3, [r4, #8]
 800f77c:	42ab      	cmp	r3, r5
 800f77e:	dc19      	bgt.n	800f7b4 <__multadd+0x74>
 800f780:	6861      	ldr	r1, [r4, #4]
 800f782:	4638      	mov	r0, r7
 800f784:	3101      	adds	r1, #1
 800f786:	f7ff ff79 	bl	800f67c <_Balloc>
 800f78a:	4680      	mov	r8, r0
 800f78c:	b928      	cbnz	r0, 800f79a <__multadd+0x5a>
 800f78e:	4602      	mov	r2, r0
 800f790:	4b0c      	ldr	r3, [pc, #48]	; (800f7c4 <__multadd+0x84>)
 800f792:	480d      	ldr	r0, [pc, #52]	; (800f7c8 <__multadd+0x88>)
 800f794:	21ba      	movs	r1, #186	; 0xba
 800f796:	f002 f883 	bl	80118a0 <__assert_func>
 800f79a:	6922      	ldr	r2, [r4, #16]
 800f79c:	3202      	adds	r2, #2
 800f79e:	f104 010c 	add.w	r1, r4, #12
 800f7a2:	0092      	lsls	r2, r2, #2
 800f7a4:	300c      	adds	r0, #12
 800f7a6:	f7ff f887 	bl	800e8b8 <memcpy>
 800f7aa:	4621      	mov	r1, r4
 800f7ac:	4638      	mov	r0, r7
 800f7ae:	f7ff ffa5 	bl	800f6fc <_Bfree>
 800f7b2:	4644      	mov	r4, r8
 800f7b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f7b8:	3501      	adds	r5, #1
 800f7ba:	615e      	str	r6, [r3, #20]
 800f7bc:	6125      	str	r5, [r4, #16]
 800f7be:	4620      	mov	r0, r4
 800f7c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f7c4:	08012b1b 	.word	0x08012b1b
 800f7c8:	08012b2c 	.word	0x08012b2c

0800f7cc <__s2b>:
 800f7cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7d0:	460c      	mov	r4, r1
 800f7d2:	4615      	mov	r5, r2
 800f7d4:	461f      	mov	r7, r3
 800f7d6:	2209      	movs	r2, #9
 800f7d8:	3308      	adds	r3, #8
 800f7da:	4606      	mov	r6, r0
 800f7dc:	fb93 f3f2 	sdiv	r3, r3, r2
 800f7e0:	2100      	movs	r1, #0
 800f7e2:	2201      	movs	r2, #1
 800f7e4:	429a      	cmp	r2, r3
 800f7e6:	db09      	blt.n	800f7fc <__s2b+0x30>
 800f7e8:	4630      	mov	r0, r6
 800f7ea:	f7ff ff47 	bl	800f67c <_Balloc>
 800f7ee:	b940      	cbnz	r0, 800f802 <__s2b+0x36>
 800f7f0:	4602      	mov	r2, r0
 800f7f2:	4b19      	ldr	r3, [pc, #100]	; (800f858 <__s2b+0x8c>)
 800f7f4:	4819      	ldr	r0, [pc, #100]	; (800f85c <__s2b+0x90>)
 800f7f6:	21d3      	movs	r1, #211	; 0xd3
 800f7f8:	f002 f852 	bl	80118a0 <__assert_func>
 800f7fc:	0052      	lsls	r2, r2, #1
 800f7fe:	3101      	adds	r1, #1
 800f800:	e7f0      	b.n	800f7e4 <__s2b+0x18>
 800f802:	9b08      	ldr	r3, [sp, #32]
 800f804:	6143      	str	r3, [r0, #20]
 800f806:	2d09      	cmp	r5, #9
 800f808:	f04f 0301 	mov.w	r3, #1
 800f80c:	6103      	str	r3, [r0, #16]
 800f80e:	dd16      	ble.n	800f83e <__s2b+0x72>
 800f810:	f104 0909 	add.w	r9, r4, #9
 800f814:	46c8      	mov	r8, r9
 800f816:	442c      	add	r4, r5
 800f818:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f81c:	4601      	mov	r1, r0
 800f81e:	3b30      	subs	r3, #48	; 0x30
 800f820:	220a      	movs	r2, #10
 800f822:	4630      	mov	r0, r6
 800f824:	f7ff ff8c 	bl	800f740 <__multadd>
 800f828:	45a0      	cmp	r8, r4
 800f82a:	d1f5      	bne.n	800f818 <__s2b+0x4c>
 800f82c:	f1a5 0408 	sub.w	r4, r5, #8
 800f830:	444c      	add	r4, r9
 800f832:	1b2d      	subs	r5, r5, r4
 800f834:	1963      	adds	r3, r4, r5
 800f836:	42bb      	cmp	r3, r7
 800f838:	db04      	blt.n	800f844 <__s2b+0x78>
 800f83a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f83e:	340a      	adds	r4, #10
 800f840:	2509      	movs	r5, #9
 800f842:	e7f6      	b.n	800f832 <__s2b+0x66>
 800f844:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f848:	4601      	mov	r1, r0
 800f84a:	3b30      	subs	r3, #48	; 0x30
 800f84c:	220a      	movs	r2, #10
 800f84e:	4630      	mov	r0, r6
 800f850:	f7ff ff76 	bl	800f740 <__multadd>
 800f854:	e7ee      	b.n	800f834 <__s2b+0x68>
 800f856:	bf00      	nop
 800f858:	08012b1b 	.word	0x08012b1b
 800f85c:	08012b2c 	.word	0x08012b2c

0800f860 <__hi0bits>:
 800f860:	0c03      	lsrs	r3, r0, #16
 800f862:	041b      	lsls	r3, r3, #16
 800f864:	b9d3      	cbnz	r3, 800f89c <__hi0bits+0x3c>
 800f866:	0400      	lsls	r0, r0, #16
 800f868:	2310      	movs	r3, #16
 800f86a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f86e:	bf04      	itt	eq
 800f870:	0200      	lsleq	r0, r0, #8
 800f872:	3308      	addeq	r3, #8
 800f874:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f878:	bf04      	itt	eq
 800f87a:	0100      	lsleq	r0, r0, #4
 800f87c:	3304      	addeq	r3, #4
 800f87e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f882:	bf04      	itt	eq
 800f884:	0080      	lsleq	r0, r0, #2
 800f886:	3302      	addeq	r3, #2
 800f888:	2800      	cmp	r0, #0
 800f88a:	db05      	blt.n	800f898 <__hi0bits+0x38>
 800f88c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f890:	f103 0301 	add.w	r3, r3, #1
 800f894:	bf08      	it	eq
 800f896:	2320      	moveq	r3, #32
 800f898:	4618      	mov	r0, r3
 800f89a:	4770      	bx	lr
 800f89c:	2300      	movs	r3, #0
 800f89e:	e7e4      	b.n	800f86a <__hi0bits+0xa>

0800f8a0 <__lo0bits>:
 800f8a0:	6803      	ldr	r3, [r0, #0]
 800f8a2:	f013 0207 	ands.w	r2, r3, #7
 800f8a6:	d00c      	beq.n	800f8c2 <__lo0bits+0x22>
 800f8a8:	07d9      	lsls	r1, r3, #31
 800f8aa:	d422      	bmi.n	800f8f2 <__lo0bits+0x52>
 800f8ac:	079a      	lsls	r2, r3, #30
 800f8ae:	bf49      	itett	mi
 800f8b0:	085b      	lsrmi	r3, r3, #1
 800f8b2:	089b      	lsrpl	r3, r3, #2
 800f8b4:	6003      	strmi	r3, [r0, #0]
 800f8b6:	2201      	movmi	r2, #1
 800f8b8:	bf5c      	itt	pl
 800f8ba:	6003      	strpl	r3, [r0, #0]
 800f8bc:	2202      	movpl	r2, #2
 800f8be:	4610      	mov	r0, r2
 800f8c0:	4770      	bx	lr
 800f8c2:	b299      	uxth	r1, r3
 800f8c4:	b909      	cbnz	r1, 800f8ca <__lo0bits+0x2a>
 800f8c6:	0c1b      	lsrs	r3, r3, #16
 800f8c8:	2210      	movs	r2, #16
 800f8ca:	b2d9      	uxtb	r1, r3
 800f8cc:	b909      	cbnz	r1, 800f8d2 <__lo0bits+0x32>
 800f8ce:	3208      	adds	r2, #8
 800f8d0:	0a1b      	lsrs	r3, r3, #8
 800f8d2:	0719      	lsls	r1, r3, #28
 800f8d4:	bf04      	itt	eq
 800f8d6:	091b      	lsreq	r3, r3, #4
 800f8d8:	3204      	addeq	r2, #4
 800f8da:	0799      	lsls	r1, r3, #30
 800f8dc:	bf04      	itt	eq
 800f8de:	089b      	lsreq	r3, r3, #2
 800f8e0:	3202      	addeq	r2, #2
 800f8e2:	07d9      	lsls	r1, r3, #31
 800f8e4:	d403      	bmi.n	800f8ee <__lo0bits+0x4e>
 800f8e6:	085b      	lsrs	r3, r3, #1
 800f8e8:	f102 0201 	add.w	r2, r2, #1
 800f8ec:	d003      	beq.n	800f8f6 <__lo0bits+0x56>
 800f8ee:	6003      	str	r3, [r0, #0]
 800f8f0:	e7e5      	b.n	800f8be <__lo0bits+0x1e>
 800f8f2:	2200      	movs	r2, #0
 800f8f4:	e7e3      	b.n	800f8be <__lo0bits+0x1e>
 800f8f6:	2220      	movs	r2, #32
 800f8f8:	e7e1      	b.n	800f8be <__lo0bits+0x1e>
	...

0800f8fc <__i2b>:
 800f8fc:	b510      	push	{r4, lr}
 800f8fe:	460c      	mov	r4, r1
 800f900:	2101      	movs	r1, #1
 800f902:	f7ff febb 	bl	800f67c <_Balloc>
 800f906:	4602      	mov	r2, r0
 800f908:	b928      	cbnz	r0, 800f916 <__i2b+0x1a>
 800f90a:	4b05      	ldr	r3, [pc, #20]	; (800f920 <__i2b+0x24>)
 800f90c:	4805      	ldr	r0, [pc, #20]	; (800f924 <__i2b+0x28>)
 800f90e:	f240 1145 	movw	r1, #325	; 0x145
 800f912:	f001 ffc5 	bl	80118a0 <__assert_func>
 800f916:	2301      	movs	r3, #1
 800f918:	6144      	str	r4, [r0, #20]
 800f91a:	6103      	str	r3, [r0, #16]
 800f91c:	bd10      	pop	{r4, pc}
 800f91e:	bf00      	nop
 800f920:	08012b1b 	.word	0x08012b1b
 800f924:	08012b2c 	.word	0x08012b2c

0800f928 <__multiply>:
 800f928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f92c:	4691      	mov	r9, r2
 800f92e:	690a      	ldr	r2, [r1, #16]
 800f930:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f934:	429a      	cmp	r2, r3
 800f936:	bfb8      	it	lt
 800f938:	460b      	movlt	r3, r1
 800f93a:	460c      	mov	r4, r1
 800f93c:	bfbc      	itt	lt
 800f93e:	464c      	movlt	r4, r9
 800f940:	4699      	movlt	r9, r3
 800f942:	6927      	ldr	r7, [r4, #16]
 800f944:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f948:	68a3      	ldr	r3, [r4, #8]
 800f94a:	6861      	ldr	r1, [r4, #4]
 800f94c:	eb07 060a 	add.w	r6, r7, sl
 800f950:	42b3      	cmp	r3, r6
 800f952:	b085      	sub	sp, #20
 800f954:	bfb8      	it	lt
 800f956:	3101      	addlt	r1, #1
 800f958:	f7ff fe90 	bl	800f67c <_Balloc>
 800f95c:	b930      	cbnz	r0, 800f96c <__multiply+0x44>
 800f95e:	4602      	mov	r2, r0
 800f960:	4b44      	ldr	r3, [pc, #272]	; (800fa74 <__multiply+0x14c>)
 800f962:	4845      	ldr	r0, [pc, #276]	; (800fa78 <__multiply+0x150>)
 800f964:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800f968:	f001 ff9a 	bl	80118a0 <__assert_func>
 800f96c:	f100 0514 	add.w	r5, r0, #20
 800f970:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f974:	462b      	mov	r3, r5
 800f976:	2200      	movs	r2, #0
 800f978:	4543      	cmp	r3, r8
 800f97a:	d321      	bcc.n	800f9c0 <__multiply+0x98>
 800f97c:	f104 0314 	add.w	r3, r4, #20
 800f980:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f984:	f109 0314 	add.w	r3, r9, #20
 800f988:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f98c:	9202      	str	r2, [sp, #8]
 800f98e:	1b3a      	subs	r2, r7, r4
 800f990:	3a15      	subs	r2, #21
 800f992:	f022 0203 	bic.w	r2, r2, #3
 800f996:	3204      	adds	r2, #4
 800f998:	f104 0115 	add.w	r1, r4, #21
 800f99c:	428f      	cmp	r7, r1
 800f99e:	bf38      	it	cc
 800f9a0:	2204      	movcc	r2, #4
 800f9a2:	9201      	str	r2, [sp, #4]
 800f9a4:	9a02      	ldr	r2, [sp, #8]
 800f9a6:	9303      	str	r3, [sp, #12]
 800f9a8:	429a      	cmp	r2, r3
 800f9aa:	d80c      	bhi.n	800f9c6 <__multiply+0x9e>
 800f9ac:	2e00      	cmp	r6, #0
 800f9ae:	dd03      	ble.n	800f9b8 <__multiply+0x90>
 800f9b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d05b      	beq.n	800fa70 <__multiply+0x148>
 800f9b8:	6106      	str	r6, [r0, #16]
 800f9ba:	b005      	add	sp, #20
 800f9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9c0:	f843 2b04 	str.w	r2, [r3], #4
 800f9c4:	e7d8      	b.n	800f978 <__multiply+0x50>
 800f9c6:	f8b3 a000 	ldrh.w	sl, [r3]
 800f9ca:	f1ba 0f00 	cmp.w	sl, #0
 800f9ce:	d024      	beq.n	800fa1a <__multiply+0xf2>
 800f9d0:	f104 0e14 	add.w	lr, r4, #20
 800f9d4:	46a9      	mov	r9, r5
 800f9d6:	f04f 0c00 	mov.w	ip, #0
 800f9da:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f9de:	f8d9 1000 	ldr.w	r1, [r9]
 800f9e2:	fa1f fb82 	uxth.w	fp, r2
 800f9e6:	b289      	uxth	r1, r1
 800f9e8:	fb0a 110b 	mla	r1, sl, fp, r1
 800f9ec:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f9f0:	f8d9 2000 	ldr.w	r2, [r9]
 800f9f4:	4461      	add	r1, ip
 800f9f6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f9fa:	fb0a c20b 	mla	r2, sl, fp, ip
 800f9fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800fa02:	b289      	uxth	r1, r1
 800fa04:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fa08:	4577      	cmp	r7, lr
 800fa0a:	f849 1b04 	str.w	r1, [r9], #4
 800fa0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800fa12:	d8e2      	bhi.n	800f9da <__multiply+0xb2>
 800fa14:	9a01      	ldr	r2, [sp, #4]
 800fa16:	f845 c002 	str.w	ip, [r5, r2]
 800fa1a:	9a03      	ldr	r2, [sp, #12]
 800fa1c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800fa20:	3304      	adds	r3, #4
 800fa22:	f1b9 0f00 	cmp.w	r9, #0
 800fa26:	d021      	beq.n	800fa6c <__multiply+0x144>
 800fa28:	6829      	ldr	r1, [r5, #0]
 800fa2a:	f104 0c14 	add.w	ip, r4, #20
 800fa2e:	46ae      	mov	lr, r5
 800fa30:	f04f 0a00 	mov.w	sl, #0
 800fa34:	f8bc b000 	ldrh.w	fp, [ip]
 800fa38:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800fa3c:	fb09 220b 	mla	r2, r9, fp, r2
 800fa40:	4452      	add	r2, sl
 800fa42:	b289      	uxth	r1, r1
 800fa44:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fa48:	f84e 1b04 	str.w	r1, [lr], #4
 800fa4c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800fa50:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fa54:	f8be 1000 	ldrh.w	r1, [lr]
 800fa58:	fb09 110a 	mla	r1, r9, sl, r1
 800fa5c:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800fa60:	4567      	cmp	r7, ip
 800fa62:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800fa66:	d8e5      	bhi.n	800fa34 <__multiply+0x10c>
 800fa68:	9a01      	ldr	r2, [sp, #4]
 800fa6a:	50a9      	str	r1, [r5, r2]
 800fa6c:	3504      	adds	r5, #4
 800fa6e:	e799      	b.n	800f9a4 <__multiply+0x7c>
 800fa70:	3e01      	subs	r6, #1
 800fa72:	e79b      	b.n	800f9ac <__multiply+0x84>
 800fa74:	08012b1b 	.word	0x08012b1b
 800fa78:	08012b2c 	.word	0x08012b2c

0800fa7c <__pow5mult>:
 800fa7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fa80:	4615      	mov	r5, r2
 800fa82:	f012 0203 	ands.w	r2, r2, #3
 800fa86:	4606      	mov	r6, r0
 800fa88:	460f      	mov	r7, r1
 800fa8a:	d007      	beq.n	800fa9c <__pow5mult+0x20>
 800fa8c:	4c25      	ldr	r4, [pc, #148]	; (800fb24 <__pow5mult+0xa8>)
 800fa8e:	3a01      	subs	r2, #1
 800fa90:	2300      	movs	r3, #0
 800fa92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fa96:	f7ff fe53 	bl	800f740 <__multadd>
 800fa9a:	4607      	mov	r7, r0
 800fa9c:	10ad      	asrs	r5, r5, #2
 800fa9e:	d03d      	beq.n	800fb1c <__pow5mult+0xa0>
 800faa0:	69f4      	ldr	r4, [r6, #28]
 800faa2:	b97c      	cbnz	r4, 800fac4 <__pow5mult+0x48>
 800faa4:	2010      	movs	r0, #16
 800faa6:	f7ff fde1 	bl	800f66c <malloc>
 800faaa:	4602      	mov	r2, r0
 800faac:	61f0      	str	r0, [r6, #28]
 800faae:	b928      	cbnz	r0, 800fabc <__pow5mult+0x40>
 800fab0:	4b1d      	ldr	r3, [pc, #116]	; (800fb28 <__pow5mult+0xac>)
 800fab2:	481e      	ldr	r0, [pc, #120]	; (800fb2c <__pow5mult+0xb0>)
 800fab4:	f240 11b3 	movw	r1, #435	; 0x1b3
 800fab8:	f001 fef2 	bl	80118a0 <__assert_func>
 800fabc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fac0:	6004      	str	r4, [r0, #0]
 800fac2:	60c4      	str	r4, [r0, #12]
 800fac4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800fac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800facc:	b94c      	cbnz	r4, 800fae2 <__pow5mult+0x66>
 800face:	f240 2171 	movw	r1, #625	; 0x271
 800fad2:	4630      	mov	r0, r6
 800fad4:	f7ff ff12 	bl	800f8fc <__i2b>
 800fad8:	2300      	movs	r3, #0
 800fada:	f8c8 0008 	str.w	r0, [r8, #8]
 800fade:	4604      	mov	r4, r0
 800fae0:	6003      	str	r3, [r0, #0]
 800fae2:	f04f 0900 	mov.w	r9, #0
 800fae6:	07eb      	lsls	r3, r5, #31
 800fae8:	d50a      	bpl.n	800fb00 <__pow5mult+0x84>
 800faea:	4639      	mov	r1, r7
 800faec:	4622      	mov	r2, r4
 800faee:	4630      	mov	r0, r6
 800faf0:	f7ff ff1a 	bl	800f928 <__multiply>
 800faf4:	4639      	mov	r1, r7
 800faf6:	4680      	mov	r8, r0
 800faf8:	4630      	mov	r0, r6
 800fafa:	f7ff fdff 	bl	800f6fc <_Bfree>
 800fafe:	4647      	mov	r7, r8
 800fb00:	106d      	asrs	r5, r5, #1
 800fb02:	d00b      	beq.n	800fb1c <__pow5mult+0xa0>
 800fb04:	6820      	ldr	r0, [r4, #0]
 800fb06:	b938      	cbnz	r0, 800fb18 <__pow5mult+0x9c>
 800fb08:	4622      	mov	r2, r4
 800fb0a:	4621      	mov	r1, r4
 800fb0c:	4630      	mov	r0, r6
 800fb0e:	f7ff ff0b 	bl	800f928 <__multiply>
 800fb12:	6020      	str	r0, [r4, #0]
 800fb14:	f8c0 9000 	str.w	r9, [r0]
 800fb18:	4604      	mov	r4, r0
 800fb1a:	e7e4      	b.n	800fae6 <__pow5mult+0x6a>
 800fb1c:	4638      	mov	r0, r7
 800fb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb22:	bf00      	nop
 800fb24:	08012c78 	.word	0x08012c78
 800fb28:	08012aac 	.word	0x08012aac
 800fb2c:	08012b2c 	.word	0x08012b2c

0800fb30 <__lshift>:
 800fb30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fb34:	460c      	mov	r4, r1
 800fb36:	6849      	ldr	r1, [r1, #4]
 800fb38:	6923      	ldr	r3, [r4, #16]
 800fb3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fb3e:	68a3      	ldr	r3, [r4, #8]
 800fb40:	4607      	mov	r7, r0
 800fb42:	4691      	mov	r9, r2
 800fb44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fb48:	f108 0601 	add.w	r6, r8, #1
 800fb4c:	42b3      	cmp	r3, r6
 800fb4e:	db0b      	blt.n	800fb68 <__lshift+0x38>
 800fb50:	4638      	mov	r0, r7
 800fb52:	f7ff fd93 	bl	800f67c <_Balloc>
 800fb56:	4605      	mov	r5, r0
 800fb58:	b948      	cbnz	r0, 800fb6e <__lshift+0x3e>
 800fb5a:	4602      	mov	r2, r0
 800fb5c:	4b28      	ldr	r3, [pc, #160]	; (800fc00 <__lshift+0xd0>)
 800fb5e:	4829      	ldr	r0, [pc, #164]	; (800fc04 <__lshift+0xd4>)
 800fb60:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800fb64:	f001 fe9c 	bl	80118a0 <__assert_func>
 800fb68:	3101      	adds	r1, #1
 800fb6a:	005b      	lsls	r3, r3, #1
 800fb6c:	e7ee      	b.n	800fb4c <__lshift+0x1c>
 800fb6e:	2300      	movs	r3, #0
 800fb70:	f100 0114 	add.w	r1, r0, #20
 800fb74:	f100 0210 	add.w	r2, r0, #16
 800fb78:	4618      	mov	r0, r3
 800fb7a:	4553      	cmp	r3, sl
 800fb7c:	db33      	blt.n	800fbe6 <__lshift+0xb6>
 800fb7e:	6920      	ldr	r0, [r4, #16]
 800fb80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fb84:	f104 0314 	add.w	r3, r4, #20
 800fb88:	f019 091f 	ands.w	r9, r9, #31
 800fb8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fb90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fb94:	d02b      	beq.n	800fbee <__lshift+0xbe>
 800fb96:	f1c9 0e20 	rsb	lr, r9, #32
 800fb9a:	468a      	mov	sl, r1
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	6818      	ldr	r0, [r3, #0]
 800fba0:	fa00 f009 	lsl.w	r0, r0, r9
 800fba4:	4310      	orrs	r0, r2
 800fba6:	f84a 0b04 	str.w	r0, [sl], #4
 800fbaa:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbae:	459c      	cmp	ip, r3
 800fbb0:	fa22 f20e 	lsr.w	r2, r2, lr
 800fbb4:	d8f3      	bhi.n	800fb9e <__lshift+0x6e>
 800fbb6:	ebac 0304 	sub.w	r3, ip, r4
 800fbba:	3b15      	subs	r3, #21
 800fbbc:	f023 0303 	bic.w	r3, r3, #3
 800fbc0:	3304      	adds	r3, #4
 800fbc2:	f104 0015 	add.w	r0, r4, #21
 800fbc6:	4584      	cmp	ip, r0
 800fbc8:	bf38      	it	cc
 800fbca:	2304      	movcc	r3, #4
 800fbcc:	50ca      	str	r2, [r1, r3]
 800fbce:	b10a      	cbz	r2, 800fbd4 <__lshift+0xa4>
 800fbd0:	f108 0602 	add.w	r6, r8, #2
 800fbd4:	3e01      	subs	r6, #1
 800fbd6:	4638      	mov	r0, r7
 800fbd8:	612e      	str	r6, [r5, #16]
 800fbda:	4621      	mov	r1, r4
 800fbdc:	f7ff fd8e 	bl	800f6fc <_Bfree>
 800fbe0:	4628      	mov	r0, r5
 800fbe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fbe6:	f842 0f04 	str.w	r0, [r2, #4]!
 800fbea:	3301      	adds	r3, #1
 800fbec:	e7c5      	b.n	800fb7a <__lshift+0x4a>
 800fbee:	3904      	subs	r1, #4
 800fbf0:	f853 2b04 	ldr.w	r2, [r3], #4
 800fbf4:	f841 2f04 	str.w	r2, [r1, #4]!
 800fbf8:	459c      	cmp	ip, r3
 800fbfa:	d8f9      	bhi.n	800fbf0 <__lshift+0xc0>
 800fbfc:	e7ea      	b.n	800fbd4 <__lshift+0xa4>
 800fbfe:	bf00      	nop
 800fc00:	08012b1b 	.word	0x08012b1b
 800fc04:	08012b2c 	.word	0x08012b2c

0800fc08 <__mcmp>:
 800fc08:	b530      	push	{r4, r5, lr}
 800fc0a:	6902      	ldr	r2, [r0, #16]
 800fc0c:	690c      	ldr	r4, [r1, #16]
 800fc0e:	1b12      	subs	r2, r2, r4
 800fc10:	d10e      	bne.n	800fc30 <__mcmp+0x28>
 800fc12:	f100 0314 	add.w	r3, r0, #20
 800fc16:	3114      	adds	r1, #20
 800fc18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fc1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fc20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fc24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fc28:	42a5      	cmp	r5, r4
 800fc2a:	d003      	beq.n	800fc34 <__mcmp+0x2c>
 800fc2c:	d305      	bcc.n	800fc3a <__mcmp+0x32>
 800fc2e:	2201      	movs	r2, #1
 800fc30:	4610      	mov	r0, r2
 800fc32:	bd30      	pop	{r4, r5, pc}
 800fc34:	4283      	cmp	r3, r0
 800fc36:	d3f3      	bcc.n	800fc20 <__mcmp+0x18>
 800fc38:	e7fa      	b.n	800fc30 <__mcmp+0x28>
 800fc3a:	f04f 32ff 	mov.w	r2, #4294967295
 800fc3e:	e7f7      	b.n	800fc30 <__mcmp+0x28>

0800fc40 <__mdiff>:
 800fc40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc44:	460c      	mov	r4, r1
 800fc46:	4606      	mov	r6, r0
 800fc48:	4611      	mov	r1, r2
 800fc4a:	4620      	mov	r0, r4
 800fc4c:	4690      	mov	r8, r2
 800fc4e:	f7ff ffdb 	bl	800fc08 <__mcmp>
 800fc52:	1e05      	subs	r5, r0, #0
 800fc54:	d110      	bne.n	800fc78 <__mdiff+0x38>
 800fc56:	4629      	mov	r1, r5
 800fc58:	4630      	mov	r0, r6
 800fc5a:	f7ff fd0f 	bl	800f67c <_Balloc>
 800fc5e:	b930      	cbnz	r0, 800fc6e <__mdiff+0x2e>
 800fc60:	4b3a      	ldr	r3, [pc, #232]	; (800fd4c <__mdiff+0x10c>)
 800fc62:	4602      	mov	r2, r0
 800fc64:	f240 2137 	movw	r1, #567	; 0x237
 800fc68:	4839      	ldr	r0, [pc, #228]	; (800fd50 <__mdiff+0x110>)
 800fc6a:	f001 fe19 	bl	80118a0 <__assert_func>
 800fc6e:	2301      	movs	r3, #1
 800fc70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fc74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fc78:	bfa4      	itt	ge
 800fc7a:	4643      	movge	r3, r8
 800fc7c:	46a0      	movge	r8, r4
 800fc7e:	4630      	mov	r0, r6
 800fc80:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fc84:	bfa6      	itte	ge
 800fc86:	461c      	movge	r4, r3
 800fc88:	2500      	movge	r5, #0
 800fc8a:	2501      	movlt	r5, #1
 800fc8c:	f7ff fcf6 	bl	800f67c <_Balloc>
 800fc90:	b920      	cbnz	r0, 800fc9c <__mdiff+0x5c>
 800fc92:	4b2e      	ldr	r3, [pc, #184]	; (800fd4c <__mdiff+0x10c>)
 800fc94:	4602      	mov	r2, r0
 800fc96:	f240 2145 	movw	r1, #581	; 0x245
 800fc9a:	e7e5      	b.n	800fc68 <__mdiff+0x28>
 800fc9c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fca0:	6926      	ldr	r6, [r4, #16]
 800fca2:	60c5      	str	r5, [r0, #12]
 800fca4:	f104 0914 	add.w	r9, r4, #20
 800fca8:	f108 0514 	add.w	r5, r8, #20
 800fcac:	f100 0e14 	add.w	lr, r0, #20
 800fcb0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fcb4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fcb8:	f108 0210 	add.w	r2, r8, #16
 800fcbc:	46f2      	mov	sl, lr
 800fcbe:	2100      	movs	r1, #0
 800fcc0:	f859 3b04 	ldr.w	r3, [r9], #4
 800fcc4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fcc8:	fa11 f88b 	uxtah	r8, r1, fp
 800fccc:	b299      	uxth	r1, r3
 800fcce:	0c1b      	lsrs	r3, r3, #16
 800fcd0:	eba8 0801 	sub.w	r8, r8, r1
 800fcd4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fcd8:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fcdc:	fa1f f888 	uxth.w	r8, r8
 800fce0:	1419      	asrs	r1, r3, #16
 800fce2:	454e      	cmp	r6, r9
 800fce4:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fce8:	f84a 3b04 	str.w	r3, [sl], #4
 800fcec:	d8e8      	bhi.n	800fcc0 <__mdiff+0x80>
 800fcee:	1b33      	subs	r3, r6, r4
 800fcf0:	3b15      	subs	r3, #21
 800fcf2:	f023 0303 	bic.w	r3, r3, #3
 800fcf6:	3304      	adds	r3, #4
 800fcf8:	3415      	adds	r4, #21
 800fcfa:	42a6      	cmp	r6, r4
 800fcfc:	bf38      	it	cc
 800fcfe:	2304      	movcc	r3, #4
 800fd00:	441d      	add	r5, r3
 800fd02:	4473      	add	r3, lr
 800fd04:	469e      	mov	lr, r3
 800fd06:	462e      	mov	r6, r5
 800fd08:	4566      	cmp	r6, ip
 800fd0a:	d30e      	bcc.n	800fd2a <__mdiff+0xea>
 800fd0c:	f10c 0203 	add.w	r2, ip, #3
 800fd10:	1b52      	subs	r2, r2, r5
 800fd12:	f022 0203 	bic.w	r2, r2, #3
 800fd16:	3d03      	subs	r5, #3
 800fd18:	45ac      	cmp	ip, r5
 800fd1a:	bf38      	it	cc
 800fd1c:	2200      	movcc	r2, #0
 800fd1e:	4413      	add	r3, r2
 800fd20:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800fd24:	b17a      	cbz	r2, 800fd46 <__mdiff+0x106>
 800fd26:	6107      	str	r7, [r0, #16]
 800fd28:	e7a4      	b.n	800fc74 <__mdiff+0x34>
 800fd2a:	f856 8b04 	ldr.w	r8, [r6], #4
 800fd2e:	fa11 f288 	uxtah	r2, r1, r8
 800fd32:	1414      	asrs	r4, r2, #16
 800fd34:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fd38:	b292      	uxth	r2, r2
 800fd3a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fd3e:	f84e 2b04 	str.w	r2, [lr], #4
 800fd42:	1421      	asrs	r1, r4, #16
 800fd44:	e7e0      	b.n	800fd08 <__mdiff+0xc8>
 800fd46:	3f01      	subs	r7, #1
 800fd48:	e7ea      	b.n	800fd20 <__mdiff+0xe0>
 800fd4a:	bf00      	nop
 800fd4c:	08012b1b 	.word	0x08012b1b
 800fd50:	08012b2c 	.word	0x08012b2c

0800fd54 <__ulp>:
 800fd54:	b082      	sub	sp, #8
 800fd56:	ed8d 0b00 	vstr	d0, [sp]
 800fd5a:	9a01      	ldr	r2, [sp, #4]
 800fd5c:	4b0f      	ldr	r3, [pc, #60]	; (800fd9c <__ulp+0x48>)
 800fd5e:	4013      	ands	r3, r2
 800fd60:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800fd64:	2b00      	cmp	r3, #0
 800fd66:	dc08      	bgt.n	800fd7a <__ulp+0x26>
 800fd68:	425b      	negs	r3, r3
 800fd6a:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800fd6e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fd72:	da04      	bge.n	800fd7e <__ulp+0x2a>
 800fd74:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800fd78:	4113      	asrs	r3, r2
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	e008      	b.n	800fd90 <__ulp+0x3c>
 800fd7e:	f1a2 0314 	sub.w	r3, r2, #20
 800fd82:	2b1e      	cmp	r3, #30
 800fd84:	bfda      	itte	le
 800fd86:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800fd8a:	40da      	lsrle	r2, r3
 800fd8c:	2201      	movgt	r2, #1
 800fd8e:	2300      	movs	r3, #0
 800fd90:	4619      	mov	r1, r3
 800fd92:	4610      	mov	r0, r2
 800fd94:	ec41 0b10 	vmov	d0, r0, r1
 800fd98:	b002      	add	sp, #8
 800fd9a:	4770      	bx	lr
 800fd9c:	7ff00000 	.word	0x7ff00000

0800fda0 <__b2d>:
 800fda0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fda4:	6906      	ldr	r6, [r0, #16]
 800fda6:	f100 0814 	add.w	r8, r0, #20
 800fdaa:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800fdae:	1f37      	subs	r7, r6, #4
 800fdb0:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fdb4:	4610      	mov	r0, r2
 800fdb6:	f7ff fd53 	bl	800f860 <__hi0bits>
 800fdba:	f1c0 0320 	rsb	r3, r0, #32
 800fdbe:	280a      	cmp	r0, #10
 800fdc0:	600b      	str	r3, [r1, #0]
 800fdc2:	491b      	ldr	r1, [pc, #108]	; (800fe30 <__b2d+0x90>)
 800fdc4:	dc15      	bgt.n	800fdf2 <__b2d+0x52>
 800fdc6:	f1c0 0c0b 	rsb	ip, r0, #11
 800fdca:	fa22 f30c 	lsr.w	r3, r2, ip
 800fdce:	45b8      	cmp	r8, r7
 800fdd0:	ea43 0501 	orr.w	r5, r3, r1
 800fdd4:	bf34      	ite	cc
 800fdd6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fdda:	2300      	movcs	r3, #0
 800fddc:	3015      	adds	r0, #21
 800fdde:	fa02 f000 	lsl.w	r0, r2, r0
 800fde2:	fa23 f30c 	lsr.w	r3, r3, ip
 800fde6:	4303      	orrs	r3, r0
 800fde8:	461c      	mov	r4, r3
 800fdea:	ec45 4b10 	vmov	d0, r4, r5
 800fdee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fdf2:	45b8      	cmp	r8, r7
 800fdf4:	bf3a      	itte	cc
 800fdf6:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fdfa:	f1a6 0708 	subcc.w	r7, r6, #8
 800fdfe:	2300      	movcs	r3, #0
 800fe00:	380b      	subs	r0, #11
 800fe02:	d012      	beq.n	800fe2a <__b2d+0x8a>
 800fe04:	f1c0 0120 	rsb	r1, r0, #32
 800fe08:	fa23 f401 	lsr.w	r4, r3, r1
 800fe0c:	4082      	lsls	r2, r0
 800fe0e:	4322      	orrs	r2, r4
 800fe10:	4547      	cmp	r7, r8
 800fe12:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800fe16:	bf8c      	ite	hi
 800fe18:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fe1c:	2200      	movls	r2, #0
 800fe1e:	4083      	lsls	r3, r0
 800fe20:	40ca      	lsrs	r2, r1
 800fe22:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800fe26:	4313      	orrs	r3, r2
 800fe28:	e7de      	b.n	800fde8 <__b2d+0x48>
 800fe2a:	ea42 0501 	orr.w	r5, r2, r1
 800fe2e:	e7db      	b.n	800fde8 <__b2d+0x48>
 800fe30:	3ff00000 	.word	0x3ff00000

0800fe34 <__d2b>:
 800fe34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fe38:	460f      	mov	r7, r1
 800fe3a:	2101      	movs	r1, #1
 800fe3c:	ec59 8b10 	vmov	r8, r9, d0
 800fe40:	4616      	mov	r6, r2
 800fe42:	f7ff fc1b 	bl	800f67c <_Balloc>
 800fe46:	4604      	mov	r4, r0
 800fe48:	b930      	cbnz	r0, 800fe58 <__d2b+0x24>
 800fe4a:	4602      	mov	r2, r0
 800fe4c:	4b24      	ldr	r3, [pc, #144]	; (800fee0 <__d2b+0xac>)
 800fe4e:	4825      	ldr	r0, [pc, #148]	; (800fee4 <__d2b+0xb0>)
 800fe50:	f240 310f 	movw	r1, #783	; 0x30f
 800fe54:	f001 fd24 	bl	80118a0 <__assert_func>
 800fe58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fe5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fe60:	bb2d      	cbnz	r5, 800feae <__d2b+0x7a>
 800fe62:	9301      	str	r3, [sp, #4]
 800fe64:	f1b8 0300 	subs.w	r3, r8, #0
 800fe68:	d026      	beq.n	800feb8 <__d2b+0x84>
 800fe6a:	4668      	mov	r0, sp
 800fe6c:	9300      	str	r3, [sp, #0]
 800fe6e:	f7ff fd17 	bl	800f8a0 <__lo0bits>
 800fe72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fe76:	b1e8      	cbz	r0, 800feb4 <__d2b+0x80>
 800fe78:	f1c0 0320 	rsb	r3, r0, #32
 800fe7c:	fa02 f303 	lsl.w	r3, r2, r3
 800fe80:	430b      	orrs	r3, r1
 800fe82:	40c2      	lsrs	r2, r0
 800fe84:	6163      	str	r3, [r4, #20]
 800fe86:	9201      	str	r2, [sp, #4]
 800fe88:	9b01      	ldr	r3, [sp, #4]
 800fe8a:	61a3      	str	r3, [r4, #24]
 800fe8c:	2b00      	cmp	r3, #0
 800fe8e:	bf14      	ite	ne
 800fe90:	2202      	movne	r2, #2
 800fe92:	2201      	moveq	r2, #1
 800fe94:	6122      	str	r2, [r4, #16]
 800fe96:	b1bd      	cbz	r5, 800fec8 <__d2b+0x94>
 800fe98:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fe9c:	4405      	add	r5, r0
 800fe9e:	603d      	str	r5, [r7, #0]
 800fea0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fea4:	6030      	str	r0, [r6, #0]
 800fea6:	4620      	mov	r0, r4
 800fea8:	b003      	add	sp, #12
 800feaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800feae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800feb2:	e7d6      	b.n	800fe62 <__d2b+0x2e>
 800feb4:	6161      	str	r1, [r4, #20]
 800feb6:	e7e7      	b.n	800fe88 <__d2b+0x54>
 800feb8:	a801      	add	r0, sp, #4
 800feba:	f7ff fcf1 	bl	800f8a0 <__lo0bits>
 800febe:	9b01      	ldr	r3, [sp, #4]
 800fec0:	6163      	str	r3, [r4, #20]
 800fec2:	3020      	adds	r0, #32
 800fec4:	2201      	movs	r2, #1
 800fec6:	e7e5      	b.n	800fe94 <__d2b+0x60>
 800fec8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fecc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fed0:	6038      	str	r0, [r7, #0]
 800fed2:	6918      	ldr	r0, [r3, #16]
 800fed4:	f7ff fcc4 	bl	800f860 <__hi0bits>
 800fed8:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fedc:	e7e2      	b.n	800fea4 <__d2b+0x70>
 800fede:	bf00      	nop
 800fee0:	08012b1b 	.word	0x08012b1b
 800fee4:	08012b2c 	.word	0x08012b2c

0800fee8 <__ratio>:
 800fee8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feec:	4688      	mov	r8, r1
 800feee:	4669      	mov	r1, sp
 800fef0:	4681      	mov	r9, r0
 800fef2:	f7ff ff55 	bl	800fda0 <__b2d>
 800fef6:	a901      	add	r1, sp, #4
 800fef8:	4640      	mov	r0, r8
 800fefa:	ec55 4b10 	vmov	r4, r5, d0
 800fefe:	f7ff ff4f 	bl	800fda0 <__b2d>
 800ff02:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ff06:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ff0a:	eba3 0c02 	sub.w	ip, r3, r2
 800ff0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ff12:	1a9b      	subs	r3, r3, r2
 800ff14:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ff18:	ec51 0b10 	vmov	r0, r1, d0
 800ff1c:	2b00      	cmp	r3, #0
 800ff1e:	bfd6      	itet	le
 800ff20:	460a      	movle	r2, r1
 800ff22:	462a      	movgt	r2, r5
 800ff24:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ff28:	468b      	mov	fp, r1
 800ff2a:	462f      	mov	r7, r5
 800ff2c:	bfd4      	ite	le
 800ff2e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ff32:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ff36:	4620      	mov	r0, r4
 800ff38:	ee10 2a10 	vmov	r2, s0
 800ff3c:	465b      	mov	r3, fp
 800ff3e:	4639      	mov	r1, r7
 800ff40:	f7f0 fca4 	bl	800088c <__aeabi_ddiv>
 800ff44:	ec41 0b10 	vmov	d0, r0, r1
 800ff48:	b003      	add	sp, #12
 800ff4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ff4e <__copybits>:
 800ff4e:	3901      	subs	r1, #1
 800ff50:	b570      	push	{r4, r5, r6, lr}
 800ff52:	1149      	asrs	r1, r1, #5
 800ff54:	6914      	ldr	r4, [r2, #16]
 800ff56:	3101      	adds	r1, #1
 800ff58:	f102 0314 	add.w	r3, r2, #20
 800ff5c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ff60:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ff64:	1f05      	subs	r5, r0, #4
 800ff66:	42a3      	cmp	r3, r4
 800ff68:	d30c      	bcc.n	800ff84 <__copybits+0x36>
 800ff6a:	1aa3      	subs	r3, r4, r2
 800ff6c:	3b11      	subs	r3, #17
 800ff6e:	f023 0303 	bic.w	r3, r3, #3
 800ff72:	3211      	adds	r2, #17
 800ff74:	42a2      	cmp	r2, r4
 800ff76:	bf88      	it	hi
 800ff78:	2300      	movhi	r3, #0
 800ff7a:	4418      	add	r0, r3
 800ff7c:	2300      	movs	r3, #0
 800ff7e:	4288      	cmp	r0, r1
 800ff80:	d305      	bcc.n	800ff8e <__copybits+0x40>
 800ff82:	bd70      	pop	{r4, r5, r6, pc}
 800ff84:	f853 6b04 	ldr.w	r6, [r3], #4
 800ff88:	f845 6f04 	str.w	r6, [r5, #4]!
 800ff8c:	e7eb      	b.n	800ff66 <__copybits+0x18>
 800ff8e:	f840 3b04 	str.w	r3, [r0], #4
 800ff92:	e7f4      	b.n	800ff7e <__copybits+0x30>

0800ff94 <__any_on>:
 800ff94:	f100 0214 	add.w	r2, r0, #20
 800ff98:	6900      	ldr	r0, [r0, #16]
 800ff9a:	114b      	asrs	r3, r1, #5
 800ff9c:	4298      	cmp	r0, r3
 800ff9e:	b510      	push	{r4, lr}
 800ffa0:	db11      	blt.n	800ffc6 <__any_on+0x32>
 800ffa2:	dd0a      	ble.n	800ffba <__any_on+0x26>
 800ffa4:	f011 011f 	ands.w	r1, r1, #31
 800ffa8:	d007      	beq.n	800ffba <__any_on+0x26>
 800ffaa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ffae:	fa24 f001 	lsr.w	r0, r4, r1
 800ffb2:	fa00 f101 	lsl.w	r1, r0, r1
 800ffb6:	428c      	cmp	r4, r1
 800ffb8:	d10b      	bne.n	800ffd2 <__any_on+0x3e>
 800ffba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ffbe:	4293      	cmp	r3, r2
 800ffc0:	d803      	bhi.n	800ffca <__any_on+0x36>
 800ffc2:	2000      	movs	r0, #0
 800ffc4:	bd10      	pop	{r4, pc}
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	e7f7      	b.n	800ffba <__any_on+0x26>
 800ffca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ffce:	2900      	cmp	r1, #0
 800ffd0:	d0f5      	beq.n	800ffbe <__any_on+0x2a>
 800ffd2:	2001      	movs	r0, #1
 800ffd4:	e7f6      	b.n	800ffc4 <__any_on+0x30>

0800ffd6 <sulp>:
 800ffd6:	b570      	push	{r4, r5, r6, lr}
 800ffd8:	4604      	mov	r4, r0
 800ffda:	460d      	mov	r5, r1
 800ffdc:	ec45 4b10 	vmov	d0, r4, r5
 800ffe0:	4616      	mov	r6, r2
 800ffe2:	f7ff feb7 	bl	800fd54 <__ulp>
 800ffe6:	ec51 0b10 	vmov	r0, r1, d0
 800ffea:	b17e      	cbz	r6, 801000c <sulp+0x36>
 800ffec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800fff0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800fff4:	2b00      	cmp	r3, #0
 800fff6:	dd09      	ble.n	801000c <sulp+0x36>
 800fff8:	051b      	lsls	r3, r3, #20
 800fffa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800fffe:	2400      	movs	r4, #0
 8010000:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8010004:	4622      	mov	r2, r4
 8010006:	462b      	mov	r3, r5
 8010008:	f7f0 fb16 	bl	8000638 <__aeabi_dmul>
 801000c:	bd70      	pop	{r4, r5, r6, pc}
	...

08010010 <_strtod_l>:
 8010010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010014:	ed2d 8b02 	vpush	{d8}
 8010018:	b09b      	sub	sp, #108	; 0x6c
 801001a:	4604      	mov	r4, r0
 801001c:	9213      	str	r2, [sp, #76]	; 0x4c
 801001e:	2200      	movs	r2, #0
 8010020:	9216      	str	r2, [sp, #88]	; 0x58
 8010022:	460d      	mov	r5, r1
 8010024:	f04f 0800 	mov.w	r8, #0
 8010028:	f04f 0900 	mov.w	r9, #0
 801002c:	460a      	mov	r2, r1
 801002e:	9215      	str	r2, [sp, #84]	; 0x54
 8010030:	7811      	ldrb	r1, [r2, #0]
 8010032:	292b      	cmp	r1, #43	; 0x2b
 8010034:	d04c      	beq.n	80100d0 <_strtod_l+0xc0>
 8010036:	d83a      	bhi.n	80100ae <_strtod_l+0x9e>
 8010038:	290d      	cmp	r1, #13
 801003a:	d834      	bhi.n	80100a6 <_strtod_l+0x96>
 801003c:	2908      	cmp	r1, #8
 801003e:	d834      	bhi.n	80100aa <_strtod_l+0x9a>
 8010040:	2900      	cmp	r1, #0
 8010042:	d03d      	beq.n	80100c0 <_strtod_l+0xb0>
 8010044:	2200      	movs	r2, #0
 8010046:	920a      	str	r2, [sp, #40]	; 0x28
 8010048:	9e15      	ldr	r6, [sp, #84]	; 0x54
 801004a:	7832      	ldrb	r2, [r6, #0]
 801004c:	2a30      	cmp	r2, #48	; 0x30
 801004e:	f040 80b4 	bne.w	80101ba <_strtod_l+0x1aa>
 8010052:	7872      	ldrb	r2, [r6, #1]
 8010054:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8010058:	2a58      	cmp	r2, #88	; 0x58
 801005a:	d170      	bne.n	801013e <_strtod_l+0x12e>
 801005c:	9302      	str	r3, [sp, #8]
 801005e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010060:	9301      	str	r3, [sp, #4]
 8010062:	ab16      	add	r3, sp, #88	; 0x58
 8010064:	9300      	str	r3, [sp, #0]
 8010066:	4a8e      	ldr	r2, [pc, #568]	; (80102a0 <_strtod_l+0x290>)
 8010068:	ab17      	add	r3, sp, #92	; 0x5c
 801006a:	a915      	add	r1, sp, #84	; 0x54
 801006c:	4620      	mov	r0, r4
 801006e:	f001 fc9d 	bl	80119ac <__gethex>
 8010072:	f010 070f 	ands.w	r7, r0, #15
 8010076:	4605      	mov	r5, r0
 8010078:	d005      	beq.n	8010086 <_strtod_l+0x76>
 801007a:	2f06      	cmp	r7, #6
 801007c:	d12a      	bne.n	80100d4 <_strtod_l+0xc4>
 801007e:	3601      	adds	r6, #1
 8010080:	2300      	movs	r3, #0
 8010082:	9615      	str	r6, [sp, #84]	; 0x54
 8010084:	930a      	str	r3, [sp, #40]	; 0x28
 8010086:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010088:	2b00      	cmp	r3, #0
 801008a:	f040 857f 	bne.w	8010b8c <_strtod_l+0xb7c>
 801008e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010090:	b1db      	cbz	r3, 80100ca <_strtod_l+0xba>
 8010092:	4642      	mov	r2, r8
 8010094:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010098:	ec43 2b10 	vmov	d0, r2, r3
 801009c:	b01b      	add	sp, #108	; 0x6c
 801009e:	ecbd 8b02 	vpop	{d8}
 80100a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80100a6:	2920      	cmp	r1, #32
 80100a8:	d1cc      	bne.n	8010044 <_strtod_l+0x34>
 80100aa:	3201      	adds	r2, #1
 80100ac:	e7bf      	b.n	801002e <_strtod_l+0x1e>
 80100ae:	292d      	cmp	r1, #45	; 0x2d
 80100b0:	d1c8      	bne.n	8010044 <_strtod_l+0x34>
 80100b2:	2101      	movs	r1, #1
 80100b4:	910a      	str	r1, [sp, #40]	; 0x28
 80100b6:	1c51      	adds	r1, r2, #1
 80100b8:	9115      	str	r1, [sp, #84]	; 0x54
 80100ba:	7852      	ldrb	r2, [r2, #1]
 80100bc:	2a00      	cmp	r2, #0
 80100be:	d1c3      	bne.n	8010048 <_strtod_l+0x38>
 80100c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80100c2:	9515      	str	r5, [sp, #84]	; 0x54
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	f040 855f 	bne.w	8010b88 <_strtod_l+0xb78>
 80100ca:	4642      	mov	r2, r8
 80100cc:	464b      	mov	r3, r9
 80100ce:	e7e3      	b.n	8010098 <_strtod_l+0x88>
 80100d0:	2100      	movs	r1, #0
 80100d2:	e7ef      	b.n	80100b4 <_strtod_l+0xa4>
 80100d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80100d6:	b13a      	cbz	r2, 80100e8 <_strtod_l+0xd8>
 80100d8:	2135      	movs	r1, #53	; 0x35
 80100da:	a818      	add	r0, sp, #96	; 0x60
 80100dc:	f7ff ff37 	bl	800ff4e <__copybits>
 80100e0:	9916      	ldr	r1, [sp, #88]	; 0x58
 80100e2:	4620      	mov	r0, r4
 80100e4:	f7ff fb0a 	bl	800f6fc <_Bfree>
 80100e8:	3f01      	subs	r7, #1
 80100ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80100ec:	2f04      	cmp	r7, #4
 80100ee:	d806      	bhi.n	80100fe <_strtod_l+0xee>
 80100f0:	e8df f007 	tbb	[pc, r7]
 80100f4:	201d0314 	.word	0x201d0314
 80100f8:	14          	.byte	0x14
 80100f9:	00          	.byte	0x00
 80100fa:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 80100fe:	05e9      	lsls	r1, r5, #23
 8010100:	bf48      	it	mi
 8010102:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 8010106:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801010a:	0d1b      	lsrs	r3, r3, #20
 801010c:	051b      	lsls	r3, r3, #20
 801010e:	2b00      	cmp	r3, #0
 8010110:	d1b9      	bne.n	8010086 <_strtod_l+0x76>
 8010112:	f7fe fba5 	bl	800e860 <__errno>
 8010116:	2322      	movs	r3, #34	; 0x22
 8010118:	6003      	str	r3, [r0, #0]
 801011a:	e7b4      	b.n	8010086 <_strtod_l+0x76>
 801011c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 8010120:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8010124:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8010128:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 801012c:	e7e7      	b.n	80100fe <_strtod_l+0xee>
 801012e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80102a8 <_strtod_l+0x298>
 8010132:	e7e4      	b.n	80100fe <_strtod_l+0xee>
 8010134:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8010138:	f04f 38ff 	mov.w	r8, #4294967295
 801013c:	e7df      	b.n	80100fe <_strtod_l+0xee>
 801013e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010140:	1c5a      	adds	r2, r3, #1
 8010142:	9215      	str	r2, [sp, #84]	; 0x54
 8010144:	785b      	ldrb	r3, [r3, #1]
 8010146:	2b30      	cmp	r3, #48	; 0x30
 8010148:	d0f9      	beq.n	801013e <_strtod_l+0x12e>
 801014a:	2b00      	cmp	r3, #0
 801014c:	d09b      	beq.n	8010086 <_strtod_l+0x76>
 801014e:	2301      	movs	r3, #1
 8010150:	f04f 0a00 	mov.w	sl, #0
 8010154:	9304      	str	r3, [sp, #16]
 8010156:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010158:	930b      	str	r3, [sp, #44]	; 0x2c
 801015a:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 801015e:	46d3      	mov	fp, sl
 8010160:	220a      	movs	r2, #10
 8010162:	9815      	ldr	r0, [sp, #84]	; 0x54
 8010164:	7806      	ldrb	r6, [r0, #0]
 8010166:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801016a:	b2d9      	uxtb	r1, r3
 801016c:	2909      	cmp	r1, #9
 801016e:	d926      	bls.n	80101be <_strtod_l+0x1ae>
 8010170:	494c      	ldr	r1, [pc, #304]	; (80102a4 <_strtod_l+0x294>)
 8010172:	2201      	movs	r2, #1
 8010174:	f001 fb79 	bl	801186a <strncmp>
 8010178:	2800      	cmp	r0, #0
 801017a:	d030      	beq.n	80101de <_strtod_l+0x1ce>
 801017c:	2000      	movs	r0, #0
 801017e:	4632      	mov	r2, r6
 8010180:	9005      	str	r0, [sp, #20]
 8010182:	465e      	mov	r6, fp
 8010184:	4603      	mov	r3, r0
 8010186:	2a65      	cmp	r2, #101	; 0x65
 8010188:	d001      	beq.n	801018e <_strtod_l+0x17e>
 801018a:	2a45      	cmp	r2, #69	; 0x45
 801018c:	d113      	bne.n	80101b6 <_strtod_l+0x1a6>
 801018e:	b91e      	cbnz	r6, 8010198 <_strtod_l+0x188>
 8010190:	9a04      	ldr	r2, [sp, #16]
 8010192:	4302      	orrs	r2, r0
 8010194:	d094      	beq.n	80100c0 <_strtod_l+0xb0>
 8010196:	2600      	movs	r6, #0
 8010198:	9d15      	ldr	r5, [sp, #84]	; 0x54
 801019a:	1c6a      	adds	r2, r5, #1
 801019c:	9215      	str	r2, [sp, #84]	; 0x54
 801019e:	786a      	ldrb	r2, [r5, #1]
 80101a0:	2a2b      	cmp	r2, #43	; 0x2b
 80101a2:	d074      	beq.n	801028e <_strtod_l+0x27e>
 80101a4:	2a2d      	cmp	r2, #45	; 0x2d
 80101a6:	d078      	beq.n	801029a <_strtod_l+0x28a>
 80101a8:	f04f 0c00 	mov.w	ip, #0
 80101ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80101b0:	2909      	cmp	r1, #9
 80101b2:	d97f      	bls.n	80102b4 <_strtod_l+0x2a4>
 80101b4:	9515      	str	r5, [sp, #84]	; 0x54
 80101b6:	2700      	movs	r7, #0
 80101b8:	e09e      	b.n	80102f8 <_strtod_l+0x2e8>
 80101ba:	2300      	movs	r3, #0
 80101bc:	e7c8      	b.n	8010150 <_strtod_l+0x140>
 80101be:	f1bb 0f08 	cmp.w	fp, #8
 80101c2:	bfd8      	it	le
 80101c4:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80101c6:	f100 0001 	add.w	r0, r0, #1
 80101ca:	bfda      	itte	le
 80101cc:	fb02 3301 	mlale	r3, r2, r1, r3
 80101d0:	9309      	strle	r3, [sp, #36]	; 0x24
 80101d2:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80101d6:	f10b 0b01 	add.w	fp, fp, #1
 80101da:	9015      	str	r0, [sp, #84]	; 0x54
 80101dc:	e7c1      	b.n	8010162 <_strtod_l+0x152>
 80101de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101e0:	1c5a      	adds	r2, r3, #1
 80101e2:	9215      	str	r2, [sp, #84]	; 0x54
 80101e4:	785a      	ldrb	r2, [r3, #1]
 80101e6:	f1bb 0f00 	cmp.w	fp, #0
 80101ea:	d037      	beq.n	801025c <_strtod_l+0x24c>
 80101ec:	9005      	str	r0, [sp, #20]
 80101ee:	465e      	mov	r6, fp
 80101f0:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80101f4:	2b09      	cmp	r3, #9
 80101f6:	d912      	bls.n	801021e <_strtod_l+0x20e>
 80101f8:	2301      	movs	r3, #1
 80101fa:	e7c4      	b.n	8010186 <_strtod_l+0x176>
 80101fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80101fe:	1c5a      	adds	r2, r3, #1
 8010200:	9215      	str	r2, [sp, #84]	; 0x54
 8010202:	785a      	ldrb	r2, [r3, #1]
 8010204:	3001      	adds	r0, #1
 8010206:	2a30      	cmp	r2, #48	; 0x30
 8010208:	d0f8      	beq.n	80101fc <_strtod_l+0x1ec>
 801020a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 801020e:	2b08      	cmp	r3, #8
 8010210:	f200 84c1 	bhi.w	8010b96 <_strtod_l+0xb86>
 8010214:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010216:	9005      	str	r0, [sp, #20]
 8010218:	2000      	movs	r0, #0
 801021a:	930b      	str	r3, [sp, #44]	; 0x2c
 801021c:	4606      	mov	r6, r0
 801021e:	3a30      	subs	r2, #48	; 0x30
 8010220:	f100 0301 	add.w	r3, r0, #1
 8010224:	d014      	beq.n	8010250 <_strtod_l+0x240>
 8010226:	9905      	ldr	r1, [sp, #20]
 8010228:	4419      	add	r1, r3
 801022a:	9105      	str	r1, [sp, #20]
 801022c:	4633      	mov	r3, r6
 801022e:	eb00 0c06 	add.w	ip, r0, r6
 8010232:	210a      	movs	r1, #10
 8010234:	4563      	cmp	r3, ip
 8010236:	d113      	bne.n	8010260 <_strtod_l+0x250>
 8010238:	1833      	adds	r3, r6, r0
 801023a:	2b08      	cmp	r3, #8
 801023c:	f106 0601 	add.w	r6, r6, #1
 8010240:	4406      	add	r6, r0
 8010242:	dc1a      	bgt.n	801027a <_strtod_l+0x26a>
 8010244:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010246:	230a      	movs	r3, #10
 8010248:	fb03 2301 	mla	r3, r3, r1, r2
 801024c:	9309      	str	r3, [sp, #36]	; 0x24
 801024e:	2300      	movs	r3, #0
 8010250:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8010252:	1c51      	adds	r1, r2, #1
 8010254:	9115      	str	r1, [sp, #84]	; 0x54
 8010256:	7852      	ldrb	r2, [r2, #1]
 8010258:	4618      	mov	r0, r3
 801025a:	e7c9      	b.n	80101f0 <_strtod_l+0x1e0>
 801025c:	4658      	mov	r0, fp
 801025e:	e7d2      	b.n	8010206 <_strtod_l+0x1f6>
 8010260:	2b08      	cmp	r3, #8
 8010262:	f103 0301 	add.w	r3, r3, #1
 8010266:	dc03      	bgt.n	8010270 <_strtod_l+0x260>
 8010268:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801026a:	434f      	muls	r7, r1
 801026c:	9709      	str	r7, [sp, #36]	; 0x24
 801026e:	e7e1      	b.n	8010234 <_strtod_l+0x224>
 8010270:	2b10      	cmp	r3, #16
 8010272:	bfd8      	it	le
 8010274:	fb01 fa0a 	mulle.w	sl, r1, sl
 8010278:	e7dc      	b.n	8010234 <_strtod_l+0x224>
 801027a:	2e10      	cmp	r6, #16
 801027c:	bfdc      	itt	le
 801027e:	230a      	movle	r3, #10
 8010280:	fb03 2a0a 	mlale	sl, r3, sl, r2
 8010284:	e7e3      	b.n	801024e <_strtod_l+0x23e>
 8010286:	2300      	movs	r3, #0
 8010288:	9305      	str	r3, [sp, #20]
 801028a:	2301      	movs	r3, #1
 801028c:	e780      	b.n	8010190 <_strtod_l+0x180>
 801028e:	f04f 0c00 	mov.w	ip, #0
 8010292:	1caa      	adds	r2, r5, #2
 8010294:	9215      	str	r2, [sp, #84]	; 0x54
 8010296:	78aa      	ldrb	r2, [r5, #2]
 8010298:	e788      	b.n	80101ac <_strtod_l+0x19c>
 801029a:	f04f 0c01 	mov.w	ip, #1
 801029e:	e7f8      	b.n	8010292 <_strtod_l+0x282>
 80102a0:	08012c88 	.word	0x08012c88
 80102a4:	08012c84 	.word	0x08012c84
 80102a8:	7ff00000 	.word	0x7ff00000
 80102ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80102ae:	1c51      	adds	r1, r2, #1
 80102b0:	9115      	str	r1, [sp, #84]	; 0x54
 80102b2:	7852      	ldrb	r2, [r2, #1]
 80102b4:	2a30      	cmp	r2, #48	; 0x30
 80102b6:	d0f9      	beq.n	80102ac <_strtod_l+0x29c>
 80102b8:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80102bc:	2908      	cmp	r1, #8
 80102be:	f63f af7a 	bhi.w	80101b6 <_strtod_l+0x1a6>
 80102c2:	3a30      	subs	r2, #48	; 0x30
 80102c4:	9208      	str	r2, [sp, #32]
 80102c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80102c8:	920c      	str	r2, [sp, #48]	; 0x30
 80102ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80102cc:	1c57      	adds	r7, r2, #1
 80102ce:	9715      	str	r7, [sp, #84]	; 0x54
 80102d0:	7852      	ldrb	r2, [r2, #1]
 80102d2:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80102d6:	f1be 0f09 	cmp.w	lr, #9
 80102da:	d938      	bls.n	801034e <_strtod_l+0x33e>
 80102dc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80102de:	1a7f      	subs	r7, r7, r1
 80102e0:	2f08      	cmp	r7, #8
 80102e2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80102e6:	dc03      	bgt.n	80102f0 <_strtod_l+0x2e0>
 80102e8:	9908      	ldr	r1, [sp, #32]
 80102ea:	428f      	cmp	r7, r1
 80102ec:	bfa8      	it	ge
 80102ee:	460f      	movge	r7, r1
 80102f0:	f1bc 0f00 	cmp.w	ip, #0
 80102f4:	d000      	beq.n	80102f8 <_strtod_l+0x2e8>
 80102f6:	427f      	negs	r7, r7
 80102f8:	2e00      	cmp	r6, #0
 80102fa:	d14f      	bne.n	801039c <_strtod_l+0x38c>
 80102fc:	9904      	ldr	r1, [sp, #16]
 80102fe:	4301      	orrs	r1, r0
 8010300:	f47f aec1 	bne.w	8010086 <_strtod_l+0x76>
 8010304:	2b00      	cmp	r3, #0
 8010306:	f47f aedb 	bne.w	80100c0 <_strtod_l+0xb0>
 801030a:	2a69      	cmp	r2, #105	; 0x69
 801030c:	d029      	beq.n	8010362 <_strtod_l+0x352>
 801030e:	dc26      	bgt.n	801035e <_strtod_l+0x34e>
 8010310:	2a49      	cmp	r2, #73	; 0x49
 8010312:	d026      	beq.n	8010362 <_strtod_l+0x352>
 8010314:	2a4e      	cmp	r2, #78	; 0x4e
 8010316:	f47f aed3 	bne.w	80100c0 <_strtod_l+0xb0>
 801031a:	499b      	ldr	r1, [pc, #620]	; (8010588 <_strtod_l+0x578>)
 801031c:	a815      	add	r0, sp, #84	; 0x54
 801031e:	f001 fd85 	bl	8011e2c <__match>
 8010322:	2800      	cmp	r0, #0
 8010324:	f43f aecc 	beq.w	80100c0 <_strtod_l+0xb0>
 8010328:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801032a:	781b      	ldrb	r3, [r3, #0]
 801032c:	2b28      	cmp	r3, #40	; 0x28
 801032e:	d12f      	bne.n	8010390 <_strtod_l+0x380>
 8010330:	4996      	ldr	r1, [pc, #600]	; (801058c <_strtod_l+0x57c>)
 8010332:	aa18      	add	r2, sp, #96	; 0x60
 8010334:	a815      	add	r0, sp, #84	; 0x54
 8010336:	f001 fd8d 	bl	8011e54 <__hexnan>
 801033a:	2805      	cmp	r0, #5
 801033c:	d128      	bne.n	8010390 <_strtod_l+0x380>
 801033e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010340:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8010344:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8010348:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 801034c:	e69b      	b.n	8010086 <_strtod_l+0x76>
 801034e:	9f08      	ldr	r7, [sp, #32]
 8010350:	210a      	movs	r1, #10
 8010352:	fb01 2107 	mla	r1, r1, r7, r2
 8010356:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 801035a:	9208      	str	r2, [sp, #32]
 801035c:	e7b5      	b.n	80102ca <_strtod_l+0x2ba>
 801035e:	2a6e      	cmp	r2, #110	; 0x6e
 8010360:	e7d9      	b.n	8010316 <_strtod_l+0x306>
 8010362:	498b      	ldr	r1, [pc, #556]	; (8010590 <_strtod_l+0x580>)
 8010364:	a815      	add	r0, sp, #84	; 0x54
 8010366:	f001 fd61 	bl	8011e2c <__match>
 801036a:	2800      	cmp	r0, #0
 801036c:	f43f aea8 	beq.w	80100c0 <_strtod_l+0xb0>
 8010370:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010372:	4988      	ldr	r1, [pc, #544]	; (8010594 <_strtod_l+0x584>)
 8010374:	3b01      	subs	r3, #1
 8010376:	a815      	add	r0, sp, #84	; 0x54
 8010378:	9315      	str	r3, [sp, #84]	; 0x54
 801037a:	f001 fd57 	bl	8011e2c <__match>
 801037e:	b910      	cbnz	r0, 8010386 <_strtod_l+0x376>
 8010380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010382:	3301      	adds	r3, #1
 8010384:	9315      	str	r3, [sp, #84]	; 0x54
 8010386:	f8df 921c 	ldr.w	r9, [pc, #540]	; 80105a4 <_strtod_l+0x594>
 801038a:	f04f 0800 	mov.w	r8, #0
 801038e:	e67a      	b.n	8010086 <_strtod_l+0x76>
 8010390:	4881      	ldr	r0, [pc, #516]	; (8010598 <_strtod_l+0x588>)
 8010392:	f001 fa7d 	bl	8011890 <nan>
 8010396:	ec59 8b10 	vmov	r8, r9, d0
 801039a:	e674      	b.n	8010086 <_strtod_l+0x76>
 801039c:	9b05      	ldr	r3, [sp, #20]
 801039e:	9809      	ldr	r0, [sp, #36]	; 0x24
 80103a0:	1afb      	subs	r3, r7, r3
 80103a2:	f1bb 0f00 	cmp.w	fp, #0
 80103a6:	bf08      	it	eq
 80103a8:	46b3      	moveq	fp, r6
 80103aa:	2e10      	cmp	r6, #16
 80103ac:	9308      	str	r3, [sp, #32]
 80103ae:	4635      	mov	r5, r6
 80103b0:	bfa8      	it	ge
 80103b2:	2510      	movge	r5, #16
 80103b4:	f7f0 f8c6 	bl	8000544 <__aeabi_ui2d>
 80103b8:	2e09      	cmp	r6, #9
 80103ba:	4680      	mov	r8, r0
 80103bc:	4689      	mov	r9, r1
 80103be:	dd13      	ble.n	80103e8 <_strtod_l+0x3d8>
 80103c0:	4b76      	ldr	r3, [pc, #472]	; (801059c <_strtod_l+0x58c>)
 80103c2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80103c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80103ca:	f7f0 f935 	bl	8000638 <__aeabi_dmul>
 80103ce:	4680      	mov	r8, r0
 80103d0:	4650      	mov	r0, sl
 80103d2:	4689      	mov	r9, r1
 80103d4:	f7f0 f8b6 	bl	8000544 <__aeabi_ui2d>
 80103d8:	4602      	mov	r2, r0
 80103da:	460b      	mov	r3, r1
 80103dc:	4640      	mov	r0, r8
 80103de:	4649      	mov	r1, r9
 80103e0:	f7ef ff74 	bl	80002cc <__adddf3>
 80103e4:	4680      	mov	r8, r0
 80103e6:	4689      	mov	r9, r1
 80103e8:	2e0f      	cmp	r6, #15
 80103ea:	dc38      	bgt.n	801045e <_strtod_l+0x44e>
 80103ec:	9b08      	ldr	r3, [sp, #32]
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	f43f ae49 	beq.w	8010086 <_strtod_l+0x76>
 80103f4:	dd24      	ble.n	8010440 <_strtod_l+0x430>
 80103f6:	2b16      	cmp	r3, #22
 80103f8:	dc0b      	bgt.n	8010412 <_strtod_l+0x402>
 80103fa:	4968      	ldr	r1, [pc, #416]	; (801059c <_strtod_l+0x58c>)
 80103fc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010400:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010404:	4642      	mov	r2, r8
 8010406:	464b      	mov	r3, r9
 8010408:	f7f0 f916 	bl	8000638 <__aeabi_dmul>
 801040c:	4680      	mov	r8, r0
 801040e:	4689      	mov	r9, r1
 8010410:	e639      	b.n	8010086 <_strtod_l+0x76>
 8010412:	9a08      	ldr	r2, [sp, #32]
 8010414:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 8010418:	4293      	cmp	r3, r2
 801041a:	db20      	blt.n	801045e <_strtod_l+0x44e>
 801041c:	4c5f      	ldr	r4, [pc, #380]	; (801059c <_strtod_l+0x58c>)
 801041e:	f1c6 060f 	rsb	r6, r6, #15
 8010422:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 8010426:	4642      	mov	r2, r8
 8010428:	464b      	mov	r3, r9
 801042a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801042e:	f7f0 f903 	bl	8000638 <__aeabi_dmul>
 8010432:	9b08      	ldr	r3, [sp, #32]
 8010434:	1b9e      	subs	r6, r3, r6
 8010436:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 801043a:	e9d4 2300 	ldrd	r2, r3, [r4]
 801043e:	e7e3      	b.n	8010408 <_strtod_l+0x3f8>
 8010440:	9b08      	ldr	r3, [sp, #32]
 8010442:	3316      	adds	r3, #22
 8010444:	db0b      	blt.n	801045e <_strtod_l+0x44e>
 8010446:	9b05      	ldr	r3, [sp, #20]
 8010448:	1bdf      	subs	r7, r3, r7
 801044a:	4b54      	ldr	r3, [pc, #336]	; (801059c <_strtod_l+0x58c>)
 801044c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010450:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010454:	4640      	mov	r0, r8
 8010456:	4649      	mov	r1, r9
 8010458:	f7f0 fa18 	bl	800088c <__aeabi_ddiv>
 801045c:	e7d6      	b.n	801040c <_strtod_l+0x3fc>
 801045e:	9b08      	ldr	r3, [sp, #32]
 8010460:	1b75      	subs	r5, r6, r5
 8010462:	441d      	add	r5, r3
 8010464:	2d00      	cmp	r5, #0
 8010466:	dd70      	ble.n	801054a <_strtod_l+0x53a>
 8010468:	f015 030f 	ands.w	r3, r5, #15
 801046c:	d00a      	beq.n	8010484 <_strtod_l+0x474>
 801046e:	494b      	ldr	r1, [pc, #300]	; (801059c <_strtod_l+0x58c>)
 8010470:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010474:	4642      	mov	r2, r8
 8010476:	464b      	mov	r3, r9
 8010478:	e9d1 0100 	ldrd	r0, r1, [r1]
 801047c:	f7f0 f8dc 	bl	8000638 <__aeabi_dmul>
 8010480:	4680      	mov	r8, r0
 8010482:	4689      	mov	r9, r1
 8010484:	f035 050f 	bics.w	r5, r5, #15
 8010488:	d04d      	beq.n	8010526 <_strtod_l+0x516>
 801048a:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 801048e:	dd22      	ble.n	80104d6 <_strtod_l+0x4c6>
 8010490:	2500      	movs	r5, #0
 8010492:	46ab      	mov	fp, r5
 8010494:	9509      	str	r5, [sp, #36]	; 0x24
 8010496:	9505      	str	r5, [sp, #20]
 8010498:	2322      	movs	r3, #34	; 0x22
 801049a:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80105a4 <_strtod_l+0x594>
 801049e:	6023      	str	r3, [r4, #0]
 80104a0:	f04f 0800 	mov.w	r8, #0
 80104a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	f43f aded 	beq.w	8010086 <_strtod_l+0x76>
 80104ac:	9916      	ldr	r1, [sp, #88]	; 0x58
 80104ae:	4620      	mov	r0, r4
 80104b0:	f7ff f924 	bl	800f6fc <_Bfree>
 80104b4:	9905      	ldr	r1, [sp, #20]
 80104b6:	4620      	mov	r0, r4
 80104b8:	f7ff f920 	bl	800f6fc <_Bfree>
 80104bc:	4659      	mov	r1, fp
 80104be:	4620      	mov	r0, r4
 80104c0:	f7ff f91c 	bl	800f6fc <_Bfree>
 80104c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80104c6:	4620      	mov	r0, r4
 80104c8:	f7ff f918 	bl	800f6fc <_Bfree>
 80104cc:	4629      	mov	r1, r5
 80104ce:	4620      	mov	r0, r4
 80104d0:	f7ff f914 	bl	800f6fc <_Bfree>
 80104d4:	e5d7      	b.n	8010086 <_strtod_l+0x76>
 80104d6:	4b32      	ldr	r3, [pc, #200]	; (80105a0 <_strtod_l+0x590>)
 80104d8:	9304      	str	r3, [sp, #16]
 80104da:	2300      	movs	r3, #0
 80104dc:	112d      	asrs	r5, r5, #4
 80104de:	4640      	mov	r0, r8
 80104e0:	4649      	mov	r1, r9
 80104e2:	469a      	mov	sl, r3
 80104e4:	2d01      	cmp	r5, #1
 80104e6:	dc21      	bgt.n	801052c <_strtod_l+0x51c>
 80104e8:	b10b      	cbz	r3, 80104ee <_strtod_l+0x4de>
 80104ea:	4680      	mov	r8, r0
 80104ec:	4689      	mov	r9, r1
 80104ee:	492c      	ldr	r1, [pc, #176]	; (80105a0 <_strtod_l+0x590>)
 80104f0:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80104f4:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80104f8:	4642      	mov	r2, r8
 80104fa:	464b      	mov	r3, r9
 80104fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010500:	f7f0 f89a 	bl	8000638 <__aeabi_dmul>
 8010504:	4b27      	ldr	r3, [pc, #156]	; (80105a4 <_strtod_l+0x594>)
 8010506:	460a      	mov	r2, r1
 8010508:	400b      	ands	r3, r1
 801050a:	4927      	ldr	r1, [pc, #156]	; (80105a8 <_strtod_l+0x598>)
 801050c:	428b      	cmp	r3, r1
 801050e:	4680      	mov	r8, r0
 8010510:	d8be      	bhi.n	8010490 <_strtod_l+0x480>
 8010512:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8010516:	428b      	cmp	r3, r1
 8010518:	bf86      	itte	hi
 801051a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 80105ac <_strtod_l+0x59c>
 801051e:	f04f 38ff 	movhi.w	r8, #4294967295
 8010522:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8010526:	2300      	movs	r3, #0
 8010528:	9304      	str	r3, [sp, #16]
 801052a:	e07b      	b.n	8010624 <_strtod_l+0x614>
 801052c:	07ea      	lsls	r2, r5, #31
 801052e:	d505      	bpl.n	801053c <_strtod_l+0x52c>
 8010530:	9b04      	ldr	r3, [sp, #16]
 8010532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010536:	f7f0 f87f 	bl	8000638 <__aeabi_dmul>
 801053a:	2301      	movs	r3, #1
 801053c:	9a04      	ldr	r2, [sp, #16]
 801053e:	3208      	adds	r2, #8
 8010540:	f10a 0a01 	add.w	sl, sl, #1
 8010544:	106d      	asrs	r5, r5, #1
 8010546:	9204      	str	r2, [sp, #16]
 8010548:	e7cc      	b.n	80104e4 <_strtod_l+0x4d4>
 801054a:	d0ec      	beq.n	8010526 <_strtod_l+0x516>
 801054c:	426d      	negs	r5, r5
 801054e:	f015 020f 	ands.w	r2, r5, #15
 8010552:	d00a      	beq.n	801056a <_strtod_l+0x55a>
 8010554:	4b11      	ldr	r3, [pc, #68]	; (801059c <_strtod_l+0x58c>)
 8010556:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801055a:	4640      	mov	r0, r8
 801055c:	4649      	mov	r1, r9
 801055e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010562:	f7f0 f993 	bl	800088c <__aeabi_ddiv>
 8010566:	4680      	mov	r8, r0
 8010568:	4689      	mov	r9, r1
 801056a:	112d      	asrs	r5, r5, #4
 801056c:	d0db      	beq.n	8010526 <_strtod_l+0x516>
 801056e:	2d1f      	cmp	r5, #31
 8010570:	dd1e      	ble.n	80105b0 <_strtod_l+0x5a0>
 8010572:	2500      	movs	r5, #0
 8010574:	46ab      	mov	fp, r5
 8010576:	9509      	str	r5, [sp, #36]	; 0x24
 8010578:	9505      	str	r5, [sp, #20]
 801057a:	2322      	movs	r3, #34	; 0x22
 801057c:	f04f 0800 	mov.w	r8, #0
 8010580:	f04f 0900 	mov.w	r9, #0
 8010584:	6023      	str	r3, [r4, #0]
 8010586:	e78d      	b.n	80104a4 <_strtod_l+0x494>
 8010588:	08012a75 	.word	0x08012a75
 801058c:	08012c9c 	.word	0x08012c9c
 8010590:	08012a6d 	.word	0x08012a6d
 8010594:	08012aa2 	.word	0x08012aa2
 8010598:	08012e48 	.word	0x08012e48
 801059c:	08012bb0 	.word	0x08012bb0
 80105a0:	08012b88 	.word	0x08012b88
 80105a4:	7ff00000 	.word	0x7ff00000
 80105a8:	7ca00000 	.word	0x7ca00000
 80105ac:	7fefffff 	.word	0x7fefffff
 80105b0:	f015 0310 	ands.w	r3, r5, #16
 80105b4:	bf18      	it	ne
 80105b6:	236a      	movne	r3, #106	; 0x6a
 80105b8:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 801095c <_strtod_l+0x94c>
 80105bc:	9304      	str	r3, [sp, #16]
 80105be:	4640      	mov	r0, r8
 80105c0:	4649      	mov	r1, r9
 80105c2:	2300      	movs	r3, #0
 80105c4:	07ea      	lsls	r2, r5, #31
 80105c6:	d504      	bpl.n	80105d2 <_strtod_l+0x5c2>
 80105c8:	e9da 2300 	ldrd	r2, r3, [sl]
 80105cc:	f7f0 f834 	bl	8000638 <__aeabi_dmul>
 80105d0:	2301      	movs	r3, #1
 80105d2:	106d      	asrs	r5, r5, #1
 80105d4:	f10a 0a08 	add.w	sl, sl, #8
 80105d8:	d1f4      	bne.n	80105c4 <_strtod_l+0x5b4>
 80105da:	b10b      	cbz	r3, 80105e0 <_strtod_l+0x5d0>
 80105dc:	4680      	mov	r8, r0
 80105de:	4689      	mov	r9, r1
 80105e0:	9b04      	ldr	r3, [sp, #16]
 80105e2:	b1bb      	cbz	r3, 8010614 <_strtod_l+0x604>
 80105e4:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80105e8:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	4649      	mov	r1, r9
 80105f0:	dd10      	ble.n	8010614 <_strtod_l+0x604>
 80105f2:	2b1f      	cmp	r3, #31
 80105f4:	f340 811e 	ble.w	8010834 <_strtod_l+0x824>
 80105f8:	2b34      	cmp	r3, #52	; 0x34
 80105fa:	bfde      	ittt	le
 80105fc:	f04f 33ff 	movle.w	r3, #4294967295
 8010600:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8010604:	4093      	lslle	r3, r2
 8010606:	f04f 0800 	mov.w	r8, #0
 801060a:	bfcc      	ite	gt
 801060c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8010610:	ea03 0901 	andle.w	r9, r3, r1
 8010614:	2200      	movs	r2, #0
 8010616:	2300      	movs	r3, #0
 8010618:	4640      	mov	r0, r8
 801061a:	4649      	mov	r1, r9
 801061c:	f7f0 fa74 	bl	8000b08 <__aeabi_dcmpeq>
 8010620:	2800      	cmp	r0, #0
 8010622:	d1a6      	bne.n	8010572 <_strtod_l+0x562>
 8010624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010626:	9300      	str	r3, [sp, #0]
 8010628:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801062a:	4633      	mov	r3, r6
 801062c:	465a      	mov	r2, fp
 801062e:	4620      	mov	r0, r4
 8010630:	f7ff f8cc 	bl	800f7cc <__s2b>
 8010634:	9009      	str	r0, [sp, #36]	; 0x24
 8010636:	2800      	cmp	r0, #0
 8010638:	f43f af2a 	beq.w	8010490 <_strtod_l+0x480>
 801063c:	9a08      	ldr	r2, [sp, #32]
 801063e:	9b05      	ldr	r3, [sp, #20]
 8010640:	2a00      	cmp	r2, #0
 8010642:	eba3 0307 	sub.w	r3, r3, r7
 8010646:	bfa8      	it	ge
 8010648:	2300      	movge	r3, #0
 801064a:	930c      	str	r3, [sp, #48]	; 0x30
 801064c:	2500      	movs	r5, #0
 801064e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8010652:	9312      	str	r3, [sp, #72]	; 0x48
 8010654:	46ab      	mov	fp, r5
 8010656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010658:	4620      	mov	r0, r4
 801065a:	6859      	ldr	r1, [r3, #4]
 801065c:	f7ff f80e 	bl	800f67c <_Balloc>
 8010660:	9005      	str	r0, [sp, #20]
 8010662:	2800      	cmp	r0, #0
 8010664:	f43f af18 	beq.w	8010498 <_strtod_l+0x488>
 8010668:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801066a:	691a      	ldr	r2, [r3, #16]
 801066c:	3202      	adds	r2, #2
 801066e:	f103 010c 	add.w	r1, r3, #12
 8010672:	0092      	lsls	r2, r2, #2
 8010674:	300c      	adds	r0, #12
 8010676:	f7fe f91f 	bl	800e8b8 <memcpy>
 801067a:	ec49 8b10 	vmov	d0, r8, r9
 801067e:	aa18      	add	r2, sp, #96	; 0x60
 8010680:	a917      	add	r1, sp, #92	; 0x5c
 8010682:	4620      	mov	r0, r4
 8010684:	f7ff fbd6 	bl	800fe34 <__d2b>
 8010688:	ec49 8b18 	vmov	d8, r8, r9
 801068c:	9016      	str	r0, [sp, #88]	; 0x58
 801068e:	2800      	cmp	r0, #0
 8010690:	f43f af02 	beq.w	8010498 <_strtod_l+0x488>
 8010694:	2101      	movs	r1, #1
 8010696:	4620      	mov	r0, r4
 8010698:	f7ff f930 	bl	800f8fc <__i2b>
 801069c:	4683      	mov	fp, r0
 801069e:	2800      	cmp	r0, #0
 80106a0:	f43f aefa 	beq.w	8010498 <_strtod_l+0x488>
 80106a4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80106a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80106a8:	2e00      	cmp	r6, #0
 80106aa:	bfab      	itete	ge
 80106ac:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 80106ae:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 80106b0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80106b2:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 80106b6:	bfac      	ite	ge
 80106b8:	eb06 0a03 	addge.w	sl, r6, r3
 80106bc:	1b9f      	sublt	r7, r3, r6
 80106be:	9b04      	ldr	r3, [sp, #16]
 80106c0:	1af6      	subs	r6, r6, r3
 80106c2:	4416      	add	r6, r2
 80106c4:	4ba0      	ldr	r3, [pc, #640]	; (8010948 <_strtod_l+0x938>)
 80106c6:	3e01      	subs	r6, #1
 80106c8:	429e      	cmp	r6, r3
 80106ca:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80106ce:	f280 80c4 	bge.w	801085a <_strtod_l+0x84a>
 80106d2:	1b9b      	subs	r3, r3, r6
 80106d4:	2b1f      	cmp	r3, #31
 80106d6:	eba2 0203 	sub.w	r2, r2, r3
 80106da:	f04f 0101 	mov.w	r1, #1
 80106de:	f300 80b0 	bgt.w	8010842 <_strtod_l+0x832>
 80106e2:	fa01 f303 	lsl.w	r3, r1, r3
 80106e6:	930e      	str	r3, [sp, #56]	; 0x38
 80106e8:	2300      	movs	r3, #0
 80106ea:	930d      	str	r3, [sp, #52]	; 0x34
 80106ec:	eb0a 0602 	add.w	r6, sl, r2
 80106f0:	9b04      	ldr	r3, [sp, #16]
 80106f2:	45b2      	cmp	sl, r6
 80106f4:	4417      	add	r7, r2
 80106f6:	441f      	add	r7, r3
 80106f8:	4653      	mov	r3, sl
 80106fa:	bfa8      	it	ge
 80106fc:	4633      	movge	r3, r6
 80106fe:	42bb      	cmp	r3, r7
 8010700:	bfa8      	it	ge
 8010702:	463b      	movge	r3, r7
 8010704:	2b00      	cmp	r3, #0
 8010706:	bfc2      	ittt	gt
 8010708:	1af6      	subgt	r6, r6, r3
 801070a:	1aff      	subgt	r7, r7, r3
 801070c:	ebaa 0a03 	subgt.w	sl, sl, r3
 8010710:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8010712:	2b00      	cmp	r3, #0
 8010714:	dd17      	ble.n	8010746 <_strtod_l+0x736>
 8010716:	4659      	mov	r1, fp
 8010718:	461a      	mov	r2, r3
 801071a:	4620      	mov	r0, r4
 801071c:	f7ff f9ae 	bl	800fa7c <__pow5mult>
 8010720:	4683      	mov	fp, r0
 8010722:	2800      	cmp	r0, #0
 8010724:	f43f aeb8 	beq.w	8010498 <_strtod_l+0x488>
 8010728:	4601      	mov	r1, r0
 801072a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801072c:	4620      	mov	r0, r4
 801072e:	f7ff f8fb 	bl	800f928 <__multiply>
 8010732:	900b      	str	r0, [sp, #44]	; 0x2c
 8010734:	2800      	cmp	r0, #0
 8010736:	f43f aeaf 	beq.w	8010498 <_strtod_l+0x488>
 801073a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801073c:	4620      	mov	r0, r4
 801073e:	f7fe ffdd 	bl	800f6fc <_Bfree>
 8010742:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010744:	9316      	str	r3, [sp, #88]	; 0x58
 8010746:	2e00      	cmp	r6, #0
 8010748:	f300 808c 	bgt.w	8010864 <_strtod_l+0x854>
 801074c:	9b08      	ldr	r3, [sp, #32]
 801074e:	2b00      	cmp	r3, #0
 8010750:	dd08      	ble.n	8010764 <_strtod_l+0x754>
 8010752:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010754:	9905      	ldr	r1, [sp, #20]
 8010756:	4620      	mov	r0, r4
 8010758:	f7ff f990 	bl	800fa7c <__pow5mult>
 801075c:	9005      	str	r0, [sp, #20]
 801075e:	2800      	cmp	r0, #0
 8010760:	f43f ae9a 	beq.w	8010498 <_strtod_l+0x488>
 8010764:	2f00      	cmp	r7, #0
 8010766:	dd08      	ble.n	801077a <_strtod_l+0x76a>
 8010768:	9905      	ldr	r1, [sp, #20]
 801076a:	463a      	mov	r2, r7
 801076c:	4620      	mov	r0, r4
 801076e:	f7ff f9df 	bl	800fb30 <__lshift>
 8010772:	9005      	str	r0, [sp, #20]
 8010774:	2800      	cmp	r0, #0
 8010776:	f43f ae8f 	beq.w	8010498 <_strtod_l+0x488>
 801077a:	f1ba 0f00 	cmp.w	sl, #0
 801077e:	dd08      	ble.n	8010792 <_strtod_l+0x782>
 8010780:	4659      	mov	r1, fp
 8010782:	4652      	mov	r2, sl
 8010784:	4620      	mov	r0, r4
 8010786:	f7ff f9d3 	bl	800fb30 <__lshift>
 801078a:	4683      	mov	fp, r0
 801078c:	2800      	cmp	r0, #0
 801078e:	f43f ae83 	beq.w	8010498 <_strtod_l+0x488>
 8010792:	9a05      	ldr	r2, [sp, #20]
 8010794:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010796:	4620      	mov	r0, r4
 8010798:	f7ff fa52 	bl	800fc40 <__mdiff>
 801079c:	4605      	mov	r5, r0
 801079e:	2800      	cmp	r0, #0
 80107a0:	f43f ae7a 	beq.w	8010498 <_strtod_l+0x488>
 80107a4:	68c3      	ldr	r3, [r0, #12]
 80107a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80107a8:	2300      	movs	r3, #0
 80107aa:	60c3      	str	r3, [r0, #12]
 80107ac:	4659      	mov	r1, fp
 80107ae:	f7ff fa2b 	bl	800fc08 <__mcmp>
 80107b2:	2800      	cmp	r0, #0
 80107b4:	da60      	bge.n	8010878 <_strtod_l+0x868>
 80107b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80107b8:	ea53 0308 	orrs.w	r3, r3, r8
 80107bc:	f040 8084 	bne.w	80108c8 <_strtod_l+0x8b8>
 80107c0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d17f      	bne.n	80108c8 <_strtod_l+0x8b8>
 80107c8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80107cc:	0d1b      	lsrs	r3, r3, #20
 80107ce:	051b      	lsls	r3, r3, #20
 80107d0:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80107d4:	d978      	bls.n	80108c8 <_strtod_l+0x8b8>
 80107d6:	696b      	ldr	r3, [r5, #20]
 80107d8:	b913      	cbnz	r3, 80107e0 <_strtod_l+0x7d0>
 80107da:	692b      	ldr	r3, [r5, #16]
 80107dc:	2b01      	cmp	r3, #1
 80107de:	dd73      	ble.n	80108c8 <_strtod_l+0x8b8>
 80107e0:	4629      	mov	r1, r5
 80107e2:	2201      	movs	r2, #1
 80107e4:	4620      	mov	r0, r4
 80107e6:	f7ff f9a3 	bl	800fb30 <__lshift>
 80107ea:	4659      	mov	r1, fp
 80107ec:	4605      	mov	r5, r0
 80107ee:	f7ff fa0b 	bl	800fc08 <__mcmp>
 80107f2:	2800      	cmp	r0, #0
 80107f4:	dd68      	ble.n	80108c8 <_strtod_l+0x8b8>
 80107f6:	9904      	ldr	r1, [sp, #16]
 80107f8:	4a54      	ldr	r2, [pc, #336]	; (801094c <_strtod_l+0x93c>)
 80107fa:	464b      	mov	r3, r9
 80107fc:	2900      	cmp	r1, #0
 80107fe:	f000 8084 	beq.w	801090a <_strtod_l+0x8fa>
 8010802:	ea02 0109 	and.w	r1, r2, r9
 8010806:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801080a:	dc7e      	bgt.n	801090a <_strtod_l+0x8fa>
 801080c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8010810:	f77f aeb3 	ble.w	801057a <_strtod_l+0x56a>
 8010814:	4b4e      	ldr	r3, [pc, #312]	; (8010950 <_strtod_l+0x940>)
 8010816:	4640      	mov	r0, r8
 8010818:	4649      	mov	r1, r9
 801081a:	2200      	movs	r2, #0
 801081c:	f7ef ff0c 	bl	8000638 <__aeabi_dmul>
 8010820:	4b4a      	ldr	r3, [pc, #296]	; (801094c <_strtod_l+0x93c>)
 8010822:	400b      	ands	r3, r1
 8010824:	4680      	mov	r8, r0
 8010826:	4689      	mov	r9, r1
 8010828:	2b00      	cmp	r3, #0
 801082a:	f47f ae3f 	bne.w	80104ac <_strtod_l+0x49c>
 801082e:	2322      	movs	r3, #34	; 0x22
 8010830:	6023      	str	r3, [r4, #0]
 8010832:	e63b      	b.n	80104ac <_strtod_l+0x49c>
 8010834:	f04f 32ff 	mov.w	r2, #4294967295
 8010838:	fa02 f303 	lsl.w	r3, r2, r3
 801083c:	ea03 0808 	and.w	r8, r3, r8
 8010840:	e6e8      	b.n	8010614 <_strtod_l+0x604>
 8010842:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8010846:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 801084a:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 801084e:	36e2      	adds	r6, #226	; 0xe2
 8010850:	fa01 f306 	lsl.w	r3, r1, r6
 8010854:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8010858:	e748      	b.n	80106ec <_strtod_l+0x6dc>
 801085a:	2100      	movs	r1, #0
 801085c:	2301      	movs	r3, #1
 801085e:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 8010862:	e743      	b.n	80106ec <_strtod_l+0x6dc>
 8010864:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010866:	4632      	mov	r2, r6
 8010868:	4620      	mov	r0, r4
 801086a:	f7ff f961 	bl	800fb30 <__lshift>
 801086e:	9016      	str	r0, [sp, #88]	; 0x58
 8010870:	2800      	cmp	r0, #0
 8010872:	f47f af6b 	bne.w	801074c <_strtod_l+0x73c>
 8010876:	e60f      	b.n	8010498 <_strtod_l+0x488>
 8010878:	46ca      	mov	sl, r9
 801087a:	d171      	bne.n	8010960 <_strtod_l+0x950>
 801087c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801087e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010882:	b352      	cbz	r2, 80108da <_strtod_l+0x8ca>
 8010884:	4a33      	ldr	r2, [pc, #204]	; (8010954 <_strtod_l+0x944>)
 8010886:	4293      	cmp	r3, r2
 8010888:	d12a      	bne.n	80108e0 <_strtod_l+0x8d0>
 801088a:	9b04      	ldr	r3, [sp, #16]
 801088c:	4641      	mov	r1, r8
 801088e:	b1fb      	cbz	r3, 80108d0 <_strtod_l+0x8c0>
 8010890:	4b2e      	ldr	r3, [pc, #184]	; (801094c <_strtod_l+0x93c>)
 8010892:	ea09 0303 	and.w	r3, r9, r3
 8010896:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801089a:	f04f 32ff 	mov.w	r2, #4294967295
 801089e:	d81a      	bhi.n	80108d6 <_strtod_l+0x8c6>
 80108a0:	0d1b      	lsrs	r3, r3, #20
 80108a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80108a6:	fa02 f303 	lsl.w	r3, r2, r3
 80108aa:	4299      	cmp	r1, r3
 80108ac:	d118      	bne.n	80108e0 <_strtod_l+0x8d0>
 80108ae:	4b2a      	ldr	r3, [pc, #168]	; (8010958 <_strtod_l+0x948>)
 80108b0:	459a      	cmp	sl, r3
 80108b2:	d102      	bne.n	80108ba <_strtod_l+0x8aa>
 80108b4:	3101      	adds	r1, #1
 80108b6:	f43f adef 	beq.w	8010498 <_strtod_l+0x488>
 80108ba:	4b24      	ldr	r3, [pc, #144]	; (801094c <_strtod_l+0x93c>)
 80108bc:	ea0a 0303 	and.w	r3, sl, r3
 80108c0:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 80108c4:	f04f 0800 	mov.w	r8, #0
 80108c8:	9b04      	ldr	r3, [sp, #16]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d1a2      	bne.n	8010814 <_strtod_l+0x804>
 80108ce:	e5ed      	b.n	80104ac <_strtod_l+0x49c>
 80108d0:	f04f 33ff 	mov.w	r3, #4294967295
 80108d4:	e7e9      	b.n	80108aa <_strtod_l+0x89a>
 80108d6:	4613      	mov	r3, r2
 80108d8:	e7e7      	b.n	80108aa <_strtod_l+0x89a>
 80108da:	ea53 0308 	orrs.w	r3, r3, r8
 80108de:	d08a      	beq.n	80107f6 <_strtod_l+0x7e6>
 80108e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80108e2:	b1e3      	cbz	r3, 801091e <_strtod_l+0x90e>
 80108e4:	ea13 0f0a 	tst.w	r3, sl
 80108e8:	d0ee      	beq.n	80108c8 <_strtod_l+0x8b8>
 80108ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108ec:	9a04      	ldr	r2, [sp, #16]
 80108ee:	4640      	mov	r0, r8
 80108f0:	4649      	mov	r1, r9
 80108f2:	b1c3      	cbz	r3, 8010926 <_strtod_l+0x916>
 80108f4:	f7ff fb6f 	bl	800ffd6 <sulp>
 80108f8:	4602      	mov	r2, r0
 80108fa:	460b      	mov	r3, r1
 80108fc:	ec51 0b18 	vmov	r0, r1, d8
 8010900:	f7ef fce4 	bl	80002cc <__adddf3>
 8010904:	4680      	mov	r8, r0
 8010906:	4689      	mov	r9, r1
 8010908:	e7de      	b.n	80108c8 <_strtod_l+0x8b8>
 801090a:	4013      	ands	r3, r2
 801090c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8010910:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8010914:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8010918:	f04f 38ff 	mov.w	r8, #4294967295
 801091c:	e7d4      	b.n	80108c8 <_strtod_l+0x8b8>
 801091e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010920:	ea13 0f08 	tst.w	r3, r8
 8010924:	e7e0      	b.n	80108e8 <_strtod_l+0x8d8>
 8010926:	f7ff fb56 	bl	800ffd6 <sulp>
 801092a:	4602      	mov	r2, r0
 801092c:	460b      	mov	r3, r1
 801092e:	ec51 0b18 	vmov	r0, r1, d8
 8010932:	f7ef fcc9 	bl	80002c8 <__aeabi_dsub>
 8010936:	2200      	movs	r2, #0
 8010938:	2300      	movs	r3, #0
 801093a:	4680      	mov	r8, r0
 801093c:	4689      	mov	r9, r1
 801093e:	f7f0 f8e3 	bl	8000b08 <__aeabi_dcmpeq>
 8010942:	2800      	cmp	r0, #0
 8010944:	d0c0      	beq.n	80108c8 <_strtod_l+0x8b8>
 8010946:	e618      	b.n	801057a <_strtod_l+0x56a>
 8010948:	fffffc02 	.word	0xfffffc02
 801094c:	7ff00000 	.word	0x7ff00000
 8010950:	39500000 	.word	0x39500000
 8010954:	000fffff 	.word	0x000fffff
 8010958:	7fefffff 	.word	0x7fefffff
 801095c:	08012cb0 	.word	0x08012cb0
 8010960:	4659      	mov	r1, fp
 8010962:	4628      	mov	r0, r5
 8010964:	f7ff fac0 	bl	800fee8 <__ratio>
 8010968:	ec57 6b10 	vmov	r6, r7, d0
 801096c:	ee10 0a10 	vmov	r0, s0
 8010970:	2200      	movs	r2, #0
 8010972:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010976:	4639      	mov	r1, r7
 8010978:	f7f0 f8da 	bl	8000b30 <__aeabi_dcmple>
 801097c:	2800      	cmp	r0, #0
 801097e:	d071      	beq.n	8010a64 <_strtod_l+0xa54>
 8010980:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010982:	2b00      	cmp	r3, #0
 8010984:	d17c      	bne.n	8010a80 <_strtod_l+0xa70>
 8010986:	f1b8 0f00 	cmp.w	r8, #0
 801098a:	d15a      	bne.n	8010a42 <_strtod_l+0xa32>
 801098c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010990:	2b00      	cmp	r3, #0
 8010992:	d15d      	bne.n	8010a50 <_strtod_l+0xa40>
 8010994:	4b90      	ldr	r3, [pc, #576]	; (8010bd8 <_strtod_l+0xbc8>)
 8010996:	2200      	movs	r2, #0
 8010998:	4630      	mov	r0, r6
 801099a:	4639      	mov	r1, r7
 801099c:	f7f0 f8be 	bl	8000b1c <__aeabi_dcmplt>
 80109a0:	2800      	cmp	r0, #0
 80109a2:	d15c      	bne.n	8010a5e <_strtod_l+0xa4e>
 80109a4:	4630      	mov	r0, r6
 80109a6:	4639      	mov	r1, r7
 80109a8:	4b8c      	ldr	r3, [pc, #560]	; (8010bdc <_strtod_l+0xbcc>)
 80109aa:	2200      	movs	r2, #0
 80109ac:	f7ef fe44 	bl	8000638 <__aeabi_dmul>
 80109b0:	4606      	mov	r6, r0
 80109b2:	460f      	mov	r7, r1
 80109b4:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 80109b8:	9606      	str	r6, [sp, #24]
 80109ba:	9307      	str	r3, [sp, #28]
 80109bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80109c0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80109c4:	4b86      	ldr	r3, [pc, #536]	; (8010be0 <_strtod_l+0xbd0>)
 80109c6:	ea0a 0303 	and.w	r3, sl, r3
 80109ca:	930d      	str	r3, [sp, #52]	; 0x34
 80109cc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80109ce:	4b85      	ldr	r3, [pc, #532]	; (8010be4 <_strtod_l+0xbd4>)
 80109d0:	429a      	cmp	r2, r3
 80109d2:	f040 8090 	bne.w	8010af6 <_strtod_l+0xae6>
 80109d6:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 80109da:	ec49 8b10 	vmov	d0, r8, r9
 80109de:	f7ff f9b9 	bl	800fd54 <__ulp>
 80109e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80109e6:	ec51 0b10 	vmov	r0, r1, d0
 80109ea:	f7ef fe25 	bl	8000638 <__aeabi_dmul>
 80109ee:	4642      	mov	r2, r8
 80109f0:	464b      	mov	r3, r9
 80109f2:	f7ef fc6b 	bl	80002cc <__adddf3>
 80109f6:	460b      	mov	r3, r1
 80109f8:	4979      	ldr	r1, [pc, #484]	; (8010be0 <_strtod_l+0xbd0>)
 80109fa:	4a7b      	ldr	r2, [pc, #492]	; (8010be8 <_strtod_l+0xbd8>)
 80109fc:	4019      	ands	r1, r3
 80109fe:	4291      	cmp	r1, r2
 8010a00:	4680      	mov	r8, r0
 8010a02:	d944      	bls.n	8010a8e <_strtod_l+0xa7e>
 8010a04:	ee18 2a90 	vmov	r2, s17
 8010a08:	4b78      	ldr	r3, [pc, #480]	; (8010bec <_strtod_l+0xbdc>)
 8010a0a:	429a      	cmp	r2, r3
 8010a0c:	d104      	bne.n	8010a18 <_strtod_l+0xa08>
 8010a0e:	ee18 3a10 	vmov	r3, s16
 8010a12:	3301      	adds	r3, #1
 8010a14:	f43f ad40 	beq.w	8010498 <_strtod_l+0x488>
 8010a18:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8010bec <_strtod_l+0xbdc>
 8010a1c:	f04f 38ff 	mov.w	r8, #4294967295
 8010a20:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010a22:	4620      	mov	r0, r4
 8010a24:	f7fe fe6a 	bl	800f6fc <_Bfree>
 8010a28:	9905      	ldr	r1, [sp, #20]
 8010a2a:	4620      	mov	r0, r4
 8010a2c:	f7fe fe66 	bl	800f6fc <_Bfree>
 8010a30:	4659      	mov	r1, fp
 8010a32:	4620      	mov	r0, r4
 8010a34:	f7fe fe62 	bl	800f6fc <_Bfree>
 8010a38:	4629      	mov	r1, r5
 8010a3a:	4620      	mov	r0, r4
 8010a3c:	f7fe fe5e 	bl	800f6fc <_Bfree>
 8010a40:	e609      	b.n	8010656 <_strtod_l+0x646>
 8010a42:	f1b8 0f01 	cmp.w	r8, #1
 8010a46:	d103      	bne.n	8010a50 <_strtod_l+0xa40>
 8010a48:	f1b9 0f00 	cmp.w	r9, #0
 8010a4c:	f43f ad95 	beq.w	801057a <_strtod_l+0x56a>
 8010a50:	ed9f 7b55 	vldr	d7, [pc, #340]	; 8010ba8 <_strtod_l+0xb98>
 8010a54:	4f60      	ldr	r7, [pc, #384]	; (8010bd8 <_strtod_l+0xbc8>)
 8010a56:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010a5a:	2600      	movs	r6, #0
 8010a5c:	e7ae      	b.n	80109bc <_strtod_l+0x9ac>
 8010a5e:	4f5f      	ldr	r7, [pc, #380]	; (8010bdc <_strtod_l+0xbcc>)
 8010a60:	2600      	movs	r6, #0
 8010a62:	e7a7      	b.n	80109b4 <_strtod_l+0x9a4>
 8010a64:	4b5d      	ldr	r3, [pc, #372]	; (8010bdc <_strtod_l+0xbcc>)
 8010a66:	4630      	mov	r0, r6
 8010a68:	4639      	mov	r1, r7
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	f7ef fde4 	bl	8000638 <__aeabi_dmul>
 8010a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a72:	4606      	mov	r6, r0
 8010a74:	460f      	mov	r7, r1
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d09c      	beq.n	80109b4 <_strtod_l+0x9a4>
 8010a7a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8010a7e:	e79d      	b.n	80109bc <_strtod_l+0x9ac>
 8010a80:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 8010bb0 <_strtod_l+0xba0>
 8010a84:	ed8d 7b06 	vstr	d7, [sp, #24]
 8010a88:	ec57 6b17 	vmov	r6, r7, d7
 8010a8c:	e796      	b.n	80109bc <_strtod_l+0x9ac>
 8010a8e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8010a92:	9b04      	ldr	r3, [sp, #16]
 8010a94:	46ca      	mov	sl, r9
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d1c2      	bne.n	8010a20 <_strtod_l+0xa10>
 8010a9a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8010a9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010aa0:	0d1b      	lsrs	r3, r3, #20
 8010aa2:	051b      	lsls	r3, r3, #20
 8010aa4:	429a      	cmp	r2, r3
 8010aa6:	d1bb      	bne.n	8010a20 <_strtod_l+0xa10>
 8010aa8:	4630      	mov	r0, r6
 8010aaa:	4639      	mov	r1, r7
 8010aac:	f7f0 f924 	bl	8000cf8 <__aeabi_d2lz>
 8010ab0:	f7ef fd94 	bl	80005dc <__aeabi_l2d>
 8010ab4:	4602      	mov	r2, r0
 8010ab6:	460b      	mov	r3, r1
 8010ab8:	4630      	mov	r0, r6
 8010aba:	4639      	mov	r1, r7
 8010abc:	f7ef fc04 	bl	80002c8 <__aeabi_dsub>
 8010ac0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010ac2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010ac6:	ea43 0308 	orr.w	r3, r3, r8
 8010aca:	4313      	orrs	r3, r2
 8010acc:	4606      	mov	r6, r0
 8010ace:	460f      	mov	r7, r1
 8010ad0:	d054      	beq.n	8010b7c <_strtod_l+0xb6c>
 8010ad2:	a339      	add	r3, pc, #228	; (adr r3, 8010bb8 <_strtod_l+0xba8>)
 8010ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ad8:	f7f0 f820 	bl	8000b1c <__aeabi_dcmplt>
 8010adc:	2800      	cmp	r0, #0
 8010ade:	f47f ace5 	bne.w	80104ac <_strtod_l+0x49c>
 8010ae2:	a337      	add	r3, pc, #220	; (adr r3, 8010bc0 <_strtod_l+0xbb0>)
 8010ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ae8:	4630      	mov	r0, r6
 8010aea:	4639      	mov	r1, r7
 8010aec:	f7f0 f834 	bl	8000b58 <__aeabi_dcmpgt>
 8010af0:	2800      	cmp	r0, #0
 8010af2:	d095      	beq.n	8010a20 <_strtod_l+0xa10>
 8010af4:	e4da      	b.n	80104ac <_strtod_l+0x49c>
 8010af6:	9b04      	ldr	r3, [sp, #16]
 8010af8:	b333      	cbz	r3, 8010b48 <_strtod_l+0xb38>
 8010afa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010afc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8010b00:	d822      	bhi.n	8010b48 <_strtod_l+0xb38>
 8010b02:	a331      	add	r3, pc, #196	; (adr r3, 8010bc8 <_strtod_l+0xbb8>)
 8010b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b08:	4630      	mov	r0, r6
 8010b0a:	4639      	mov	r1, r7
 8010b0c:	f7f0 f810 	bl	8000b30 <__aeabi_dcmple>
 8010b10:	b1a0      	cbz	r0, 8010b3c <_strtod_l+0xb2c>
 8010b12:	4639      	mov	r1, r7
 8010b14:	4630      	mov	r0, r6
 8010b16:	f7f0 f867 	bl	8000be8 <__aeabi_d2uiz>
 8010b1a:	2801      	cmp	r0, #1
 8010b1c:	bf38      	it	cc
 8010b1e:	2001      	movcc	r0, #1
 8010b20:	f7ef fd10 	bl	8000544 <__aeabi_ui2d>
 8010b24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010b26:	4606      	mov	r6, r0
 8010b28:	460f      	mov	r7, r1
 8010b2a:	bb23      	cbnz	r3, 8010b76 <_strtod_l+0xb66>
 8010b2c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010b30:	9010      	str	r0, [sp, #64]	; 0x40
 8010b32:	9311      	str	r3, [sp, #68]	; 0x44
 8010b34:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010b38:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8010b3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010b3e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010b40:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8010b44:	1a9b      	subs	r3, r3, r2
 8010b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8010b48:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010b4c:	eeb0 0a48 	vmov.f32	s0, s16
 8010b50:	eef0 0a68 	vmov.f32	s1, s17
 8010b54:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8010b58:	f7ff f8fc 	bl	800fd54 <__ulp>
 8010b5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8010b60:	ec53 2b10 	vmov	r2, r3, d0
 8010b64:	f7ef fd68 	bl	8000638 <__aeabi_dmul>
 8010b68:	ec53 2b18 	vmov	r2, r3, d8
 8010b6c:	f7ef fbae 	bl	80002cc <__adddf3>
 8010b70:	4680      	mov	r8, r0
 8010b72:	4689      	mov	r9, r1
 8010b74:	e78d      	b.n	8010a92 <_strtod_l+0xa82>
 8010b76:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8010b7a:	e7db      	b.n	8010b34 <_strtod_l+0xb24>
 8010b7c:	a314      	add	r3, pc, #80	; (adr r3, 8010bd0 <_strtod_l+0xbc0>)
 8010b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010b82:	f7ef ffcb 	bl	8000b1c <__aeabi_dcmplt>
 8010b86:	e7b3      	b.n	8010af0 <_strtod_l+0xae0>
 8010b88:	2300      	movs	r3, #0
 8010b8a:	930a      	str	r3, [sp, #40]	; 0x28
 8010b8c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010b8e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010b90:	6013      	str	r3, [r2, #0]
 8010b92:	f7ff ba7c 	b.w	801008e <_strtod_l+0x7e>
 8010b96:	2a65      	cmp	r2, #101	; 0x65
 8010b98:	f43f ab75 	beq.w	8010286 <_strtod_l+0x276>
 8010b9c:	2a45      	cmp	r2, #69	; 0x45
 8010b9e:	f43f ab72 	beq.w	8010286 <_strtod_l+0x276>
 8010ba2:	2301      	movs	r3, #1
 8010ba4:	f7ff bbaa 	b.w	80102fc <_strtod_l+0x2ec>
 8010ba8:	00000000 	.word	0x00000000
 8010bac:	bff00000 	.word	0xbff00000
 8010bb0:	00000000 	.word	0x00000000
 8010bb4:	3ff00000 	.word	0x3ff00000
 8010bb8:	94a03595 	.word	0x94a03595
 8010bbc:	3fdfffff 	.word	0x3fdfffff
 8010bc0:	35afe535 	.word	0x35afe535
 8010bc4:	3fe00000 	.word	0x3fe00000
 8010bc8:	ffc00000 	.word	0xffc00000
 8010bcc:	41dfffff 	.word	0x41dfffff
 8010bd0:	94a03595 	.word	0x94a03595
 8010bd4:	3fcfffff 	.word	0x3fcfffff
 8010bd8:	3ff00000 	.word	0x3ff00000
 8010bdc:	3fe00000 	.word	0x3fe00000
 8010be0:	7ff00000 	.word	0x7ff00000
 8010be4:	7fe00000 	.word	0x7fe00000
 8010be8:	7c9fffff 	.word	0x7c9fffff
 8010bec:	7fefffff 	.word	0x7fefffff

08010bf0 <_strtod_r>:
 8010bf0:	4b01      	ldr	r3, [pc, #4]	; (8010bf8 <_strtod_r+0x8>)
 8010bf2:	f7ff ba0d 	b.w	8010010 <_strtod_l>
 8010bf6:	bf00      	nop
 8010bf8:	20000070 	.word	0x20000070

08010bfc <_strtol_l.constprop.0>:
 8010bfc:	2b01      	cmp	r3, #1
 8010bfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010c02:	d001      	beq.n	8010c08 <_strtol_l.constprop.0+0xc>
 8010c04:	2b24      	cmp	r3, #36	; 0x24
 8010c06:	d906      	bls.n	8010c16 <_strtol_l.constprop.0+0x1a>
 8010c08:	f7fd fe2a 	bl	800e860 <__errno>
 8010c0c:	2316      	movs	r3, #22
 8010c0e:	6003      	str	r3, [r0, #0]
 8010c10:	2000      	movs	r0, #0
 8010c12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c16:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8010cfc <_strtol_l.constprop.0+0x100>
 8010c1a:	460d      	mov	r5, r1
 8010c1c:	462e      	mov	r6, r5
 8010c1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010c22:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8010c26:	f017 0708 	ands.w	r7, r7, #8
 8010c2a:	d1f7      	bne.n	8010c1c <_strtol_l.constprop.0+0x20>
 8010c2c:	2c2d      	cmp	r4, #45	; 0x2d
 8010c2e:	d132      	bne.n	8010c96 <_strtol_l.constprop.0+0x9a>
 8010c30:	782c      	ldrb	r4, [r5, #0]
 8010c32:	2701      	movs	r7, #1
 8010c34:	1cb5      	adds	r5, r6, #2
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d05b      	beq.n	8010cf2 <_strtol_l.constprop.0+0xf6>
 8010c3a:	2b10      	cmp	r3, #16
 8010c3c:	d109      	bne.n	8010c52 <_strtol_l.constprop.0+0x56>
 8010c3e:	2c30      	cmp	r4, #48	; 0x30
 8010c40:	d107      	bne.n	8010c52 <_strtol_l.constprop.0+0x56>
 8010c42:	782c      	ldrb	r4, [r5, #0]
 8010c44:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8010c48:	2c58      	cmp	r4, #88	; 0x58
 8010c4a:	d14d      	bne.n	8010ce8 <_strtol_l.constprop.0+0xec>
 8010c4c:	786c      	ldrb	r4, [r5, #1]
 8010c4e:	2310      	movs	r3, #16
 8010c50:	3502      	adds	r5, #2
 8010c52:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8010c56:	f108 38ff 	add.w	r8, r8, #4294967295
 8010c5a:	f04f 0e00 	mov.w	lr, #0
 8010c5e:	fbb8 f9f3 	udiv	r9, r8, r3
 8010c62:	4676      	mov	r6, lr
 8010c64:	fb03 8a19 	mls	sl, r3, r9, r8
 8010c68:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010c6c:	f1bc 0f09 	cmp.w	ip, #9
 8010c70:	d816      	bhi.n	8010ca0 <_strtol_l.constprop.0+0xa4>
 8010c72:	4664      	mov	r4, ip
 8010c74:	42a3      	cmp	r3, r4
 8010c76:	dd24      	ble.n	8010cc2 <_strtol_l.constprop.0+0xc6>
 8010c78:	f1be 3fff 	cmp.w	lr, #4294967295
 8010c7c:	d008      	beq.n	8010c90 <_strtol_l.constprop.0+0x94>
 8010c7e:	45b1      	cmp	r9, r6
 8010c80:	d31c      	bcc.n	8010cbc <_strtol_l.constprop.0+0xc0>
 8010c82:	d101      	bne.n	8010c88 <_strtol_l.constprop.0+0x8c>
 8010c84:	45a2      	cmp	sl, r4
 8010c86:	db19      	blt.n	8010cbc <_strtol_l.constprop.0+0xc0>
 8010c88:	fb06 4603 	mla	r6, r6, r3, r4
 8010c8c:	f04f 0e01 	mov.w	lr, #1
 8010c90:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010c94:	e7e8      	b.n	8010c68 <_strtol_l.constprop.0+0x6c>
 8010c96:	2c2b      	cmp	r4, #43	; 0x2b
 8010c98:	bf04      	itt	eq
 8010c9a:	782c      	ldrbeq	r4, [r5, #0]
 8010c9c:	1cb5      	addeq	r5, r6, #2
 8010c9e:	e7ca      	b.n	8010c36 <_strtol_l.constprop.0+0x3a>
 8010ca0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010ca4:	f1bc 0f19 	cmp.w	ip, #25
 8010ca8:	d801      	bhi.n	8010cae <_strtol_l.constprop.0+0xb2>
 8010caa:	3c37      	subs	r4, #55	; 0x37
 8010cac:	e7e2      	b.n	8010c74 <_strtol_l.constprop.0+0x78>
 8010cae:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010cb2:	f1bc 0f19 	cmp.w	ip, #25
 8010cb6:	d804      	bhi.n	8010cc2 <_strtol_l.constprop.0+0xc6>
 8010cb8:	3c57      	subs	r4, #87	; 0x57
 8010cba:	e7db      	b.n	8010c74 <_strtol_l.constprop.0+0x78>
 8010cbc:	f04f 3eff 	mov.w	lr, #4294967295
 8010cc0:	e7e6      	b.n	8010c90 <_strtol_l.constprop.0+0x94>
 8010cc2:	f1be 3fff 	cmp.w	lr, #4294967295
 8010cc6:	d105      	bne.n	8010cd4 <_strtol_l.constprop.0+0xd8>
 8010cc8:	2322      	movs	r3, #34	; 0x22
 8010cca:	6003      	str	r3, [r0, #0]
 8010ccc:	4646      	mov	r6, r8
 8010cce:	b942      	cbnz	r2, 8010ce2 <_strtol_l.constprop.0+0xe6>
 8010cd0:	4630      	mov	r0, r6
 8010cd2:	e79e      	b.n	8010c12 <_strtol_l.constprop.0+0x16>
 8010cd4:	b107      	cbz	r7, 8010cd8 <_strtol_l.constprop.0+0xdc>
 8010cd6:	4276      	negs	r6, r6
 8010cd8:	2a00      	cmp	r2, #0
 8010cda:	d0f9      	beq.n	8010cd0 <_strtol_l.constprop.0+0xd4>
 8010cdc:	f1be 0f00 	cmp.w	lr, #0
 8010ce0:	d000      	beq.n	8010ce4 <_strtol_l.constprop.0+0xe8>
 8010ce2:	1e69      	subs	r1, r5, #1
 8010ce4:	6011      	str	r1, [r2, #0]
 8010ce6:	e7f3      	b.n	8010cd0 <_strtol_l.constprop.0+0xd4>
 8010ce8:	2430      	movs	r4, #48	; 0x30
 8010cea:	2b00      	cmp	r3, #0
 8010cec:	d1b1      	bne.n	8010c52 <_strtol_l.constprop.0+0x56>
 8010cee:	2308      	movs	r3, #8
 8010cf0:	e7af      	b.n	8010c52 <_strtol_l.constprop.0+0x56>
 8010cf2:	2c30      	cmp	r4, #48	; 0x30
 8010cf4:	d0a5      	beq.n	8010c42 <_strtol_l.constprop.0+0x46>
 8010cf6:	230a      	movs	r3, #10
 8010cf8:	e7ab      	b.n	8010c52 <_strtol_l.constprop.0+0x56>
 8010cfa:	bf00      	nop
 8010cfc:	08012cd9 	.word	0x08012cd9

08010d00 <_strtol_r>:
 8010d00:	f7ff bf7c 	b.w	8010bfc <_strtol_l.constprop.0>

08010d04 <__ssputs_r>:
 8010d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010d08:	688e      	ldr	r6, [r1, #8]
 8010d0a:	461f      	mov	r7, r3
 8010d0c:	42be      	cmp	r6, r7
 8010d0e:	680b      	ldr	r3, [r1, #0]
 8010d10:	4682      	mov	sl, r0
 8010d12:	460c      	mov	r4, r1
 8010d14:	4690      	mov	r8, r2
 8010d16:	d82c      	bhi.n	8010d72 <__ssputs_r+0x6e>
 8010d18:	898a      	ldrh	r2, [r1, #12]
 8010d1a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8010d1e:	d026      	beq.n	8010d6e <__ssputs_r+0x6a>
 8010d20:	6965      	ldr	r5, [r4, #20]
 8010d22:	6909      	ldr	r1, [r1, #16]
 8010d24:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010d28:	eba3 0901 	sub.w	r9, r3, r1
 8010d2c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010d30:	1c7b      	adds	r3, r7, #1
 8010d32:	444b      	add	r3, r9
 8010d34:	106d      	asrs	r5, r5, #1
 8010d36:	429d      	cmp	r5, r3
 8010d38:	bf38      	it	cc
 8010d3a:	461d      	movcc	r5, r3
 8010d3c:	0553      	lsls	r3, r2, #21
 8010d3e:	d527      	bpl.n	8010d90 <__ssputs_r+0x8c>
 8010d40:	4629      	mov	r1, r5
 8010d42:	f7fc fc91 	bl	800d668 <_malloc_r>
 8010d46:	4606      	mov	r6, r0
 8010d48:	b360      	cbz	r0, 8010da4 <__ssputs_r+0xa0>
 8010d4a:	6921      	ldr	r1, [r4, #16]
 8010d4c:	464a      	mov	r2, r9
 8010d4e:	f7fd fdb3 	bl	800e8b8 <memcpy>
 8010d52:	89a3      	ldrh	r3, [r4, #12]
 8010d54:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010d58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010d5c:	81a3      	strh	r3, [r4, #12]
 8010d5e:	6126      	str	r6, [r4, #16]
 8010d60:	6165      	str	r5, [r4, #20]
 8010d62:	444e      	add	r6, r9
 8010d64:	eba5 0509 	sub.w	r5, r5, r9
 8010d68:	6026      	str	r6, [r4, #0]
 8010d6a:	60a5      	str	r5, [r4, #8]
 8010d6c:	463e      	mov	r6, r7
 8010d6e:	42be      	cmp	r6, r7
 8010d70:	d900      	bls.n	8010d74 <__ssputs_r+0x70>
 8010d72:	463e      	mov	r6, r7
 8010d74:	6820      	ldr	r0, [r4, #0]
 8010d76:	4632      	mov	r2, r6
 8010d78:	4641      	mov	r1, r8
 8010d7a:	f000 fd5c 	bl	8011836 <memmove>
 8010d7e:	68a3      	ldr	r3, [r4, #8]
 8010d80:	1b9b      	subs	r3, r3, r6
 8010d82:	60a3      	str	r3, [r4, #8]
 8010d84:	6823      	ldr	r3, [r4, #0]
 8010d86:	4433      	add	r3, r6
 8010d88:	6023      	str	r3, [r4, #0]
 8010d8a:	2000      	movs	r0, #0
 8010d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010d90:	462a      	mov	r2, r5
 8010d92:	f001 f90c 	bl	8011fae <_realloc_r>
 8010d96:	4606      	mov	r6, r0
 8010d98:	2800      	cmp	r0, #0
 8010d9a:	d1e0      	bne.n	8010d5e <__ssputs_r+0x5a>
 8010d9c:	6921      	ldr	r1, [r4, #16]
 8010d9e:	4650      	mov	r0, sl
 8010da0:	f7fe fc18 	bl	800f5d4 <_free_r>
 8010da4:	230c      	movs	r3, #12
 8010da6:	f8ca 3000 	str.w	r3, [sl]
 8010daa:	89a3      	ldrh	r3, [r4, #12]
 8010dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010db0:	81a3      	strh	r3, [r4, #12]
 8010db2:	f04f 30ff 	mov.w	r0, #4294967295
 8010db6:	e7e9      	b.n	8010d8c <__ssputs_r+0x88>

08010db8 <_svfiprintf_r>:
 8010db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010dbc:	4698      	mov	r8, r3
 8010dbe:	898b      	ldrh	r3, [r1, #12]
 8010dc0:	061b      	lsls	r3, r3, #24
 8010dc2:	b09d      	sub	sp, #116	; 0x74
 8010dc4:	4607      	mov	r7, r0
 8010dc6:	460d      	mov	r5, r1
 8010dc8:	4614      	mov	r4, r2
 8010dca:	d50e      	bpl.n	8010dea <_svfiprintf_r+0x32>
 8010dcc:	690b      	ldr	r3, [r1, #16]
 8010dce:	b963      	cbnz	r3, 8010dea <_svfiprintf_r+0x32>
 8010dd0:	2140      	movs	r1, #64	; 0x40
 8010dd2:	f7fc fc49 	bl	800d668 <_malloc_r>
 8010dd6:	6028      	str	r0, [r5, #0]
 8010dd8:	6128      	str	r0, [r5, #16]
 8010dda:	b920      	cbnz	r0, 8010de6 <_svfiprintf_r+0x2e>
 8010ddc:	230c      	movs	r3, #12
 8010dde:	603b      	str	r3, [r7, #0]
 8010de0:	f04f 30ff 	mov.w	r0, #4294967295
 8010de4:	e0d0      	b.n	8010f88 <_svfiprintf_r+0x1d0>
 8010de6:	2340      	movs	r3, #64	; 0x40
 8010de8:	616b      	str	r3, [r5, #20]
 8010dea:	2300      	movs	r3, #0
 8010dec:	9309      	str	r3, [sp, #36]	; 0x24
 8010dee:	2320      	movs	r3, #32
 8010df0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010df4:	f8cd 800c 	str.w	r8, [sp, #12]
 8010df8:	2330      	movs	r3, #48	; 0x30
 8010dfa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8010fa0 <_svfiprintf_r+0x1e8>
 8010dfe:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010e02:	f04f 0901 	mov.w	r9, #1
 8010e06:	4623      	mov	r3, r4
 8010e08:	469a      	mov	sl, r3
 8010e0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010e0e:	b10a      	cbz	r2, 8010e14 <_svfiprintf_r+0x5c>
 8010e10:	2a25      	cmp	r2, #37	; 0x25
 8010e12:	d1f9      	bne.n	8010e08 <_svfiprintf_r+0x50>
 8010e14:	ebba 0b04 	subs.w	fp, sl, r4
 8010e18:	d00b      	beq.n	8010e32 <_svfiprintf_r+0x7a>
 8010e1a:	465b      	mov	r3, fp
 8010e1c:	4622      	mov	r2, r4
 8010e1e:	4629      	mov	r1, r5
 8010e20:	4638      	mov	r0, r7
 8010e22:	f7ff ff6f 	bl	8010d04 <__ssputs_r>
 8010e26:	3001      	adds	r0, #1
 8010e28:	f000 80a9 	beq.w	8010f7e <_svfiprintf_r+0x1c6>
 8010e2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010e2e:	445a      	add	r2, fp
 8010e30:	9209      	str	r2, [sp, #36]	; 0x24
 8010e32:	f89a 3000 	ldrb.w	r3, [sl]
 8010e36:	2b00      	cmp	r3, #0
 8010e38:	f000 80a1 	beq.w	8010f7e <_svfiprintf_r+0x1c6>
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8010e42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010e46:	f10a 0a01 	add.w	sl, sl, #1
 8010e4a:	9304      	str	r3, [sp, #16]
 8010e4c:	9307      	str	r3, [sp, #28]
 8010e4e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010e52:	931a      	str	r3, [sp, #104]	; 0x68
 8010e54:	4654      	mov	r4, sl
 8010e56:	2205      	movs	r2, #5
 8010e58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010e5c:	4850      	ldr	r0, [pc, #320]	; (8010fa0 <_svfiprintf_r+0x1e8>)
 8010e5e:	f7ef f9d7 	bl	8000210 <memchr>
 8010e62:	9a04      	ldr	r2, [sp, #16]
 8010e64:	b9d8      	cbnz	r0, 8010e9e <_svfiprintf_r+0xe6>
 8010e66:	06d0      	lsls	r0, r2, #27
 8010e68:	bf44      	itt	mi
 8010e6a:	2320      	movmi	r3, #32
 8010e6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e70:	0711      	lsls	r1, r2, #28
 8010e72:	bf44      	itt	mi
 8010e74:	232b      	movmi	r3, #43	; 0x2b
 8010e76:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8010e7a:	f89a 3000 	ldrb.w	r3, [sl]
 8010e7e:	2b2a      	cmp	r3, #42	; 0x2a
 8010e80:	d015      	beq.n	8010eae <_svfiprintf_r+0xf6>
 8010e82:	9a07      	ldr	r2, [sp, #28]
 8010e84:	4654      	mov	r4, sl
 8010e86:	2000      	movs	r0, #0
 8010e88:	f04f 0c0a 	mov.w	ip, #10
 8010e8c:	4621      	mov	r1, r4
 8010e8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010e92:	3b30      	subs	r3, #48	; 0x30
 8010e94:	2b09      	cmp	r3, #9
 8010e96:	d94d      	bls.n	8010f34 <_svfiprintf_r+0x17c>
 8010e98:	b1b0      	cbz	r0, 8010ec8 <_svfiprintf_r+0x110>
 8010e9a:	9207      	str	r2, [sp, #28]
 8010e9c:	e014      	b.n	8010ec8 <_svfiprintf_r+0x110>
 8010e9e:	eba0 0308 	sub.w	r3, r0, r8
 8010ea2:	fa09 f303 	lsl.w	r3, r9, r3
 8010ea6:	4313      	orrs	r3, r2
 8010ea8:	9304      	str	r3, [sp, #16]
 8010eaa:	46a2      	mov	sl, r4
 8010eac:	e7d2      	b.n	8010e54 <_svfiprintf_r+0x9c>
 8010eae:	9b03      	ldr	r3, [sp, #12]
 8010eb0:	1d19      	adds	r1, r3, #4
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	9103      	str	r1, [sp, #12]
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	bfbb      	ittet	lt
 8010eba:	425b      	neglt	r3, r3
 8010ebc:	f042 0202 	orrlt.w	r2, r2, #2
 8010ec0:	9307      	strge	r3, [sp, #28]
 8010ec2:	9307      	strlt	r3, [sp, #28]
 8010ec4:	bfb8      	it	lt
 8010ec6:	9204      	strlt	r2, [sp, #16]
 8010ec8:	7823      	ldrb	r3, [r4, #0]
 8010eca:	2b2e      	cmp	r3, #46	; 0x2e
 8010ecc:	d10c      	bne.n	8010ee8 <_svfiprintf_r+0x130>
 8010ece:	7863      	ldrb	r3, [r4, #1]
 8010ed0:	2b2a      	cmp	r3, #42	; 0x2a
 8010ed2:	d134      	bne.n	8010f3e <_svfiprintf_r+0x186>
 8010ed4:	9b03      	ldr	r3, [sp, #12]
 8010ed6:	1d1a      	adds	r2, r3, #4
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	9203      	str	r2, [sp, #12]
 8010edc:	2b00      	cmp	r3, #0
 8010ede:	bfb8      	it	lt
 8010ee0:	f04f 33ff 	movlt.w	r3, #4294967295
 8010ee4:	3402      	adds	r4, #2
 8010ee6:	9305      	str	r3, [sp, #20]
 8010ee8:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8010fb0 <_svfiprintf_r+0x1f8>
 8010eec:	7821      	ldrb	r1, [r4, #0]
 8010eee:	2203      	movs	r2, #3
 8010ef0:	4650      	mov	r0, sl
 8010ef2:	f7ef f98d 	bl	8000210 <memchr>
 8010ef6:	b138      	cbz	r0, 8010f08 <_svfiprintf_r+0x150>
 8010ef8:	9b04      	ldr	r3, [sp, #16]
 8010efa:	eba0 000a 	sub.w	r0, r0, sl
 8010efe:	2240      	movs	r2, #64	; 0x40
 8010f00:	4082      	lsls	r2, r0
 8010f02:	4313      	orrs	r3, r2
 8010f04:	3401      	adds	r4, #1
 8010f06:	9304      	str	r3, [sp, #16]
 8010f08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f0c:	4825      	ldr	r0, [pc, #148]	; (8010fa4 <_svfiprintf_r+0x1ec>)
 8010f0e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010f12:	2206      	movs	r2, #6
 8010f14:	f7ef f97c 	bl	8000210 <memchr>
 8010f18:	2800      	cmp	r0, #0
 8010f1a:	d038      	beq.n	8010f8e <_svfiprintf_r+0x1d6>
 8010f1c:	4b22      	ldr	r3, [pc, #136]	; (8010fa8 <_svfiprintf_r+0x1f0>)
 8010f1e:	bb1b      	cbnz	r3, 8010f68 <_svfiprintf_r+0x1b0>
 8010f20:	9b03      	ldr	r3, [sp, #12]
 8010f22:	3307      	adds	r3, #7
 8010f24:	f023 0307 	bic.w	r3, r3, #7
 8010f28:	3308      	adds	r3, #8
 8010f2a:	9303      	str	r3, [sp, #12]
 8010f2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010f2e:	4433      	add	r3, r6
 8010f30:	9309      	str	r3, [sp, #36]	; 0x24
 8010f32:	e768      	b.n	8010e06 <_svfiprintf_r+0x4e>
 8010f34:	fb0c 3202 	mla	r2, ip, r2, r3
 8010f38:	460c      	mov	r4, r1
 8010f3a:	2001      	movs	r0, #1
 8010f3c:	e7a6      	b.n	8010e8c <_svfiprintf_r+0xd4>
 8010f3e:	2300      	movs	r3, #0
 8010f40:	3401      	adds	r4, #1
 8010f42:	9305      	str	r3, [sp, #20]
 8010f44:	4619      	mov	r1, r3
 8010f46:	f04f 0c0a 	mov.w	ip, #10
 8010f4a:	4620      	mov	r0, r4
 8010f4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010f50:	3a30      	subs	r2, #48	; 0x30
 8010f52:	2a09      	cmp	r2, #9
 8010f54:	d903      	bls.n	8010f5e <_svfiprintf_r+0x1a6>
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d0c6      	beq.n	8010ee8 <_svfiprintf_r+0x130>
 8010f5a:	9105      	str	r1, [sp, #20]
 8010f5c:	e7c4      	b.n	8010ee8 <_svfiprintf_r+0x130>
 8010f5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8010f62:	4604      	mov	r4, r0
 8010f64:	2301      	movs	r3, #1
 8010f66:	e7f0      	b.n	8010f4a <_svfiprintf_r+0x192>
 8010f68:	ab03      	add	r3, sp, #12
 8010f6a:	9300      	str	r3, [sp, #0]
 8010f6c:	462a      	mov	r2, r5
 8010f6e:	4b0f      	ldr	r3, [pc, #60]	; (8010fac <_svfiprintf_r+0x1f4>)
 8010f70:	a904      	add	r1, sp, #16
 8010f72:	4638      	mov	r0, r7
 8010f74:	f7fc fca4 	bl	800d8c0 <_printf_float>
 8010f78:	1c42      	adds	r2, r0, #1
 8010f7a:	4606      	mov	r6, r0
 8010f7c:	d1d6      	bne.n	8010f2c <_svfiprintf_r+0x174>
 8010f7e:	89ab      	ldrh	r3, [r5, #12]
 8010f80:	065b      	lsls	r3, r3, #25
 8010f82:	f53f af2d 	bmi.w	8010de0 <_svfiprintf_r+0x28>
 8010f86:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010f88:	b01d      	add	sp, #116	; 0x74
 8010f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f8e:	ab03      	add	r3, sp, #12
 8010f90:	9300      	str	r3, [sp, #0]
 8010f92:	462a      	mov	r2, r5
 8010f94:	4b05      	ldr	r3, [pc, #20]	; (8010fac <_svfiprintf_r+0x1f4>)
 8010f96:	a904      	add	r1, sp, #16
 8010f98:	4638      	mov	r0, r7
 8010f9a:	f7fc ff35 	bl	800de08 <_printf_i>
 8010f9e:	e7eb      	b.n	8010f78 <_svfiprintf_r+0x1c0>
 8010fa0:	08012dd9 	.word	0x08012dd9
 8010fa4:	08012de3 	.word	0x08012de3
 8010fa8:	0800d8c1 	.word	0x0800d8c1
 8010fac:	08010d05 	.word	0x08010d05
 8010fb0:	08012ddf 	.word	0x08012ddf

08010fb4 <_sungetc_r>:
 8010fb4:	b538      	push	{r3, r4, r5, lr}
 8010fb6:	1c4b      	adds	r3, r1, #1
 8010fb8:	4614      	mov	r4, r2
 8010fba:	d103      	bne.n	8010fc4 <_sungetc_r+0x10>
 8010fbc:	f04f 35ff 	mov.w	r5, #4294967295
 8010fc0:	4628      	mov	r0, r5
 8010fc2:	bd38      	pop	{r3, r4, r5, pc}
 8010fc4:	8993      	ldrh	r3, [r2, #12]
 8010fc6:	f023 0320 	bic.w	r3, r3, #32
 8010fca:	8193      	strh	r3, [r2, #12]
 8010fcc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010fce:	6852      	ldr	r2, [r2, #4]
 8010fd0:	b2cd      	uxtb	r5, r1
 8010fd2:	b18b      	cbz	r3, 8010ff8 <_sungetc_r+0x44>
 8010fd4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010fd6:	4293      	cmp	r3, r2
 8010fd8:	dd08      	ble.n	8010fec <_sungetc_r+0x38>
 8010fda:	6823      	ldr	r3, [r4, #0]
 8010fdc:	1e5a      	subs	r2, r3, #1
 8010fde:	6022      	str	r2, [r4, #0]
 8010fe0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010fe4:	6863      	ldr	r3, [r4, #4]
 8010fe6:	3301      	adds	r3, #1
 8010fe8:	6063      	str	r3, [r4, #4]
 8010fea:	e7e9      	b.n	8010fc0 <_sungetc_r+0xc>
 8010fec:	4621      	mov	r1, r4
 8010fee:	f000 fbe8 	bl	80117c2 <__submore>
 8010ff2:	2800      	cmp	r0, #0
 8010ff4:	d0f1      	beq.n	8010fda <_sungetc_r+0x26>
 8010ff6:	e7e1      	b.n	8010fbc <_sungetc_r+0x8>
 8010ff8:	6921      	ldr	r1, [r4, #16]
 8010ffa:	6823      	ldr	r3, [r4, #0]
 8010ffc:	b151      	cbz	r1, 8011014 <_sungetc_r+0x60>
 8010ffe:	4299      	cmp	r1, r3
 8011000:	d208      	bcs.n	8011014 <_sungetc_r+0x60>
 8011002:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8011006:	42a9      	cmp	r1, r5
 8011008:	d104      	bne.n	8011014 <_sungetc_r+0x60>
 801100a:	3b01      	subs	r3, #1
 801100c:	3201      	adds	r2, #1
 801100e:	6023      	str	r3, [r4, #0]
 8011010:	6062      	str	r2, [r4, #4]
 8011012:	e7d5      	b.n	8010fc0 <_sungetc_r+0xc>
 8011014:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8011018:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801101c:	6363      	str	r3, [r4, #52]	; 0x34
 801101e:	2303      	movs	r3, #3
 8011020:	63a3      	str	r3, [r4, #56]	; 0x38
 8011022:	4623      	mov	r3, r4
 8011024:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011028:	6023      	str	r3, [r4, #0]
 801102a:	2301      	movs	r3, #1
 801102c:	e7dc      	b.n	8010fe8 <_sungetc_r+0x34>

0801102e <__ssrefill_r>:
 801102e:	b510      	push	{r4, lr}
 8011030:	460c      	mov	r4, r1
 8011032:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8011034:	b169      	cbz	r1, 8011052 <__ssrefill_r+0x24>
 8011036:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801103a:	4299      	cmp	r1, r3
 801103c:	d001      	beq.n	8011042 <__ssrefill_r+0x14>
 801103e:	f7fe fac9 	bl	800f5d4 <_free_r>
 8011042:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011044:	6063      	str	r3, [r4, #4]
 8011046:	2000      	movs	r0, #0
 8011048:	6360      	str	r0, [r4, #52]	; 0x34
 801104a:	b113      	cbz	r3, 8011052 <__ssrefill_r+0x24>
 801104c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801104e:	6023      	str	r3, [r4, #0]
 8011050:	bd10      	pop	{r4, pc}
 8011052:	6923      	ldr	r3, [r4, #16]
 8011054:	6023      	str	r3, [r4, #0]
 8011056:	2300      	movs	r3, #0
 8011058:	6063      	str	r3, [r4, #4]
 801105a:	89a3      	ldrh	r3, [r4, #12]
 801105c:	f043 0320 	orr.w	r3, r3, #32
 8011060:	81a3      	strh	r3, [r4, #12]
 8011062:	f04f 30ff 	mov.w	r0, #4294967295
 8011066:	e7f3      	b.n	8011050 <__ssrefill_r+0x22>

08011068 <__ssvfiscanf_r>:
 8011068:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801106c:	460c      	mov	r4, r1
 801106e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8011072:	2100      	movs	r1, #0
 8011074:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8011078:	49a6      	ldr	r1, [pc, #664]	; (8011314 <__ssvfiscanf_r+0x2ac>)
 801107a:	91a0      	str	r1, [sp, #640]	; 0x280
 801107c:	f10d 0804 	add.w	r8, sp, #4
 8011080:	49a5      	ldr	r1, [pc, #660]	; (8011318 <__ssvfiscanf_r+0x2b0>)
 8011082:	4fa6      	ldr	r7, [pc, #664]	; (801131c <__ssvfiscanf_r+0x2b4>)
 8011084:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8011320 <__ssvfiscanf_r+0x2b8>
 8011088:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801108c:	4606      	mov	r6, r0
 801108e:	91a1      	str	r1, [sp, #644]	; 0x284
 8011090:	9300      	str	r3, [sp, #0]
 8011092:	7813      	ldrb	r3, [r2, #0]
 8011094:	2b00      	cmp	r3, #0
 8011096:	f000 815a 	beq.w	801134e <__ssvfiscanf_r+0x2e6>
 801109a:	5cf9      	ldrb	r1, [r7, r3]
 801109c:	f011 0108 	ands.w	r1, r1, #8
 80110a0:	f102 0501 	add.w	r5, r2, #1
 80110a4:	d019      	beq.n	80110da <__ssvfiscanf_r+0x72>
 80110a6:	6863      	ldr	r3, [r4, #4]
 80110a8:	2b00      	cmp	r3, #0
 80110aa:	dd0f      	ble.n	80110cc <__ssvfiscanf_r+0x64>
 80110ac:	6823      	ldr	r3, [r4, #0]
 80110ae:	781a      	ldrb	r2, [r3, #0]
 80110b0:	5cba      	ldrb	r2, [r7, r2]
 80110b2:	0712      	lsls	r2, r2, #28
 80110b4:	d401      	bmi.n	80110ba <__ssvfiscanf_r+0x52>
 80110b6:	462a      	mov	r2, r5
 80110b8:	e7eb      	b.n	8011092 <__ssvfiscanf_r+0x2a>
 80110ba:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80110bc:	3201      	adds	r2, #1
 80110be:	9245      	str	r2, [sp, #276]	; 0x114
 80110c0:	6862      	ldr	r2, [r4, #4]
 80110c2:	3301      	adds	r3, #1
 80110c4:	3a01      	subs	r2, #1
 80110c6:	6062      	str	r2, [r4, #4]
 80110c8:	6023      	str	r3, [r4, #0]
 80110ca:	e7ec      	b.n	80110a6 <__ssvfiscanf_r+0x3e>
 80110cc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80110ce:	4621      	mov	r1, r4
 80110d0:	4630      	mov	r0, r6
 80110d2:	4798      	blx	r3
 80110d4:	2800      	cmp	r0, #0
 80110d6:	d0e9      	beq.n	80110ac <__ssvfiscanf_r+0x44>
 80110d8:	e7ed      	b.n	80110b6 <__ssvfiscanf_r+0x4e>
 80110da:	2b25      	cmp	r3, #37	; 0x25
 80110dc:	d012      	beq.n	8011104 <__ssvfiscanf_r+0x9c>
 80110de:	469a      	mov	sl, r3
 80110e0:	6863      	ldr	r3, [r4, #4]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	f340 8091 	ble.w	801120a <__ssvfiscanf_r+0x1a2>
 80110e8:	6822      	ldr	r2, [r4, #0]
 80110ea:	7813      	ldrb	r3, [r2, #0]
 80110ec:	4553      	cmp	r3, sl
 80110ee:	f040 812e 	bne.w	801134e <__ssvfiscanf_r+0x2e6>
 80110f2:	6863      	ldr	r3, [r4, #4]
 80110f4:	3b01      	subs	r3, #1
 80110f6:	6063      	str	r3, [r4, #4]
 80110f8:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80110fa:	3201      	adds	r2, #1
 80110fc:	3301      	adds	r3, #1
 80110fe:	6022      	str	r2, [r4, #0]
 8011100:	9345      	str	r3, [sp, #276]	; 0x114
 8011102:	e7d8      	b.n	80110b6 <__ssvfiscanf_r+0x4e>
 8011104:	9141      	str	r1, [sp, #260]	; 0x104
 8011106:	9143      	str	r1, [sp, #268]	; 0x10c
 8011108:	7853      	ldrb	r3, [r2, #1]
 801110a:	2b2a      	cmp	r3, #42	; 0x2a
 801110c:	bf02      	ittt	eq
 801110e:	2310      	moveq	r3, #16
 8011110:	1c95      	addeq	r5, r2, #2
 8011112:	9341      	streq	r3, [sp, #260]	; 0x104
 8011114:	220a      	movs	r2, #10
 8011116:	46aa      	mov	sl, r5
 8011118:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801111c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8011120:	2b09      	cmp	r3, #9
 8011122:	d91c      	bls.n	801115e <__ssvfiscanf_r+0xf6>
 8011124:	487e      	ldr	r0, [pc, #504]	; (8011320 <__ssvfiscanf_r+0x2b8>)
 8011126:	2203      	movs	r2, #3
 8011128:	f7ef f872 	bl	8000210 <memchr>
 801112c:	b138      	cbz	r0, 801113e <__ssvfiscanf_r+0xd6>
 801112e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011130:	eba0 0009 	sub.w	r0, r0, r9
 8011134:	2301      	movs	r3, #1
 8011136:	4083      	lsls	r3, r0
 8011138:	4313      	orrs	r3, r2
 801113a:	9341      	str	r3, [sp, #260]	; 0x104
 801113c:	4655      	mov	r5, sl
 801113e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011142:	2b78      	cmp	r3, #120	; 0x78
 8011144:	d806      	bhi.n	8011154 <__ssvfiscanf_r+0xec>
 8011146:	2b57      	cmp	r3, #87	; 0x57
 8011148:	d810      	bhi.n	801116c <__ssvfiscanf_r+0x104>
 801114a:	2b25      	cmp	r3, #37	; 0x25
 801114c:	d0c7      	beq.n	80110de <__ssvfiscanf_r+0x76>
 801114e:	d857      	bhi.n	8011200 <__ssvfiscanf_r+0x198>
 8011150:	2b00      	cmp	r3, #0
 8011152:	d065      	beq.n	8011220 <__ssvfiscanf_r+0x1b8>
 8011154:	2303      	movs	r3, #3
 8011156:	9347      	str	r3, [sp, #284]	; 0x11c
 8011158:	230a      	movs	r3, #10
 801115a:	9342      	str	r3, [sp, #264]	; 0x108
 801115c:	e076      	b.n	801124c <__ssvfiscanf_r+0x1e4>
 801115e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8011160:	fb02 1103 	mla	r1, r2, r3, r1
 8011164:	3930      	subs	r1, #48	; 0x30
 8011166:	9143      	str	r1, [sp, #268]	; 0x10c
 8011168:	4655      	mov	r5, sl
 801116a:	e7d4      	b.n	8011116 <__ssvfiscanf_r+0xae>
 801116c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8011170:	2a20      	cmp	r2, #32
 8011172:	d8ef      	bhi.n	8011154 <__ssvfiscanf_r+0xec>
 8011174:	a101      	add	r1, pc, #4	; (adr r1, 801117c <__ssvfiscanf_r+0x114>)
 8011176:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801117a:	bf00      	nop
 801117c:	0801122f 	.word	0x0801122f
 8011180:	08011155 	.word	0x08011155
 8011184:	08011155 	.word	0x08011155
 8011188:	0801128d 	.word	0x0801128d
 801118c:	08011155 	.word	0x08011155
 8011190:	08011155 	.word	0x08011155
 8011194:	08011155 	.word	0x08011155
 8011198:	08011155 	.word	0x08011155
 801119c:	08011155 	.word	0x08011155
 80111a0:	08011155 	.word	0x08011155
 80111a4:	08011155 	.word	0x08011155
 80111a8:	080112a3 	.word	0x080112a3
 80111ac:	08011289 	.word	0x08011289
 80111b0:	08011207 	.word	0x08011207
 80111b4:	08011207 	.word	0x08011207
 80111b8:	08011207 	.word	0x08011207
 80111bc:	08011155 	.word	0x08011155
 80111c0:	08011245 	.word	0x08011245
 80111c4:	08011155 	.word	0x08011155
 80111c8:	08011155 	.word	0x08011155
 80111cc:	08011155 	.word	0x08011155
 80111d0:	08011155 	.word	0x08011155
 80111d4:	080112b3 	.word	0x080112b3
 80111d8:	08011281 	.word	0x08011281
 80111dc:	08011227 	.word	0x08011227
 80111e0:	08011155 	.word	0x08011155
 80111e4:	08011155 	.word	0x08011155
 80111e8:	080112af 	.word	0x080112af
 80111ec:	08011155 	.word	0x08011155
 80111f0:	08011289 	.word	0x08011289
 80111f4:	08011155 	.word	0x08011155
 80111f8:	08011155 	.word	0x08011155
 80111fc:	0801122f 	.word	0x0801122f
 8011200:	3b45      	subs	r3, #69	; 0x45
 8011202:	2b02      	cmp	r3, #2
 8011204:	d8a6      	bhi.n	8011154 <__ssvfiscanf_r+0xec>
 8011206:	2305      	movs	r3, #5
 8011208:	e01f      	b.n	801124a <__ssvfiscanf_r+0x1e2>
 801120a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801120c:	4621      	mov	r1, r4
 801120e:	4630      	mov	r0, r6
 8011210:	4798      	blx	r3
 8011212:	2800      	cmp	r0, #0
 8011214:	f43f af68 	beq.w	80110e8 <__ssvfiscanf_r+0x80>
 8011218:	9844      	ldr	r0, [sp, #272]	; 0x110
 801121a:	2800      	cmp	r0, #0
 801121c:	f040 808d 	bne.w	801133a <__ssvfiscanf_r+0x2d2>
 8011220:	f04f 30ff 	mov.w	r0, #4294967295
 8011224:	e08f      	b.n	8011346 <__ssvfiscanf_r+0x2de>
 8011226:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011228:	f042 0220 	orr.w	r2, r2, #32
 801122c:	9241      	str	r2, [sp, #260]	; 0x104
 801122e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8011230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8011234:	9241      	str	r2, [sp, #260]	; 0x104
 8011236:	2210      	movs	r2, #16
 8011238:	2b6f      	cmp	r3, #111	; 0x6f
 801123a:	9242      	str	r2, [sp, #264]	; 0x108
 801123c:	bf34      	ite	cc
 801123e:	2303      	movcc	r3, #3
 8011240:	2304      	movcs	r3, #4
 8011242:	e002      	b.n	801124a <__ssvfiscanf_r+0x1e2>
 8011244:	2300      	movs	r3, #0
 8011246:	9342      	str	r3, [sp, #264]	; 0x108
 8011248:	2303      	movs	r3, #3
 801124a:	9347      	str	r3, [sp, #284]	; 0x11c
 801124c:	6863      	ldr	r3, [r4, #4]
 801124e:	2b00      	cmp	r3, #0
 8011250:	dd3d      	ble.n	80112ce <__ssvfiscanf_r+0x266>
 8011252:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011254:	0659      	lsls	r1, r3, #25
 8011256:	d404      	bmi.n	8011262 <__ssvfiscanf_r+0x1fa>
 8011258:	6823      	ldr	r3, [r4, #0]
 801125a:	781a      	ldrb	r2, [r3, #0]
 801125c:	5cba      	ldrb	r2, [r7, r2]
 801125e:	0712      	lsls	r2, r2, #28
 8011260:	d43c      	bmi.n	80112dc <__ssvfiscanf_r+0x274>
 8011262:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8011264:	2b02      	cmp	r3, #2
 8011266:	dc4b      	bgt.n	8011300 <__ssvfiscanf_r+0x298>
 8011268:	466b      	mov	r3, sp
 801126a:	4622      	mov	r2, r4
 801126c:	a941      	add	r1, sp, #260	; 0x104
 801126e:	4630      	mov	r0, r6
 8011270:	f000 f872 	bl	8011358 <_scanf_chars>
 8011274:	2801      	cmp	r0, #1
 8011276:	d06a      	beq.n	801134e <__ssvfiscanf_r+0x2e6>
 8011278:	2802      	cmp	r0, #2
 801127a:	f47f af1c 	bne.w	80110b6 <__ssvfiscanf_r+0x4e>
 801127e:	e7cb      	b.n	8011218 <__ssvfiscanf_r+0x1b0>
 8011280:	2308      	movs	r3, #8
 8011282:	9342      	str	r3, [sp, #264]	; 0x108
 8011284:	2304      	movs	r3, #4
 8011286:	e7e0      	b.n	801124a <__ssvfiscanf_r+0x1e2>
 8011288:	220a      	movs	r2, #10
 801128a:	e7d5      	b.n	8011238 <__ssvfiscanf_r+0x1d0>
 801128c:	4629      	mov	r1, r5
 801128e:	4640      	mov	r0, r8
 8011290:	f000 fa5e 	bl	8011750 <__sccl>
 8011294:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8011296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801129a:	9341      	str	r3, [sp, #260]	; 0x104
 801129c:	4605      	mov	r5, r0
 801129e:	2301      	movs	r3, #1
 80112a0:	e7d3      	b.n	801124a <__ssvfiscanf_r+0x1e2>
 80112a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80112a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112a8:	9341      	str	r3, [sp, #260]	; 0x104
 80112aa:	2300      	movs	r3, #0
 80112ac:	e7cd      	b.n	801124a <__ssvfiscanf_r+0x1e2>
 80112ae:	2302      	movs	r3, #2
 80112b0:	e7cb      	b.n	801124a <__ssvfiscanf_r+0x1e2>
 80112b2:	9841      	ldr	r0, [sp, #260]	; 0x104
 80112b4:	06c3      	lsls	r3, r0, #27
 80112b6:	f53f aefe 	bmi.w	80110b6 <__ssvfiscanf_r+0x4e>
 80112ba:	9b00      	ldr	r3, [sp, #0]
 80112bc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80112be:	1d19      	adds	r1, r3, #4
 80112c0:	9100      	str	r1, [sp, #0]
 80112c2:	681b      	ldr	r3, [r3, #0]
 80112c4:	07c0      	lsls	r0, r0, #31
 80112c6:	bf4c      	ite	mi
 80112c8:	801a      	strhmi	r2, [r3, #0]
 80112ca:	601a      	strpl	r2, [r3, #0]
 80112cc:	e6f3      	b.n	80110b6 <__ssvfiscanf_r+0x4e>
 80112ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80112d0:	4621      	mov	r1, r4
 80112d2:	4630      	mov	r0, r6
 80112d4:	4798      	blx	r3
 80112d6:	2800      	cmp	r0, #0
 80112d8:	d0bb      	beq.n	8011252 <__ssvfiscanf_r+0x1ea>
 80112da:	e79d      	b.n	8011218 <__ssvfiscanf_r+0x1b0>
 80112dc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80112de:	3201      	adds	r2, #1
 80112e0:	9245      	str	r2, [sp, #276]	; 0x114
 80112e2:	6862      	ldr	r2, [r4, #4]
 80112e4:	3a01      	subs	r2, #1
 80112e6:	2a00      	cmp	r2, #0
 80112e8:	6062      	str	r2, [r4, #4]
 80112ea:	dd02      	ble.n	80112f2 <__ssvfiscanf_r+0x28a>
 80112ec:	3301      	adds	r3, #1
 80112ee:	6023      	str	r3, [r4, #0]
 80112f0:	e7b2      	b.n	8011258 <__ssvfiscanf_r+0x1f0>
 80112f2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80112f4:	4621      	mov	r1, r4
 80112f6:	4630      	mov	r0, r6
 80112f8:	4798      	blx	r3
 80112fa:	2800      	cmp	r0, #0
 80112fc:	d0ac      	beq.n	8011258 <__ssvfiscanf_r+0x1f0>
 80112fe:	e78b      	b.n	8011218 <__ssvfiscanf_r+0x1b0>
 8011300:	2b04      	cmp	r3, #4
 8011302:	dc0f      	bgt.n	8011324 <__ssvfiscanf_r+0x2bc>
 8011304:	466b      	mov	r3, sp
 8011306:	4622      	mov	r2, r4
 8011308:	a941      	add	r1, sp, #260	; 0x104
 801130a:	4630      	mov	r0, r6
 801130c:	f000 f87e 	bl	801140c <_scanf_i>
 8011310:	e7b0      	b.n	8011274 <__ssvfiscanf_r+0x20c>
 8011312:	bf00      	nop
 8011314:	08010fb5 	.word	0x08010fb5
 8011318:	0801102f 	.word	0x0801102f
 801131c:	08012cd9 	.word	0x08012cd9
 8011320:	08012ddf 	.word	0x08012ddf
 8011324:	4b0b      	ldr	r3, [pc, #44]	; (8011354 <__ssvfiscanf_r+0x2ec>)
 8011326:	2b00      	cmp	r3, #0
 8011328:	f43f aec5 	beq.w	80110b6 <__ssvfiscanf_r+0x4e>
 801132c:	466b      	mov	r3, sp
 801132e:	4622      	mov	r2, r4
 8011330:	a941      	add	r1, sp, #260	; 0x104
 8011332:	4630      	mov	r0, r6
 8011334:	f7fc fe8a 	bl	800e04c <_scanf_float>
 8011338:	e79c      	b.n	8011274 <__ssvfiscanf_r+0x20c>
 801133a:	89a3      	ldrh	r3, [r4, #12]
 801133c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8011340:	bf18      	it	ne
 8011342:	f04f 30ff 	movne.w	r0, #4294967295
 8011346:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801134a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801134e:	9844      	ldr	r0, [sp, #272]	; 0x110
 8011350:	e7f9      	b.n	8011346 <__ssvfiscanf_r+0x2de>
 8011352:	bf00      	nop
 8011354:	0800e04d 	.word	0x0800e04d

08011358 <_scanf_chars>:
 8011358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801135c:	4615      	mov	r5, r2
 801135e:	688a      	ldr	r2, [r1, #8]
 8011360:	4680      	mov	r8, r0
 8011362:	460c      	mov	r4, r1
 8011364:	b932      	cbnz	r2, 8011374 <_scanf_chars+0x1c>
 8011366:	698a      	ldr	r2, [r1, #24]
 8011368:	2a00      	cmp	r2, #0
 801136a:	bf0c      	ite	eq
 801136c:	2201      	moveq	r2, #1
 801136e:	f04f 32ff 	movne.w	r2, #4294967295
 8011372:	608a      	str	r2, [r1, #8]
 8011374:	6822      	ldr	r2, [r4, #0]
 8011376:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8011408 <_scanf_chars+0xb0>
 801137a:	06d1      	lsls	r1, r2, #27
 801137c:	bf5f      	itttt	pl
 801137e:	681a      	ldrpl	r2, [r3, #0]
 8011380:	1d11      	addpl	r1, r2, #4
 8011382:	6019      	strpl	r1, [r3, #0]
 8011384:	6816      	ldrpl	r6, [r2, #0]
 8011386:	2700      	movs	r7, #0
 8011388:	69a0      	ldr	r0, [r4, #24]
 801138a:	b188      	cbz	r0, 80113b0 <_scanf_chars+0x58>
 801138c:	2801      	cmp	r0, #1
 801138e:	d107      	bne.n	80113a0 <_scanf_chars+0x48>
 8011390:	682a      	ldr	r2, [r5, #0]
 8011392:	7811      	ldrb	r1, [r2, #0]
 8011394:	6962      	ldr	r2, [r4, #20]
 8011396:	5c52      	ldrb	r2, [r2, r1]
 8011398:	b952      	cbnz	r2, 80113b0 <_scanf_chars+0x58>
 801139a:	2f00      	cmp	r7, #0
 801139c:	d031      	beq.n	8011402 <_scanf_chars+0xaa>
 801139e:	e022      	b.n	80113e6 <_scanf_chars+0x8e>
 80113a0:	2802      	cmp	r0, #2
 80113a2:	d120      	bne.n	80113e6 <_scanf_chars+0x8e>
 80113a4:	682b      	ldr	r3, [r5, #0]
 80113a6:	781b      	ldrb	r3, [r3, #0]
 80113a8:	f819 3003 	ldrb.w	r3, [r9, r3]
 80113ac:	071b      	lsls	r3, r3, #28
 80113ae:	d41a      	bmi.n	80113e6 <_scanf_chars+0x8e>
 80113b0:	6823      	ldr	r3, [r4, #0]
 80113b2:	06da      	lsls	r2, r3, #27
 80113b4:	bf5e      	ittt	pl
 80113b6:	682b      	ldrpl	r3, [r5, #0]
 80113b8:	781b      	ldrbpl	r3, [r3, #0]
 80113ba:	f806 3b01 	strbpl.w	r3, [r6], #1
 80113be:	682a      	ldr	r2, [r5, #0]
 80113c0:	686b      	ldr	r3, [r5, #4]
 80113c2:	3201      	adds	r2, #1
 80113c4:	602a      	str	r2, [r5, #0]
 80113c6:	68a2      	ldr	r2, [r4, #8]
 80113c8:	3b01      	subs	r3, #1
 80113ca:	3a01      	subs	r2, #1
 80113cc:	606b      	str	r3, [r5, #4]
 80113ce:	3701      	adds	r7, #1
 80113d0:	60a2      	str	r2, [r4, #8]
 80113d2:	b142      	cbz	r2, 80113e6 <_scanf_chars+0x8e>
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	dcd7      	bgt.n	8011388 <_scanf_chars+0x30>
 80113d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80113dc:	4629      	mov	r1, r5
 80113de:	4640      	mov	r0, r8
 80113e0:	4798      	blx	r3
 80113e2:	2800      	cmp	r0, #0
 80113e4:	d0d0      	beq.n	8011388 <_scanf_chars+0x30>
 80113e6:	6823      	ldr	r3, [r4, #0]
 80113e8:	f013 0310 	ands.w	r3, r3, #16
 80113ec:	d105      	bne.n	80113fa <_scanf_chars+0xa2>
 80113ee:	68e2      	ldr	r2, [r4, #12]
 80113f0:	3201      	adds	r2, #1
 80113f2:	60e2      	str	r2, [r4, #12]
 80113f4:	69a2      	ldr	r2, [r4, #24]
 80113f6:	b102      	cbz	r2, 80113fa <_scanf_chars+0xa2>
 80113f8:	7033      	strb	r3, [r6, #0]
 80113fa:	6923      	ldr	r3, [r4, #16]
 80113fc:	443b      	add	r3, r7
 80113fe:	6123      	str	r3, [r4, #16]
 8011400:	2000      	movs	r0, #0
 8011402:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011406:	bf00      	nop
 8011408:	08012cd9 	.word	0x08012cd9

0801140c <_scanf_i>:
 801140c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011410:	4698      	mov	r8, r3
 8011412:	4b74      	ldr	r3, [pc, #464]	; (80115e4 <_scanf_i+0x1d8>)
 8011414:	460c      	mov	r4, r1
 8011416:	4682      	mov	sl, r0
 8011418:	4616      	mov	r6, r2
 801141a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801141e:	b087      	sub	sp, #28
 8011420:	ab03      	add	r3, sp, #12
 8011422:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8011426:	4b70      	ldr	r3, [pc, #448]	; (80115e8 <_scanf_i+0x1dc>)
 8011428:	69a1      	ldr	r1, [r4, #24]
 801142a:	4a70      	ldr	r2, [pc, #448]	; (80115ec <_scanf_i+0x1e0>)
 801142c:	2903      	cmp	r1, #3
 801142e:	bf18      	it	ne
 8011430:	461a      	movne	r2, r3
 8011432:	68a3      	ldr	r3, [r4, #8]
 8011434:	9201      	str	r2, [sp, #4]
 8011436:	1e5a      	subs	r2, r3, #1
 8011438:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801143c:	bf88      	it	hi
 801143e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011442:	4627      	mov	r7, r4
 8011444:	bf82      	ittt	hi
 8011446:	eb03 0905 	addhi.w	r9, r3, r5
 801144a:	f240 135d 	movwhi	r3, #349	; 0x15d
 801144e:	60a3      	strhi	r3, [r4, #8]
 8011450:	f857 3b1c 	ldr.w	r3, [r7], #28
 8011454:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8011458:	bf98      	it	ls
 801145a:	f04f 0900 	movls.w	r9, #0
 801145e:	6023      	str	r3, [r4, #0]
 8011460:	463d      	mov	r5, r7
 8011462:	f04f 0b00 	mov.w	fp, #0
 8011466:	6831      	ldr	r1, [r6, #0]
 8011468:	ab03      	add	r3, sp, #12
 801146a:	7809      	ldrb	r1, [r1, #0]
 801146c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8011470:	2202      	movs	r2, #2
 8011472:	f7ee fecd 	bl	8000210 <memchr>
 8011476:	b328      	cbz	r0, 80114c4 <_scanf_i+0xb8>
 8011478:	f1bb 0f01 	cmp.w	fp, #1
 801147c:	d159      	bne.n	8011532 <_scanf_i+0x126>
 801147e:	6862      	ldr	r2, [r4, #4]
 8011480:	b92a      	cbnz	r2, 801148e <_scanf_i+0x82>
 8011482:	6822      	ldr	r2, [r4, #0]
 8011484:	2308      	movs	r3, #8
 8011486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801148a:	6063      	str	r3, [r4, #4]
 801148c:	6022      	str	r2, [r4, #0]
 801148e:	6822      	ldr	r2, [r4, #0]
 8011490:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8011494:	6022      	str	r2, [r4, #0]
 8011496:	68a2      	ldr	r2, [r4, #8]
 8011498:	1e51      	subs	r1, r2, #1
 801149a:	60a1      	str	r1, [r4, #8]
 801149c:	b192      	cbz	r2, 80114c4 <_scanf_i+0xb8>
 801149e:	6832      	ldr	r2, [r6, #0]
 80114a0:	1c51      	adds	r1, r2, #1
 80114a2:	6031      	str	r1, [r6, #0]
 80114a4:	7812      	ldrb	r2, [r2, #0]
 80114a6:	f805 2b01 	strb.w	r2, [r5], #1
 80114aa:	6872      	ldr	r2, [r6, #4]
 80114ac:	3a01      	subs	r2, #1
 80114ae:	2a00      	cmp	r2, #0
 80114b0:	6072      	str	r2, [r6, #4]
 80114b2:	dc07      	bgt.n	80114c4 <_scanf_i+0xb8>
 80114b4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 80114b8:	4631      	mov	r1, r6
 80114ba:	4650      	mov	r0, sl
 80114bc:	4790      	blx	r2
 80114be:	2800      	cmp	r0, #0
 80114c0:	f040 8085 	bne.w	80115ce <_scanf_i+0x1c2>
 80114c4:	f10b 0b01 	add.w	fp, fp, #1
 80114c8:	f1bb 0f03 	cmp.w	fp, #3
 80114cc:	d1cb      	bne.n	8011466 <_scanf_i+0x5a>
 80114ce:	6863      	ldr	r3, [r4, #4]
 80114d0:	b90b      	cbnz	r3, 80114d6 <_scanf_i+0xca>
 80114d2:	230a      	movs	r3, #10
 80114d4:	6063      	str	r3, [r4, #4]
 80114d6:	6863      	ldr	r3, [r4, #4]
 80114d8:	4945      	ldr	r1, [pc, #276]	; (80115f0 <_scanf_i+0x1e4>)
 80114da:	6960      	ldr	r0, [r4, #20]
 80114dc:	1ac9      	subs	r1, r1, r3
 80114de:	f000 f937 	bl	8011750 <__sccl>
 80114e2:	f04f 0b00 	mov.w	fp, #0
 80114e6:	68a3      	ldr	r3, [r4, #8]
 80114e8:	6822      	ldr	r2, [r4, #0]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d03d      	beq.n	801156a <_scanf_i+0x15e>
 80114ee:	6831      	ldr	r1, [r6, #0]
 80114f0:	6960      	ldr	r0, [r4, #20]
 80114f2:	f891 c000 	ldrb.w	ip, [r1]
 80114f6:	f810 000c 	ldrb.w	r0, [r0, ip]
 80114fa:	2800      	cmp	r0, #0
 80114fc:	d035      	beq.n	801156a <_scanf_i+0x15e>
 80114fe:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8011502:	d124      	bne.n	801154e <_scanf_i+0x142>
 8011504:	0510      	lsls	r0, r2, #20
 8011506:	d522      	bpl.n	801154e <_scanf_i+0x142>
 8011508:	f10b 0b01 	add.w	fp, fp, #1
 801150c:	f1b9 0f00 	cmp.w	r9, #0
 8011510:	d003      	beq.n	801151a <_scanf_i+0x10e>
 8011512:	3301      	adds	r3, #1
 8011514:	f109 39ff 	add.w	r9, r9, #4294967295
 8011518:	60a3      	str	r3, [r4, #8]
 801151a:	6873      	ldr	r3, [r6, #4]
 801151c:	3b01      	subs	r3, #1
 801151e:	2b00      	cmp	r3, #0
 8011520:	6073      	str	r3, [r6, #4]
 8011522:	dd1b      	ble.n	801155c <_scanf_i+0x150>
 8011524:	6833      	ldr	r3, [r6, #0]
 8011526:	3301      	adds	r3, #1
 8011528:	6033      	str	r3, [r6, #0]
 801152a:	68a3      	ldr	r3, [r4, #8]
 801152c:	3b01      	subs	r3, #1
 801152e:	60a3      	str	r3, [r4, #8]
 8011530:	e7d9      	b.n	80114e6 <_scanf_i+0xda>
 8011532:	f1bb 0f02 	cmp.w	fp, #2
 8011536:	d1ae      	bne.n	8011496 <_scanf_i+0x8a>
 8011538:	6822      	ldr	r2, [r4, #0]
 801153a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801153e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8011542:	d1bf      	bne.n	80114c4 <_scanf_i+0xb8>
 8011544:	2310      	movs	r3, #16
 8011546:	6063      	str	r3, [r4, #4]
 8011548:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801154c:	e7a2      	b.n	8011494 <_scanf_i+0x88>
 801154e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8011552:	6022      	str	r2, [r4, #0]
 8011554:	780b      	ldrb	r3, [r1, #0]
 8011556:	f805 3b01 	strb.w	r3, [r5], #1
 801155a:	e7de      	b.n	801151a <_scanf_i+0x10e>
 801155c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011560:	4631      	mov	r1, r6
 8011562:	4650      	mov	r0, sl
 8011564:	4798      	blx	r3
 8011566:	2800      	cmp	r0, #0
 8011568:	d0df      	beq.n	801152a <_scanf_i+0x11e>
 801156a:	6823      	ldr	r3, [r4, #0]
 801156c:	05d9      	lsls	r1, r3, #23
 801156e:	d50d      	bpl.n	801158c <_scanf_i+0x180>
 8011570:	42bd      	cmp	r5, r7
 8011572:	d909      	bls.n	8011588 <_scanf_i+0x17c>
 8011574:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8011578:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801157c:	4632      	mov	r2, r6
 801157e:	4650      	mov	r0, sl
 8011580:	4798      	blx	r3
 8011582:	f105 39ff 	add.w	r9, r5, #4294967295
 8011586:	464d      	mov	r5, r9
 8011588:	42bd      	cmp	r5, r7
 801158a:	d028      	beq.n	80115de <_scanf_i+0x1d2>
 801158c:	6822      	ldr	r2, [r4, #0]
 801158e:	f012 0210 	ands.w	r2, r2, #16
 8011592:	d113      	bne.n	80115bc <_scanf_i+0x1b0>
 8011594:	702a      	strb	r2, [r5, #0]
 8011596:	6863      	ldr	r3, [r4, #4]
 8011598:	9e01      	ldr	r6, [sp, #4]
 801159a:	4639      	mov	r1, r7
 801159c:	4650      	mov	r0, sl
 801159e:	47b0      	blx	r6
 80115a0:	f8d8 3000 	ldr.w	r3, [r8]
 80115a4:	6821      	ldr	r1, [r4, #0]
 80115a6:	1d1a      	adds	r2, r3, #4
 80115a8:	f8c8 2000 	str.w	r2, [r8]
 80115ac:	f011 0f20 	tst.w	r1, #32
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	d00f      	beq.n	80115d4 <_scanf_i+0x1c8>
 80115b4:	6018      	str	r0, [r3, #0]
 80115b6:	68e3      	ldr	r3, [r4, #12]
 80115b8:	3301      	adds	r3, #1
 80115ba:	60e3      	str	r3, [r4, #12]
 80115bc:	6923      	ldr	r3, [r4, #16]
 80115be:	1bed      	subs	r5, r5, r7
 80115c0:	445d      	add	r5, fp
 80115c2:	442b      	add	r3, r5
 80115c4:	6123      	str	r3, [r4, #16]
 80115c6:	2000      	movs	r0, #0
 80115c8:	b007      	add	sp, #28
 80115ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115ce:	f04f 0b00 	mov.w	fp, #0
 80115d2:	e7ca      	b.n	801156a <_scanf_i+0x15e>
 80115d4:	07ca      	lsls	r2, r1, #31
 80115d6:	bf4c      	ite	mi
 80115d8:	8018      	strhmi	r0, [r3, #0]
 80115da:	6018      	strpl	r0, [r3, #0]
 80115dc:	e7eb      	b.n	80115b6 <_scanf_i+0x1aa>
 80115de:	2001      	movs	r0, #1
 80115e0:	e7f2      	b.n	80115c8 <_scanf_i+0x1bc>
 80115e2:	bf00      	nop
 80115e4:	0801292c 	.word	0x0801292c
 80115e8:	080120f1 	.word	0x080120f1
 80115ec:	08010d01 	.word	0x08010d01
 80115f0:	08012dfa 	.word	0x08012dfa

080115f4 <__sflush_r>:
 80115f4:	898a      	ldrh	r2, [r1, #12]
 80115f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115fa:	4605      	mov	r5, r0
 80115fc:	0710      	lsls	r0, r2, #28
 80115fe:	460c      	mov	r4, r1
 8011600:	d458      	bmi.n	80116b4 <__sflush_r+0xc0>
 8011602:	684b      	ldr	r3, [r1, #4]
 8011604:	2b00      	cmp	r3, #0
 8011606:	dc05      	bgt.n	8011614 <__sflush_r+0x20>
 8011608:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801160a:	2b00      	cmp	r3, #0
 801160c:	dc02      	bgt.n	8011614 <__sflush_r+0x20>
 801160e:	2000      	movs	r0, #0
 8011610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011616:	2e00      	cmp	r6, #0
 8011618:	d0f9      	beq.n	801160e <__sflush_r+0x1a>
 801161a:	2300      	movs	r3, #0
 801161c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011620:	682f      	ldr	r7, [r5, #0]
 8011622:	6a21      	ldr	r1, [r4, #32]
 8011624:	602b      	str	r3, [r5, #0]
 8011626:	d032      	beq.n	801168e <__sflush_r+0x9a>
 8011628:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801162a:	89a3      	ldrh	r3, [r4, #12]
 801162c:	075a      	lsls	r2, r3, #29
 801162e:	d505      	bpl.n	801163c <__sflush_r+0x48>
 8011630:	6863      	ldr	r3, [r4, #4]
 8011632:	1ac0      	subs	r0, r0, r3
 8011634:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011636:	b10b      	cbz	r3, 801163c <__sflush_r+0x48>
 8011638:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801163a:	1ac0      	subs	r0, r0, r3
 801163c:	2300      	movs	r3, #0
 801163e:	4602      	mov	r2, r0
 8011640:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011642:	6a21      	ldr	r1, [r4, #32]
 8011644:	4628      	mov	r0, r5
 8011646:	47b0      	blx	r6
 8011648:	1c43      	adds	r3, r0, #1
 801164a:	89a3      	ldrh	r3, [r4, #12]
 801164c:	d106      	bne.n	801165c <__sflush_r+0x68>
 801164e:	6829      	ldr	r1, [r5, #0]
 8011650:	291d      	cmp	r1, #29
 8011652:	d82b      	bhi.n	80116ac <__sflush_r+0xb8>
 8011654:	4a29      	ldr	r2, [pc, #164]	; (80116fc <__sflush_r+0x108>)
 8011656:	410a      	asrs	r2, r1
 8011658:	07d6      	lsls	r6, r2, #31
 801165a:	d427      	bmi.n	80116ac <__sflush_r+0xb8>
 801165c:	2200      	movs	r2, #0
 801165e:	6062      	str	r2, [r4, #4]
 8011660:	04d9      	lsls	r1, r3, #19
 8011662:	6922      	ldr	r2, [r4, #16]
 8011664:	6022      	str	r2, [r4, #0]
 8011666:	d504      	bpl.n	8011672 <__sflush_r+0x7e>
 8011668:	1c42      	adds	r2, r0, #1
 801166a:	d101      	bne.n	8011670 <__sflush_r+0x7c>
 801166c:	682b      	ldr	r3, [r5, #0]
 801166e:	b903      	cbnz	r3, 8011672 <__sflush_r+0x7e>
 8011670:	6560      	str	r0, [r4, #84]	; 0x54
 8011672:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011674:	602f      	str	r7, [r5, #0]
 8011676:	2900      	cmp	r1, #0
 8011678:	d0c9      	beq.n	801160e <__sflush_r+0x1a>
 801167a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801167e:	4299      	cmp	r1, r3
 8011680:	d002      	beq.n	8011688 <__sflush_r+0x94>
 8011682:	4628      	mov	r0, r5
 8011684:	f7fd ffa6 	bl	800f5d4 <_free_r>
 8011688:	2000      	movs	r0, #0
 801168a:	6360      	str	r0, [r4, #52]	; 0x34
 801168c:	e7c0      	b.n	8011610 <__sflush_r+0x1c>
 801168e:	2301      	movs	r3, #1
 8011690:	4628      	mov	r0, r5
 8011692:	47b0      	blx	r6
 8011694:	1c41      	adds	r1, r0, #1
 8011696:	d1c8      	bne.n	801162a <__sflush_r+0x36>
 8011698:	682b      	ldr	r3, [r5, #0]
 801169a:	2b00      	cmp	r3, #0
 801169c:	d0c5      	beq.n	801162a <__sflush_r+0x36>
 801169e:	2b1d      	cmp	r3, #29
 80116a0:	d001      	beq.n	80116a6 <__sflush_r+0xb2>
 80116a2:	2b16      	cmp	r3, #22
 80116a4:	d101      	bne.n	80116aa <__sflush_r+0xb6>
 80116a6:	602f      	str	r7, [r5, #0]
 80116a8:	e7b1      	b.n	801160e <__sflush_r+0x1a>
 80116aa:	89a3      	ldrh	r3, [r4, #12]
 80116ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116b0:	81a3      	strh	r3, [r4, #12]
 80116b2:	e7ad      	b.n	8011610 <__sflush_r+0x1c>
 80116b4:	690f      	ldr	r7, [r1, #16]
 80116b6:	2f00      	cmp	r7, #0
 80116b8:	d0a9      	beq.n	801160e <__sflush_r+0x1a>
 80116ba:	0793      	lsls	r3, r2, #30
 80116bc:	680e      	ldr	r6, [r1, #0]
 80116be:	bf08      	it	eq
 80116c0:	694b      	ldreq	r3, [r1, #20]
 80116c2:	600f      	str	r7, [r1, #0]
 80116c4:	bf18      	it	ne
 80116c6:	2300      	movne	r3, #0
 80116c8:	eba6 0807 	sub.w	r8, r6, r7
 80116cc:	608b      	str	r3, [r1, #8]
 80116ce:	f1b8 0f00 	cmp.w	r8, #0
 80116d2:	dd9c      	ble.n	801160e <__sflush_r+0x1a>
 80116d4:	6a21      	ldr	r1, [r4, #32]
 80116d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80116d8:	4643      	mov	r3, r8
 80116da:	463a      	mov	r2, r7
 80116dc:	4628      	mov	r0, r5
 80116de:	47b0      	blx	r6
 80116e0:	2800      	cmp	r0, #0
 80116e2:	dc06      	bgt.n	80116f2 <__sflush_r+0xfe>
 80116e4:	89a3      	ldrh	r3, [r4, #12]
 80116e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116ea:	81a3      	strh	r3, [r4, #12]
 80116ec:	f04f 30ff 	mov.w	r0, #4294967295
 80116f0:	e78e      	b.n	8011610 <__sflush_r+0x1c>
 80116f2:	4407      	add	r7, r0
 80116f4:	eba8 0800 	sub.w	r8, r8, r0
 80116f8:	e7e9      	b.n	80116ce <__sflush_r+0xda>
 80116fa:	bf00      	nop
 80116fc:	dfbffffe 	.word	0xdfbffffe

08011700 <_fflush_r>:
 8011700:	b538      	push	{r3, r4, r5, lr}
 8011702:	690b      	ldr	r3, [r1, #16]
 8011704:	4605      	mov	r5, r0
 8011706:	460c      	mov	r4, r1
 8011708:	b913      	cbnz	r3, 8011710 <_fflush_r+0x10>
 801170a:	2500      	movs	r5, #0
 801170c:	4628      	mov	r0, r5
 801170e:	bd38      	pop	{r3, r4, r5, pc}
 8011710:	b118      	cbz	r0, 801171a <_fflush_r+0x1a>
 8011712:	6a03      	ldr	r3, [r0, #32]
 8011714:	b90b      	cbnz	r3, 801171a <_fflush_r+0x1a>
 8011716:	f7fc ff23 	bl	800e560 <__sinit>
 801171a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d0f3      	beq.n	801170a <_fflush_r+0xa>
 8011722:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011724:	07d0      	lsls	r0, r2, #31
 8011726:	d404      	bmi.n	8011732 <_fflush_r+0x32>
 8011728:	0599      	lsls	r1, r3, #22
 801172a:	d402      	bmi.n	8011732 <_fflush_r+0x32>
 801172c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801172e:	f7fd f8c1 	bl	800e8b4 <__retarget_lock_acquire_recursive>
 8011732:	4628      	mov	r0, r5
 8011734:	4621      	mov	r1, r4
 8011736:	f7ff ff5d 	bl	80115f4 <__sflush_r>
 801173a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801173c:	07da      	lsls	r2, r3, #31
 801173e:	4605      	mov	r5, r0
 8011740:	d4e4      	bmi.n	801170c <_fflush_r+0xc>
 8011742:	89a3      	ldrh	r3, [r4, #12]
 8011744:	059b      	lsls	r3, r3, #22
 8011746:	d4e1      	bmi.n	801170c <_fflush_r+0xc>
 8011748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801174a:	f7fd f8b4 	bl	800e8b6 <__retarget_lock_release_recursive>
 801174e:	e7dd      	b.n	801170c <_fflush_r+0xc>

08011750 <__sccl>:
 8011750:	b570      	push	{r4, r5, r6, lr}
 8011752:	780b      	ldrb	r3, [r1, #0]
 8011754:	4604      	mov	r4, r0
 8011756:	2b5e      	cmp	r3, #94	; 0x5e
 8011758:	bf0b      	itete	eq
 801175a:	784b      	ldrbeq	r3, [r1, #1]
 801175c:	1c4a      	addne	r2, r1, #1
 801175e:	1c8a      	addeq	r2, r1, #2
 8011760:	2100      	movne	r1, #0
 8011762:	bf08      	it	eq
 8011764:	2101      	moveq	r1, #1
 8011766:	3801      	subs	r0, #1
 8011768:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801176c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8011770:	42a8      	cmp	r0, r5
 8011772:	d1fb      	bne.n	801176c <__sccl+0x1c>
 8011774:	b90b      	cbnz	r3, 801177a <__sccl+0x2a>
 8011776:	1e50      	subs	r0, r2, #1
 8011778:	bd70      	pop	{r4, r5, r6, pc}
 801177a:	f081 0101 	eor.w	r1, r1, #1
 801177e:	54e1      	strb	r1, [r4, r3]
 8011780:	4610      	mov	r0, r2
 8011782:	4602      	mov	r2, r0
 8011784:	f812 5b01 	ldrb.w	r5, [r2], #1
 8011788:	2d2d      	cmp	r5, #45	; 0x2d
 801178a:	d005      	beq.n	8011798 <__sccl+0x48>
 801178c:	2d5d      	cmp	r5, #93	; 0x5d
 801178e:	d016      	beq.n	80117be <__sccl+0x6e>
 8011790:	2d00      	cmp	r5, #0
 8011792:	d0f1      	beq.n	8011778 <__sccl+0x28>
 8011794:	462b      	mov	r3, r5
 8011796:	e7f2      	b.n	801177e <__sccl+0x2e>
 8011798:	7846      	ldrb	r6, [r0, #1]
 801179a:	2e5d      	cmp	r6, #93	; 0x5d
 801179c:	d0fa      	beq.n	8011794 <__sccl+0x44>
 801179e:	42b3      	cmp	r3, r6
 80117a0:	dcf8      	bgt.n	8011794 <__sccl+0x44>
 80117a2:	3002      	adds	r0, #2
 80117a4:	461a      	mov	r2, r3
 80117a6:	3201      	adds	r2, #1
 80117a8:	4296      	cmp	r6, r2
 80117aa:	54a1      	strb	r1, [r4, r2]
 80117ac:	dcfb      	bgt.n	80117a6 <__sccl+0x56>
 80117ae:	1af2      	subs	r2, r6, r3
 80117b0:	3a01      	subs	r2, #1
 80117b2:	1c5d      	adds	r5, r3, #1
 80117b4:	42b3      	cmp	r3, r6
 80117b6:	bfa8      	it	ge
 80117b8:	2200      	movge	r2, #0
 80117ba:	18ab      	adds	r3, r5, r2
 80117bc:	e7e1      	b.n	8011782 <__sccl+0x32>
 80117be:	4610      	mov	r0, r2
 80117c0:	e7da      	b.n	8011778 <__sccl+0x28>

080117c2 <__submore>:
 80117c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117c6:	460c      	mov	r4, r1
 80117c8:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80117ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80117ce:	4299      	cmp	r1, r3
 80117d0:	d11d      	bne.n	801180e <__submore+0x4c>
 80117d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80117d6:	f7fb ff47 	bl	800d668 <_malloc_r>
 80117da:	b918      	cbnz	r0, 80117e4 <__submore+0x22>
 80117dc:	f04f 30ff 	mov.w	r0, #4294967295
 80117e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80117e8:	63a3      	str	r3, [r4, #56]	; 0x38
 80117ea:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80117ee:	6360      	str	r0, [r4, #52]	; 0x34
 80117f0:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 80117f4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80117f8:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 80117fc:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8011800:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8011804:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8011808:	6020      	str	r0, [r4, #0]
 801180a:	2000      	movs	r0, #0
 801180c:	e7e8      	b.n	80117e0 <__submore+0x1e>
 801180e:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8011810:	0077      	lsls	r7, r6, #1
 8011812:	463a      	mov	r2, r7
 8011814:	f000 fbcb 	bl	8011fae <_realloc_r>
 8011818:	4605      	mov	r5, r0
 801181a:	2800      	cmp	r0, #0
 801181c:	d0de      	beq.n	80117dc <__submore+0x1a>
 801181e:	eb00 0806 	add.w	r8, r0, r6
 8011822:	4601      	mov	r1, r0
 8011824:	4632      	mov	r2, r6
 8011826:	4640      	mov	r0, r8
 8011828:	f7fd f846 	bl	800e8b8 <memcpy>
 801182c:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8011830:	f8c4 8000 	str.w	r8, [r4]
 8011834:	e7e9      	b.n	801180a <__submore+0x48>

08011836 <memmove>:
 8011836:	4288      	cmp	r0, r1
 8011838:	b510      	push	{r4, lr}
 801183a:	eb01 0402 	add.w	r4, r1, r2
 801183e:	d902      	bls.n	8011846 <memmove+0x10>
 8011840:	4284      	cmp	r4, r0
 8011842:	4623      	mov	r3, r4
 8011844:	d807      	bhi.n	8011856 <memmove+0x20>
 8011846:	1e43      	subs	r3, r0, #1
 8011848:	42a1      	cmp	r1, r4
 801184a:	d008      	beq.n	801185e <memmove+0x28>
 801184c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011850:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011854:	e7f8      	b.n	8011848 <memmove+0x12>
 8011856:	4402      	add	r2, r0
 8011858:	4601      	mov	r1, r0
 801185a:	428a      	cmp	r2, r1
 801185c:	d100      	bne.n	8011860 <memmove+0x2a>
 801185e:	bd10      	pop	{r4, pc}
 8011860:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011864:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011868:	e7f7      	b.n	801185a <memmove+0x24>

0801186a <strncmp>:
 801186a:	b510      	push	{r4, lr}
 801186c:	b16a      	cbz	r2, 801188a <strncmp+0x20>
 801186e:	3901      	subs	r1, #1
 8011870:	1884      	adds	r4, r0, r2
 8011872:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011876:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801187a:	429a      	cmp	r2, r3
 801187c:	d103      	bne.n	8011886 <strncmp+0x1c>
 801187e:	42a0      	cmp	r0, r4
 8011880:	d001      	beq.n	8011886 <strncmp+0x1c>
 8011882:	2a00      	cmp	r2, #0
 8011884:	d1f5      	bne.n	8011872 <strncmp+0x8>
 8011886:	1ad0      	subs	r0, r2, r3
 8011888:	bd10      	pop	{r4, pc}
 801188a:	4610      	mov	r0, r2
 801188c:	e7fc      	b.n	8011888 <strncmp+0x1e>
	...

08011890 <nan>:
 8011890:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011898 <nan+0x8>
 8011894:	4770      	bx	lr
 8011896:	bf00      	nop
 8011898:	00000000 	.word	0x00000000
 801189c:	7ff80000 	.word	0x7ff80000

080118a0 <__assert_func>:
 80118a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118a2:	4614      	mov	r4, r2
 80118a4:	461a      	mov	r2, r3
 80118a6:	4b09      	ldr	r3, [pc, #36]	; (80118cc <__assert_func+0x2c>)
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	4605      	mov	r5, r0
 80118ac:	68d8      	ldr	r0, [r3, #12]
 80118ae:	b14c      	cbz	r4, 80118c4 <__assert_func+0x24>
 80118b0:	4b07      	ldr	r3, [pc, #28]	; (80118d0 <__assert_func+0x30>)
 80118b2:	9100      	str	r1, [sp, #0]
 80118b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80118b8:	4906      	ldr	r1, [pc, #24]	; (80118d4 <__assert_func+0x34>)
 80118ba:	462b      	mov	r3, r5
 80118bc:	f000 fc28 	bl	8012110 <fiprintf>
 80118c0:	f000 fc38 	bl	8012134 <abort>
 80118c4:	4b04      	ldr	r3, [pc, #16]	; (80118d8 <__assert_func+0x38>)
 80118c6:	461c      	mov	r4, r3
 80118c8:	e7f3      	b.n	80118b2 <__assert_func+0x12>
 80118ca:	bf00      	nop
 80118cc:	2000006c 	.word	0x2000006c
 80118d0:	08012e0d 	.word	0x08012e0d
 80118d4:	08012e1a 	.word	0x08012e1a
 80118d8:	08012e48 	.word	0x08012e48

080118dc <rshift>:
 80118dc:	6903      	ldr	r3, [r0, #16]
 80118de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80118e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80118e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80118ea:	f100 0414 	add.w	r4, r0, #20
 80118ee:	dd45      	ble.n	801197c <rshift+0xa0>
 80118f0:	f011 011f 	ands.w	r1, r1, #31
 80118f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80118f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80118fc:	d10c      	bne.n	8011918 <rshift+0x3c>
 80118fe:	f100 0710 	add.w	r7, r0, #16
 8011902:	4629      	mov	r1, r5
 8011904:	42b1      	cmp	r1, r6
 8011906:	d334      	bcc.n	8011972 <rshift+0x96>
 8011908:	1a9b      	subs	r3, r3, r2
 801190a:	009b      	lsls	r3, r3, #2
 801190c:	1eea      	subs	r2, r5, #3
 801190e:	4296      	cmp	r6, r2
 8011910:	bf38      	it	cc
 8011912:	2300      	movcc	r3, #0
 8011914:	4423      	add	r3, r4
 8011916:	e015      	b.n	8011944 <rshift+0x68>
 8011918:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801191c:	f1c1 0820 	rsb	r8, r1, #32
 8011920:	40cf      	lsrs	r7, r1
 8011922:	f105 0e04 	add.w	lr, r5, #4
 8011926:	46a1      	mov	r9, r4
 8011928:	4576      	cmp	r6, lr
 801192a:	46f4      	mov	ip, lr
 801192c:	d815      	bhi.n	801195a <rshift+0x7e>
 801192e:	1a9a      	subs	r2, r3, r2
 8011930:	0092      	lsls	r2, r2, #2
 8011932:	3a04      	subs	r2, #4
 8011934:	3501      	adds	r5, #1
 8011936:	42ae      	cmp	r6, r5
 8011938:	bf38      	it	cc
 801193a:	2200      	movcc	r2, #0
 801193c:	18a3      	adds	r3, r4, r2
 801193e:	50a7      	str	r7, [r4, r2]
 8011940:	b107      	cbz	r7, 8011944 <rshift+0x68>
 8011942:	3304      	adds	r3, #4
 8011944:	1b1a      	subs	r2, r3, r4
 8011946:	42a3      	cmp	r3, r4
 8011948:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801194c:	bf08      	it	eq
 801194e:	2300      	moveq	r3, #0
 8011950:	6102      	str	r2, [r0, #16]
 8011952:	bf08      	it	eq
 8011954:	6143      	streq	r3, [r0, #20]
 8011956:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801195a:	f8dc c000 	ldr.w	ip, [ip]
 801195e:	fa0c fc08 	lsl.w	ip, ip, r8
 8011962:	ea4c 0707 	orr.w	r7, ip, r7
 8011966:	f849 7b04 	str.w	r7, [r9], #4
 801196a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801196e:	40cf      	lsrs	r7, r1
 8011970:	e7da      	b.n	8011928 <rshift+0x4c>
 8011972:	f851 cb04 	ldr.w	ip, [r1], #4
 8011976:	f847 cf04 	str.w	ip, [r7, #4]!
 801197a:	e7c3      	b.n	8011904 <rshift+0x28>
 801197c:	4623      	mov	r3, r4
 801197e:	e7e1      	b.n	8011944 <rshift+0x68>

08011980 <__hexdig_fun>:
 8011980:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8011984:	2b09      	cmp	r3, #9
 8011986:	d802      	bhi.n	801198e <__hexdig_fun+0xe>
 8011988:	3820      	subs	r0, #32
 801198a:	b2c0      	uxtb	r0, r0
 801198c:	4770      	bx	lr
 801198e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8011992:	2b05      	cmp	r3, #5
 8011994:	d801      	bhi.n	801199a <__hexdig_fun+0x1a>
 8011996:	3847      	subs	r0, #71	; 0x47
 8011998:	e7f7      	b.n	801198a <__hexdig_fun+0xa>
 801199a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801199e:	2b05      	cmp	r3, #5
 80119a0:	d801      	bhi.n	80119a6 <__hexdig_fun+0x26>
 80119a2:	3827      	subs	r0, #39	; 0x27
 80119a4:	e7f1      	b.n	801198a <__hexdig_fun+0xa>
 80119a6:	2000      	movs	r0, #0
 80119a8:	4770      	bx	lr
	...

080119ac <__gethex>:
 80119ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119b0:	4617      	mov	r7, r2
 80119b2:	680a      	ldr	r2, [r1, #0]
 80119b4:	b085      	sub	sp, #20
 80119b6:	f102 0b02 	add.w	fp, r2, #2
 80119ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80119be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80119c2:	4681      	mov	r9, r0
 80119c4:	468a      	mov	sl, r1
 80119c6:	9302      	str	r3, [sp, #8]
 80119c8:	32fe      	adds	r2, #254	; 0xfe
 80119ca:	eb02 030b 	add.w	r3, r2, fp
 80119ce:	46d8      	mov	r8, fp
 80119d0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 80119d4:	9301      	str	r3, [sp, #4]
 80119d6:	2830      	cmp	r0, #48	; 0x30
 80119d8:	d0f7      	beq.n	80119ca <__gethex+0x1e>
 80119da:	f7ff ffd1 	bl	8011980 <__hexdig_fun>
 80119de:	4604      	mov	r4, r0
 80119e0:	2800      	cmp	r0, #0
 80119e2:	d138      	bne.n	8011a56 <__gethex+0xaa>
 80119e4:	49a7      	ldr	r1, [pc, #668]	; (8011c84 <__gethex+0x2d8>)
 80119e6:	2201      	movs	r2, #1
 80119e8:	4640      	mov	r0, r8
 80119ea:	f7ff ff3e 	bl	801186a <strncmp>
 80119ee:	4606      	mov	r6, r0
 80119f0:	2800      	cmp	r0, #0
 80119f2:	d169      	bne.n	8011ac8 <__gethex+0x11c>
 80119f4:	f898 0001 	ldrb.w	r0, [r8, #1]
 80119f8:	465d      	mov	r5, fp
 80119fa:	f7ff ffc1 	bl	8011980 <__hexdig_fun>
 80119fe:	2800      	cmp	r0, #0
 8011a00:	d064      	beq.n	8011acc <__gethex+0x120>
 8011a02:	465a      	mov	r2, fp
 8011a04:	7810      	ldrb	r0, [r2, #0]
 8011a06:	2830      	cmp	r0, #48	; 0x30
 8011a08:	4690      	mov	r8, r2
 8011a0a:	f102 0201 	add.w	r2, r2, #1
 8011a0e:	d0f9      	beq.n	8011a04 <__gethex+0x58>
 8011a10:	f7ff ffb6 	bl	8011980 <__hexdig_fun>
 8011a14:	2301      	movs	r3, #1
 8011a16:	fab0 f480 	clz	r4, r0
 8011a1a:	0964      	lsrs	r4, r4, #5
 8011a1c:	465e      	mov	r6, fp
 8011a1e:	9301      	str	r3, [sp, #4]
 8011a20:	4642      	mov	r2, r8
 8011a22:	4615      	mov	r5, r2
 8011a24:	3201      	adds	r2, #1
 8011a26:	7828      	ldrb	r0, [r5, #0]
 8011a28:	f7ff ffaa 	bl	8011980 <__hexdig_fun>
 8011a2c:	2800      	cmp	r0, #0
 8011a2e:	d1f8      	bne.n	8011a22 <__gethex+0x76>
 8011a30:	4994      	ldr	r1, [pc, #592]	; (8011c84 <__gethex+0x2d8>)
 8011a32:	2201      	movs	r2, #1
 8011a34:	4628      	mov	r0, r5
 8011a36:	f7ff ff18 	bl	801186a <strncmp>
 8011a3a:	b978      	cbnz	r0, 8011a5c <__gethex+0xb0>
 8011a3c:	b946      	cbnz	r6, 8011a50 <__gethex+0xa4>
 8011a3e:	1c6e      	adds	r6, r5, #1
 8011a40:	4632      	mov	r2, r6
 8011a42:	4615      	mov	r5, r2
 8011a44:	3201      	adds	r2, #1
 8011a46:	7828      	ldrb	r0, [r5, #0]
 8011a48:	f7ff ff9a 	bl	8011980 <__hexdig_fun>
 8011a4c:	2800      	cmp	r0, #0
 8011a4e:	d1f8      	bne.n	8011a42 <__gethex+0x96>
 8011a50:	1b73      	subs	r3, r6, r5
 8011a52:	009e      	lsls	r6, r3, #2
 8011a54:	e004      	b.n	8011a60 <__gethex+0xb4>
 8011a56:	2400      	movs	r4, #0
 8011a58:	4626      	mov	r6, r4
 8011a5a:	e7e1      	b.n	8011a20 <__gethex+0x74>
 8011a5c:	2e00      	cmp	r6, #0
 8011a5e:	d1f7      	bne.n	8011a50 <__gethex+0xa4>
 8011a60:	782b      	ldrb	r3, [r5, #0]
 8011a62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8011a66:	2b50      	cmp	r3, #80	; 0x50
 8011a68:	d13d      	bne.n	8011ae6 <__gethex+0x13a>
 8011a6a:	786b      	ldrb	r3, [r5, #1]
 8011a6c:	2b2b      	cmp	r3, #43	; 0x2b
 8011a6e:	d02f      	beq.n	8011ad0 <__gethex+0x124>
 8011a70:	2b2d      	cmp	r3, #45	; 0x2d
 8011a72:	d031      	beq.n	8011ad8 <__gethex+0x12c>
 8011a74:	1c69      	adds	r1, r5, #1
 8011a76:	f04f 0b00 	mov.w	fp, #0
 8011a7a:	7808      	ldrb	r0, [r1, #0]
 8011a7c:	f7ff ff80 	bl	8011980 <__hexdig_fun>
 8011a80:	1e42      	subs	r2, r0, #1
 8011a82:	b2d2      	uxtb	r2, r2
 8011a84:	2a18      	cmp	r2, #24
 8011a86:	d82e      	bhi.n	8011ae6 <__gethex+0x13a>
 8011a88:	f1a0 0210 	sub.w	r2, r0, #16
 8011a8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011a90:	f7ff ff76 	bl	8011980 <__hexdig_fun>
 8011a94:	f100 3cff 	add.w	ip, r0, #4294967295
 8011a98:	fa5f fc8c 	uxtb.w	ip, ip
 8011a9c:	f1bc 0f18 	cmp.w	ip, #24
 8011aa0:	d91d      	bls.n	8011ade <__gethex+0x132>
 8011aa2:	f1bb 0f00 	cmp.w	fp, #0
 8011aa6:	d000      	beq.n	8011aaa <__gethex+0xfe>
 8011aa8:	4252      	negs	r2, r2
 8011aaa:	4416      	add	r6, r2
 8011aac:	f8ca 1000 	str.w	r1, [sl]
 8011ab0:	b1dc      	cbz	r4, 8011aea <__gethex+0x13e>
 8011ab2:	9b01      	ldr	r3, [sp, #4]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	bf14      	ite	ne
 8011ab8:	f04f 0800 	movne.w	r8, #0
 8011abc:	f04f 0806 	moveq.w	r8, #6
 8011ac0:	4640      	mov	r0, r8
 8011ac2:	b005      	add	sp, #20
 8011ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ac8:	4645      	mov	r5, r8
 8011aca:	4626      	mov	r6, r4
 8011acc:	2401      	movs	r4, #1
 8011ace:	e7c7      	b.n	8011a60 <__gethex+0xb4>
 8011ad0:	f04f 0b00 	mov.w	fp, #0
 8011ad4:	1ca9      	adds	r1, r5, #2
 8011ad6:	e7d0      	b.n	8011a7a <__gethex+0xce>
 8011ad8:	f04f 0b01 	mov.w	fp, #1
 8011adc:	e7fa      	b.n	8011ad4 <__gethex+0x128>
 8011ade:	230a      	movs	r3, #10
 8011ae0:	fb03 0002 	mla	r0, r3, r2, r0
 8011ae4:	e7d0      	b.n	8011a88 <__gethex+0xdc>
 8011ae6:	4629      	mov	r1, r5
 8011ae8:	e7e0      	b.n	8011aac <__gethex+0x100>
 8011aea:	eba5 0308 	sub.w	r3, r5, r8
 8011aee:	3b01      	subs	r3, #1
 8011af0:	4621      	mov	r1, r4
 8011af2:	2b07      	cmp	r3, #7
 8011af4:	dc0a      	bgt.n	8011b0c <__gethex+0x160>
 8011af6:	4648      	mov	r0, r9
 8011af8:	f7fd fdc0 	bl	800f67c <_Balloc>
 8011afc:	4604      	mov	r4, r0
 8011afe:	b940      	cbnz	r0, 8011b12 <__gethex+0x166>
 8011b00:	4b61      	ldr	r3, [pc, #388]	; (8011c88 <__gethex+0x2dc>)
 8011b02:	4602      	mov	r2, r0
 8011b04:	21e4      	movs	r1, #228	; 0xe4
 8011b06:	4861      	ldr	r0, [pc, #388]	; (8011c8c <__gethex+0x2e0>)
 8011b08:	f7ff feca 	bl	80118a0 <__assert_func>
 8011b0c:	3101      	adds	r1, #1
 8011b0e:	105b      	asrs	r3, r3, #1
 8011b10:	e7ef      	b.n	8011af2 <__gethex+0x146>
 8011b12:	f100 0a14 	add.w	sl, r0, #20
 8011b16:	2300      	movs	r3, #0
 8011b18:	495a      	ldr	r1, [pc, #360]	; (8011c84 <__gethex+0x2d8>)
 8011b1a:	f8cd a004 	str.w	sl, [sp, #4]
 8011b1e:	469b      	mov	fp, r3
 8011b20:	45a8      	cmp	r8, r5
 8011b22:	d342      	bcc.n	8011baa <__gethex+0x1fe>
 8011b24:	9801      	ldr	r0, [sp, #4]
 8011b26:	f840 bb04 	str.w	fp, [r0], #4
 8011b2a:	eba0 000a 	sub.w	r0, r0, sl
 8011b2e:	1080      	asrs	r0, r0, #2
 8011b30:	6120      	str	r0, [r4, #16]
 8011b32:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8011b36:	4658      	mov	r0, fp
 8011b38:	f7fd fe92 	bl	800f860 <__hi0bits>
 8011b3c:	683d      	ldr	r5, [r7, #0]
 8011b3e:	eba8 0000 	sub.w	r0, r8, r0
 8011b42:	42a8      	cmp	r0, r5
 8011b44:	dd59      	ble.n	8011bfa <__gethex+0x24e>
 8011b46:	eba0 0805 	sub.w	r8, r0, r5
 8011b4a:	4641      	mov	r1, r8
 8011b4c:	4620      	mov	r0, r4
 8011b4e:	f7fe fa21 	bl	800ff94 <__any_on>
 8011b52:	4683      	mov	fp, r0
 8011b54:	b1b8      	cbz	r0, 8011b86 <__gethex+0x1da>
 8011b56:	f108 33ff 	add.w	r3, r8, #4294967295
 8011b5a:	1159      	asrs	r1, r3, #5
 8011b5c:	f003 021f 	and.w	r2, r3, #31
 8011b60:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8011b64:	f04f 0b01 	mov.w	fp, #1
 8011b68:	fa0b f202 	lsl.w	r2, fp, r2
 8011b6c:	420a      	tst	r2, r1
 8011b6e:	d00a      	beq.n	8011b86 <__gethex+0x1da>
 8011b70:	455b      	cmp	r3, fp
 8011b72:	dd06      	ble.n	8011b82 <__gethex+0x1d6>
 8011b74:	f1a8 0102 	sub.w	r1, r8, #2
 8011b78:	4620      	mov	r0, r4
 8011b7a:	f7fe fa0b 	bl	800ff94 <__any_on>
 8011b7e:	2800      	cmp	r0, #0
 8011b80:	d138      	bne.n	8011bf4 <__gethex+0x248>
 8011b82:	f04f 0b02 	mov.w	fp, #2
 8011b86:	4641      	mov	r1, r8
 8011b88:	4620      	mov	r0, r4
 8011b8a:	f7ff fea7 	bl	80118dc <rshift>
 8011b8e:	4446      	add	r6, r8
 8011b90:	68bb      	ldr	r3, [r7, #8]
 8011b92:	42b3      	cmp	r3, r6
 8011b94:	da41      	bge.n	8011c1a <__gethex+0x26e>
 8011b96:	4621      	mov	r1, r4
 8011b98:	4648      	mov	r0, r9
 8011b9a:	f7fd fdaf 	bl	800f6fc <_Bfree>
 8011b9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011ba0:	2300      	movs	r3, #0
 8011ba2:	6013      	str	r3, [r2, #0]
 8011ba4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8011ba8:	e78a      	b.n	8011ac0 <__gethex+0x114>
 8011baa:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8011bae:	2a2e      	cmp	r2, #46	; 0x2e
 8011bb0:	d014      	beq.n	8011bdc <__gethex+0x230>
 8011bb2:	2b20      	cmp	r3, #32
 8011bb4:	d106      	bne.n	8011bc4 <__gethex+0x218>
 8011bb6:	9b01      	ldr	r3, [sp, #4]
 8011bb8:	f843 bb04 	str.w	fp, [r3], #4
 8011bbc:	f04f 0b00 	mov.w	fp, #0
 8011bc0:	9301      	str	r3, [sp, #4]
 8011bc2:	465b      	mov	r3, fp
 8011bc4:	7828      	ldrb	r0, [r5, #0]
 8011bc6:	9303      	str	r3, [sp, #12]
 8011bc8:	f7ff feda 	bl	8011980 <__hexdig_fun>
 8011bcc:	9b03      	ldr	r3, [sp, #12]
 8011bce:	f000 000f 	and.w	r0, r0, #15
 8011bd2:	4098      	lsls	r0, r3
 8011bd4:	ea4b 0b00 	orr.w	fp, fp, r0
 8011bd8:	3304      	adds	r3, #4
 8011bda:	e7a1      	b.n	8011b20 <__gethex+0x174>
 8011bdc:	45a8      	cmp	r8, r5
 8011bde:	d8e8      	bhi.n	8011bb2 <__gethex+0x206>
 8011be0:	2201      	movs	r2, #1
 8011be2:	4628      	mov	r0, r5
 8011be4:	9303      	str	r3, [sp, #12]
 8011be6:	f7ff fe40 	bl	801186a <strncmp>
 8011bea:	4926      	ldr	r1, [pc, #152]	; (8011c84 <__gethex+0x2d8>)
 8011bec:	9b03      	ldr	r3, [sp, #12]
 8011bee:	2800      	cmp	r0, #0
 8011bf0:	d1df      	bne.n	8011bb2 <__gethex+0x206>
 8011bf2:	e795      	b.n	8011b20 <__gethex+0x174>
 8011bf4:	f04f 0b03 	mov.w	fp, #3
 8011bf8:	e7c5      	b.n	8011b86 <__gethex+0x1da>
 8011bfa:	da0b      	bge.n	8011c14 <__gethex+0x268>
 8011bfc:	eba5 0800 	sub.w	r8, r5, r0
 8011c00:	4621      	mov	r1, r4
 8011c02:	4642      	mov	r2, r8
 8011c04:	4648      	mov	r0, r9
 8011c06:	f7fd ff93 	bl	800fb30 <__lshift>
 8011c0a:	eba6 0608 	sub.w	r6, r6, r8
 8011c0e:	4604      	mov	r4, r0
 8011c10:	f100 0a14 	add.w	sl, r0, #20
 8011c14:	f04f 0b00 	mov.w	fp, #0
 8011c18:	e7ba      	b.n	8011b90 <__gethex+0x1e4>
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	42b3      	cmp	r3, r6
 8011c1e:	dd73      	ble.n	8011d08 <__gethex+0x35c>
 8011c20:	1b9e      	subs	r6, r3, r6
 8011c22:	42b5      	cmp	r5, r6
 8011c24:	dc34      	bgt.n	8011c90 <__gethex+0x2e4>
 8011c26:	68fb      	ldr	r3, [r7, #12]
 8011c28:	2b02      	cmp	r3, #2
 8011c2a:	d023      	beq.n	8011c74 <__gethex+0x2c8>
 8011c2c:	2b03      	cmp	r3, #3
 8011c2e:	d025      	beq.n	8011c7c <__gethex+0x2d0>
 8011c30:	2b01      	cmp	r3, #1
 8011c32:	d115      	bne.n	8011c60 <__gethex+0x2b4>
 8011c34:	42b5      	cmp	r5, r6
 8011c36:	d113      	bne.n	8011c60 <__gethex+0x2b4>
 8011c38:	2d01      	cmp	r5, #1
 8011c3a:	d10b      	bne.n	8011c54 <__gethex+0x2a8>
 8011c3c:	9a02      	ldr	r2, [sp, #8]
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	6013      	str	r3, [r2, #0]
 8011c42:	2301      	movs	r3, #1
 8011c44:	6123      	str	r3, [r4, #16]
 8011c46:	f8ca 3000 	str.w	r3, [sl]
 8011c4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011c4c:	f04f 0862 	mov.w	r8, #98	; 0x62
 8011c50:	601c      	str	r4, [r3, #0]
 8011c52:	e735      	b.n	8011ac0 <__gethex+0x114>
 8011c54:	1e69      	subs	r1, r5, #1
 8011c56:	4620      	mov	r0, r4
 8011c58:	f7fe f99c 	bl	800ff94 <__any_on>
 8011c5c:	2800      	cmp	r0, #0
 8011c5e:	d1ed      	bne.n	8011c3c <__gethex+0x290>
 8011c60:	4621      	mov	r1, r4
 8011c62:	4648      	mov	r0, r9
 8011c64:	f7fd fd4a 	bl	800f6fc <_Bfree>
 8011c68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011c6a:	2300      	movs	r3, #0
 8011c6c:	6013      	str	r3, [r2, #0]
 8011c6e:	f04f 0850 	mov.w	r8, #80	; 0x50
 8011c72:	e725      	b.n	8011ac0 <__gethex+0x114>
 8011c74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011c76:	2b00      	cmp	r3, #0
 8011c78:	d1f2      	bne.n	8011c60 <__gethex+0x2b4>
 8011c7a:	e7df      	b.n	8011c3c <__gethex+0x290>
 8011c7c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d1dc      	bne.n	8011c3c <__gethex+0x290>
 8011c82:	e7ed      	b.n	8011c60 <__gethex+0x2b4>
 8011c84:	08012c84 	.word	0x08012c84
 8011c88:	08012b1b 	.word	0x08012b1b
 8011c8c:	08012e49 	.word	0x08012e49
 8011c90:	f106 38ff 	add.w	r8, r6, #4294967295
 8011c94:	f1bb 0f00 	cmp.w	fp, #0
 8011c98:	d133      	bne.n	8011d02 <__gethex+0x356>
 8011c9a:	f1b8 0f00 	cmp.w	r8, #0
 8011c9e:	d004      	beq.n	8011caa <__gethex+0x2fe>
 8011ca0:	4641      	mov	r1, r8
 8011ca2:	4620      	mov	r0, r4
 8011ca4:	f7fe f976 	bl	800ff94 <__any_on>
 8011ca8:	4683      	mov	fp, r0
 8011caa:	ea4f 1268 	mov.w	r2, r8, asr #5
 8011cae:	2301      	movs	r3, #1
 8011cb0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8011cb4:	f008 081f 	and.w	r8, r8, #31
 8011cb8:	fa03 f308 	lsl.w	r3, r3, r8
 8011cbc:	4213      	tst	r3, r2
 8011cbe:	4631      	mov	r1, r6
 8011cc0:	4620      	mov	r0, r4
 8011cc2:	bf18      	it	ne
 8011cc4:	f04b 0b02 	orrne.w	fp, fp, #2
 8011cc8:	1bad      	subs	r5, r5, r6
 8011cca:	f7ff fe07 	bl	80118dc <rshift>
 8011cce:	687e      	ldr	r6, [r7, #4]
 8011cd0:	f04f 0802 	mov.w	r8, #2
 8011cd4:	f1bb 0f00 	cmp.w	fp, #0
 8011cd8:	d04a      	beq.n	8011d70 <__gethex+0x3c4>
 8011cda:	68fb      	ldr	r3, [r7, #12]
 8011cdc:	2b02      	cmp	r3, #2
 8011cde:	d016      	beq.n	8011d0e <__gethex+0x362>
 8011ce0:	2b03      	cmp	r3, #3
 8011ce2:	d018      	beq.n	8011d16 <__gethex+0x36a>
 8011ce4:	2b01      	cmp	r3, #1
 8011ce6:	d109      	bne.n	8011cfc <__gethex+0x350>
 8011ce8:	f01b 0f02 	tst.w	fp, #2
 8011cec:	d006      	beq.n	8011cfc <__gethex+0x350>
 8011cee:	f8da 3000 	ldr.w	r3, [sl]
 8011cf2:	ea4b 0b03 	orr.w	fp, fp, r3
 8011cf6:	f01b 0f01 	tst.w	fp, #1
 8011cfa:	d10f      	bne.n	8011d1c <__gethex+0x370>
 8011cfc:	f048 0810 	orr.w	r8, r8, #16
 8011d00:	e036      	b.n	8011d70 <__gethex+0x3c4>
 8011d02:	f04f 0b01 	mov.w	fp, #1
 8011d06:	e7d0      	b.n	8011caa <__gethex+0x2fe>
 8011d08:	f04f 0801 	mov.w	r8, #1
 8011d0c:	e7e2      	b.n	8011cd4 <__gethex+0x328>
 8011d0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011d10:	f1c3 0301 	rsb	r3, r3, #1
 8011d14:	930f      	str	r3, [sp, #60]	; 0x3c
 8011d16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d0ef      	beq.n	8011cfc <__gethex+0x350>
 8011d1c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8011d20:	f104 0214 	add.w	r2, r4, #20
 8011d24:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8011d28:	9301      	str	r3, [sp, #4]
 8011d2a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8011d2e:	2300      	movs	r3, #0
 8011d30:	4694      	mov	ip, r2
 8011d32:	f852 1b04 	ldr.w	r1, [r2], #4
 8011d36:	f1b1 3fff 	cmp.w	r1, #4294967295
 8011d3a:	d01e      	beq.n	8011d7a <__gethex+0x3ce>
 8011d3c:	3101      	adds	r1, #1
 8011d3e:	f8cc 1000 	str.w	r1, [ip]
 8011d42:	f1b8 0f02 	cmp.w	r8, #2
 8011d46:	f104 0214 	add.w	r2, r4, #20
 8011d4a:	d13d      	bne.n	8011dc8 <__gethex+0x41c>
 8011d4c:	683b      	ldr	r3, [r7, #0]
 8011d4e:	3b01      	subs	r3, #1
 8011d50:	42ab      	cmp	r3, r5
 8011d52:	d10b      	bne.n	8011d6c <__gethex+0x3c0>
 8011d54:	1169      	asrs	r1, r5, #5
 8011d56:	2301      	movs	r3, #1
 8011d58:	f005 051f 	and.w	r5, r5, #31
 8011d5c:	fa03 f505 	lsl.w	r5, r3, r5
 8011d60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011d64:	421d      	tst	r5, r3
 8011d66:	bf18      	it	ne
 8011d68:	f04f 0801 	movne.w	r8, #1
 8011d6c:	f048 0820 	orr.w	r8, r8, #32
 8011d70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8011d72:	601c      	str	r4, [r3, #0]
 8011d74:	9b02      	ldr	r3, [sp, #8]
 8011d76:	601e      	str	r6, [r3, #0]
 8011d78:	e6a2      	b.n	8011ac0 <__gethex+0x114>
 8011d7a:	4290      	cmp	r0, r2
 8011d7c:	f842 3c04 	str.w	r3, [r2, #-4]
 8011d80:	d8d6      	bhi.n	8011d30 <__gethex+0x384>
 8011d82:	68a2      	ldr	r2, [r4, #8]
 8011d84:	4593      	cmp	fp, r2
 8011d86:	db17      	blt.n	8011db8 <__gethex+0x40c>
 8011d88:	6861      	ldr	r1, [r4, #4]
 8011d8a:	4648      	mov	r0, r9
 8011d8c:	3101      	adds	r1, #1
 8011d8e:	f7fd fc75 	bl	800f67c <_Balloc>
 8011d92:	4682      	mov	sl, r0
 8011d94:	b918      	cbnz	r0, 8011d9e <__gethex+0x3f2>
 8011d96:	4b1b      	ldr	r3, [pc, #108]	; (8011e04 <__gethex+0x458>)
 8011d98:	4602      	mov	r2, r0
 8011d9a:	2184      	movs	r1, #132	; 0x84
 8011d9c:	e6b3      	b.n	8011b06 <__gethex+0x15a>
 8011d9e:	6922      	ldr	r2, [r4, #16]
 8011da0:	3202      	adds	r2, #2
 8011da2:	f104 010c 	add.w	r1, r4, #12
 8011da6:	0092      	lsls	r2, r2, #2
 8011da8:	300c      	adds	r0, #12
 8011daa:	f7fc fd85 	bl	800e8b8 <memcpy>
 8011dae:	4621      	mov	r1, r4
 8011db0:	4648      	mov	r0, r9
 8011db2:	f7fd fca3 	bl	800f6fc <_Bfree>
 8011db6:	4654      	mov	r4, sl
 8011db8:	6922      	ldr	r2, [r4, #16]
 8011dba:	1c51      	adds	r1, r2, #1
 8011dbc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8011dc0:	6121      	str	r1, [r4, #16]
 8011dc2:	2101      	movs	r1, #1
 8011dc4:	6151      	str	r1, [r2, #20]
 8011dc6:	e7bc      	b.n	8011d42 <__gethex+0x396>
 8011dc8:	6921      	ldr	r1, [r4, #16]
 8011dca:	4559      	cmp	r1, fp
 8011dcc:	dd0b      	ble.n	8011de6 <__gethex+0x43a>
 8011dce:	2101      	movs	r1, #1
 8011dd0:	4620      	mov	r0, r4
 8011dd2:	f7ff fd83 	bl	80118dc <rshift>
 8011dd6:	68bb      	ldr	r3, [r7, #8]
 8011dd8:	3601      	adds	r6, #1
 8011dda:	42b3      	cmp	r3, r6
 8011ddc:	f6ff aedb 	blt.w	8011b96 <__gethex+0x1ea>
 8011de0:	f04f 0801 	mov.w	r8, #1
 8011de4:	e7c2      	b.n	8011d6c <__gethex+0x3c0>
 8011de6:	f015 051f 	ands.w	r5, r5, #31
 8011dea:	d0f9      	beq.n	8011de0 <__gethex+0x434>
 8011dec:	9b01      	ldr	r3, [sp, #4]
 8011dee:	441a      	add	r2, r3
 8011df0:	f1c5 0520 	rsb	r5, r5, #32
 8011df4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8011df8:	f7fd fd32 	bl	800f860 <__hi0bits>
 8011dfc:	42a8      	cmp	r0, r5
 8011dfe:	dbe6      	blt.n	8011dce <__gethex+0x422>
 8011e00:	e7ee      	b.n	8011de0 <__gethex+0x434>
 8011e02:	bf00      	nop
 8011e04:	08012b1b 	.word	0x08012b1b

08011e08 <L_shift>:
 8011e08:	f1c2 0208 	rsb	r2, r2, #8
 8011e0c:	0092      	lsls	r2, r2, #2
 8011e0e:	b570      	push	{r4, r5, r6, lr}
 8011e10:	f1c2 0620 	rsb	r6, r2, #32
 8011e14:	6843      	ldr	r3, [r0, #4]
 8011e16:	6804      	ldr	r4, [r0, #0]
 8011e18:	fa03 f506 	lsl.w	r5, r3, r6
 8011e1c:	432c      	orrs	r4, r5
 8011e1e:	40d3      	lsrs	r3, r2
 8011e20:	6004      	str	r4, [r0, #0]
 8011e22:	f840 3f04 	str.w	r3, [r0, #4]!
 8011e26:	4288      	cmp	r0, r1
 8011e28:	d3f4      	bcc.n	8011e14 <L_shift+0xc>
 8011e2a:	bd70      	pop	{r4, r5, r6, pc}

08011e2c <__match>:
 8011e2c:	b530      	push	{r4, r5, lr}
 8011e2e:	6803      	ldr	r3, [r0, #0]
 8011e30:	3301      	adds	r3, #1
 8011e32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011e36:	b914      	cbnz	r4, 8011e3e <__match+0x12>
 8011e38:	6003      	str	r3, [r0, #0]
 8011e3a:	2001      	movs	r0, #1
 8011e3c:	bd30      	pop	{r4, r5, pc}
 8011e3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e42:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8011e46:	2d19      	cmp	r5, #25
 8011e48:	bf98      	it	ls
 8011e4a:	3220      	addls	r2, #32
 8011e4c:	42a2      	cmp	r2, r4
 8011e4e:	d0f0      	beq.n	8011e32 <__match+0x6>
 8011e50:	2000      	movs	r0, #0
 8011e52:	e7f3      	b.n	8011e3c <__match+0x10>

08011e54 <__hexnan>:
 8011e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e58:	680b      	ldr	r3, [r1, #0]
 8011e5a:	6801      	ldr	r1, [r0, #0]
 8011e5c:	115e      	asrs	r6, r3, #5
 8011e5e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8011e62:	f013 031f 	ands.w	r3, r3, #31
 8011e66:	b087      	sub	sp, #28
 8011e68:	bf18      	it	ne
 8011e6a:	3604      	addne	r6, #4
 8011e6c:	2500      	movs	r5, #0
 8011e6e:	1f37      	subs	r7, r6, #4
 8011e70:	4682      	mov	sl, r0
 8011e72:	4690      	mov	r8, r2
 8011e74:	9301      	str	r3, [sp, #4]
 8011e76:	f846 5c04 	str.w	r5, [r6, #-4]
 8011e7a:	46b9      	mov	r9, r7
 8011e7c:	463c      	mov	r4, r7
 8011e7e:	9502      	str	r5, [sp, #8]
 8011e80:	46ab      	mov	fp, r5
 8011e82:	784a      	ldrb	r2, [r1, #1]
 8011e84:	1c4b      	adds	r3, r1, #1
 8011e86:	9303      	str	r3, [sp, #12]
 8011e88:	b342      	cbz	r2, 8011edc <__hexnan+0x88>
 8011e8a:	4610      	mov	r0, r2
 8011e8c:	9105      	str	r1, [sp, #20]
 8011e8e:	9204      	str	r2, [sp, #16]
 8011e90:	f7ff fd76 	bl	8011980 <__hexdig_fun>
 8011e94:	2800      	cmp	r0, #0
 8011e96:	d14f      	bne.n	8011f38 <__hexnan+0xe4>
 8011e98:	9a04      	ldr	r2, [sp, #16]
 8011e9a:	9905      	ldr	r1, [sp, #20]
 8011e9c:	2a20      	cmp	r2, #32
 8011e9e:	d818      	bhi.n	8011ed2 <__hexnan+0x7e>
 8011ea0:	9b02      	ldr	r3, [sp, #8]
 8011ea2:	459b      	cmp	fp, r3
 8011ea4:	dd13      	ble.n	8011ece <__hexnan+0x7a>
 8011ea6:	454c      	cmp	r4, r9
 8011ea8:	d206      	bcs.n	8011eb8 <__hexnan+0x64>
 8011eaa:	2d07      	cmp	r5, #7
 8011eac:	dc04      	bgt.n	8011eb8 <__hexnan+0x64>
 8011eae:	462a      	mov	r2, r5
 8011eb0:	4649      	mov	r1, r9
 8011eb2:	4620      	mov	r0, r4
 8011eb4:	f7ff ffa8 	bl	8011e08 <L_shift>
 8011eb8:	4544      	cmp	r4, r8
 8011eba:	d950      	bls.n	8011f5e <__hexnan+0x10a>
 8011ebc:	2300      	movs	r3, #0
 8011ebe:	f1a4 0904 	sub.w	r9, r4, #4
 8011ec2:	f844 3c04 	str.w	r3, [r4, #-4]
 8011ec6:	f8cd b008 	str.w	fp, [sp, #8]
 8011eca:	464c      	mov	r4, r9
 8011ecc:	461d      	mov	r5, r3
 8011ece:	9903      	ldr	r1, [sp, #12]
 8011ed0:	e7d7      	b.n	8011e82 <__hexnan+0x2e>
 8011ed2:	2a29      	cmp	r2, #41	; 0x29
 8011ed4:	d155      	bne.n	8011f82 <__hexnan+0x12e>
 8011ed6:	3102      	adds	r1, #2
 8011ed8:	f8ca 1000 	str.w	r1, [sl]
 8011edc:	f1bb 0f00 	cmp.w	fp, #0
 8011ee0:	d04f      	beq.n	8011f82 <__hexnan+0x12e>
 8011ee2:	454c      	cmp	r4, r9
 8011ee4:	d206      	bcs.n	8011ef4 <__hexnan+0xa0>
 8011ee6:	2d07      	cmp	r5, #7
 8011ee8:	dc04      	bgt.n	8011ef4 <__hexnan+0xa0>
 8011eea:	462a      	mov	r2, r5
 8011eec:	4649      	mov	r1, r9
 8011eee:	4620      	mov	r0, r4
 8011ef0:	f7ff ff8a 	bl	8011e08 <L_shift>
 8011ef4:	4544      	cmp	r4, r8
 8011ef6:	d934      	bls.n	8011f62 <__hexnan+0x10e>
 8011ef8:	f1a8 0204 	sub.w	r2, r8, #4
 8011efc:	4623      	mov	r3, r4
 8011efe:	f853 1b04 	ldr.w	r1, [r3], #4
 8011f02:	f842 1f04 	str.w	r1, [r2, #4]!
 8011f06:	429f      	cmp	r7, r3
 8011f08:	d2f9      	bcs.n	8011efe <__hexnan+0xaa>
 8011f0a:	1b3b      	subs	r3, r7, r4
 8011f0c:	f023 0303 	bic.w	r3, r3, #3
 8011f10:	3304      	adds	r3, #4
 8011f12:	3e03      	subs	r6, #3
 8011f14:	3401      	adds	r4, #1
 8011f16:	42a6      	cmp	r6, r4
 8011f18:	bf38      	it	cc
 8011f1a:	2304      	movcc	r3, #4
 8011f1c:	4443      	add	r3, r8
 8011f1e:	2200      	movs	r2, #0
 8011f20:	f843 2b04 	str.w	r2, [r3], #4
 8011f24:	429f      	cmp	r7, r3
 8011f26:	d2fb      	bcs.n	8011f20 <__hexnan+0xcc>
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	b91b      	cbnz	r3, 8011f34 <__hexnan+0xe0>
 8011f2c:	4547      	cmp	r7, r8
 8011f2e:	d126      	bne.n	8011f7e <__hexnan+0x12a>
 8011f30:	2301      	movs	r3, #1
 8011f32:	603b      	str	r3, [r7, #0]
 8011f34:	2005      	movs	r0, #5
 8011f36:	e025      	b.n	8011f84 <__hexnan+0x130>
 8011f38:	3501      	adds	r5, #1
 8011f3a:	2d08      	cmp	r5, #8
 8011f3c:	f10b 0b01 	add.w	fp, fp, #1
 8011f40:	dd06      	ble.n	8011f50 <__hexnan+0xfc>
 8011f42:	4544      	cmp	r4, r8
 8011f44:	d9c3      	bls.n	8011ece <__hexnan+0x7a>
 8011f46:	2300      	movs	r3, #0
 8011f48:	f844 3c04 	str.w	r3, [r4, #-4]
 8011f4c:	2501      	movs	r5, #1
 8011f4e:	3c04      	subs	r4, #4
 8011f50:	6822      	ldr	r2, [r4, #0]
 8011f52:	f000 000f 	and.w	r0, r0, #15
 8011f56:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8011f5a:	6020      	str	r0, [r4, #0]
 8011f5c:	e7b7      	b.n	8011ece <__hexnan+0x7a>
 8011f5e:	2508      	movs	r5, #8
 8011f60:	e7b5      	b.n	8011ece <__hexnan+0x7a>
 8011f62:	9b01      	ldr	r3, [sp, #4]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d0df      	beq.n	8011f28 <__hexnan+0xd4>
 8011f68:	f1c3 0320 	rsb	r3, r3, #32
 8011f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8011f70:	40da      	lsrs	r2, r3
 8011f72:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011f76:	4013      	ands	r3, r2
 8011f78:	f846 3c04 	str.w	r3, [r6, #-4]
 8011f7c:	e7d4      	b.n	8011f28 <__hexnan+0xd4>
 8011f7e:	3f04      	subs	r7, #4
 8011f80:	e7d2      	b.n	8011f28 <__hexnan+0xd4>
 8011f82:	2004      	movs	r0, #4
 8011f84:	b007      	add	sp, #28
 8011f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011f8a <__ascii_mbtowc>:
 8011f8a:	b082      	sub	sp, #8
 8011f8c:	b901      	cbnz	r1, 8011f90 <__ascii_mbtowc+0x6>
 8011f8e:	a901      	add	r1, sp, #4
 8011f90:	b142      	cbz	r2, 8011fa4 <__ascii_mbtowc+0x1a>
 8011f92:	b14b      	cbz	r3, 8011fa8 <__ascii_mbtowc+0x1e>
 8011f94:	7813      	ldrb	r3, [r2, #0]
 8011f96:	600b      	str	r3, [r1, #0]
 8011f98:	7812      	ldrb	r2, [r2, #0]
 8011f9a:	1e10      	subs	r0, r2, #0
 8011f9c:	bf18      	it	ne
 8011f9e:	2001      	movne	r0, #1
 8011fa0:	b002      	add	sp, #8
 8011fa2:	4770      	bx	lr
 8011fa4:	4610      	mov	r0, r2
 8011fa6:	e7fb      	b.n	8011fa0 <__ascii_mbtowc+0x16>
 8011fa8:	f06f 0001 	mvn.w	r0, #1
 8011fac:	e7f8      	b.n	8011fa0 <__ascii_mbtowc+0x16>

08011fae <_realloc_r>:
 8011fae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011fb2:	4680      	mov	r8, r0
 8011fb4:	4614      	mov	r4, r2
 8011fb6:	460e      	mov	r6, r1
 8011fb8:	b921      	cbnz	r1, 8011fc4 <_realloc_r+0x16>
 8011fba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011fbe:	4611      	mov	r1, r2
 8011fc0:	f7fb bb52 	b.w	800d668 <_malloc_r>
 8011fc4:	b92a      	cbnz	r2, 8011fd2 <_realloc_r+0x24>
 8011fc6:	f7fd fb05 	bl	800f5d4 <_free_r>
 8011fca:	4625      	mov	r5, r4
 8011fcc:	4628      	mov	r0, r5
 8011fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fd2:	f000 f8b6 	bl	8012142 <_malloc_usable_size_r>
 8011fd6:	4284      	cmp	r4, r0
 8011fd8:	4607      	mov	r7, r0
 8011fda:	d802      	bhi.n	8011fe2 <_realloc_r+0x34>
 8011fdc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011fe0:	d812      	bhi.n	8012008 <_realloc_r+0x5a>
 8011fe2:	4621      	mov	r1, r4
 8011fe4:	4640      	mov	r0, r8
 8011fe6:	f7fb fb3f 	bl	800d668 <_malloc_r>
 8011fea:	4605      	mov	r5, r0
 8011fec:	2800      	cmp	r0, #0
 8011fee:	d0ed      	beq.n	8011fcc <_realloc_r+0x1e>
 8011ff0:	42bc      	cmp	r4, r7
 8011ff2:	4622      	mov	r2, r4
 8011ff4:	4631      	mov	r1, r6
 8011ff6:	bf28      	it	cs
 8011ff8:	463a      	movcs	r2, r7
 8011ffa:	f7fc fc5d 	bl	800e8b8 <memcpy>
 8011ffe:	4631      	mov	r1, r6
 8012000:	4640      	mov	r0, r8
 8012002:	f7fd fae7 	bl	800f5d4 <_free_r>
 8012006:	e7e1      	b.n	8011fcc <_realloc_r+0x1e>
 8012008:	4635      	mov	r5, r6
 801200a:	e7df      	b.n	8011fcc <_realloc_r+0x1e>

0801200c <_strtoul_l.constprop.0>:
 801200c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012010:	4f36      	ldr	r7, [pc, #216]	; (80120ec <_strtoul_l.constprop.0+0xe0>)
 8012012:	4686      	mov	lr, r0
 8012014:	460d      	mov	r5, r1
 8012016:	4628      	mov	r0, r5
 8012018:	f815 4b01 	ldrb.w	r4, [r5], #1
 801201c:	5d3e      	ldrb	r6, [r7, r4]
 801201e:	f016 0608 	ands.w	r6, r6, #8
 8012022:	d1f8      	bne.n	8012016 <_strtoul_l.constprop.0+0xa>
 8012024:	2c2d      	cmp	r4, #45	; 0x2d
 8012026:	d130      	bne.n	801208a <_strtoul_l.constprop.0+0x7e>
 8012028:	782c      	ldrb	r4, [r5, #0]
 801202a:	2601      	movs	r6, #1
 801202c:	1c85      	adds	r5, r0, #2
 801202e:	2b00      	cmp	r3, #0
 8012030:	d057      	beq.n	80120e2 <_strtoul_l.constprop.0+0xd6>
 8012032:	2b10      	cmp	r3, #16
 8012034:	d109      	bne.n	801204a <_strtoul_l.constprop.0+0x3e>
 8012036:	2c30      	cmp	r4, #48	; 0x30
 8012038:	d107      	bne.n	801204a <_strtoul_l.constprop.0+0x3e>
 801203a:	7828      	ldrb	r0, [r5, #0]
 801203c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8012040:	2858      	cmp	r0, #88	; 0x58
 8012042:	d149      	bne.n	80120d8 <_strtoul_l.constprop.0+0xcc>
 8012044:	786c      	ldrb	r4, [r5, #1]
 8012046:	2310      	movs	r3, #16
 8012048:	3502      	adds	r5, #2
 801204a:	f04f 38ff 	mov.w	r8, #4294967295
 801204e:	2700      	movs	r7, #0
 8012050:	fbb8 f8f3 	udiv	r8, r8, r3
 8012054:	fb03 f908 	mul.w	r9, r3, r8
 8012058:	ea6f 0909 	mvn.w	r9, r9
 801205c:	4638      	mov	r0, r7
 801205e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8012062:	f1bc 0f09 	cmp.w	ip, #9
 8012066:	d815      	bhi.n	8012094 <_strtoul_l.constprop.0+0x88>
 8012068:	4664      	mov	r4, ip
 801206a:	42a3      	cmp	r3, r4
 801206c:	dd23      	ble.n	80120b6 <_strtoul_l.constprop.0+0xaa>
 801206e:	f1b7 3fff 	cmp.w	r7, #4294967295
 8012072:	d007      	beq.n	8012084 <_strtoul_l.constprop.0+0x78>
 8012074:	4580      	cmp	r8, r0
 8012076:	d31b      	bcc.n	80120b0 <_strtoul_l.constprop.0+0xa4>
 8012078:	d101      	bne.n	801207e <_strtoul_l.constprop.0+0x72>
 801207a:	45a1      	cmp	r9, r4
 801207c:	db18      	blt.n	80120b0 <_strtoul_l.constprop.0+0xa4>
 801207e:	fb00 4003 	mla	r0, r0, r3, r4
 8012082:	2701      	movs	r7, #1
 8012084:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012088:	e7e9      	b.n	801205e <_strtoul_l.constprop.0+0x52>
 801208a:	2c2b      	cmp	r4, #43	; 0x2b
 801208c:	bf04      	itt	eq
 801208e:	782c      	ldrbeq	r4, [r5, #0]
 8012090:	1c85      	addeq	r5, r0, #2
 8012092:	e7cc      	b.n	801202e <_strtoul_l.constprop.0+0x22>
 8012094:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8012098:	f1bc 0f19 	cmp.w	ip, #25
 801209c:	d801      	bhi.n	80120a2 <_strtoul_l.constprop.0+0x96>
 801209e:	3c37      	subs	r4, #55	; 0x37
 80120a0:	e7e3      	b.n	801206a <_strtoul_l.constprop.0+0x5e>
 80120a2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80120a6:	f1bc 0f19 	cmp.w	ip, #25
 80120aa:	d804      	bhi.n	80120b6 <_strtoul_l.constprop.0+0xaa>
 80120ac:	3c57      	subs	r4, #87	; 0x57
 80120ae:	e7dc      	b.n	801206a <_strtoul_l.constprop.0+0x5e>
 80120b0:	f04f 37ff 	mov.w	r7, #4294967295
 80120b4:	e7e6      	b.n	8012084 <_strtoul_l.constprop.0+0x78>
 80120b6:	1c7b      	adds	r3, r7, #1
 80120b8:	d106      	bne.n	80120c8 <_strtoul_l.constprop.0+0xbc>
 80120ba:	2322      	movs	r3, #34	; 0x22
 80120bc:	f8ce 3000 	str.w	r3, [lr]
 80120c0:	4638      	mov	r0, r7
 80120c2:	b932      	cbnz	r2, 80120d2 <_strtoul_l.constprop.0+0xc6>
 80120c4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80120c8:	b106      	cbz	r6, 80120cc <_strtoul_l.constprop.0+0xc0>
 80120ca:	4240      	negs	r0, r0
 80120cc:	2a00      	cmp	r2, #0
 80120ce:	d0f9      	beq.n	80120c4 <_strtoul_l.constprop.0+0xb8>
 80120d0:	b107      	cbz	r7, 80120d4 <_strtoul_l.constprop.0+0xc8>
 80120d2:	1e69      	subs	r1, r5, #1
 80120d4:	6011      	str	r1, [r2, #0]
 80120d6:	e7f5      	b.n	80120c4 <_strtoul_l.constprop.0+0xb8>
 80120d8:	2430      	movs	r4, #48	; 0x30
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d1b5      	bne.n	801204a <_strtoul_l.constprop.0+0x3e>
 80120de:	2308      	movs	r3, #8
 80120e0:	e7b3      	b.n	801204a <_strtoul_l.constprop.0+0x3e>
 80120e2:	2c30      	cmp	r4, #48	; 0x30
 80120e4:	d0a9      	beq.n	801203a <_strtoul_l.constprop.0+0x2e>
 80120e6:	230a      	movs	r3, #10
 80120e8:	e7af      	b.n	801204a <_strtoul_l.constprop.0+0x3e>
 80120ea:	bf00      	nop
 80120ec:	08012cd9 	.word	0x08012cd9

080120f0 <_strtoul_r>:
 80120f0:	f7ff bf8c 	b.w	801200c <_strtoul_l.constprop.0>

080120f4 <__ascii_wctomb>:
 80120f4:	b149      	cbz	r1, 801210a <__ascii_wctomb+0x16>
 80120f6:	2aff      	cmp	r2, #255	; 0xff
 80120f8:	bf85      	ittet	hi
 80120fa:	238a      	movhi	r3, #138	; 0x8a
 80120fc:	6003      	strhi	r3, [r0, #0]
 80120fe:	700a      	strbls	r2, [r1, #0]
 8012100:	f04f 30ff 	movhi.w	r0, #4294967295
 8012104:	bf98      	it	ls
 8012106:	2001      	movls	r0, #1
 8012108:	4770      	bx	lr
 801210a:	4608      	mov	r0, r1
 801210c:	4770      	bx	lr
	...

08012110 <fiprintf>:
 8012110:	b40e      	push	{r1, r2, r3}
 8012112:	b503      	push	{r0, r1, lr}
 8012114:	4601      	mov	r1, r0
 8012116:	ab03      	add	r3, sp, #12
 8012118:	4805      	ldr	r0, [pc, #20]	; (8012130 <fiprintf+0x20>)
 801211a:	f853 2b04 	ldr.w	r2, [r3], #4
 801211e:	6800      	ldr	r0, [r0, #0]
 8012120:	9301      	str	r3, [sp, #4]
 8012122:	f000 f83f 	bl	80121a4 <_vfiprintf_r>
 8012126:	b002      	add	sp, #8
 8012128:	f85d eb04 	ldr.w	lr, [sp], #4
 801212c:	b003      	add	sp, #12
 801212e:	4770      	bx	lr
 8012130:	2000006c 	.word	0x2000006c

08012134 <abort>:
 8012134:	b508      	push	{r3, lr}
 8012136:	2006      	movs	r0, #6
 8012138:	f000 fa0c 	bl	8012554 <raise>
 801213c:	2001      	movs	r0, #1
 801213e:	f7f0 f87b 	bl	8002238 <_exit>

08012142 <_malloc_usable_size_r>:
 8012142:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012146:	1f18      	subs	r0, r3, #4
 8012148:	2b00      	cmp	r3, #0
 801214a:	bfbc      	itt	lt
 801214c:	580b      	ldrlt	r3, [r1, r0]
 801214e:	18c0      	addlt	r0, r0, r3
 8012150:	4770      	bx	lr

08012152 <__sfputc_r>:
 8012152:	6893      	ldr	r3, [r2, #8]
 8012154:	3b01      	subs	r3, #1
 8012156:	2b00      	cmp	r3, #0
 8012158:	b410      	push	{r4}
 801215a:	6093      	str	r3, [r2, #8]
 801215c:	da08      	bge.n	8012170 <__sfputc_r+0x1e>
 801215e:	6994      	ldr	r4, [r2, #24]
 8012160:	42a3      	cmp	r3, r4
 8012162:	db01      	blt.n	8012168 <__sfputc_r+0x16>
 8012164:	290a      	cmp	r1, #10
 8012166:	d103      	bne.n	8012170 <__sfputc_r+0x1e>
 8012168:	f85d 4b04 	ldr.w	r4, [sp], #4
 801216c:	f000 b934 	b.w	80123d8 <__swbuf_r>
 8012170:	6813      	ldr	r3, [r2, #0]
 8012172:	1c58      	adds	r0, r3, #1
 8012174:	6010      	str	r0, [r2, #0]
 8012176:	7019      	strb	r1, [r3, #0]
 8012178:	4608      	mov	r0, r1
 801217a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801217e:	4770      	bx	lr

08012180 <__sfputs_r>:
 8012180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012182:	4606      	mov	r6, r0
 8012184:	460f      	mov	r7, r1
 8012186:	4614      	mov	r4, r2
 8012188:	18d5      	adds	r5, r2, r3
 801218a:	42ac      	cmp	r4, r5
 801218c:	d101      	bne.n	8012192 <__sfputs_r+0x12>
 801218e:	2000      	movs	r0, #0
 8012190:	e007      	b.n	80121a2 <__sfputs_r+0x22>
 8012192:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012196:	463a      	mov	r2, r7
 8012198:	4630      	mov	r0, r6
 801219a:	f7ff ffda 	bl	8012152 <__sfputc_r>
 801219e:	1c43      	adds	r3, r0, #1
 80121a0:	d1f3      	bne.n	801218a <__sfputs_r+0xa>
 80121a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080121a4 <_vfiprintf_r>:
 80121a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121a8:	460d      	mov	r5, r1
 80121aa:	b09d      	sub	sp, #116	; 0x74
 80121ac:	4614      	mov	r4, r2
 80121ae:	4698      	mov	r8, r3
 80121b0:	4606      	mov	r6, r0
 80121b2:	b118      	cbz	r0, 80121bc <_vfiprintf_r+0x18>
 80121b4:	6a03      	ldr	r3, [r0, #32]
 80121b6:	b90b      	cbnz	r3, 80121bc <_vfiprintf_r+0x18>
 80121b8:	f7fc f9d2 	bl	800e560 <__sinit>
 80121bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80121be:	07d9      	lsls	r1, r3, #31
 80121c0:	d405      	bmi.n	80121ce <_vfiprintf_r+0x2a>
 80121c2:	89ab      	ldrh	r3, [r5, #12]
 80121c4:	059a      	lsls	r2, r3, #22
 80121c6:	d402      	bmi.n	80121ce <_vfiprintf_r+0x2a>
 80121c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80121ca:	f7fc fb73 	bl	800e8b4 <__retarget_lock_acquire_recursive>
 80121ce:	89ab      	ldrh	r3, [r5, #12]
 80121d0:	071b      	lsls	r3, r3, #28
 80121d2:	d501      	bpl.n	80121d8 <_vfiprintf_r+0x34>
 80121d4:	692b      	ldr	r3, [r5, #16]
 80121d6:	b99b      	cbnz	r3, 8012200 <_vfiprintf_r+0x5c>
 80121d8:	4629      	mov	r1, r5
 80121da:	4630      	mov	r0, r6
 80121dc:	f000 f93a 	bl	8012454 <__swsetup_r>
 80121e0:	b170      	cbz	r0, 8012200 <_vfiprintf_r+0x5c>
 80121e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80121e4:	07dc      	lsls	r4, r3, #31
 80121e6:	d504      	bpl.n	80121f2 <_vfiprintf_r+0x4e>
 80121e8:	f04f 30ff 	mov.w	r0, #4294967295
 80121ec:	b01d      	add	sp, #116	; 0x74
 80121ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80121f2:	89ab      	ldrh	r3, [r5, #12]
 80121f4:	0598      	lsls	r0, r3, #22
 80121f6:	d4f7      	bmi.n	80121e8 <_vfiprintf_r+0x44>
 80121f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80121fa:	f7fc fb5c 	bl	800e8b6 <__retarget_lock_release_recursive>
 80121fe:	e7f3      	b.n	80121e8 <_vfiprintf_r+0x44>
 8012200:	2300      	movs	r3, #0
 8012202:	9309      	str	r3, [sp, #36]	; 0x24
 8012204:	2320      	movs	r3, #32
 8012206:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801220a:	f8cd 800c 	str.w	r8, [sp, #12]
 801220e:	2330      	movs	r3, #48	; 0x30
 8012210:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80123c4 <_vfiprintf_r+0x220>
 8012214:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012218:	f04f 0901 	mov.w	r9, #1
 801221c:	4623      	mov	r3, r4
 801221e:	469a      	mov	sl, r3
 8012220:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012224:	b10a      	cbz	r2, 801222a <_vfiprintf_r+0x86>
 8012226:	2a25      	cmp	r2, #37	; 0x25
 8012228:	d1f9      	bne.n	801221e <_vfiprintf_r+0x7a>
 801222a:	ebba 0b04 	subs.w	fp, sl, r4
 801222e:	d00b      	beq.n	8012248 <_vfiprintf_r+0xa4>
 8012230:	465b      	mov	r3, fp
 8012232:	4622      	mov	r2, r4
 8012234:	4629      	mov	r1, r5
 8012236:	4630      	mov	r0, r6
 8012238:	f7ff ffa2 	bl	8012180 <__sfputs_r>
 801223c:	3001      	adds	r0, #1
 801223e:	f000 80a9 	beq.w	8012394 <_vfiprintf_r+0x1f0>
 8012242:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012244:	445a      	add	r2, fp
 8012246:	9209      	str	r2, [sp, #36]	; 0x24
 8012248:	f89a 3000 	ldrb.w	r3, [sl]
 801224c:	2b00      	cmp	r3, #0
 801224e:	f000 80a1 	beq.w	8012394 <_vfiprintf_r+0x1f0>
 8012252:	2300      	movs	r3, #0
 8012254:	f04f 32ff 	mov.w	r2, #4294967295
 8012258:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801225c:	f10a 0a01 	add.w	sl, sl, #1
 8012260:	9304      	str	r3, [sp, #16]
 8012262:	9307      	str	r3, [sp, #28]
 8012264:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012268:	931a      	str	r3, [sp, #104]	; 0x68
 801226a:	4654      	mov	r4, sl
 801226c:	2205      	movs	r2, #5
 801226e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012272:	4854      	ldr	r0, [pc, #336]	; (80123c4 <_vfiprintf_r+0x220>)
 8012274:	f7ed ffcc 	bl	8000210 <memchr>
 8012278:	9a04      	ldr	r2, [sp, #16]
 801227a:	b9d8      	cbnz	r0, 80122b4 <_vfiprintf_r+0x110>
 801227c:	06d1      	lsls	r1, r2, #27
 801227e:	bf44      	itt	mi
 8012280:	2320      	movmi	r3, #32
 8012282:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012286:	0713      	lsls	r3, r2, #28
 8012288:	bf44      	itt	mi
 801228a:	232b      	movmi	r3, #43	; 0x2b
 801228c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8012290:	f89a 3000 	ldrb.w	r3, [sl]
 8012294:	2b2a      	cmp	r3, #42	; 0x2a
 8012296:	d015      	beq.n	80122c4 <_vfiprintf_r+0x120>
 8012298:	9a07      	ldr	r2, [sp, #28]
 801229a:	4654      	mov	r4, sl
 801229c:	2000      	movs	r0, #0
 801229e:	f04f 0c0a 	mov.w	ip, #10
 80122a2:	4621      	mov	r1, r4
 80122a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80122a8:	3b30      	subs	r3, #48	; 0x30
 80122aa:	2b09      	cmp	r3, #9
 80122ac:	d94d      	bls.n	801234a <_vfiprintf_r+0x1a6>
 80122ae:	b1b0      	cbz	r0, 80122de <_vfiprintf_r+0x13a>
 80122b0:	9207      	str	r2, [sp, #28]
 80122b2:	e014      	b.n	80122de <_vfiprintf_r+0x13a>
 80122b4:	eba0 0308 	sub.w	r3, r0, r8
 80122b8:	fa09 f303 	lsl.w	r3, r9, r3
 80122bc:	4313      	orrs	r3, r2
 80122be:	9304      	str	r3, [sp, #16]
 80122c0:	46a2      	mov	sl, r4
 80122c2:	e7d2      	b.n	801226a <_vfiprintf_r+0xc6>
 80122c4:	9b03      	ldr	r3, [sp, #12]
 80122c6:	1d19      	adds	r1, r3, #4
 80122c8:	681b      	ldr	r3, [r3, #0]
 80122ca:	9103      	str	r1, [sp, #12]
 80122cc:	2b00      	cmp	r3, #0
 80122ce:	bfbb      	ittet	lt
 80122d0:	425b      	neglt	r3, r3
 80122d2:	f042 0202 	orrlt.w	r2, r2, #2
 80122d6:	9307      	strge	r3, [sp, #28]
 80122d8:	9307      	strlt	r3, [sp, #28]
 80122da:	bfb8      	it	lt
 80122dc:	9204      	strlt	r2, [sp, #16]
 80122de:	7823      	ldrb	r3, [r4, #0]
 80122e0:	2b2e      	cmp	r3, #46	; 0x2e
 80122e2:	d10c      	bne.n	80122fe <_vfiprintf_r+0x15a>
 80122e4:	7863      	ldrb	r3, [r4, #1]
 80122e6:	2b2a      	cmp	r3, #42	; 0x2a
 80122e8:	d134      	bne.n	8012354 <_vfiprintf_r+0x1b0>
 80122ea:	9b03      	ldr	r3, [sp, #12]
 80122ec:	1d1a      	adds	r2, r3, #4
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	9203      	str	r2, [sp, #12]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	bfb8      	it	lt
 80122f6:	f04f 33ff 	movlt.w	r3, #4294967295
 80122fa:	3402      	adds	r4, #2
 80122fc:	9305      	str	r3, [sp, #20]
 80122fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80123d4 <_vfiprintf_r+0x230>
 8012302:	7821      	ldrb	r1, [r4, #0]
 8012304:	2203      	movs	r2, #3
 8012306:	4650      	mov	r0, sl
 8012308:	f7ed ff82 	bl	8000210 <memchr>
 801230c:	b138      	cbz	r0, 801231e <_vfiprintf_r+0x17a>
 801230e:	9b04      	ldr	r3, [sp, #16]
 8012310:	eba0 000a 	sub.w	r0, r0, sl
 8012314:	2240      	movs	r2, #64	; 0x40
 8012316:	4082      	lsls	r2, r0
 8012318:	4313      	orrs	r3, r2
 801231a:	3401      	adds	r4, #1
 801231c:	9304      	str	r3, [sp, #16]
 801231e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012322:	4829      	ldr	r0, [pc, #164]	; (80123c8 <_vfiprintf_r+0x224>)
 8012324:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012328:	2206      	movs	r2, #6
 801232a:	f7ed ff71 	bl	8000210 <memchr>
 801232e:	2800      	cmp	r0, #0
 8012330:	d03f      	beq.n	80123b2 <_vfiprintf_r+0x20e>
 8012332:	4b26      	ldr	r3, [pc, #152]	; (80123cc <_vfiprintf_r+0x228>)
 8012334:	bb1b      	cbnz	r3, 801237e <_vfiprintf_r+0x1da>
 8012336:	9b03      	ldr	r3, [sp, #12]
 8012338:	3307      	adds	r3, #7
 801233a:	f023 0307 	bic.w	r3, r3, #7
 801233e:	3308      	adds	r3, #8
 8012340:	9303      	str	r3, [sp, #12]
 8012342:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012344:	443b      	add	r3, r7
 8012346:	9309      	str	r3, [sp, #36]	; 0x24
 8012348:	e768      	b.n	801221c <_vfiprintf_r+0x78>
 801234a:	fb0c 3202 	mla	r2, ip, r2, r3
 801234e:	460c      	mov	r4, r1
 8012350:	2001      	movs	r0, #1
 8012352:	e7a6      	b.n	80122a2 <_vfiprintf_r+0xfe>
 8012354:	2300      	movs	r3, #0
 8012356:	3401      	adds	r4, #1
 8012358:	9305      	str	r3, [sp, #20]
 801235a:	4619      	mov	r1, r3
 801235c:	f04f 0c0a 	mov.w	ip, #10
 8012360:	4620      	mov	r0, r4
 8012362:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012366:	3a30      	subs	r2, #48	; 0x30
 8012368:	2a09      	cmp	r2, #9
 801236a:	d903      	bls.n	8012374 <_vfiprintf_r+0x1d0>
 801236c:	2b00      	cmp	r3, #0
 801236e:	d0c6      	beq.n	80122fe <_vfiprintf_r+0x15a>
 8012370:	9105      	str	r1, [sp, #20]
 8012372:	e7c4      	b.n	80122fe <_vfiprintf_r+0x15a>
 8012374:	fb0c 2101 	mla	r1, ip, r1, r2
 8012378:	4604      	mov	r4, r0
 801237a:	2301      	movs	r3, #1
 801237c:	e7f0      	b.n	8012360 <_vfiprintf_r+0x1bc>
 801237e:	ab03      	add	r3, sp, #12
 8012380:	9300      	str	r3, [sp, #0]
 8012382:	462a      	mov	r2, r5
 8012384:	4b12      	ldr	r3, [pc, #72]	; (80123d0 <_vfiprintf_r+0x22c>)
 8012386:	a904      	add	r1, sp, #16
 8012388:	4630      	mov	r0, r6
 801238a:	f7fb fa99 	bl	800d8c0 <_printf_float>
 801238e:	4607      	mov	r7, r0
 8012390:	1c78      	adds	r0, r7, #1
 8012392:	d1d6      	bne.n	8012342 <_vfiprintf_r+0x19e>
 8012394:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8012396:	07d9      	lsls	r1, r3, #31
 8012398:	d405      	bmi.n	80123a6 <_vfiprintf_r+0x202>
 801239a:	89ab      	ldrh	r3, [r5, #12]
 801239c:	059a      	lsls	r2, r3, #22
 801239e:	d402      	bmi.n	80123a6 <_vfiprintf_r+0x202>
 80123a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80123a2:	f7fc fa88 	bl	800e8b6 <__retarget_lock_release_recursive>
 80123a6:	89ab      	ldrh	r3, [r5, #12]
 80123a8:	065b      	lsls	r3, r3, #25
 80123aa:	f53f af1d 	bmi.w	80121e8 <_vfiprintf_r+0x44>
 80123ae:	9809      	ldr	r0, [sp, #36]	; 0x24
 80123b0:	e71c      	b.n	80121ec <_vfiprintf_r+0x48>
 80123b2:	ab03      	add	r3, sp, #12
 80123b4:	9300      	str	r3, [sp, #0]
 80123b6:	462a      	mov	r2, r5
 80123b8:	4b05      	ldr	r3, [pc, #20]	; (80123d0 <_vfiprintf_r+0x22c>)
 80123ba:	a904      	add	r1, sp, #16
 80123bc:	4630      	mov	r0, r6
 80123be:	f7fb fd23 	bl	800de08 <_printf_i>
 80123c2:	e7e4      	b.n	801238e <_vfiprintf_r+0x1ea>
 80123c4:	08012dd9 	.word	0x08012dd9
 80123c8:	08012de3 	.word	0x08012de3
 80123cc:	0800d8c1 	.word	0x0800d8c1
 80123d0:	08012181 	.word	0x08012181
 80123d4:	08012ddf 	.word	0x08012ddf

080123d8 <__swbuf_r>:
 80123d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123da:	460e      	mov	r6, r1
 80123dc:	4614      	mov	r4, r2
 80123de:	4605      	mov	r5, r0
 80123e0:	b118      	cbz	r0, 80123ea <__swbuf_r+0x12>
 80123e2:	6a03      	ldr	r3, [r0, #32]
 80123e4:	b90b      	cbnz	r3, 80123ea <__swbuf_r+0x12>
 80123e6:	f7fc f8bb 	bl	800e560 <__sinit>
 80123ea:	69a3      	ldr	r3, [r4, #24]
 80123ec:	60a3      	str	r3, [r4, #8]
 80123ee:	89a3      	ldrh	r3, [r4, #12]
 80123f0:	071a      	lsls	r2, r3, #28
 80123f2:	d525      	bpl.n	8012440 <__swbuf_r+0x68>
 80123f4:	6923      	ldr	r3, [r4, #16]
 80123f6:	b31b      	cbz	r3, 8012440 <__swbuf_r+0x68>
 80123f8:	6823      	ldr	r3, [r4, #0]
 80123fa:	6922      	ldr	r2, [r4, #16]
 80123fc:	1a98      	subs	r0, r3, r2
 80123fe:	6963      	ldr	r3, [r4, #20]
 8012400:	b2f6      	uxtb	r6, r6
 8012402:	4283      	cmp	r3, r0
 8012404:	4637      	mov	r7, r6
 8012406:	dc04      	bgt.n	8012412 <__swbuf_r+0x3a>
 8012408:	4621      	mov	r1, r4
 801240a:	4628      	mov	r0, r5
 801240c:	f7ff f978 	bl	8011700 <_fflush_r>
 8012410:	b9e0      	cbnz	r0, 801244c <__swbuf_r+0x74>
 8012412:	68a3      	ldr	r3, [r4, #8]
 8012414:	3b01      	subs	r3, #1
 8012416:	60a3      	str	r3, [r4, #8]
 8012418:	6823      	ldr	r3, [r4, #0]
 801241a:	1c5a      	adds	r2, r3, #1
 801241c:	6022      	str	r2, [r4, #0]
 801241e:	701e      	strb	r6, [r3, #0]
 8012420:	6962      	ldr	r2, [r4, #20]
 8012422:	1c43      	adds	r3, r0, #1
 8012424:	429a      	cmp	r2, r3
 8012426:	d004      	beq.n	8012432 <__swbuf_r+0x5a>
 8012428:	89a3      	ldrh	r3, [r4, #12]
 801242a:	07db      	lsls	r3, r3, #31
 801242c:	d506      	bpl.n	801243c <__swbuf_r+0x64>
 801242e:	2e0a      	cmp	r6, #10
 8012430:	d104      	bne.n	801243c <__swbuf_r+0x64>
 8012432:	4621      	mov	r1, r4
 8012434:	4628      	mov	r0, r5
 8012436:	f7ff f963 	bl	8011700 <_fflush_r>
 801243a:	b938      	cbnz	r0, 801244c <__swbuf_r+0x74>
 801243c:	4638      	mov	r0, r7
 801243e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012440:	4621      	mov	r1, r4
 8012442:	4628      	mov	r0, r5
 8012444:	f000 f806 	bl	8012454 <__swsetup_r>
 8012448:	2800      	cmp	r0, #0
 801244a:	d0d5      	beq.n	80123f8 <__swbuf_r+0x20>
 801244c:	f04f 37ff 	mov.w	r7, #4294967295
 8012450:	e7f4      	b.n	801243c <__swbuf_r+0x64>
	...

08012454 <__swsetup_r>:
 8012454:	b538      	push	{r3, r4, r5, lr}
 8012456:	4b2a      	ldr	r3, [pc, #168]	; (8012500 <__swsetup_r+0xac>)
 8012458:	4605      	mov	r5, r0
 801245a:	6818      	ldr	r0, [r3, #0]
 801245c:	460c      	mov	r4, r1
 801245e:	b118      	cbz	r0, 8012468 <__swsetup_r+0x14>
 8012460:	6a03      	ldr	r3, [r0, #32]
 8012462:	b90b      	cbnz	r3, 8012468 <__swsetup_r+0x14>
 8012464:	f7fc f87c 	bl	800e560 <__sinit>
 8012468:	89a3      	ldrh	r3, [r4, #12]
 801246a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801246e:	0718      	lsls	r0, r3, #28
 8012470:	d422      	bmi.n	80124b8 <__swsetup_r+0x64>
 8012472:	06d9      	lsls	r1, r3, #27
 8012474:	d407      	bmi.n	8012486 <__swsetup_r+0x32>
 8012476:	2309      	movs	r3, #9
 8012478:	602b      	str	r3, [r5, #0]
 801247a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801247e:	81a3      	strh	r3, [r4, #12]
 8012480:	f04f 30ff 	mov.w	r0, #4294967295
 8012484:	e034      	b.n	80124f0 <__swsetup_r+0x9c>
 8012486:	0758      	lsls	r0, r3, #29
 8012488:	d512      	bpl.n	80124b0 <__swsetup_r+0x5c>
 801248a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801248c:	b141      	cbz	r1, 80124a0 <__swsetup_r+0x4c>
 801248e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012492:	4299      	cmp	r1, r3
 8012494:	d002      	beq.n	801249c <__swsetup_r+0x48>
 8012496:	4628      	mov	r0, r5
 8012498:	f7fd f89c 	bl	800f5d4 <_free_r>
 801249c:	2300      	movs	r3, #0
 801249e:	6363      	str	r3, [r4, #52]	; 0x34
 80124a0:	89a3      	ldrh	r3, [r4, #12]
 80124a2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80124a6:	81a3      	strh	r3, [r4, #12]
 80124a8:	2300      	movs	r3, #0
 80124aa:	6063      	str	r3, [r4, #4]
 80124ac:	6923      	ldr	r3, [r4, #16]
 80124ae:	6023      	str	r3, [r4, #0]
 80124b0:	89a3      	ldrh	r3, [r4, #12]
 80124b2:	f043 0308 	orr.w	r3, r3, #8
 80124b6:	81a3      	strh	r3, [r4, #12]
 80124b8:	6923      	ldr	r3, [r4, #16]
 80124ba:	b94b      	cbnz	r3, 80124d0 <__swsetup_r+0x7c>
 80124bc:	89a3      	ldrh	r3, [r4, #12]
 80124be:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80124c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80124c6:	d003      	beq.n	80124d0 <__swsetup_r+0x7c>
 80124c8:	4621      	mov	r1, r4
 80124ca:	4628      	mov	r0, r5
 80124cc:	f000 f884 	bl	80125d8 <__smakebuf_r>
 80124d0:	89a0      	ldrh	r0, [r4, #12]
 80124d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80124d6:	f010 0301 	ands.w	r3, r0, #1
 80124da:	d00a      	beq.n	80124f2 <__swsetup_r+0x9e>
 80124dc:	2300      	movs	r3, #0
 80124de:	60a3      	str	r3, [r4, #8]
 80124e0:	6963      	ldr	r3, [r4, #20]
 80124e2:	425b      	negs	r3, r3
 80124e4:	61a3      	str	r3, [r4, #24]
 80124e6:	6923      	ldr	r3, [r4, #16]
 80124e8:	b943      	cbnz	r3, 80124fc <__swsetup_r+0xa8>
 80124ea:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80124ee:	d1c4      	bne.n	801247a <__swsetup_r+0x26>
 80124f0:	bd38      	pop	{r3, r4, r5, pc}
 80124f2:	0781      	lsls	r1, r0, #30
 80124f4:	bf58      	it	pl
 80124f6:	6963      	ldrpl	r3, [r4, #20]
 80124f8:	60a3      	str	r3, [r4, #8]
 80124fa:	e7f4      	b.n	80124e6 <__swsetup_r+0x92>
 80124fc:	2000      	movs	r0, #0
 80124fe:	e7f7      	b.n	80124f0 <__swsetup_r+0x9c>
 8012500:	2000006c 	.word	0x2000006c

08012504 <_raise_r>:
 8012504:	291f      	cmp	r1, #31
 8012506:	b538      	push	{r3, r4, r5, lr}
 8012508:	4604      	mov	r4, r0
 801250a:	460d      	mov	r5, r1
 801250c:	d904      	bls.n	8012518 <_raise_r+0x14>
 801250e:	2316      	movs	r3, #22
 8012510:	6003      	str	r3, [r0, #0]
 8012512:	f04f 30ff 	mov.w	r0, #4294967295
 8012516:	bd38      	pop	{r3, r4, r5, pc}
 8012518:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801251a:	b112      	cbz	r2, 8012522 <_raise_r+0x1e>
 801251c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012520:	b94b      	cbnz	r3, 8012536 <_raise_r+0x32>
 8012522:	4620      	mov	r0, r4
 8012524:	f000 f830 	bl	8012588 <_getpid_r>
 8012528:	462a      	mov	r2, r5
 801252a:	4601      	mov	r1, r0
 801252c:	4620      	mov	r0, r4
 801252e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012532:	f000 b817 	b.w	8012564 <_kill_r>
 8012536:	2b01      	cmp	r3, #1
 8012538:	d00a      	beq.n	8012550 <_raise_r+0x4c>
 801253a:	1c59      	adds	r1, r3, #1
 801253c:	d103      	bne.n	8012546 <_raise_r+0x42>
 801253e:	2316      	movs	r3, #22
 8012540:	6003      	str	r3, [r0, #0]
 8012542:	2001      	movs	r0, #1
 8012544:	e7e7      	b.n	8012516 <_raise_r+0x12>
 8012546:	2400      	movs	r4, #0
 8012548:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801254c:	4628      	mov	r0, r5
 801254e:	4798      	blx	r3
 8012550:	2000      	movs	r0, #0
 8012552:	e7e0      	b.n	8012516 <_raise_r+0x12>

08012554 <raise>:
 8012554:	4b02      	ldr	r3, [pc, #8]	; (8012560 <raise+0xc>)
 8012556:	4601      	mov	r1, r0
 8012558:	6818      	ldr	r0, [r3, #0]
 801255a:	f7ff bfd3 	b.w	8012504 <_raise_r>
 801255e:	bf00      	nop
 8012560:	2000006c 	.word	0x2000006c

08012564 <_kill_r>:
 8012564:	b538      	push	{r3, r4, r5, lr}
 8012566:	4d07      	ldr	r5, [pc, #28]	; (8012584 <_kill_r+0x20>)
 8012568:	2300      	movs	r3, #0
 801256a:	4604      	mov	r4, r0
 801256c:	4608      	mov	r0, r1
 801256e:	4611      	mov	r1, r2
 8012570:	602b      	str	r3, [r5, #0]
 8012572:	f7ef fe51 	bl	8002218 <_kill>
 8012576:	1c43      	adds	r3, r0, #1
 8012578:	d102      	bne.n	8012580 <_kill_r+0x1c>
 801257a:	682b      	ldr	r3, [r5, #0]
 801257c:	b103      	cbz	r3, 8012580 <_kill_r+0x1c>
 801257e:	6023      	str	r3, [r4, #0]
 8012580:	bd38      	pop	{r3, r4, r5, pc}
 8012582:	bf00      	nop
 8012584:	20007080 	.word	0x20007080

08012588 <_getpid_r>:
 8012588:	f7ef be3e 	b.w	8002208 <_getpid>

0801258c <__swhatbuf_r>:
 801258c:	b570      	push	{r4, r5, r6, lr}
 801258e:	460c      	mov	r4, r1
 8012590:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012594:	2900      	cmp	r1, #0
 8012596:	b096      	sub	sp, #88	; 0x58
 8012598:	4615      	mov	r5, r2
 801259a:	461e      	mov	r6, r3
 801259c:	da0d      	bge.n	80125ba <__swhatbuf_r+0x2e>
 801259e:	89a3      	ldrh	r3, [r4, #12]
 80125a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80125a4:	f04f 0100 	mov.w	r1, #0
 80125a8:	bf0c      	ite	eq
 80125aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80125ae:	2340      	movne	r3, #64	; 0x40
 80125b0:	2000      	movs	r0, #0
 80125b2:	6031      	str	r1, [r6, #0]
 80125b4:	602b      	str	r3, [r5, #0]
 80125b6:	b016      	add	sp, #88	; 0x58
 80125b8:	bd70      	pop	{r4, r5, r6, pc}
 80125ba:	466a      	mov	r2, sp
 80125bc:	f000 f848 	bl	8012650 <_fstat_r>
 80125c0:	2800      	cmp	r0, #0
 80125c2:	dbec      	blt.n	801259e <__swhatbuf_r+0x12>
 80125c4:	9901      	ldr	r1, [sp, #4]
 80125c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80125ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80125ce:	4259      	negs	r1, r3
 80125d0:	4159      	adcs	r1, r3
 80125d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80125d6:	e7eb      	b.n	80125b0 <__swhatbuf_r+0x24>

080125d8 <__smakebuf_r>:
 80125d8:	898b      	ldrh	r3, [r1, #12]
 80125da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80125dc:	079d      	lsls	r5, r3, #30
 80125de:	4606      	mov	r6, r0
 80125e0:	460c      	mov	r4, r1
 80125e2:	d507      	bpl.n	80125f4 <__smakebuf_r+0x1c>
 80125e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80125e8:	6023      	str	r3, [r4, #0]
 80125ea:	6123      	str	r3, [r4, #16]
 80125ec:	2301      	movs	r3, #1
 80125ee:	6163      	str	r3, [r4, #20]
 80125f0:	b002      	add	sp, #8
 80125f2:	bd70      	pop	{r4, r5, r6, pc}
 80125f4:	ab01      	add	r3, sp, #4
 80125f6:	466a      	mov	r2, sp
 80125f8:	f7ff ffc8 	bl	801258c <__swhatbuf_r>
 80125fc:	9900      	ldr	r1, [sp, #0]
 80125fe:	4605      	mov	r5, r0
 8012600:	4630      	mov	r0, r6
 8012602:	f7fb f831 	bl	800d668 <_malloc_r>
 8012606:	b948      	cbnz	r0, 801261c <__smakebuf_r+0x44>
 8012608:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801260c:	059a      	lsls	r2, r3, #22
 801260e:	d4ef      	bmi.n	80125f0 <__smakebuf_r+0x18>
 8012610:	f023 0303 	bic.w	r3, r3, #3
 8012614:	f043 0302 	orr.w	r3, r3, #2
 8012618:	81a3      	strh	r3, [r4, #12]
 801261a:	e7e3      	b.n	80125e4 <__smakebuf_r+0xc>
 801261c:	89a3      	ldrh	r3, [r4, #12]
 801261e:	6020      	str	r0, [r4, #0]
 8012620:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012624:	81a3      	strh	r3, [r4, #12]
 8012626:	9b00      	ldr	r3, [sp, #0]
 8012628:	6163      	str	r3, [r4, #20]
 801262a:	9b01      	ldr	r3, [sp, #4]
 801262c:	6120      	str	r0, [r4, #16]
 801262e:	b15b      	cbz	r3, 8012648 <__smakebuf_r+0x70>
 8012630:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012634:	4630      	mov	r0, r6
 8012636:	f000 f81d 	bl	8012674 <_isatty_r>
 801263a:	b128      	cbz	r0, 8012648 <__smakebuf_r+0x70>
 801263c:	89a3      	ldrh	r3, [r4, #12]
 801263e:	f023 0303 	bic.w	r3, r3, #3
 8012642:	f043 0301 	orr.w	r3, r3, #1
 8012646:	81a3      	strh	r3, [r4, #12]
 8012648:	89a3      	ldrh	r3, [r4, #12]
 801264a:	431d      	orrs	r5, r3
 801264c:	81a5      	strh	r5, [r4, #12]
 801264e:	e7cf      	b.n	80125f0 <__smakebuf_r+0x18>

08012650 <_fstat_r>:
 8012650:	b538      	push	{r3, r4, r5, lr}
 8012652:	4d07      	ldr	r5, [pc, #28]	; (8012670 <_fstat_r+0x20>)
 8012654:	2300      	movs	r3, #0
 8012656:	4604      	mov	r4, r0
 8012658:	4608      	mov	r0, r1
 801265a:	4611      	mov	r1, r2
 801265c:	602b      	str	r3, [r5, #0]
 801265e:	f7ef fe3a 	bl	80022d6 <_fstat>
 8012662:	1c43      	adds	r3, r0, #1
 8012664:	d102      	bne.n	801266c <_fstat_r+0x1c>
 8012666:	682b      	ldr	r3, [r5, #0]
 8012668:	b103      	cbz	r3, 801266c <_fstat_r+0x1c>
 801266a:	6023      	str	r3, [r4, #0]
 801266c:	bd38      	pop	{r3, r4, r5, pc}
 801266e:	bf00      	nop
 8012670:	20007080 	.word	0x20007080

08012674 <_isatty_r>:
 8012674:	b538      	push	{r3, r4, r5, lr}
 8012676:	4d06      	ldr	r5, [pc, #24]	; (8012690 <_isatty_r+0x1c>)
 8012678:	2300      	movs	r3, #0
 801267a:	4604      	mov	r4, r0
 801267c:	4608      	mov	r0, r1
 801267e:	602b      	str	r3, [r5, #0]
 8012680:	f7ef fe39 	bl	80022f6 <_isatty>
 8012684:	1c43      	adds	r3, r0, #1
 8012686:	d102      	bne.n	801268e <_isatty_r+0x1a>
 8012688:	682b      	ldr	r3, [r5, #0]
 801268a:	b103      	cbz	r3, 801268e <_isatty_r+0x1a>
 801268c:	6023      	str	r3, [r4, #0]
 801268e:	bd38      	pop	{r3, r4, r5, pc}
 8012690:	20007080 	.word	0x20007080

08012694 <_init>:
 8012694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012696:	bf00      	nop
 8012698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801269a:	bc08      	pop	{r3}
 801269c:	469e      	mov	lr, r3
 801269e:	4770      	bx	lr

080126a0 <_fini>:
 80126a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126a2:	bf00      	nop
 80126a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80126a6:	bc08      	pop	{r3}
 80126a8:	469e      	mov	lr, r3
 80126aa:	4770      	bx	lr
