# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Lab8_ALU_FF.srcs/sources_1/new/Lab6_ALU.sv" \

verilog xil_defaultlib  \
"../../../../../../../Lab6_ALU_and_Multiplexers/SystemVerilog/Lab6_ALU/Lab6_ALU.sim/sim_1/behav/xsim/Lab6_ALU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
