<!doctype html>
<html lang="en">
  <head>
    <title>US7647543B2 - Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
        - Google Patents</title>

    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="UTF-8">
    <meta name="referrer" content="origin-when-crossorigin">
    <link rel="canonical" href="https://patents.google.com/patent/US7647543B2/en">
    <meta name="description" content="
     An integrated system mitigates the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA). The system includes (i) a RFPGA having an internal configuration memory, and (ii) a memory for storing a configuration associated with the RFPGA. Logic circuitry programmed into the RFPGA and coupled to the memory reloads a portion of the configuration from the memory into the RFPGA&#39;s internal configuration memory at predetermined times. Additional SEU mitigation can be provided by logic circuitry on the RFPGA that monitors and maintains synchronized operation of the RFPGA&#39;s digital clock managers. 
   
   ">
    
    <meta name="DC.type" content="patent">
    
    <meta name="DC.title" content="Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       ">
    
    <meta name="DC.date" content="2006-09-27" scheme="dateSubmitted">
    
    <meta name="DC.description" content="
     An integrated system mitigates the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA). The system includes (i) a RFPGA having an internal configuration memory, and (ii) a memory for storing a configuration associated with the RFPGA. Logic circuitry programmed into the RFPGA and coupled to the memory reloads a portion of the configuration from the memory into the RFPGA&#39;s internal configuration memory at predetermined times. Additional SEU mitigation can be provided by logic circuitry on the RFPGA that monitors and maintains synchronized operation of the RFPGA&#39;s digital clock managers. 
   
   ">
    
    <meta name="citation_patent_application_number" content="US:11/535,574">
    
    <meta name="citation_pdf_url" content="https://patentimages.storage.googleapis.com/1a/ee/31/b2d478d0a26f24/US7647543.pdf">
    
    <meta name="citation_patent_number" content="US:7647543">
    
    <meta name="DC.date" content="2010-01-12" scheme="issue">
    
    <meta name="DC.contributor" content="Tak-Kwong Ng" scheme="inventor">
    
    <meta name="DC.contributor" content="Jeffrey A. Herath" scheme="inventor">
    
    <meta name="DC.contributor" content="National Aeronautics and Space Administration (NASA)" scheme="assignee">
    
    <meta name="DC.relation" content="US:6237124" scheme="references">
    
    <meta name="DC.relation" content="US:7310759" scheme="references">
    
    <meta name="DC.relation" content="US:20040078103:A1" scheme="references">
    
    <meta name="DC.relation" content="US:20060020774:A1" scheme="references">
    
    <meta name="DC.relation" content="US:20060036909:A1" scheme="references">
    
    <meta name="DC.relation" content="US:7263631" scheme="references">
    
    <meta name="DC.relation" content="US:20070168718:A1" scheme="references">
    
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:400,400italic,500,500italic,700">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Product+Sans">
    <style>
      body { transition: none; }
    </style>

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-27188110-4', 'auto');

      version = 'patent-search.search_20191120_RC00';

      function sendFeedback() {
        userfeedback.api.startFeedback({
          'productId': '713680',
          'bucket': 'patent-search-web',
          'productVersion': version,
        });
      }

      window.experiments = {};
      window.experiments.patentCountries = "ae,ag,al,am,ao,ap,ar,at,au,aw,az,ba,bb,bd,be,bf,bg,bh,bj,bn,bo,br,bw,bx,by,bz,ca,cf,cg,ch,ci,cl,cm,cn,co,cr,cs,cu,cy,cz,dd,de,dj,dk,dm,do,dz,ea,ec,ee,eg,em,ep,es,fi,fr,ga,gb,gc,gd,ge,gh,gm,gn,gq,gr,gt,gw,hk,hn,hr,hu,ib,id,ie,il,in,ir,is,it,jo,jp,ke,kg,kh,km,kn,kp,kr,kw,kz,la,lc,li,lk,lr,ls,lt,lu,lv,ly,ma,mc,md,me,mg,mk,ml,mn,mo,mr,mt,mw,mx,my,mz,na,ne,ng,ni,nl,no,nz,oa,om,pa,pe,pg,ph,pl,pt,py,qa,ro,rs,ru,rw,sa,sc,sd,se,sg,si,sk,sl,sm,sn,st,su,sv,sy,sz,td,tg,th,tj,tm,tn,tr,tt,tw,tz,ua,ug,us,uy,uz,vc,ve,vn,wo,yu,za,zm,zw";
      
      
      window.profilePicture = "";

      window.Polymer = {
        dom: 'shady',
        lazyRegister: true,
      };
    </script>

    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/webcomponentsjs/webcomponents-lite.min.js"></script>
    
    <link rel="import" href="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.html">
    
  </head>
  <body unresolved>
    
    <script src="//www.gstatic.com/patent-search/frontend/patent-search.search_20191120_RC00/scs/compiled_dir/search-app-vulcanized.js"></script>
    
    <search-app>
      
      

      <article class="result" itemscope itemtype="http://schema.org/ScholarlyArticle">
  <h1 itemprop="pageTitle">US7647543B2 - Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
        - Google Patents</h1>
  <span itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </span>

  <meta itemprop="type" content="patent">
  <a href="https://patentimages.storage.googleapis.com/1a/ee/31/b2d478d0a26f24/US7647543.pdf" itemprop="pdfLink">Download PDF</a>
  <h2>Info</h2>

  <dl>
    <dt>Publication number</dt>
    <dd itemprop="publicationNumber">US7647543B2</dd>
    <meta itemprop="numberWithoutCodes" content="7647543">
    <meta itemprop="kindCode" content="B2">
    <meta itemprop="publicationDescription" content="Patent ( having previously published pre-grant publication)">
    
    <span>US7647543B2</span>
    
    <span>US11/535,574</span>
    
    <span>US53557406A</span>
    
    <span>US7647543B2</span>
    
    <span>US 7647543 B2</span>
    
    <span>US7647543 B2</span>
    
    <span>US 7647543B2</span>
    
    <span>  </span>
    
    <span> </span>
    
    <span> </span>
    
    <span>US 53557406 A</span>
    
    <span>US53557406 A</span>
    
    <span>US 53557406A</span>
    
    <span>US 7647543 B2</span>
    
    <span>US7647543 B2</span>
    
    <span>US 7647543B2</span>
    

    <dt>Authority</dt>
    <dd itemprop="countryCode">US</dd>
    <dd itemprop="countryName">United States</dd>

    <dt>Prior art keywords</dt>
    
    <dd itemprop="priorArtKeywords" repeat>rfpga</dd>
    <dd itemprop="priorArtKeywords" repeat>memory</dd>
    <dd itemprop="priorArtKeywords" repeat>multiple</dd>
    <dd itemprop="priorArtKeywords" repeat>dcms</dd>
    <dd itemprop="priorArtKeywords" repeat>system</dd>

    <dt>Prior art date</dt>
    <dd><time itemprop="priorArtDate" datetime="2006-02-01">2006-02-01</time></dd>

    <dt>Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)</dt>
    <dd itemprop="legalStatusIfi" itemscope>
      <span itemprop="status">Active</span>
    </dd>
  </dl>

  <dt>Application number</dt>
  <dd itemprop="applicationNumber">US11/535,574</dd>

  

  <dt>Other versions</dt>
  <dd itemprop="directAssociations" itemscope repeat>
    
    <a href="/patent/US20070176627A1/en">
      <span itemprop="publicationNumber">US20070176627A1</span>
      (<span itemprop="primaryLanguage">en</span>
    </a>
  </dd>

  <dt>Inventor</dt>
  <dd itemprop="inventor" repeat>Tak-Kwong Ng</dd>
  <dd itemprop="inventor" repeat>Jeffrey A. Herath</dd>
  <dt>Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)</dt>
  <dd itemprop="assigneeCurrent" repeat>
    National Aeronautics and Space Administration (NASA)
  </dd>

  <dt>Original Assignee</dt>
  <dd itemprop="assigneeOriginal" repeat>National Aeronautics and Space Administration (NASA)</dd>

  <dt>Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)</dt>
  <dd><time itemprop="priorityDate" datetime="2006-02-01">2006-02-01</time></dd>

  <dt>Filing date</dt>
  <dd><time itemprop="filingDate" datetime="2006-09-27">2006-09-27</time></dd>

  <dt>Publication date</dt>
  <dd><time itemprop="publicationDate" datetime="2010-01-12">2010-01-12</time></dd>

  

  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-02-01">2006-02-01</time>
    <span itemprop="title">Priority to US77481106P</span>
    <span itemprop="type">priority</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-09-27">2006-09-27</time>
    <span itemprop="title">Application filed by National Aeronautics and Space Administration (NASA)</span>
    <span itemprop="type">filed</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    <span itemprop="assigneeSearch">National Aeronautics and Space Administration (NASA)</span>
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-09-27">2006-09-27</time>
    <span itemprop="title">Priority to US11/535,574</span>
    <span itemprop="type">priority</span>
    
    
    
    <span itemprop="documentId">patent/US7647543B2/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2006-09-27">2006-09-27</time>
    <span itemprop="title">Assigned to UNITED STATES OF AMERICA AS REPRESENTED BY THE ADMINISTRATOR OF THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION</span>
    <span itemprop="type">reassignment</span>
    
    
    
    
    <span itemprop="assigneeSearch">UNITED STATES OF AMERICA AS REPRESENTED BY THE ADMINISTRATOR OF THE NATIONAL AERONAUTICS AND SPACE ADMINISTRATION</span>
    
    
    <span itemprop="description" repeat>ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).</span>
    
    <span itemprop="description" repeat>Assignors: HERATH, JEFFREY A., NG, TAK-KWONG</span>
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2007-08-02">2007-08-02</time>
    <span itemprop="title">Publication of US20070176627A1</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US20070176627A1/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2010-01-12">2010-01-12</time>
    <span itemprop="title">Application granted</span>
    <span itemprop="type">granted</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2010-01-12">2010-01-12</time>
    <span itemprop="title">Publication of US7647543B2</span>
    <span itemprop="type">publication</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    <span itemprop="documentId">patent/US7647543B2/en</span>
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2019-11-26">2019-11-26</time>
    <span itemprop="title">Application status is Active</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  
  <dd itemprop="events" itemscope repeat>
    <time itemprop="date" datetime="2026-09-27">2026-09-27</time>
    <span itemprop="title">Anticipated expiration</span>
    <span itemprop="type">legal-status</span>
    
    <span itemprop="critical" content="true" bool>Critical</span>
    
    
    
    
    
  </dd>
  

  <h2>Links</h2>

  <ul>
    
          <li itemprop="links" itemscope repeat>
            <meta itemprop="id" content="usptoLink">
            <a href="http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&p=1&u=/netahtml/PTO/srchnum.html&r=1&f=G&l=50&d=PALL&s1=7647543.PN." itemprop="url" target="_blank"><span itemprop="text">USPTO</span></a>
          </li>
        <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="usptoAssignmentLink">
          <a href="https://assignment.uspto.gov/patent/index.html#/patent/search/resultFilter?searchInput=7647543" itemprop="url" target="_blank"><span itemprop="text">USPTO Assignment</span></a>
        </li>

    <li itemprop="links" itemscope repeat>
        <meta itemprop="id" content="espacenetLink">
        <a href="http://worldwide.espacenet.com/publicationDetails/biblio?CC=US&amp;NR=7647543B2&amp;KC=B2&amp;FT=D" itemprop="url" target="_blank"><span itemprop="text">Espacenet</span></a>
      </li>
      

    

    
      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="globalDossierLink">
          <a href="http://globaldossier.uspto.gov/#/result/patent/US/7647543/1" itemprop="url" target="_blank"><span itemprop="text">Global Dossier</span></a>
        </li>
      

      

      

      

      <li itemprop="links" itemscope repeat>
          <meta itemprop="id" content="stackexchangeLink">
          <a href="https://patents.stackexchange.com/questions/tagged/US7647543" itemprop="url"><span itemprop="text">Discuss</span></a>
        </li>
      
  </ul>

  
  <ul itemprop="concept" itemscope>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000116</span>
      <span itemprop="name">mitigating</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="sections" repeat>title</span>
      
      <span itemprop="count">19</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000015654</span>
      <span itemprop="name">memory</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">61</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000694</span>
      <span itemprop="name">effects</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">13</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001360</span>
      <span itemprop="name">synchronised</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>abstract</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">10</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000737</span>
      <span itemprop="name">periodic</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">9</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000000875</span>
      <span itemprop="name">corresponding</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">7</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004044</span>
      <span itemprop="name">response</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>claims</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">5</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000036961</span>
      <span itemprop="name">partial</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">8</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">YMWUJEATGCHHMB-UHFFFAOYSA-N</span>
      <span itemprop="name">methylene dichloride</span>
      <span itemprop="domain">Chemical compound</span>
      <span itemprop="svg_large">data:image/svg&#43;xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyBlbmNvZGluZz0naXNvLTg4NTktMSc/Pgo8c3ZnIHZlcnNpb249JzEuMScgYmFzZVByb2ZpbGU9J2Z1bGwnCiAgICAgICAgICAgICAgeG1sbnM9J2h0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnJwogICAgICAgICAgICAgICAgICAgICAgeG1sbnM6cmRraXQ9J2h0dHA6Ly93d3cucmRraXQub3JnL3htbCcKICAgICAgICAgICAgICAgICAgICAgIHhtbG5zOnhsaW5rPSdodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rJwogICAgICAgICAgICAgICAgICB4bWw6c3BhY2U9J3ByZXNlcnZlJwp3aWR0aD0nMzAwcHgnIGhlaWdodD0nMzAwcHgnID4KPCEtLSBFTkQgT0YgSEVBREVSIC0tPgo8cmVjdCBzdHlsZT0nb3BhY2l0eToxLjA7ZmlsbDojRkZGRkZGO3N0cm9rZTpub25lJyB3aWR0aD0nMzAwJyBoZWlnaHQ9JzMwMCcgeD0nMCcgeT0nMCc&#43;IDwvcmVjdD4KPHBhdGggY2xhc3M9J2JvbmQtMCcgZD0nTSAyMzYuNDQ5LDEyNy40OTggMTkzLjIyNCwxNTIuNDU0JyBzdHlsZT0nZmlsbDpub25lO2ZpbGwtcnVsZTpldmVub2RkO3N0cm9rZTojMDBDQzAwO3N0cm9rZS13aWR0aDoycHg7c3Ryb2tlLWxpbmVjYXA6YnV0dDtzdHJva2UtbGluZWpvaW46bWl0ZXI7c3Ryb2tlLW9wYWNpdHk6MScgLz4KPHBhdGggY2xhc3M9J2JvbmQtMCcgZD0nTSAxOTMuMjI0LDE1Mi40NTQgMTUwLDE3Ny40MDknIHN0eWxlPSdmaWxsOm5vbmU7ZmlsbC1ydWxlOmV2ZW5vZGQ7c3Ryb2tlOiMwMDAwMDA7c3Ryb2tlLXdpZHRoOjJweDtzdHJva2UtbGluZWNhcDpidXR0O3N0cm9rZS1saW5lam9pbjptaXRlcjtzdHJva2Utb3BhY2l0eToxJyAvPgo8cGF0aCBjbGFzcz0nYm9uZC0xJyBkPSdNIDE1MCwxNzcuNDA5IDEwNi43NzYsMTUyLjQ1NCcgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;CjxwYXRoIGNsYXNzPSdib25kLTEnIGQ9J00gMTA2Ljc3NiwxNTIuNDU0IDYzLjU1MTIsMTI3LjQ5OCcgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwQ0MwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;Cjx0ZXh0IHg9JzIzNi40NDknIHk9JzEzMC4wOTEnIHN0eWxlPSdmb250LXNpemU6MTVweDtmb250LXN0eWxlOm5vcm1hbDtmb250LXdlaWdodDpub3JtYWw7ZmlsbC1vcGFjaXR5OjE7c3Ryb2tlOm5vbmU7Zm9udC1mYW1pbHk6c2Fucy1zZXJpZjt0ZXh0LWFuY2hvcjpzdGFydDtmaWxsOiMwMENDMDAnID48dHNwYW4&#43;Q2w8L3RzcGFuPjwvdGV4dD4KPHRleHQgeD0nNDYuNTUyNCcgeT0nMTMwLjA5MScgc3R5bGU9J2ZvbnQtc2l6ZToxNXB4O2ZvbnQtc3R5bGU6bm9ybWFsO2ZvbnQtd2VpZ2h0Om5vcm1hbDtmaWxsLW9wYWNpdHk6MTtzdHJva2U6bm9uZTtmb250LWZhbWlseTpzYW5zLXNlcmlmO3RleHQtYW5jaG9yOnN0YXJ0O2ZpbGw6IzAwQ0MwMCcgPjx0c3Bhbj5DbDwvdHNwYW4&#43;PC90ZXh0Pgo8L3N2Zz4K</span>
      <span itemprop="svg_small">data:image/svg&#43;xml;base64,PD94bWwgdmVyc2lvbj0nMS4wJyBlbmNvZGluZz0naXNvLTg4NTktMSc/Pgo8c3ZnIHZlcnNpb249JzEuMScgYmFzZVByb2ZpbGU9J2Z1bGwnCiAgICAgICAgICAgICAgeG1sbnM9J2h0dHA6Ly93d3cudzMub3JnLzIwMDAvc3ZnJwogICAgICAgICAgICAgICAgICAgICAgeG1sbnM6cmRraXQ9J2h0dHA6Ly93d3cucmRraXQub3JnL3htbCcKICAgICAgICAgICAgICAgICAgICAgIHhtbG5zOnhsaW5rPSdodHRwOi8vd3d3LnczLm9yZy8xOTk5L3hsaW5rJwogICAgICAgICAgICAgICAgICB4bWw6c3BhY2U9J3ByZXNlcnZlJwp3aWR0aD0nODVweCcgaGVpZ2h0PSc4NXB4JyA&#43;CjwhLS0gRU5EIE9GIEhFQURFUiAtLT4KPHJlY3Qgc3R5bGU9J29wYWNpdHk6MS4wO2ZpbGw6I0ZGRkZGRjtzdHJva2U6bm9uZScgd2lkdGg9Jzg1JyBoZWlnaHQ9Jzg1JyB4PScwJyB5PScwJz4gPC9yZWN0Pgo8cGF0aCBjbGFzcz0nYm9uZC0wJyBkPSdNIDYzLjAzNDgsMzcuNjIxNSA1Mi41MTc0LDQzLjY5MzcnIHN0eWxlPSdmaWxsOm5vbmU7ZmlsbC1ydWxlOmV2ZW5vZGQ7c3Ryb2tlOiMwMENDMDA7c3Ryb2tlLXdpZHRoOjJweDtzdHJva2UtbGluZWNhcDpidXR0O3N0cm9rZS1saW5lam9pbjptaXRlcjtzdHJva2Utb3BhY2l0eToxJyAvPgo8cGF0aCBjbGFzcz0nYm9uZC0wJyBkPSdNIDUyLjUxNzQsNDMuNjkzNyA0Miw0OS43NjU5JyBzdHlsZT0nZmlsbDpub25lO2ZpbGwtcnVsZTpldmVub2RkO3N0cm9rZTojMDAwMDAwO3N0cm9rZS13aWR0aDoycHg7c3Ryb2tlLWxpbmVjYXA6YnV0dDtzdHJva2UtbGluZWpvaW46bWl0ZXI7c3Ryb2tlLW9wYWNpdHk6MScgLz4KPHBhdGggY2xhc3M9J2JvbmQtMScgZD0nTSA0Miw0OS43NjU5IDMxLjQ4MjYsNDMuNjkzNycgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwMDAwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;CjxwYXRoIGNsYXNzPSdib25kLTEnIGQ9J00gMzEuNDgyNiw0My42OTM3IDIwLjk2NTIsMzcuNjIxNScgc3R5bGU9J2ZpbGw6bm9uZTtmaWxsLXJ1bGU6ZXZlbm9kZDtzdHJva2U6IzAwQ0MwMDtzdHJva2Utd2lkdGg6MnB4O3N0cm9rZS1saW5lY2FwOmJ1dHQ7c3Ryb2tlLWxpbmVqb2luOm1pdGVyO3N0cm9rZS1vcGFjaXR5OjEnIC8&#43;Cjx0ZXh0IHg9JzYzLjAzNDgnIHk9JzM5LjQxMTQnIHN0eWxlPSdmb250LXNpemU6MTBweDtmb250LXN0eWxlOm5vcm1hbDtmb250LXdlaWdodDpub3JtYWw7ZmlsbC1vcGFjaXR5OjE7c3Ryb2tlOm5vbmU7Zm9udC1mYW1pbHk6c2Fucy1zZXJpZjt0ZXh0LWFuY2hvcjpzdGFydDtmaWxsOiMwMENDMDAnID48dHNwYW4&#43;Q2w8L3RzcGFuPjwvdGV4dD4KPHRleHQgeD0nOS4yMzA4MicgeT0nMzkuNDExNCcgc3R5bGU9J2ZvbnQtc2l6ZToxMHB4O2ZvbnQtc3R5bGU6bm9ybWFsO2ZvbnQtd2VpZ2h0Om5vcm1hbDtmaWxsLW9wYWNpdHk6MTtzdHJva2U6bm9uZTtmb250LWZhbWlseTpzYW5zLXNlcmlmO3RleHQtYW5jaG9yOnN0YXJ0O2ZpbGw6IzAwQ0MwMCcgPjx0c3Bhbj5DbDwvdHNwYW4&#43;PC90ZXh0Pgo8L3N2Zz4K</span>
      <span itemprop="smiles">ClCCl</span>
      <span itemprop="inchi_key">YMWUJEATGCHHMB-UHFFFAOYSA-N</span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">7</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000003860</span>
      <span itemprop="name">storage</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">4</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000002609</span>
      <span itemprop="name">media</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000002245</span>
      <span itemprop="name">particles</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">2</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000004458</span>
      <span itemprop="name">analytical methods</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001419</span>
      <span itemprop="name">dependent</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001066</span>
      <span itemprop="name">destructive</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000011799</span>
      <span itemprop="name">hole materials</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000000034</span>
      <span itemprop="name">methods</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000004048</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">238000006011</span>
      <span itemprop="name">modification</span>
      <span itemprop="domain">Methods</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000002633</span>
      <span itemprop="name">protecting</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">239000004065</span>
      <span itemprop="name">semiconductor</span>
      <span itemprop="domain">Substances</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
    <li itemprop="match" itemscope repeat>
      <span itemprop="id">230000001052</span>
      <span itemprop="name">transient</span>
      <span itemprop="domain">Effects</span>
      <span itemprop="svg_large"></span>
      <span itemprop="svg_small"></span>
      <span itemprop="smiles"></span>
      <span itemprop="inchi_key"></span>
      <span itemprop="similarity">0</span>
      
      <span itemprop="sections" repeat>description</span>
      
      <span itemprop="count">1</span>
    </li>
  
  </ul>
  

  <section>
    <h2>Images</h2>
    <ul>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7647543B2/US07647543-20100112-D00000.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7647543B2/US07647543-20100112-D00000.png">
        <ul>
          
        </ul>
      </li>
      <li itemprop="images" itemscope repeat>
        <img itemprop="thumbnail" src="https://patentimages.storage.googleapis.com/thumbnails/US7647543B2/US07647543-20100112-D00001.png">
        <meta itemprop="full" content="https://patentimages.storage.googleapis.com/US7647543B2/US07647543-20100112-D00001.png">
        <ul>
          
        </ul>
      </li>
      </ul>
  </section>

  <section>
    <h2>Classifications</h2>
    
    <ul>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K</span>&mdash;<span itemprop="Description">PULSE TECHNIQUE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/00</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/003</span>&mdash;<span itemprop="Description">Modifications for increasing the reliability for protection</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/0033</span>&mdash;<span itemprop="Description">Radiation hardening</span>
            <meta itemprop="Leaf" content="true">
            
            <meta itemprop="FirstCode" content="true">
          </li>
          </ul>
      </li>
      <li>
        <ul itemprop="cpcs" itemscope repeat>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H</span>&mdash;<span itemprop="Description">ELECTRICITY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03</span>&mdash;<span itemprop="Description">BASIC ELECTRONIC CIRCUITRY</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K</span>&mdash;<span itemprop="Description">PULSE TECHNIQUE</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/00</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/02</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/173</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/177</span>&mdash;<span itemprop="Description">Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/17748</span>&mdash;<span itemprop="Description">Structural details of configuration resources</span>
            
            
            
          </li>
          <li itemprop="cpcs" itemscope repeat>
            <span itemprop="Code">H03K19/17764</span>&mdash;<span itemprop="Description">Structural details of configuration resources for reliability</span>
            <meta itemprop="Leaf" content="true">
            
            
          </li>
          </ul>
      </li>
      </ul>
  </section>

  <section itemprop="abstract" itemscope>
    <h2>Abstract</h2>
    
    <div itemprop="content" html><abstract mxw-id="PA72667788" lang="EN" load-source="patent-office">
    <div num="p-0001" class="abstract">An integrated system mitigates the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA). The system includes (i) a RFPGA having an internal configuration memory, and (ii) a memory for storing a configuration associated with the RFPGA. Logic circuitry programmed into the RFPGA and coupled to the memory reloads a portion of the configuration from the memory into the RFPGA&#39;s internal configuration memory at predetermined times. Additional SEU mitigation can be provided by logic circuitry on the RFPGA that monitors and maintains synchronized operation of the RFPGA&#39;s digital clock managers.</div>
  </abstract>
  </div>
  </section>

  <section itemprop="description" itemscope>
    <h2>Description</h2>
    
    <div itemprop="content" html><div mxw-id="PDES35249340" lang="EN" load-source="patent-office" class="description">

  <heading>ORIGIN OF THE INVENTION</heading>
  <p num="p-0002">This invention was made by employees of the United States Government and may be manufactured and used by or for the Government of the United States of America for governmental purposes without the payment of any royalties thereon or therefor.</p>


  <heading>BACKGROUND OF THE INVENTION</heading>
  <p num="p-0003">1. Field of the Invention</p>
  <p num="p-0004">This invention relates to reprogrammable “field programmable gate arrays” (FPGAs). More specifically, the invention is a system that is integrated on a reprogrammable FPGA that can mitigate the effects of single event upsets such as those induced in a reprogrammable FPGA operating in a radiation environment.</p>
  <p num="p-0005">2. Description of the Related Art</p>
  <p num="p-0006">A “field programmable gate array” or FPGA is a semiconductor device containing programmable logic components and programmable interconnects. The programmable logic components can be programmed to duplicate the functionality of basic logic gates or more complex combinatorial functions such as decoders or simple math functions. In most FPGAs, these programmable logic components or logic blocks also include memory elements which can be simple flip-flops or more complete blocks of memory.</p>
  <p num="p-0007">A reconfigurable or “reprogrammable” FPGA is an FPGA that can be changed to form different logic functions on demand. The logic circuits in a reprogrammable FPGA generally employ bi-stable data storage elements within which the logic configuration data is stored. A data storage element&#39;s “state” (i.e., either a logical “one” or logical “zero”) determines whether or not the “device” (e.g., logic, configuration interface gate, etc.) connected to the data storage element&#39;s output is either on or off. In that way, blocks of logic elements are connected/disconnected to thereby configure the logic circuit. Selectively changing the data stored in some of the data storage elements allows one to reconfigure the logic circuits. Such reconfigurable logic circuits offer a significant advantage over one-time programmable “firm” logic circuits in that the hardware can be changed even after the digital system has been deployed for many years.</p>
  <p num="p-0008">The versatility offered by reprogrammable FPGAs make them ideally suited for a variety of applications to include aerospace. However, aerospace applications often involve environments where radiation is present. Radiation can induce an error in a reprogrammable FPGA known as a “single event upset” (SEU). SEUs can be defined as radiation-induced errors in microelectronic circuits caused when charged particles lose energy by ionizing the medium through which they pass leaving behind a wake of electron-hole pairs. SEUs are transient soft errors, and are non-destructive. Unfortunately, reprogrammable FPGAs are very susceptible to SEUs.</p>
  <p num="p-0009">Currently, systems using reprogrammable FPGAs that will be exposed to radiation are designed using radiation tolerant components for the mitigation of SEUs. These radiation tolerant components are in addition to the reprogrammable FPGAs configured for a user application. However, requiring additional radiation tolerant components for SEU mitigation increases the complexity of the overall system design, increases the number of components, requires a greater amount of board space, is more expensive, requires more power for system implementation, and reduces overall system reliability.</p>
  <heading>SUMMARY OF THE INVENTION</heading>
  <p num="p-0010">Accordingly, it is an object of the present invention to provide a system that can mitigate the effects that a single event upset has on a reprogrammable FPGA.</p>
  <p num="p-0011">Another object of the present invention is to provide a system that can mitigate the effects that a radiation-induced single event upset has on a reprogrammable FPGA without the need for additional radiation tolerant components.</p>
  <p num="p-0012">Other objects and advantages of the present invention will become more obvious hereinafter in the specification and drawings.</p>
  <p num="p-0013">In accordance with the present invention, a system is provided that can mitigate the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA). The requisite hardware includes (i) a RFPGA having an internal configuration memory, and (ii) a memory for storing a configuration associated with the RFPGA. With respect to SEU mitigation, logic circuitry programmed into the RFPGA and coupled to the memory reloads a portion of the configuration from the memory into the RFPGA&#39;s internal configuration memory at predetermined times. Optionally, additional SEU mitigation logic circuitry can be programmed into the RFPGA. The additional logic circuitry is coupled to at least one multiple of three of the RFPGA&#39;s digital clock managers and maintains synchronized operation thereof.</p>


  <description-of-drawings>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading>
    <p num="p-0014">The sole FIGURE is a block diagram of a system for mitigating the effects of a single event upset on a reprogrammable FPGA in accordance with an embodiment of the present invention.</p>
  </description-of-drawings>


  <heading>DETAILED DESCRIPTION OF THE INVENTION</heading>
  <p num="p-0015">Referring now to the sole FIGURE, a system for mitigating the effects of a “single event upset” (SEU) on a “reprogrammable FPGA” (hereinafter referred to as a “RFPGA”) is shown and is referenced generally by numeral <b>10</b>. System <b>10</b> is typically part of some larger set of components (not shown) that is designed to perform an application function. The particular application is not part of the present invention or a limitation thereof. Furthermore, the particular cause/source of the SEU is not a limitation of the present invention. Typically, in an aerospace application, the SEU is radiation-induced as charged particles from radiation belts or cosmic rays lose energy as they pass through a medium.</p>
  <p num="p-0016">In general and from a hardware perspective, system <b>10</b> includes a memory <b>20</b> (e.g., an “electrically erasable programmable read only memory” or EEPROM) and an RFPGA <b>30</b>. Memory <b>20</b> stores a user-specified configuration in terms of a configuration sequence (i.e., the stream of digital “1&#39;s” and “0&#39;s” that provide for implementation of the RFPGA configuration). In the present invention, the RFPGA configuration is partially reloaded from memory <b>20</b> into an internal configuration memory <b>32</b> of RFPGA <b>30</b> in a periodic fashion. The RFPGA configuration stored in memory <b>20</b> is used to define the various logic circuits of RFPGA <b>30</b> that will perform (i) the SEU mitigation functions of the present invention, and (ii) the particular application functions of RFPGA <b>30</b>. That is, the logic circuitry of RFPGA <b>30</b> is configured (using the RFPGA configuration) to facilitate SEU mitigation without requiring additional radiation tolerant components coupled to RFPGA <b>30</b>. The description herein will focus only on the logic circuitry of RFPGA <b>30</b> that performs the SEU mitigation functions of the present invention. Accordingly, for clarity of illustration, most of the logic circuitry associated with the application functions of RFPGA <b>30</b> has been omitted from the figure. One exception to this is the illustration of three “digital clock managers” (DCMs) <b>34</b> of RFPGA <b>30</b> used for application functions of RFPGA <b>30</b>. The significance of DCMs <b>34</b> in the present invention will be explained further below.</p>
  <p num="p-0017">In terms of the present invention&#39;s integrated SEU mitigation function, logic circuits on RFPGA <b>30</b> are configured to perform one or two unique functions, the second of which is optional. These two functions can be described briefly as follows. Since SEUs affecting the configuration memory of RFPGA <b>30</b> can be corrected by a partial reloading of the RFPGA configuration, the first function is a periodic partial reloading of the RFPGA configuration stored in memory <b>20</b>. This first function is carried out by logic circuitry illustrated in block diagram form within dashed-line box <b>40</b>. For application functions that utilize DCMs <b>34</b>, the partial reloading of the RFPGA configuration might not provide for an effective recovery from an SEU affecting DCMs <b>34</b>. Accordingly, an optional second function of the present invention is to detect a SEU of the RFPGA&#39;s DCMs. In particular, the present invention utilizes the clock outputs of three DCMs <b>34</b> in the application function of RFPGA <b>30</b> in implementing this second function. The logic circuitry for performing this second function is illustrated in block diagram form within dashed-line box <b>50</b>. Multiples of box <b>50</b> may also be utilized when there are like multiples of three DCMs <b>34</b> in the application function.</p>
  <p num="p-0018">The first function provided by logic circuitry <b>40</b> will now be described in greater detail. As mentioned above, logic circuitry <b>40</b> partially reloads the RFPGA configuration from memory <b>20</b> into internal configuration memory <b>32</b>. Logic circuitry <b>40</b> includes circuitry <b>42</b> that defines a periodic reload interval and circuitry <b>44</b> that initiates and controls a partial reloading of the RFPGA configuration (from memory <b>20</b>) at the conclusion of each interval defined by circuitry <b>42</b>. In the present invention, “partial reloading” is a selection by logic circuitry <b>44</b> of specific parts of the configuration sequence stored in memory <b>20</b>. In general, “partial reloading” in the present invention excludes any parts of the configuration sequence that could alter the state of the RFPGA&#39;s application function logic. The particular portions of the configuration sequence that will be excluded in a particular situation is dependent on the type of RFPGA being used.</p>
  <p num="p-0019">Multiple periodic intervals can be defined in the RFPGA configuration stored in memory <b>20</b> with the particular interval being user-selectable. The periodic interval (e.g., second, minute, hour, day, etc.) can be set in accordance with the timing of expected situations that might generate a SEU. In order to avoid conflicts between the configuration logic reload function and the optional DCM maintenance function, logic circuitry <b>40</b> can issue/provide an “END OF RELOAD” signal to logic circuitry <b>50</b>.</p>
  <p num="p-0020">The partial reload function of the present invention can be further enhanced by providing logic circuitry <b>60</b> that can detect failures in the operation of configuration memory <b>32</b> within RFPGA <b>30</b>. If logic circuitry <b>60</b> detects such a failure event, it can initiate a complete reload of the RFPGA configuration from memory <b>20</b> and/or generate an error report for later analysis. A design for logic circuitry <b>60</b> is disclosed in co-pending patent application Ser. No. 11/531,703, the contents of which are hereby incorporated by reference. Briefly, logic circuitry <b>60</b> is configured as a self-detecting error module that monitors a selected key value for differences from the value stored during partial reloading, where such differences are indicative of a configuration logic reload failure.</p>
  <p num="p-0021">The optional second function provided by logic circuitry <b>50</b> will now be described in greater detail. Logic circuitry <b>50</b> is coupled to three DCMs <b>34</b> that are available on RFPGA <b>30</b> and that are used in the RFPGA&#39;s application function. Multiples of box <b>50</b> are utilized when there are multiples of three DCMs <b>34</b> in the application function. Logic circuitry <b>50</b> monitors and maintains synchronized operation of DCMs <b>34</b> as a means to mitigate the effects of SEUs on the clock management function of RFPGA <b>30</b>. As part of this function, each of three DCMs <b>34</b> receives the same clock signal from, for example, an external clock device <b>100</b> supplying the same clock signal to three separate input pins <b>36</b> of RFPGA <b>30</b>. In response to the clock signal, each DCM <b>34</b> generates a clock output that is coupled to logic circuitry <b>50</b>. More specifically, the clock output from each DCM <b>34</b> is coupled to a corresponding “triple module redundant” (TMR) counter <b>52</b>. That is, each TMR counter <b>52</b> incorporates three separate copies of counter logic with each counter logic copy being driven by the same clock signal. TMR counters <b>52</b> are started synchronously and will, in normal operation, count in lock step. However, when one of DCMs <b>34</b> fails (e.g., due to a SEU), the TMR counter <b>52</b> associated with the failed DCM <b>34</b> will have a different count than the other two counters. The counts generated by TMR counters <b>52</b> are applied to a comparator <b>54</b>.</p>
  <p num="p-0022">In accordance with the present invention, comparator <b>54</b> also operates in a triple module redundant fashion. That is, comparator <b>54</b> will have three independently-operating comparator/voter sections <b>54</b>A, <b>54</b>B and <b>54</b>C to perform the various counter comparisons and generate a “DCM RESET” (for the appropriate DCM <b>34</b>) when such comparisons indicate DCM failure. Such triple module redundant comparisons are well understood in the art.</p>
  <p num="p-0023">The advantages of the present invention are numerous. The RFPGA integrated SEU mitigation approach will protect a RFPGA&#39;s applications from SEU effects without requiring additional components. By periodically partially reloading a RFPGA&#39;s configuration, and optionally by monitoring/maintaining the synchronous operation of the RFPGA&#39;s DCMs, the present invention provides a simple approach to SEU mitigation that eliminates the need to have extensive knowledge of SEU mitigation techniques.</p>
  <p num="p-0024">Although the invention has been described relative to a specific embodiment thereof, there are numerous variations and modifications that will be readily apparent to those skilled in the art in light of the above teachings. It is therefore to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described.</p>

</div>
  </div>
  </section>

  <section itemprop="claims" itemscope>
    <h2>Claims (<span itemprop="count">18</span>)</h2>
    
    <div itemprop="content" html><div mxw-id="PCLM28755304" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A system for mitigating the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA), comprising:
<div class="claim-text">a RFPGA having an internal configuration memory;</div>
<div class="claim-text">a memory for storing a configuration associated with said RFPGA; and</div>
<div class="claim-text">reload means programmed into said RFPGA and coupled to said storing memory for selecting a portion of said configuration from said storing memory and reloading said portion into said internal configuration memory at predetermined time intervals, to thereby decrease the number of components, reduce expense and lessen the power for system implementation.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said storing memory is an electrically erasable programmable read only memory (EEPROM).</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said configuration includes a definition of a plurality of said predetermined time intervals.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said predetermined time intervals are defined by a periodic recurrence of a time interval.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said reload means comprises means for defining said predetermined time intervals.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said storing memory is an electrically erasable programmable read only memory (EEPROM), and wherein said predetermined time intervals are defined by a periodic recurrence of a time interval defined in said configuration.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said RFPGA includes at least one multiple of three digital clock managers (DCMs), and wherein said system further comprises synchronizing means programmed into said RFPGA and coupled to said multiple of three DCMs for maintaining synchronized operation of said multiple of three DCMs.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. A system for mitigating the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA), comprising:
<div class="claim-text">a RFPGA having an internal configuration memory;</div>
<div class="claim-text">a memory for storing a configuration associated with said RFPGA; and</div>
<div class="claim-text">reload means programmed into said RFPGA and coupled to said memory for reloading a portion of said configuration from said memory into said internal configuration memory at predetermined times;</div>
<div class="claim-text">wherein said RFPGA includes at least one multiple of three digital clock managers (DCMs), and wherein said system further comprises synchronizing means programmed into said RFPGA and coupled to said multiple of three DCMs for maintaining synchronized operation of said multiple of three DCMs;</div>
<div class="claim-text">wherein a synchronized clock signal is adapted to be coupled to each of said multiple of three DCMs wherein each of said multiple of three DCMs generates a clock output in response thereto, and wherein said synchronizing means comprises:</div>
<div class="claim-text">at least one multiple of three triple module redundant (TMR) counters with each of said multiple of three TMR counters coupled to a corresponding one of said multiple of three DCMs to (i) receive a corresponding said clock output therefrom, and (ii) generate a corresponding counter output in response to said clock output, wherein a multiple of three counter outputs are generated; and</div>
<div class="claim-text">comparison means coupled to said multiple of three TMR counters for performing comparisons between pairs of said multiple of three TMR counter outputs in a triple module redundant fashion and for re-synchronizing said multiple of three DCMs based on a failure of one of said comparisons.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. A system as in <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising error detection means programmed into said RFPGA and coupled to said internal configuration memory for detecting errors in the operation thereof.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. A system as in <claim-ref idref="CLM-00009">claim 9</claim-ref> wherein, when said errors are detected, said error detection means initiates a reloading of the entirety of said configuration from said memory into said internal configuration memory.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. A system for mitigating the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA), comprising:
<div class="claim-text">a RFPGA having an internal configuration memory and having at least one multiple of three digital clock managers (DCMs);</div>
<div class="claim-text">a memory for storing a configuration associated with said RFPGA;</div>
<div class="claim-text">first means programmed into said RFPGA and coupled to said storing memory for selecting and reloading a portion of said configuration from said storing memory into said internal configuration memory at predetermined time intervals as defined by said configuration, to thereby decrease the number of components, reduce expense and lessen the power for system implementation; and</div>
<div class="claim-text">second means programmed into said RFPGA and coupled to said multiple of three DCMs for maintaining synchronized operation of said multiple of three DCMs.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. A system as in <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein said storing memory is an electrically erasable programmable read only memory (EEPROM).</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. A system as in <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein said predetermined time intervals are defined by a periodic recurrence of a time interval.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. A system as in <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein said first means comprises means for defining said predetermined time intervals.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. A system as in <claim-ref idref="CLM-00011">claim 11</claim-ref> wherein said storing memory is an electrically erasable programmable read only memory (EEPROM), and wherein said predetermined time intervals are defined by a periodic recurrence of a time interval defined in said configuration.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. A system for mitigating the effects of a single event upset (SEU) on a reprogrammable field programmable gate array (RFPGA), comprising:
<div class="claim-text">a RFPGA having an internal configuration memory and having at least one multiple of three digital clock managers (DCMs);</div>
<div class="claim-text">a memory for storing a configuration associated with said RFPGA;</div>
<div class="claim-text">first means programmed into said RFPGA and coupled to said memory for reloading a portion of said configuration from said memory into said internal configuration memory at predetermined times as defined by said configuration; and</div>
<div class="claim-text">second means programmed into said RFPGA and coupled to said multiple of three DCMs for maintaining synchronized operation of said multiple of three DCMs;</div>
<div class="claim-text">wherein a synchronized clock signal is adapted to be coupled to each of said multiple of three DCMs wherein each of said multiple of three DCMs generates a clock output in response thereto, and wherein said second means comprises:</div>
<div class="claim-text">at least one multiple of three triple module redundant (TMR) counters with each of said multiple of three TMR counters coupled to a corresponding one of said multiple of three DCMs to (i) receive a corresponding said clock output therefrom, and (ii) generate a corresponding counter output in response to said clock output, wherein a multiple of three counter outputs are generated; and</div>
<div class="claim-text">comparison means coupled to said multiple of three TMR counters for performing comparisons between pairs of said multiple of three TMR counter outputs in a triple module redundant fashion and for re-synchronizing said multiple of three DCMs based on a failure of one of said comparisons.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. A system as in <claim-ref idref="CLM-00011">claim 11</claim-ref> further comprising error detection means programmed into said RFPGA and coupled to said internal configuration memory for detecting errors in the operation thereof.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00018" num="00018" class="claim">
    <div class="claim-text">18. A system as in <claim-ref idref="CLM-00017">claim 17</claim-ref> wherein, when said errors are detected, said error detection means initiates a reloading of the entirety of said configuration from said storing memory into said internal configuration memory.</div>
  </div>
</div> </div>
  </div>
  </section>

  <section itemprop="application" itemscope>

    <section itemprop="metadata" itemscope>
        <span itemprop="applicationNumber">US11/535,574</span>
        <span itemprop="priorityDate">2006-02-01</span>
        <span itemprop="filingDate">2006-09-27</span>
        <span itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </span>
        <span itemprop="ifiStatus">Active</span>
        
        <a href="/patent/US7647543B2/en">
            <span itemprop="representativePublication">US7647543B2</span>
            (<span itemprop="primaryLanguage">en</span>)
        </a>
    </section>

    <h2>Priority Applications (2)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US77481106P</span>
                   <span itemprop="isUsProvisional">true</span>
                   
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-02-01</td>
                <td itemprop="title"></td>
              </tr><tr itemprop="priorityApps" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US11/535,574</span>
                   
                   <a href="/patent/US7647543B2/en">
                        <span itemprop="representativePublication">US7647543B2</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-09-27</td>
                <td itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </td>
              </tr>
           </tbody>
       </table>

    <h2>Applications Claiming Priority (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                    <th>Title</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="appsClaimingPriority" itemscope repeat>
                <td>
                   <span itemprop="applicationNumber">US11/535,574</span>
                   <a href="/patent/US7647543B2/en">
                        <span itemprop="representativePublication">US7647543B2</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-09-27</td>
                <td itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </td>
              </tr>
           </tbody>
       </table>

    

    

    <h2>Publications (2)</h2>
        <table>
            <thead>
                <tr>
                    <th>Publication Number</th>
                    <th>Publication Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US20070176627A1</span>
                   
                   <a href="/patent/US20070176627A1/en">US20070176627A1
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2007-08-02</td>
              </tr><tr itemprop="pubs" itemscope repeat>
                <td>
                   <span itemprop="publicationNumber">US7647543B2</span>
                   
                   <span itemprop="thisPatent">true</span>
                   <a href="/patent/US7647543B2/en">US7647543B2
                       (<span itemprop="primaryLanguage">en</span>)
                   </a>
                </td>
                <td itemprop="publicationDate">2010-01-12</td>
              </tr>
           </tbody>
        </table>

  </section>

  <section itemprop="family" itemscope>
    <h1>Family</h1>
    <h2>ID=38321432</h2>

    <h2>Family Applications (1)</h2>
        <table>
            <thead>
                <tr>
                    <th>Application Number</th>
                    <th>Title</th>
                    <th>Priority Date</th>
                    <th>Filing Date</th>
                </tr>
            </thead>
            <tbody>
            <tr itemprop="applications" itemscope repeat>
                <td>
                    <span itemprop="applicationNumber">US11/535,574</span>
                    <span itemprop="ifiStatus">Active</span>
                    
                    <a href="/patent/US7647543B2/en">
                        <span itemprop="representativePublication">US7647543B2</span>
                          (<span itemprop="primaryLanguage">en</span>)
                      </a>
                </td>
                <td itemprop="priorityDate">2006-02-01</td>
                <td itemprop="filingDate">2006-09-27</td>
                <td itemprop="title">Reprogrammable field programmable gate array with integrated system for mitigating effects of single event upsets 
       </td>
              </tr>
           </tbody>
        </table>

    

    

    <h2>Country Status (1)</h2>
      <table>
        <thead>
          <tr>
            <th>Country</th>
            <th>Link</th>
          </tr>
        </thead>
        <tbody>
        <tr itemprop="countryStatus" itemscope repeat>
            <td>
              <span itemprop="countryCode">US</span>
                (<span itemprop="num">1</span>)
              <meta itemprop="thisCountry" content="true">
            </td>
            <td>
              <a href="/patent/US7647543B2/en">
                <span itemprop="representativePublication">US7647543B2</span>
                  (<span itemprop="primaryLanguage">en</span>)
              </a>
            </td>
          </tr>
      </tbody>
    </table>

    <h2>Cited By (4)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9104639B2/en">
              <span itemprop="publicationNumber">US9104639B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2012-05-01</td>
          <td itemprop="publicationDate">2015-08-11</td>
          <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
          <td itemprop="title">Distributed mesh-based memory and computing architecture 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20150236696A1/en">
              <span itemprop="publicationNumber">US20150236696A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2014-02-18</td>
          <td itemprop="publicationDate">2015-08-20</td>
          <td><span itemprop="assigneeOriginal">Hitachi, Ltd.</span></td>
          <td itemprop="title">Programmable circuit device and configuration information restoration method 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/CN104932984A/en">
              <span itemprop="publicationNumber">CN104932984A</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2015-05-12</td>
          <td itemprop="publicationDate">2015-09-23</td>
          <td><span itemprop="assigneeOriginal">工业和信息化部电子第五研究所</span></td>
          <td itemprop="title">Multi-bit flipping detection method and system 
       </td>
        </tr><tr itemprop="forwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US9612900B2/en">
              <span itemprop="publicationNumber">US9612900B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2013-03-15</td>
          <td itemprop="publicationDate">2017-04-04</td>
          <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
          <td itemprop="title">Centralized configuration control of reconfigurable computing devices 
       </td>
        </tr>
      </tbody>
    </table>

    <h2>Families Citing this family (8)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7590904B2/en">
              <span itemprop="publicationNumber">US7590904B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2006-02-01</td>
          <td itemprop="publicationDate">2009-09-15</td>
          <td><span itemprop="assigneeOriginal">The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration</span></td>
          <td itemprop="title">Systems and methods for detecting a failure event in a field programmable gate array 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7576557B1/en">
              <span itemprop="publicationNumber">US7576557B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2008-03-26</td>
          <td itemprop="publicationDate">2009-08-18</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Method and apparatus for mitigating one or more event upsets 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8433950B2/en">
              <span itemprop="publicationNumber">US8433950B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2009-03-17</td>
          <td itemprop="publicationDate">2013-04-30</td>
          <td><span itemprop="assigneeOriginal">International Business Machines Corporation</span></td>
          <td itemprop="title">System to determine fault tolerance in an integrated circuit and associated methods 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7990173B1/en">
              <span itemprop="publicationNumber">US7990173B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2010-03-16</td>
          <td itemprop="publicationDate">2011-08-02</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Single event upset mitigation 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8549379B2/en">
              <span itemprop="publicationNumber">US8549379B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2010-11-19</td>
          <td itemprop="publicationDate">2013-10-01</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Classifying a criticality of a soft error and mitigating the soft error based on the criticality 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/JP5699057B2/en">
              <span itemprop="publicationNumber">JP5699057B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2011-08-24</td>
          <td itemprop="publicationDate">2015-04-08</td>
          <td><span itemprop="assigneeOriginal">株式会社日立製作所</span></td>
          <td itemprop="title">Programmable device, programmable device reconfiguration method, and electronic device 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8513972B2/en">
              <span itemprop="publicationNumber">US8513972B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            
            
          </td>
          <td itemprop="priorityDate">2012-01-18</td>
          <td itemprop="publicationDate">2013-08-20</td>
          <td><span itemprop="assigneeOriginal">International Business Machines Corporation</span></td>
          <td itemprop="title">Soft error resilient FPGA 
       </td>
        </tr><tr itemprop="forwardReferencesFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US8922242B1/en">
              <span itemprop="publicationNumber">US8922242B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2014-02-20</td>
          <td itemprop="publicationDate">2014-12-30</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Single event upset mitigation 
       </td>
        </tr>
      </tbody>
    </table>

    <h2>Citations (6)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6237124B1/en">
              <span itemprop="publicationNumber">US6237124B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-03-16</td>
          <td itemprop="publicationDate">2001-05-22</td>
          <td><span itemprop="assigneeOriginal">Actel Corporation</span></td>
          <td itemprop="title">Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20040078103A1/en">
              <span itemprop="publicationNumber">US20040078103A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-01-11</td>
          <td itemprop="publicationDate">2004-04-22</td>
          <td><span itemprop="assigneeOriginal">Marshall Joseph R.</span></td>
          <td itemprop="title">Reconfigurable digital processing system for space 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20060020774A1/en">
              <span itemprop="publicationNumber">US20060020774A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-07-23</td>
          <td itemprop="publicationDate">2006-01-26</td>
          <td><span itemprop="assigneeOriginal">Honeywill International Inc.</span></td>
          <td itemprop="title">Reconfigurable computing architecture for space applications 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20060036909A1/en">
              <span itemprop="publicationNumber">US20060036909A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-08-13</td>
          <td itemprop="publicationDate">2006-02-16</td>
          <td><span itemprop="assigneeOriginal">Seakr Engineering, Incorporated</span></td>
          <td itemprop="title">Soft error detection and recovery 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070168718A1/en">
              <span itemprop="publicationNumber">US20070168718A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2005-11-08</td>
          <td itemprop="publicationDate">2007-07-19</td>
          <td><span itemprop="assigneeOriginal">M2000</span></td>
          <td itemprop="title">Reconfigurable system with corruption detection and recovery 
       </td>
        </tr><tr itemprop="backwardReferencesOrig" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7310759B1/en">
              <span itemprop="publicationNumber">US7310759B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-02-14</td>
          <td itemprop="publicationDate">2007-12-18</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays 
       </td>
        </tr>
      </tbody>
    </table>

    

    
    <ul>
      
      <li itemprop="applicationsByYear" itemscope repeat>
        <span itemprop="year">2006</span>
        <ul>
          
          <li itemprop="application" itemscope repeat>
            <span itemprop="filingDate">2006-09-27</span>
            <span itemprop="countryCode">US</span>
            <span itemprop="applicationNumber">US11/535,574</span>
            <a href="/patent/US7647543B2/en"><span itemprop="documentId">patent/US7647543B2/en</span></a>
            <span itemprop="legalStatusCat">active</span>
            <span itemprop="legalStatus">Active</span>
            
            <span itemprop="thisApp" content="true" bool></span>
            
          </li>
          
        </ul>
      </li>
      
    </ul>
    

    </section>

  <section>
    <h2>Patent Citations (7)</h2>
    <table>
      <caption>* Cited by examiner, † Cited by third party</caption>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Priority date</th>
          <th>Publication date</th>
          <th>Assignee</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US6237124B1/en">
              <span itemprop="publicationNumber">US6237124B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">1998-03-16</td>
          <td itemprop="publicationDate">2001-05-22</td>
          <td><span itemprop="assigneeOriginal">Actel Corporation</span></td>
          <td itemprop="title">Methods for errors checking the configuration SRAM and user assignable SRAM data in a field programmable gate array 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7310759B1/en">
              <span itemprop="publicationNumber">US7310759B1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2001-02-14</td>
          <td itemprop="publicationDate">2007-12-18</td>
          <td><span itemprop="assigneeOriginal">Xilinx, Inc.</span></td>
          <td itemprop="title">Techniques for mitigating, detecting, and correcting single event upset effects in systems using SRAM-based field programmable gate arrays 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20040078103A1/en">
              <span itemprop="publicationNumber">US20040078103A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2002-01-11</td>
          <td itemprop="publicationDate">2004-04-22</td>
          <td><span itemprop="assigneeOriginal">Marshall Joseph R.</span></td>
          <td itemprop="title">Reconfigurable digital processing system for space 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20060020774A1/en">
              <span itemprop="publicationNumber">US20060020774A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-07-23</td>
          <td itemprop="publicationDate">2006-01-26</td>
          <td><span itemprop="assigneeOriginal">Honeywill International Inc.</span></td>
          <td itemprop="title">Reconfigurable computing architecture for space applications 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20060036909A1/en">
              <span itemprop="publicationNumber">US20060036909A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-08-13</td>
          <td itemprop="publicationDate">2006-02-16</td>
          <td><span itemprop="assigneeOriginal">Seakr Engineering, Incorporated</span></td>
          <td itemprop="title">Soft error detection and recovery 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US7263631B2/en">
              <span itemprop="publicationNumber">US7263631B2</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2004-08-13</td>
          <td itemprop="publicationDate">2007-08-28</td>
          <td><span itemprop="assigneeOriginal">Seakr Engineering, Incorporated</span></td>
          <td itemprop="title">Soft error detection and recovery 
       </td>
        </tr><tr itemprop="backwardReferences" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070168718A1/en">
              <span itemprop="publicationNumber">US20070168718A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
            <span itemprop="examinerCited">*</span>
            
          </td>
          <td itemprop="priorityDate">2005-11-08</td>
          <td itemprop="publicationDate">2007-07-19</td>
          <td><span itemprop="assigneeOriginal">M2000</span></td>
          <td itemprop="title">Reconfigurable system with corruption detection and recovery 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  

  <h2>Cited By (5)</h2>
  <table>
    <caption>* Cited by examiner, † Cited by third party</caption>
    <thead>
      <tr>
        <th>Publication number</th>
        <th>Priority date</th>
        <th>Publication date</th>
        <th>Assignee</th>
        <th>Title</th>
      </tr>
    </thead>
    <tbody>
      <tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US9104639B2/en">
            <span itemprop="publicationNumber">US9104639B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          
          
        </td>
        <td itemprop="priorityDate">2012-05-01</td>
        <td itemprop="publicationDate">2015-08-11</td>
        <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
        <td itemprop="title">Distributed mesh-based memory and computing architecture 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US9612900B2/en">
            <span itemprop="publicationNumber">US9612900B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          
          
        </td>
        <td itemprop="priorityDate">2013-03-15</td>
        <td itemprop="publicationDate">2017-04-04</td>
        <td><span itemprop="assigneeOriginal">SEAKR Engineering, Inc.</span></td>
        <td itemprop="title">Centralized configuration control of reconfigurable computing devices 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US20150236696A1/en">
            <span itemprop="publicationNumber">US20150236696A1</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2014-02-18</td>
        <td itemprop="publicationDate">2015-08-20</td>
        <td><span itemprop="assigneeOriginal">Hitachi, Ltd.</span></td>
        <td itemprop="title">Programmable circuit device and configuration information restoration method 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/US9337838B2/en">
            <span itemprop="publicationNumber">US9337838B2</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2014-02-18</td>
        <td itemprop="publicationDate">2016-05-10</td>
        <td><span itemprop="assigneeOriginal">Hitachi, Ltd.</span></td>
        <td itemprop="title">Programmable circuit device and configuration information restoration method 
       </td>
      </tr><tr itemprop="forwardReferences" itemscope repeat>
        <td>
          
          
          <a href="/patent/CN104932984A/en">
            <span itemprop="publicationNumber">CN104932984A</span>
            (<span itemprop="primaryLanguage">en</span>)
          </a>
          <span itemprop="examinerCited">*</span>
          
        </td>
        <td itemprop="priorityDate">2015-05-12</td>
        <td itemprop="publicationDate">2015-09-23</td>
        <td><span itemprop="assigneeOriginal">工业和信息化部电子第五研究所</span></td>
        <td itemprop="title">Multi-bit flipping detection method and system 
       </td>
      </tr>
    </tbody>
  </table>

  <section>
    <h2>Also Published As</h2>
    <table>
      <thead>
        <tr>
          <th>Publication number</th>
          <th>Publication date</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="docdbFamily" itemscope repeat>
          <td>
            
            
            <a href="/patent/US20070176627A1/en">
              <span itemprop="publicationNumber">US20070176627A1</span>
              (<span itemprop="primaryLanguage">en</span>)
            </a>
          </td>
          <td itemprop="publicationDate">2007-08-02</td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Similar Documents</h2>
    <table>
      <thead>
        <tr>
          <th>Publication</th>
          <th>Publication Date</th>
          <th>Title</th>
        </tr>
      </thead>
      <tbody>
        <tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="16644923774984805491">
              <a href="/scholar/16644923774984805491"><span itemprop="scholarAuthors">Nelson</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="1990">1990</time>
            
          </td>
          <td itemprop="title">Fault-tolerant computing: Fundamental concepts</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="1082692769094471161">
              <a href="/scholar/1082692769094471161"><span itemprop="scholarAuthors">Morgan et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2007">2007</time>
            
          </td>
          <td itemprop="title">A comparison of TMR with alternative fault-tolerant design techniques for FPGAs</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7173448B2/en">
                <span itemprop="publicationNumber">US7173448B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-02-06">2007-02-06</time>
            
            
          </td>
          <td itemprop="title">Apparatus and method of error detection and correction in a radiation-hardened static random access memory field-programmable gate array 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="16021807703429704335">
              <a href="/scholar/16021807703429704335"><span itemprop="scholarAuthors">de Lima Kastensmidt et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2004">2004</time>
            
          </td>
          <td itemprop="title">Designing fault-tolerant techniques for SRAM-based FPGAs</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0547412A2/en">
                <span itemprop="publicationNumber">EP0547412A2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1993-06-23">1993-06-23</time>
            
            
          </td>
          <td itemprop="title">Fault tolerant design for time dependent defects 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="8386354499373138159">
              <a href="/scholar/8386354499373138159"><span itemprop="scholarAuthors">Wirthlin et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2003">2003</time>
            
          </td>
          <td itemprop="title">The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5923830A/en">
                <span itemprop="publicationNumber">US5923830A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1999-07-13">1999-07-13</time>
            
            
          </td>
          <td itemprop="title">Non-interrupting power control for fault tolerant computer systems 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7590907B2/en">
                <span itemprop="publicationNumber">US7590907B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-09-15">2009-09-15</time>
            
            
          </td>
          <td itemprop="title">Method and apparatus for soft-error immune and self-correcting latches 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20040199813A1/en">
                <span itemprop="publicationNumber">US20040199813A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-10-07">2004-10-07</time>
            
            
          </td>
          <td itemprop="title">Self-correcting computer 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="16706018611794938849">
              <a href="/scholar/16706018611794938849"><span itemprop="scholarAuthors">Bolchini et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2007">2007</time>
            
          </td>
          <td itemprop="title">TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6504411B2/en">
                <span itemprop="publicationNumber">US6504411B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-01-07">2003-01-07</time>
            
            
          </td>
          <td itemprop="title">Redundant latch circuit and associated methods 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            
            <meta itemprop="isScholar" content="true">
              <meta itemprop="scholarID" content="3444448065428097370">
              <a href="/scholar/3444448065428097370"><span itemprop="scholarAuthors">Kastensmidt et al.</span></a>
            
          </td>
          <td>
            
            <time itemprop="publicationDate" datetime="2006">2006</time>
            
          </td>
          <td itemprop="title">Fault-tolerance techniques for SRAM-based FPGAs</td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6560743B2/en">
                <span itemprop="publicationNumber">US6560743B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2003-05-06">2003-05-06</time>
            
            
          </td>
          <td itemprop="title">Cyclic redundancy checking of a field programmable gate array having a SRAM memory architecture 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US20070260939A1/en">
                <span itemprop="publicationNumber">US20070260939A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-11-08">2007-11-08</time>
            
            
          </td>
          <td itemprop="title">Error filtering in fault tolerant computing systems 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US6910173B2/en">
                <span itemprop="publicationNumber">US6910173B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2005-06-21">2005-06-21</time>
            
            
          </td>
          <td itemprop="title">Word voter for redundant systems 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7188284B2/en">
                <span itemprop="publicationNumber">US7188284B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-03-06">2007-03-06</time>
            
            
          </td>
          <td itemprop="title">Error detecting circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP1386397A1/en">
                <span itemprop="publicationNumber">EP1386397A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2004-02-04">2004-02-04</time>
            
            
          </td>
          <td itemprop="title">Logic circuit with single event upset immunity 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7482831B2/en">
                <span itemprop="publicationNumber">US7482831B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2009-01-27">2009-01-27</time>
            
            
          </td>
          <td itemprop="title">Soft error tolerant flip flops 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5537655A/en">
                <span itemprop="publicationNumber">US5537655A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1996-07-16">1996-07-16</time>
            
            
          </td>
          <td itemprop="title">Synchronized fault tolerant reset 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0287302A2/en">
                <span itemprop="publicationNumber">EP0287302A2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1988-10-19">1988-10-19</time>
            
            
          </td>
          <td itemprop="title">Cross-coupled checking circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/JP5283650B2/en">
                <span itemprop="publicationNumber">JP5283650B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2013-09-04">2013-09-04</time>
            
            
          </td>
          <td itemprop="title">Memory access monitor for electronic systems subject to transient error constraints 
     </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US5031180A/en">
                <span itemprop="publicationNumber">US5031180A</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1991-07-09">1991-07-09</time>
            
            
          </td>
          <td itemprop="title">Triple redundant fault-tolerant register 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/EP0589553A1/en">
                <span itemprop="publicationNumber">EP0589553A1</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="1994-03-30">1994-03-30</time>
            
            
          </td>
          <td itemprop="title">Register to enable and disable built-in testing logic 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/US7278076B2/en">
                <span itemprop="publicationNumber">US7278076B2</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2007-10-02">2007-10-02</time>
            
            
          </td>
          <td itemprop="title">System and scanout circuits with error resilience circuit 
       </td>
        </tr><tr itemprop="similarDocuments" itemscope repeat>
          <td>
            <meta itemprop="isPatent" content="true">
              
              
              <a href="/patent/CN101714397B/en">
                <span itemprop="publicationNumber">CN101714397B</span>
                (<span itemprop="primaryLanguage">en</span>)
              </a>
            
            
          </td>
          <td>
            <time itemprop="publicationDate" datetime="2014-06-04">2014-06-04</time>
            
            
          </td>
          <td itemprop="title">Correction of single event upset error within sequential storage circuitry of an integrated circuit 
       </td>
        </tr>
      </tbody>
    </table>
  </section>

  <section>
    <h2>Legal Events</h2>
    <table>
      <thead>
        <tr>
          <th>Date</th>
          <th>Code</th>
          <th>Title</th>
          <th>Description</th>
        </tr>
      </thead>
      <tbody>
        
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2006-09-27">2006-09-27</time></td>
          <td itemprop="code">AS</td>
          <td itemprop="title">Assignment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Owner name</strong>:
              <span itemprop="value">UNITED STATES OF AMERICA AS REPRESENTED BY THE ADM</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:NG, TAK-KWONG;HERATH, JEFFREY A.;REEL/FRAME:018310/0725</span>
            </p>
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Effective date</strong>:
              <span itemprop="value">20060927</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2009-12-23">2009-12-23</time></td>
          <td itemprop="code">STCF</td>
          <td itemprop="title">Information on status: patent grant</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Free format text</strong>:
              <span itemprop="value">PATENTED CASE</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2013-06-18">2013-06-18</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">4</span>
            </p>
          </td>
        </tr>
        <tr itemprop="legalEvents" itemscope repeat>
          <td><time itemprop="date" datetime="2017-06-21">2017-06-21</time></td>
          <td itemprop="code">FPAY</td>
          <td itemprop="title">Fee payment</td>
          <td>
            
            <p itemprop="attributes" itemscope repeat>
              <strong itemprop="label">Year of fee payment</strong>:
              <span itemprop="value">8</span>
            </p>
          </td>
        </tr>
      </tbody>
    </table>
  </section>
</article>

    </search-app>
    <script type="text/javascript" src="//www.gstatic.com/feedback/api.js"></script>
    <script async="" defer="" src="//www.google.com/insights/consumersurveys/async_survey?site=cxkjf7ipxgbnnjy6k35ezcvbbe"></script>
  </body>
</html>
