// Seed: 3414947383
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
  assign id_3 = ~1;
endmodule
module module_1 (
    input logic id_0
);
  logic id_2;
  wire  id_3;
  assign id_2 = id_0;
  module_0();
  always @(posedge id_0) id_2 <= "";
  logic id_4 = id_2;
  wire  id_5;
  wire  id_6;
endmodule
module module_2 (
    output tri1 id_0,
    output wor  id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  module_0();
  for (id_7 = 1; 1; id_0 = 1'b0) begin
    assign id_0 = 1'b0;
  end
  initial $display;
endmodule
