/**
 *
 * @file TIMER_RegisterDefines_Control_32_CC.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 10 jul. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 10 jul. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_CONTROL_32_XHEADER_TIMER_REGISTERDEFINES_CONTROL_32_CC_H_
#define XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_CONTROL_32_XHEADER_TIMER_REGISTERDEFINES_CONTROL_32_CC_H_

#include <xDriver_MCU/TIMER/Peripheral/xHeader/TIMER_Enum.h>

/******************************************************************************************
************************************ 27 CC *********************************************
******************************************************************************************/

/*----------*/
#define GPTM_CTL_CC_R_ALTCLK_MASK    ((UBase_t) 0x00000001UL)
#define GPTM_CTL_CC_R_ALTCLK_BIT    (0UL)
#define GPTM_CTL_CC_R_ALTCLK_SYSCTK    ((UBase_t) 0x00000000UL)
#define GPTM_CTL_CC_R_ALTCLK_ALTCLK    ((UBase_t) 0x00000001UL)

#define GPTM_CTL_CC_ALTCLK_MASK    ((UBase_t) 0x0000000FUL)
#define GPTM_CTL_CC_ALTCLK_SYSCTK    ((UBase_t) 0x00000000UL)
#define GPTM_CTL_CC_ALTCLK_ALTCLK    ((UBase_t) 0x00000001UL)
/*----------*/




#endif /* XDRIVER_MCU_TIMER_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_CONTROL_32_XHEADER_TIMER_REGISTERDEFINES_CONTROL_32_CC_H_ */
