m255
K4
z2
!s11f MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/scripts
vclockgen
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1770686254
!i10b 1
!s100 XGla>YnT?aHlG7Lg@<j9J1
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IBSjR^66K_PjLlaeI?^h=E1
Z4 VDg1SIo80bB@j0V0VzS_@n1
S1
R0
Z5 w1770603499
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv
!i122 139
L0 11 39
Z6 OV;L;2020.1;71
r1
!s85 0
31
Z7 !s108 1770686253.000000
!s107 /eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/tasks.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pattern_check.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pattern_dump.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/trace_dump.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/fields.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/tracegen.v|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design//probes.svh|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/constants.svh|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/test_pd.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv|
Z8 !s90 -work|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/work|-suppress|7061|-sv|+incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code|+incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/|+incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests|+define+MEM_PATH="/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test3.x"|+define+TEST_VECTOR="/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test_vector.x"|+define+MEM_DEPTH=1048576|+define+GEN_TRACE=0|+define+TRACE_FILE="test3.trace"|+define+LINE_COUNT=51|+define+PATTERN_FILE="/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test3.pattern"|+define+PATTERN_LINE_COUNT=51|+define+PATTERN_DUMP_FILE="test3.dump"|+define+PATTERN_DUMP=0|+define+PATTERN_CHECK=1|+define+VCD_FILE="test3.vcd"|+define+TIMEOUT=50000|-stats=none|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/test_pd.sv|
!i113 1
Z9 o-suppress 7061 -work /eecs/home/icabuent/Computer-Architecture-Project/project/pd2/work -sv
Z10 !s92 -suppress 7061 -work /eecs/home/icabuent/Computer-Architecture-Project/project/pd2/work -sv +incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code +incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/ +incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests +define+MEM_PATH=\"/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test3.x\" +define+TEST_VECTOR=\"/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test_vector.x\" +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=\"test3.trace\" +define+LINE_COUNT=51 +define+PATTERN_FILE=\"/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test3.pattern\" +define+PATTERN_LINE_COUNT=51 +define+PATTERN_DUMP_FILE=\"test3.dump\" +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=\"test3.vcd\" +define+TIMEOUT=50000
Z11 tCvgOpt 0
vcontrol
R1
DXx4 work 15 control_sv_unit 0 22 _4Nbz3_Fk@J5XA4k;mbRg2
R2
R4
r1
!s85 0
!i10b 1
!s100 ];J:a^FG6^VhQb`k`BV1L0
I^Ag`DZWn=9gY[?Wz^B^iI1
!s105 control_sv_unit
S1
R0
Z12 w1770685509
Z13 8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv
Z14 F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv
!i122 139
L0 28 154
R6
31
R7
Z15 !s107 /eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/tasks.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pattern_check.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pattern_dump.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/trace_dump.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/fields.h|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/tracegen.v|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design//probes.svh|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/constants.svh|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/test_pd.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv|
R8
!i113 1
R9
R10
R11
Xcontrol_sv_unit
R1
R2
V_4Nbz3_Fk@J5XA4k;mbRg2
r1
!s85 0
!i10b 1
!s100 f>AM[PB<0zQ5@WZKAH?>n2
I_4Nbz3_Fk@J5XA4k;mbRg2
!i103 1
S1
R0
R12
R13
R14
Z16 F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/constants.svh
!i122 139
Z17 L0 10 0
R6
31
R7
R15
R8
!i113 1
R9
R10
R11
vdecode
R1
DXx4 work 14 decode_sv_unit 0 22 zJ3gDH=Ph6h_XdYhlZ^l42
R2
R4
r1
!s85 0
!i10b 1
!s100 MYJESJ3k7[8f;z:gJBZ>21
IkXbzagfMz?^Di4T=hVNhk1
!s105 decode_sv_unit
S1
R0
Z18 w1770685938
Z19 8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv
Z20 F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv
!i122 139
L0 27 161
R6
31
R7
R15
R8
!i113 1
R9
R10
R11
Xdecode_sv_unit
R1
R2
VzJ3gDH=Ph6h_XdYhlZ^l42
r1
!s85 0
!i10b 1
!s100 NEHnmhTRk4i^EL68LI1AJ2
IzJ3gDH=Ph6h_XdYhlZ^l42
!i103 1
S1
R0
R18
R19
R20
R16
!i122 139
R17
R6
31
R7
R15
R8
!i113 1
R9
R10
R11
vdesign_wrapper
R1
R2
!i10b 1
!s100 Ai?iKBY1FZ>JUSBjT0RdB2
R3
ISZeSei:6EKCJP<NR>^a6e3
R4
S1
R0
R5
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv
!i122 139
L0 6 10
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
R9
R10
R11
vfetch
R1
R2
!i10b 1
!s100 R5Q;DzbE3JB0OK6cWPd[J1
R3
I]MD6TG]EI9=U:2<5WloHh0
R4
S1
R0
w1770679603
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv
!i122 139
L0 16 32
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
R9
R10
R11
vigen
R1
DXx4 work 12 igen_sv_unit 0 22 7g[8[STEQiW>naaNMS[140
R2
R4
r1
!s85 0
!i10b 1
!s100 1SoFOMkPK0>g=8B_?]ob`3
IXLzFf816UeAM<zJ>Llb6i1
!s105 igen_sv_unit
S1
R0
Z21 w1770685267
Z22 8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv
Z23 F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv
!i122 139
L0 13 95
R6
31
R7
R15
R8
!i113 1
R9
R10
R11
Xigen_sv_unit
R1
R2
V7g[8[STEQiW>naaNMS[140
r1
!s85 0
!i10b 1
!s100 ^6zc;0SM5K6lK_7`jKQDc1
I7g[8[STEQiW>naaNMS[140
!i103 1
S1
R0
R21
R22
R23
R16
!i122 139
R17
R6
31
R7
R15
R8
!i113 1
R9
R10
R11
vmemory
R1
R2
!i10b 1
!s100 OVJ8<AHMH9<8hDhc7>OA60
R3
IO=me_PSEQ]2UTZ^E@zKKI0
R4
S1
R0
w1770680242
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv
!i122 139
L0 20 64
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
R9
R10
R11
vpd2
R1
R2
!i10b 1
!s100 N[3Y0gQ6kHBim@?DT?oX71
R3
IDh^J4oJSMglI1oBhZb3ka2
R4
S1
R0
w1770686128
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv
!i122 139
L0 12 114
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
R9
R10
R11
vpd2_tb
R1
!s110 1770682177
!i10b 1
!s100 14E[^2EP0Xd@d0hS9iKQi2
R3
IV7_d6ID]K;HQIMIUhl^iF2
R4
S1
R0
w1770677512
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pd2_tb.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pd2_tb.sv
!i122 135
L0 3 34
R6
r1
!s85 0
31
!s108 1770682177.000000
!s107 /eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design//probes.svh|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/constants.svh|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pd2_tb.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv|
!s90 -work|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/work|-suppress|7061|-sv|+incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code|+incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/|+incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests|+define+MEM_PATH="/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test1.x"|+define+TEST_VECTOR="/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test_vector.x"|+define+MEM_DEPTH=1048576|+define+GEN_TRACE=0|+define+TRACE_FILE="test1.trace"|+define+LINE_COUNT=127|+define+PATTERN_FILE="/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test1.pattern"|+define+PATTERN_LINE_COUNT=122|+define+PATTERN_DUMP_FILE="test1.dump"|+define+PATTERN_DUMP=0|+define+PATTERN_CHECK=1|+define+VCD_FILE="test1.vcd"|+define+TIMEOUT=50000|-stats=none|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/memory.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/fetch.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/control.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/decode.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/igen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code/pd2.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/clockgen.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/design_wrapper.sv|/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pd2_tb.sv|
!i113 1
R9
!s92 -suppress 7061 -work /eecs/home/icabuent/Computer-Architecture-Project/project/pd2/work -sv +incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/code +incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/design/ +incdir+/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests +define+MEM_PATH=\"/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test1.x\" +define+TEST_VECTOR=\"/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test_vector.x\" +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=\"test1.trace\" +define+LINE_COUNT=127 +define+PATTERN_FILE=\"/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/data/test1.pattern\" +define+PATTERN_LINE_COUNT=122 +define+PATTERN_DUMP_FILE=\"test1.dump\" +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=\"test1.vcd\" +define+TIMEOUT=50000
R11
vtop
R1
R2
!i10b 1
!s100 LZD6llCAfkF1`0NVObgD=0
R3
I=`z6]ZXczGGe=7Db8IC;L1
R4
S1
R0
R5
8/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/test_pd.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/test_pd.sv
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/tracegen.v
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/fields.h
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/trace_dump.h
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pattern_dump.h
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/pattern_check.h
F/eecs/home/icabuent/Computer-Architecture-Project/project/pd2/verif/tests/tasks.h
!i122 139
L0 4 231
R6
r1
!s85 0
31
R7
R15
R8
!i113 1
R9
R10
R11
