// Seed: 3302882799
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2 ^ 1;
  id_4(
      1, id_2, 1
  );
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    output uwire id_5,
    output wor id_6,
    output wor id_7,
    output wor id_8
    , id_17,
    output supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    output uwire id_12,
    input supply1 id_13,
    input wor id_14,
    input tri id_15
);
  wire id_18;
  assign id_2 = 1 - id_0;
  id_19(
      1, 1
  ); module_0(
      id_18, id_17, id_17
  );
  wire id_20;
endmodule
