# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 226002528 # Weave simulation time
 time: # Simulator time breakdown
  init: 314410144501
  bound: 7971736768
  weave: 1097184168
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 11721 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 117210148 # Simulated unhalted cycles
   cCycles: 6350615 # Cycles due to contention stalls
   instrs: 100010141 # Simulated instructions
   uops: 119750486 # Retired micro-ops
   bbls: 21923300 # Basic blocks
   approxInstrs: 220532 # Instrs with approx uop decoding
   mispredBranches: 1067762 # Mispredicted branches
   condBranches: 17172868 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 24331402 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 1891626 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 678324 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 2239 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 8648130 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 22676284 # Filtered GETS hits
   fhGETX: 15955703 # Filtered GETX hits
   hGETS: 1830791 # GETS hits
   hGETX: 987193 # GETX hits
   mGETS: 1515714 # GETS misses
   mGETXIM: 1973766 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 475 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 97060830 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 1136765 # GETS hits
   hGETX: 1215864 # GETX hits
   mGETS: 1057273 # GETS misses
   mGETXIM: 757902 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 1824756 # Clean evictions (from lower level)
   PUTX: 2339312 # Dirty evictions (from lower level)
   INV: 4614 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 64030920 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 883627 # GETS hits
   hGETX: 704140 # GETX hits
   mGETS: 173646 # GETS misses
   mGETXIM: 53762 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 876070 # Clean evictions (from lower level)
   PUTX: 930396 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 20466720 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 58839 # Read requests
   wr: 15830 # Write requests
   rdlat: 7895440 # Total latency experienced by read requests
   wrlat: 2322029 # Total latency experienced by write requests
   rdhits: 23 # Read row hits
   wrhits: 16 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 56861
    14: 504
    15: 434
    16: 160
    17: 37
    18: 35
    19: 51
    20: 36
    21: 34
    22: 31
    23: 27
    24: 28
    25: 37
    26: 23
    27: 24
    28: 24
    29: 31
    30: 31
    31: 53
    32: 36
    33: 32
    34: 30
    35: 30
    36: 32
    37: 37
    38: 30
    39: 35
    40: 34
    41: 36
    42: 21
    43: 16
    44: 3
    45: 1
    46: 4
    47: 0
    48: 0
    49: 1
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 54927 # Read requests
   wr: 15167 # Write requests
   rdlat: 7369575 # Total latency experienced by read requests
   wrlat: 2215853 # Total latency experienced by write requests
   rdhits: 21 # Read row hits
   wrhits: 22 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 1
    12: 10
    13: 53105
    14: 383
    15: 414
    16: 191
    17: 33
    18: 31
    19: 49
    20: 55
    21: 29
    22: 23
    23: 21
    24: 31
    25: 31
    26: 22
    27: 29
    28: 26
    29: 21
    30: 29
    31: 37
    32: 49
    33: 27
    34: 19
    35: 34
    36: 29
    37: 37
    38: 36
    39: 21
    40: 26
    41: 19
    42: 31
    43: 15
    44: 2
    45: 2
    46: 4
    47: 3
    48: 1
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 1
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 59025 # Read requests
   wr: 15820 # Write requests
   rdlat: 7918724 # Total latency experienced by read requests
   wrlat: 2326414 # Total latency experienced by write requests
   rdhits: 29 # Read row hits
   wrhits: 22 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 16
    13: 57075
    14: 436
    15: 436
    16: 175
    17: 39
    18: 29
    19: 51
    20: 42
    21: 33
    22: 41
    23: 31
    24: 35
    25: 19
    26: 27
    27: 31
    28: 26
    29: 21
    30: 30
    31: 43
    32: 50
    33: 34
    34: 24
    35: 44
    36: 39
    37: 39
    38: 24
    39: 21
    40: 25
    41: 38
    42: 34
    43: 10
    44: 2
    45: 4
    46: 0
    47: 1
    48: 0
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 54616 # Read requests
   wr: 15102 # Write requests
   rdlat: 7333481 # Total latency experienced by read requests
   wrlat: 2206526 # Total latency experienced by write requests
   rdhits: 20 # Read row hits
   wrhits: 13 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 2
    12: 3
    13: 52731
    14: 475
    15: 427
    16: 164
    17: 36
    18: 31
    19: 38
    20: 34
    21: 38
    22: 19
    23: 34
    24: 25
    25: 26
    26: 20
    27: 33
    28: 23
    29: 25
    30: 20
    31: 27
    32: 44
    33: 25
    34: 25
    35: 32
    36: 36
    37: 36
    38: 32
    39: 30
    40: 30
    41: 30
    42: 34
    43: 16
    44: 3
    45: 3
    46: 2
    47: 3
    48: 4
    49: 0
    50: 0
    51: 0
    52: 0
    53: 0
    54: 0
    55: 0
    56: 0
    57: 0
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 11721
  rqSzHist: # Run queue size histogram
   0: 11721
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 117210148
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100010141
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
