

================================================================
== Vivado HLS Report for 'conv2d_fix16_228'
================================================================
* Date:           Wed Oct 23 18:09:26 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1                     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1                  |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1              |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1          |    ?|    ?|        47|          -|          -|     ?|    no    |
        |    ++++ Loop 1.1.1.1.1      |   45|   45|        15|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond4)
	2  / (exitcond4)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond3)
	4  / (exitcond3)
7 --> 
	14  / (exitcond2)
	8  / (!exitcond2)
8 --> 
	9  / (!exitcond1)
	7  / (exitcond1)
9 --> 
	10  / true
10 --> 
	11  / (!exitcond)
	8  / (exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	10  / true
14 --> 
	15  / true
15 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)" [layers_c/conv2d.cpp:5]   --->   Operation 16 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)" [layers_c/conv2d.cpp:5]   --->   Operation 17 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 18 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/conv2d.cpp:5]   --->   Operation 19 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/conv2d.cpp:5]   --->   Operation 20 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/conv2d.cpp:5]   --->   Operation 21 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %output_height_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 22 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_101 = zext i16 %output_width_read to i32" [layers_c/conv2d.cpp:20]   --->   Operation 23 'zext' 'tmp_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_102 = zext i16 %input_height_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 24 'zext' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_103 = zext i16 %input_width_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 25 'zext' 'tmp_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_104 = zext i16 %input_depth_read to i32" [layers_c/conv2d.cpp:24]   --->   Operation 26 'zext' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit13" [layers_c/conv2d.cpp:17]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_3, %.loopexit13.loopexit ]"   --->   Operation 28 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit13.loopexit ]" [layers_c/conv2d.cpp:20]   --->   Operation 29 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i32 [ 0, %0 ], [ %next_mul6, %.loopexit13.loopexit ]" [layers_c/conv2d.cpp:24]   --->   Operation 30 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%next_mul6 = add i32 %phi_mul5, %tmp_104" [layers_c/conv2d.cpp:24]   --->   Operation 31 'add' 'next_mul6' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.55ns)   --->   "%next_mul3 = add i32 %phi_mul2, %tmp_s" [layers_c/conv2d.cpp:20]   --->   Operation 32 'add' 'next_mul3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (2.42ns)   --->   "%exitcond5 = icmp eq i16 %out_d, %output_depth_read" [layers_c/conv2d.cpp:17]   --->   Operation 33 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.07ns)   --->   "%out_d_3 = add i16 %out_d, 1" [layers_c/conv2d.cpp:17]   --->   Operation 34 'add' 'out_d_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader8.preheader" [layers_c/conv2d.cpp:17]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_108 = zext i16 %out_d to i64" [layers_c/conv2d.cpp:30]   --->   Operation 36 'zext' 'tmp_108' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%Conv2D_3_b_addr = getelementptr [16 x i12]* @Conv2D_3_b, i64 0, i64 %tmp_108" [layers_c/conv2d.cpp:30]   --->   Operation 37 'getelementptr' 'Conv2D_3_b_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%Conv2D_3_b_load = load i12* %Conv2D_3_b_addr, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 38 'load' 'Conv2D_3_b_load' <Predicate = (!exitcond5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1152> <ROM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%Conv2D_3_b_load = load i12* %Conv2D_3_b_addr, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 40 'load' 'Conv2D_3_b_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1152> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%Conv2D_3_b_load_cast = sext i12 %Conv2D_3_b_load to i16" [layers_c/conv2d.cpp:30]   --->   Operation 41 'sext' 'Conv2D_3_b_load_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = sext i12 %Conv2D_3_b_load to i15" [layers_c/conv2d.cpp:30]   --->   Operation 42 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader8" [layers_c/conv2d.cpp:18]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ 0, %.preheader8.preheader ], [ %out_h_3, %.preheader8.loopexit ]"   --->   Operation 44 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (2.42ns)   --->   "%exitcond4 = icmp eq i16 %out_h, %output_height_read" [layers_c/conv2d.cpp:18]   --->   Operation 45 'icmp' 'exitcond4' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (2.07ns)   --->   "%out_h_3 = add i16 %out_h, 1" [layers_c/conv2d.cpp:18]   --->   Operation 46 'add' 'out_h_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit13.loopexit, label %.preheader7.preheader" [layers_c/conv2d.cpp:18]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_109 = zext i16 %out_h to i32" [layers_c/conv2d.cpp:20]   --->   Operation 48 'zext' 'tmp_109' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul2, %tmp_109" [layers_c/conv2d.cpp:20]   --->   Operation 49 'add' 'tmp' <Predicate = (!exitcond4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit13"   --->   Operation 50 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_109_cast = zext i16 %out_h to i17" [layers_c/conv2d.cpp:18]   --->   Operation 51 'zext' 'tmp_109_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_101" [layers_c/conv2d.cpp:20]   --->   Operation 52 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:19]   --->   Operation 53 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 5.80>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_3, %._crit_edge ], [ 0, %.preheader7.preheader ]"   --->   Operation 54 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_w, %output_width_read" [layers_c/conv2d.cpp:19]   --->   Operation 55 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (2.07ns)   --->   "%out_w_3 = add i16 %out_w, 1" [layers_c/conv2d.cpp:19]   --->   Operation 56 'add' 'out_w_3' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader8.loopexit, label %1" [layers_c/conv2d.cpp:19]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_110 = zext i16 %out_w to i32" [layers_c/conv2d.cpp:20]   --->   Operation 58 'zext' 'tmp_110' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_110_cast = zext i16 %out_w to i17" [layers_c/conv2d.cpp:20]   --->   Operation 59 'zext' 'tmp_110_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.55ns)   --->   "%tmp_111 = add i32 %tmp1, %tmp_110" [layers_c/conv2d.cpp:20]   --->   Operation 60 'add' 'tmp_111' <Predicate = (!exitcond3)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_112 = sext i32 %tmp_111 to i64" [layers_c/conv2d.cpp:20]   --->   Operation 61 'sext' 'tmp_112' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%output_addr11 = getelementptr [3136 x i16]* %output_r, i64 0, i64 %tmp_112" [layers_c/conv2d.cpp:20]   --->   Operation 62 'getelementptr' 'output_addr11' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (3.25ns)   --->   "store i16 0, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:20]   --->   Operation 63 'store' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_6 : Operation 64 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/conv2d.cpp:21]   --->   Operation 64 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader8"   --->   Operation 65 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.10>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1, %.loopexit.loopexit ]"   --->   Operation 66 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/conv2d.cpp:24]   --->   Operation 67 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_102" [layers_c/conv2d.cpp:24]   --->   Operation 68 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %in_d, %input_depth_read" [layers_c/conv2d.cpp:21]   --->   Operation 69 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (2.07ns)   --->   "%in_d_1 = add i16 %in_d, 1" [layers_c/conv2d.cpp:21]   --->   Operation 70 'add' 'in_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %._crit_edge, label %.preheader6.preheader" [layers_c/conv2d.cpp:21]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_115 = zext i16 %in_d to i32" [layers_c/conv2d.cpp:24]   --->   Operation 72 'zext' 'tmp_115' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.55ns)   --->   "%tmp_117 = add i32 %phi_mul5, %tmp_115" [layers_c/conv2d.cpp:24]   --->   Operation 73 'add' 'tmp_117' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node tmp6)   --->   "%tmp_28 = shl i32 %tmp_117, 3" [layers_c/conv2d.cpp:24]   --->   Operation 74 'shl' 'tmp_28' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp6 = add i32 %tmp_28, %tmp_117" [layers_c/conv2d.cpp:24]   --->   Operation 75 'add' 'tmp6' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.76ns)   --->   "br label %.preheader6" [layers_c/conv2d.cpp:22]   --->   Operation 76 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_7 : Operation 77 [2/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 77 'load' 'output_load' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>

State 8 <SV = 7> <Delay = 4.62>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%k_h = phi i2 [ 0, %.preheader6.preheader ], [ %k_h_1, %.preheader6.loopexit ]"   --->   Operation 78 'phi' 'k_h' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %k_h, -1" [layers_c/conv2d.cpp:22]   --->   Operation 79 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 80 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.56ns)   --->   "%k_h_1 = add i2 %k_h, 1" [layers_c/conv2d.cpp:22]   --->   Operation 81 'add' 'k_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/conv2d.cpp:22]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_119_cast3 = zext i2 %k_h to i17" [layers_c/conv2d.cpp:24]   --->   Operation 83 'zext' 'tmp_119_cast3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (2.07ns)   --->   "%tmp4 = add i17 %tmp_119_cast3, %tmp_109_cast" [layers_c/conv2d.cpp:24]   --->   Operation 84 'add' 'tmp4' <Predicate = (!exitcond1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i17 %tmp4 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 85 'zext' 'tmp4_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul, %tmp4_cast" [layers_c/conv2d.cpp:24]   --->   Operation 86 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 87 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_119_cast4 = zext i2 %k_h to i5" [layers_c/conv2d.cpp:24]   --->   Operation 88 'zext' 'tmp_119_cast4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)" [layers_c/conv2d.cpp:24]   --->   Operation 89 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %p_shl2 to i5" [layers_c/conv2d.cpp:24]   --->   Operation 90 'zext' 'p_shl2_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.73ns)   --->   "%tmp_119 = sub i5 %p_shl2_cast, %tmp_119_cast4" [layers_c/conv2d.cpp:24]   --->   Operation 91 'sub' 'tmp_119' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp_103, %tmp2" [layers_c/conv2d.cpp:24]   --->   Operation 92 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/conv2d.cpp:23]   --->   Operation 93 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 7.88>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 94 'phi' 'k_w' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k_w, -1" [layers_c/conv2d.cpp:23]   --->   Operation 95 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 96 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (1.56ns)   --->   "%k_w_1 = add i2 %k_w, 1" [layers_c/conv2d.cpp:23]   --->   Operation 97 'add' 'k_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader6.loopexit, label %2" [layers_c/conv2d.cpp:23]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_121_cast8 = zext i2 %k_w to i5" [layers_c/conv2d.cpp:24]   --->   Operation 99 'zext' 'tmp_121_cast8' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_121_cast = zext i2 %k_w to i17" [layers_c/conv2d.cpp:24]   --->   Operation 100 'zext' 'tmp_121_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.07ns)   --->   "%tmp5 = add i17 %tmp_110_cast, %tmp_121_cast" [layers_c/conv2d.cpp:24]   --->   Operation 101 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i17 %tmp5 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 102 'zext' 'tmp5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.55ns)   --->   "%tmp_120 = add i32 %tmp3, %tmp5_cast" [layers_c/conv2d.cpp:24]   --->   Operation 103 'add' 'tmp_120' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_121 = sext i32 %tmp_120 to i64" [layers_c/conv2d.cpp:24]   --->   Operation 104 'sext' 'tmp_121' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%Padding2D_3_array_ad = getelementptr [2048 x i16]* @Padding2D_3_array, i64 0, i64 %tmp_121" [layers_c/conv2d.cpp:24]   --->   Operation 105 'getelementptr' 'Padding2D_3_array_ad' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 106 [2/2] (3.25ns)   --->   "%Padding2D_3_array_lo = load i16* %Padding2D_3_array_ad, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 106 'load' 'Padding2D_3_array_lo' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_10 : Operation 107 [1/1] (1.78ns)   --->   "%tmp7 = add i5 %tmp_121_cast8, %tmp_119" [layers_c/conv2d.cpp:24]   --->   Operation 107 'add' 'tmp7' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i5 %tmp7 to i32" [layers_c/conv2d.cpp:24]   --->   Operation 108 'sext' 'tmp7_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (2.55ns)   --->   "%tmp_122 = add i32 %tmp6, %tmp7_cast" [layers_c/conv2d.cpp:24]   --->   Operation 109 'add' 'tmp_122' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_123 = sext i32 %tmp_122 to i64" [layers_c/conv2d.cpp:24]   --->   Operation 110 'sext' 'tmp_123' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%Conv2D_3_w_addr = getelementptr [1152 x i13]* @Conv2D_3_w, i64 0, i64 %tmp_123" [layers_c/conv2d.cpp:24]   --->   Operation 111 'getelementptr' 'Conv2D_3_w_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_10 : Operation 112 [2/2] (3.25ns)   --->   "%Conv2D_3_w_load = load i13* %Conv2D_3_w_addr, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 112 'load' 'Conv2D_3_w_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1152> <ROM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %.preheader6"   --->   Operation 113 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 114 [1/2] (3.25ns)   --->   "%Padding2D_3_array_lo = load i16* %Padding2D_3_array_ad, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 114 'load' 'Padding2D_3_array_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_11 : Operation 115 [1/2] (3.25ns)   --->   "%Conv2D_3_w_load = load i13* %Conv2D_3_w_addr, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 115 'load' 'Conv2D_3_w_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 13> <Depth = 1152> <ROM>

State 12 <SV = 11> <Delay = 6.38>
ST_12 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_126_cast_cast = sext i16 %Padding2D_3_array_lo to i29" [layers_c/conv2d.cpp:24]   --->   Operation 116 'sext' 'tmp_126_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_130_cast_cast = sext i13 %Conv2D_3_w_load to i29" [layers_c/conv2d.cpp:24]   --->   Operation 117 'sext' 'tmp_130_cast_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_124 = mul i29 %tmp_126_cast_cast, %tmp_130_cast_cast" [layers_c/conv2d.cpp:24]   --->   Operation 118 'mul' 'tmp_124' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_29 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_124, i32 14, i32 28)" [layers_c/conv2d.cpp:24]   --->   Operation 119 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 120 [2/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 120 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>

State 13 <SV = 12> <Delay = 8.58>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_125 = sext i15 %tmp_29 to i16" [layers_c/conv2d.cpp:24]   --->   Operation 121 'sext' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/2] (3.25ns)   --->   "%output_load_1 = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 122 'load' 'output_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_13 : Operation 123 [1/1] (2.07ns)   --->   "%tmp_126 = add i16 %tmp_125, %output_load_1" [layers_c/conv2d.cpp:24]   --->   Operation 123 'add' 'tmp_126' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (3.25ns)   --->   "store i16 %tmp_126, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:24]   --->   Operation 124 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/conv2d.cpp:23]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 6.08>
ST_14 : Operation 126 [1/2] (3.25ns)   --->   "%output_load = load i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 126 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_26 = trunc i16 %output_load to i15" [layers_c/conv2d.cpp:30]   --->   Operation 127 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (2.07ns)   --->   "%tmp_113 = add i16 %Conv2D_3_b_load_cast, %output_load" [layers_c/conv2d.cpp:30]   --->   Operation 128 'add' 'tmp_113' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 129 [1/1] (1.94ns)   --->   "%tmp_113_cast = add i15 %tmp_26, %tmp_5" [layers_c/conv2d.cpp:33]   --->   Operation 129 'add' 'tmp_113_cast' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_113, i32 15)" [layers_c/conv2d.cpp:33]   --->   Operation 130 'bitselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_27, i15 0, i15 %tmp_113_cast" [layers_c/conv2d.cpp:33]   --->   Operation 131 'select' 'p_tmp_s' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 8> <Delay = 3.25>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/conv2d.cpp:33]   --->   Operation 132 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr11, align 2" [layers_c/conv2d.cpp:30]   --->   Operation 133 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3136> <RAM>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %.preheader7" [layers_c/conv2d.cpp:19]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ Conv2D_3_b]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Padding2D_3_array]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Conv2D_3_w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_width_read    (read             ) [ 0011111111111111]
output_height_read   (read             ) [ 0011111111111111]
output_depth_read    (read             ) [ 0011111111111111]
input_width_read     (read             ) [ 0000000000000000]
input_height_read    (read             ) [ 0000000000000000]
input_depth_read     (read             ) [ 0011111111111111]
tmp_s                (zext             ) [ 0011111111111111]
tmp_101              (zext             ) [ 0011111111111111]
tmp_102              (zext             ) [ 0011111111111111]
tmp_103              (zext             ) [ 0011111111111111]
tmp_104              (zext             ) [ 0011111111111111]
StgValue_27          (br               ) [ 0111111111111111]
out_d                (phi              ) [ 0010000000000000]
phi_mul2             (phi              ) [ 0011111111111111]
phi_mul5             (phi              ) [ 0010011111111111]
next_mul6            (add              ) [ 0111111111111111]
next_mul3            (add              ) [ 0111111111111111]
exitcond5            (icmp             ) [ 0011111111111111]
out_d_3              (add              ) [ 0111111111111111]
StgValue_35          (br               ) [ 0000000000000000]
tmp_108              (zext             ) [ 0000000000000000]
Conv2D_3_b_addr      (getelementptr    ) [ 0001000000000000]
StgValue_39          (ret              ) [ 0000000000000000]
Conv2D_3_b_load      (load             ) [ 0000000000000000]
Conv2D_3_b_load_cast (sext             ) [ 0000111111111111]
tmp_5                (sext             ) [ 0000111111111111]
StgValue_43          (br               ) [ 0011111111111111]
out_h                (phi              ) [ 0000110000000000]
exitcond4            (icmp             ) [ 0011111111111111]
out_h_3              (add              ) [ 0011111111111111]
StgValue_47          (br               ) [ 0000000000000000]
tmp_109              (zext             ) [ 0000000000000000]
tmp                  (add              ) [ 0000010000000000]
StgValue_50          (br               ) [ 0111111111111111]
tmp_109_cast         (zext             ) [ 0000001111111111]
tmp1                 (mul              ) [ 0000001111111111]
StgValue_53          (br               ) [ 0011111111111111]
out_w                (phi              ) [ 0000001000000000]
exitcond3            (icmp             ) [ 0011111111111111]
out_w_3              (add              ) [ 0011111111111111]
StgValue_57          (br               ) [ 0000000000000000]
tmp_110              (zext             ) [ 0000000000000000]
tmp_110_cast         (zext             ) [ 0000000111111100]
tmp_111              (add              ) [ 0000000000000000]
tmp_112              (sext             ) [ 0000000000000000]
output_addr11        (getelementptr    ) [ 0000000111111111]
StgValue_63          (store            ) [ 0000000000000000]
StgValue_64          (br               ) [ 0011111111111111]
StgValue_65          (br               ) [ 0011111111111111]
in_d                 (phi              ) [ 0000000100000000]
phi_mul              (phi              ) [ 0000000111111100]
next_mul             (add              ) [ 0011111111111111]
exitcond2            (icmp             ) [ 0011111111111111]
in_d_1               (add              ) [ 0011111111111111]
StgValue_71          (br               ) [ 0000000000000000]
tmp_115              (zext             ) [ 0000000000000000]
tmp_117              (add              ) [ 0000000000000000]
tmp_28               (shl              ) [ 0000000000000000]
tmp6                 (add              ) [ 0000000011111100]
StgValue_76          (br               ) [ 0011111111111111]
k_h                  (phi              ) [ 0000000011000000]
exitcond1            (icmp             ) [ 0011111111111111]
empty                (speclooptripcount) [ 0000000000000000]
k_h_1                (add              ) [ 0011111111111111]
StgValue_82          (br               ) [ 0000000000000000]
tmp_119_cast3        (zext             ) [ 0000000000000000]
tmp4                 (add              ) [ 0000000000000000]
tmp4_cast            (zext             ) [ 0000000000000000]
tmp2                 (add              ) [ 0000000001000000]
StgValue_87          (br               ) [ 0011111111111111]
tmp_119_cast4        (zext             ) [ 0000000000000000]
p_shl2               (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast          (zext             ) [ 0000000000000000]
tmp_119              (sub              ) [ 0000000000111100]
tmp3                 (mul              ) [ 0000000000111100]
StgValue_93          (br               ) [ 0011111111111111]
k_w                  (phi              ) [ 0000000000100000]
exitcond             (icmp             ) [ 0011111111111111]
empty_31             (speclooptripcount) [ 0000000000000000]
k_w_1                (add              ) [ 0011111111111111]
StgValue_98          (br               ) [ 0000000000000000]
tmp_121_cast8        (zext             ) [ 0000000000000000]
tmp_121_cast         (zext             ) [ 0000000000000000]
tmp5                 (add              ) [ 0000000000000000]
tmp5_cast            (zext             ) [ 0000000000000000]
tmp_120              (add              ) [ 0000000000000000]
tmp_121              (sext             ) [ 0000000000000000]
Padding2D_3_array_ad (getelementptr    ) [ 0000000000010000]
tmp7                 (add              ) [ 0000000000000000]
tmp7_cast            (sext             ) [ 0000000000000000]
tmp_122              (add              ) [ 0000000000000000]
tmp_123              (sext             ) [ 0000000000000000]
Conv2D_3_w_addr      (getelementptr    ) [ 0000000000010000]
StgValue_113         (br               ) [ 0011111111111111]
Padding2D_3_array_lo (load             ) [ 0000000000001000]
Conv2D_3_w_load      (load             ) [ 0000000000001000]
tmp_126_cast_cast    (sext             ) [ 0000000000000000]
tmp_130_cast_cast    (sext             ) [ 0000000000000000]
tmp_124              (mul              ) [ 0000000000000000]
tmp_29               (partselect       ) [ 0000000000000100]
tmp_125              (sext             ) [ 0000000000000000]
output_load_1        (load             ) [ 0000000000000000]
tmp_126              (add              ) [ 0000000000000000]
StgValue_124         (store            ) [ 0000000000000000]
StgValue_125         (br               ) [ 0011111111111111]
output_load          (load             ) [ 0000000000000000]
tmp_26               (trunc            ) [ 0000000000000000]
tmp_113              (add              ) [ 0000000000000000]
tmp_113_cast         (add              ) [ 0000000000000000]
tmp_27               (bitselect        ) [ 0000000000000000]
p_tmp_s              (select           ) [ 0000000000000001]
p_tmp_cast           (zext             ) [ 0000000000000000]
StgValue_133         (store            ) [ 0000000000000000]
StgValue_134         (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Conv2D_3_b">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Padding2D_3_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Padding2D_3_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Conv2D_3_w">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv2D_3_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="output_width_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="output_height_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="output_depth_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="input_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_depth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="Conv2D_3_b_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="16" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv2D_3_b_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_3_b_load/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="output_addr11_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="16" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="32" slack="0"/>
<pin id="109" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr11/6 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="12" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_63/6 output_load/7 output_load_1/12 StgValue_124/13 StgValue_133/15 "/>
</bind>
</comp>

<comp id="119" class="1004" name="Padding2D_3_array_ad_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="32" slack="0"/>
<pin id="123" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Padding2D_3_array_ad/10 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Padding2D_3_array_lo/10 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Conv2D_3_w_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Conv2D_3_w_addr/10 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="11" slack="0"/>
<pin id="141" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Conv2D_3_w_load/10 "/>
</bind>
</comp>

<comp id="145" class="1005" name="out_d_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_d_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="phi_mul2_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="phi_mul2_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="168" class="1005" name="phi_mul5_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul5 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="phi_mul5_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul5/2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="out_h_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="1"/>
<pin id="182" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="out_h_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="16" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="out_w_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="out_w_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="16" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="203" class="1005" name="in_d_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="in_d_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="16" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="phi_mul_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="1"/>
<pin id="216" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="phi_mul_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="226" class="1005" name="k_h_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_h (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="k_h_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_h/8 "/>
</bind>
</comp>

<comp id="238" class="1005" name="k_w_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="1"/>
<pin id="240" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_w (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="k_w_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_w/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_101_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_102_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_103_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_104_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="next_mul6_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="1"/>
<pin id="272" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul6/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="next_mul3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="1"/>
<pin id="277" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="exitcond5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="1"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="out_d_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_3/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_108_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_108/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="Conv2D_3_b_load_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Conv2D_3_b_load_cast/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="exitcond4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="16" slack="3"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="out_h_3_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_3/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_109_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_109_cast_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="1"/>
<pin id="326" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_109_cast/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="16" slack="4"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="exitcond3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="0" index="1" bw="16" slack="5"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="out_w_3_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="16" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_3/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_110_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="16" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_110/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_110_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_110_cast/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_111_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="0" index="1" bw="16" slack="0"/>
<pin id="354" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_111/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_112_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_112/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="next_mul_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="16" slack="6"/>
<pin id="364" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exitcond2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="6"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/7 "/>
</bind>
</comp>

<comp id="371" class="1004" name="in_d_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_115_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115/7 "/>
</bind>
</comp>

<comp id="381" class="1004" name="tmp_117_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="5"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/7 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_28_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_28/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp6_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="exitcond1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="k_h_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_h_1/8 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_119_cast3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119_cast3/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="16" slack="3"/>
<pin id="418" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp4_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="17" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/8 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp2_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="0" index="1" bw="17" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_119_cast4_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="1"/>
<pin id="432" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_119_cast4/9 "/>
</bind>
</comp>

<comp id="434" class="1004" name="p_shl2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="0"/>
<pin id="436" dir="0" index="1" bw="2" slack="1"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="p_shl2_cast_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="4" slack="0"/>
<pin id="444" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/9 "/>
</bind>
</comp>

<comp id="446" class="1004" name="tmp_119_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_119/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="8"/>
<pin id="454" dir="0" index="1" bw="32" slack="1"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="exitcond_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/10 "/>
</bind>
</comp>

<comp id="462" class="1004" name="k_w_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_w_1/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_121_cast8_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121_cast8/10 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_121_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_121_cast/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="4"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/10 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp5_cast_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="17" slack="0"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp5_cast/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_120_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="0" index="1" bw="17" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_121_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_121/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp7_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="1"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp7_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="5" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/10 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_122_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="3"/>
<pin id="506" dir="0" index="1" bw="5" slack="0"/>
<pin id="507" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_122/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_123_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_123/10 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_126_cast_cast_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="1"/>
<pin id="516" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_126_cast_cast/12 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_130_cast_cast_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="13" slack="1"/>
<pin id="519" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_130_cast_cast/12 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_29_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="15" slack="0"/>
<pin id="522" dir="0" index="1" bw="29" slack="0"/>
<pin id="523" dir="0" index="2" bw="5" slack="0"/>
<pin id="524" dir="0" index="3" bw="6" slack="0"/>
<pin id="525" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="tmp_125_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="15" slack="1"/>
<pin id="531" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_125/13 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_126_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="15" slack="0"/>
<pin id="534" dir="0" index="1" bw="16" slack="0"/>
<pin id="535" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_126/13 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_26_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="16" slack="0"/>
<pin id="541" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/14 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_113_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="5"/>
<pin id="545" dir="0" index="1" bw="16" slack="0"/>
<pin id="546" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113/14 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_113_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="15" slack="0"/>
<pin id="550" dir="0" index="1" bw="12" slack="5"/>
<pin id="551" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_113_cast/14 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_27_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="16" slack="0"/>
<pin id="556" dir="0" index="2" bw="5" slack="0"/>
<pin id="557" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="p_tmp_s_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="15" slack="0"/>
<pin id="565" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_tmp_cast_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="15" slack="1"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/15 "/>
</bind>
</comp>

<comp id="573" class="1007" name="tmp_124_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="0"/>
<pin id="575" dir="0" index="1" bw="13" slack="0"/>
<pin id="576" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_124/12 "/>
</bind>
</comp>

<comp id="580" class="1005" name="output_width_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="5"/>
<pin id="582" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="output_height_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="3"/>
<pin id="587" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="output_depth_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="595" class="1005" name="input_depth_read_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="6"/>
<pin id="597" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="600" class="1005" name="tmp_s_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_101_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="4"/>
<pin id="607" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_102_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="6"/>
<pin id="612" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="615" class="1005" name="tmp_103_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="8"/>
<pin id="617" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="tmp_103 "/>
</bind>
</comp>

<comp id="620" class="1005" name="tmp_104_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_104 "/>
</bind>
</comp>

<comp id="625" class="1005" name="next_mul6_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul6 "/>
</bind>
</comp>

<comp id="630" class="1005" name="next_mul3_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="638" class="1005" name="out_d_3_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="0"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_3 "/>
</bind>
</comp>

<comp id="643" class="1005" name="Conv2D_3_b_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="4" slack="1"/>
<pin id="645" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_3_b_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="Conv2D_3_b_load_cast_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="16" slack="5"/>
<pin id="650" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="Conv2D_3_b_load_cast "/>
</bind>
</comp>

<comp id="653" class="1005" name="tmp_5_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="15" slack="5"/>
<pin id="655" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="661" class="1005" name="out_h_3_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="1"/>
<pin id="668" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_109_cast_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="17" slack="3"/>
<pin id="673" dir="1" index="1" bw="17" slack="3"/>
</pin_list>
<bind>
<opset="tmp_109_cast "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="684" class="1005" name="out_w_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="0"/>
<pin id="686" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="tmp_110_cast_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="17" slack="4"/>
<pin id="691" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="tmp_110_cast "/>
</bind>
</comp>

<comp id="694" class="1005" name="output_addr11_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="1"/>
<pin id="696" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_addr11 "/>
</bind>
</comp>

<comp id="699" class="1005" name="next_mul_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="707" class="1005" name="in_d_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="16" slack="0"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="tmp6_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="3"/>
<pin id="714" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="720" class="1005" name="k_h_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="0"/>
<pin id="722" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_h_1 "/>
</bind>
</comp>

<comp id="725" class="1005" name="tmp2_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="tmp_119_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="5" slack="1"/>
<pin id="732" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp3_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="k_w_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="2" slack="0"/>
<pin id="745" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_w_1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="Padding2D_3_array_ad_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="11" slack="1"/>
<pin id="750" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_array_ad "/>
</bind>
</comp>

<comp id="753" class="1005" name="Conv2D_3_w_addr_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="1"/>
<pin id="755" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_3_w_addr "/>
</bind>
</comp>

<comp id="758" class="1005" name="Padding2D_3_array_lo_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="16" slack="1"/>
<pin id="760" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="Padding2D_3_array_lo "/>
</bind>
</comp>

<comp id="763" class="1005" name="Conv2D_3_w_load_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="13" slack="1"/>
<pin id="765" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="Conv2D_3_w_load "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_29_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="15" slack="1"/>
<pin id="770" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="773" class="1005" name="p_tmp_s_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="15" slack="1"/>
<pin id="775" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="62" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="56" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="80" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="74" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="86" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="172" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="160" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="149" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="149" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="26" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="149" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="298"><net_src comp="99" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="99" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="184" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="184" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="184" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="322"><net_src comp="156" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="314" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="180" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="336"><net_src comp="196" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="196" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="26" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="196" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="196" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="343" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="359"><net_src comp="351" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="365"><net_src comp="218" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="370"><net_src comp="207" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="375"><net_src comp="207" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="380"><net_src comp="207" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="168" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="377" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="30" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="230" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="34" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="230" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="40" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="230" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="214" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="420" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="226" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="42" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="226" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="32" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="445"><net_src comp="434" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="430" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="460"><net_src comp="242" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="34" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="242" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="242" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="242" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="476" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="499"><net_src comp="468" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="46" pin="0"/><net_sink comp="520" pin=2"/></net>

<net id="528"><net_src comp="48" pin="0"/><net_sink comp="520" pin=3"/></net>

<net id="536"><net_src comp="529" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="112" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="532" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="542"><net_src comp="112" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="112" pin="3"/><net_sink comp="543" pin=1"/></net>

<net id="552"><net_src comp="539" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="558"><net_src comp="50" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="543" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="52" pin="0"/><net_sink comp="553" pin=2"/></net>

<net id="566"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="54" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="548" pin="2"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="577"><net_src comp="514" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="517" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="573" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="583"><net_src comp="56" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="588"><net_src comp="62" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="593"><net_src comp="68" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="598"><net_src comp="86" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="603"><net_src comp="249" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="608"><net_src comp="253" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="613"><net_src comp="257" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="618"><net_src comp="261" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="623"><net_src comp="265" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="628"><net_src comp="269" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="633"><net_src comp="274" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="641"><net_src comp="284" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="646"><net_src comp="92" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="651"><net_src comp="295" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="656"><net_src comp="299" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="664"><net_src comp="308" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="669"><net_src comp="318" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="674"><net_src comp="324" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="679"><net_src comp="328" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="687"><net_src comp="337" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="692"><net_src comp="347" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="697"><net_src comp="105" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="702"><net_src comp="361" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="710"><net_src comp="371" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="715"><net_src comp="393" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="723"><net_src comp="405" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="728"><net_src comp="424" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="733"><net_src comp="446" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="738"><net_src comp="452" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="746"><net_src comp="462" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="751"><net_src comp="119" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="756"><net_src comp="132" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="761"><net_src comp="126" pin="3"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="766"><net_src comp="139" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="771"><net_src comp="520" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="776"><net_src comp="561" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="569" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 13 15 }
 - Input state : 
	Port: conv2d_fix16.228 : input_depth | {1 }
	Port: conv2d_fix16.228 : input_height | {1 }
	Port: conv2d_fix16.228 : input_width | {1 }
	Port: conv2d_fix16.228 : output_depth | {1 }
	Port: conv2d_fix16.228 : output_height | {1 }
	Port: conv2d_fix16.228 : output_width | {1 }
	Port: conv2d_fix16.228 : output_r | {7 12 13 14 }
	Port: conv2d_fix16.228 : Conv2D_3_b | {2 3 }
	Port: conv2d_fix16.228 : Padding2D_3_array | {10 11 }
	Port: conv2d_fix16.228 : Conv2D_3_w | {10 11 }
  - Chain level:
	State 1
	State 2
		next_mul6 : 1
		next_mul3 : 1
		exitcond5 : 1
		out_d_3 : 1
		StgValue_35 : 2
		tmp_108 : 1
		Conv2D_3_b_addr : 2
		Conv2D_3_b_load : 3
	State 3
		Conv2D_3_b_load_cast : 1
		tmp_5 : 1
	State 4
		exitcond4 : 1
		out_h_3 : 1
		StgValue_47 : 2
		tmp_109 : 1
		tmp : 2
	State 5
	State 6
		exitcond3 : 1
		out_w_3 : 1
		StgValue_57 : 2
		tmp_110 : 1
		tmp_110_cast : 1
		tmp_111 : 2
		tmp_112 : 3
		output_addr11 : 4
		StgValue_63 : 5
	State 7
		next_mul : 1
		exitcond2 : 1
		in_d_1 : 1
		StgValue_71 : 2
		tmp_115 : 1
		tmp_117 : 2
		tmp_28 : 3
		tmp6 : 3
	State 8
		exitcond1 : 1
		k_h_1 : 1
		StgValue_82 : 2
		tmp_119_cast3 : 1
		tmp4 : 2
		tmp4_cast : 3
		tmp2 : 4
	State 9
		p_shl2_cast : 1
		tmp_119 : 2
	State 10
		exitcond : 1
		k_w_1 : 1
		StgValue_98 : 2
		tmp_121_cast8 : 1
		tmp_121_cast : 1
		tmp5 : 2
		tmp5_cast : 3
		tmp_120 : 4
		tmp_121 : 5
		Padding2D_3_array_ad : 6
		Padding2D_3_array_lo : 7
		tmp7 : 2
		tmp7_cast : 3
		tmp_122 : 4
		tmp_123 : 5
		Conv2D_3_w_addr : 6
		Conv2D_3_w_load : 7
	State 11
	State 12
		tmp_124 : 1
		tmp_29 : 2
	State 13
		tmp_126 : 1
		StgValue_124 : 2
	State 14
		tmp_26 : 1
		tmp_113 : 1
		tmp_113_cast : 2
		tmp_27 : 2
		p_tmp_s : 3
	State 15
		StgValue_133 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul6_fu_269       |    0    |    0    |    39   |
|          |        next_mul3_fu_274       |    0    |    0    |    39   |
|          |         out_d_3_fu_284        |    0    |    0    |    23   |
|          |         out_h_3_fu_308        |    0    |    0    |    23   |
|          |           tmp_fu_318          |    0    |    0    |    39   |
|          |         out_w_3_fu_337        |    0    |    0    |    23   |
|          |         tmp_111_fu_351        |    0    |    0    |    39   |
|          |        next_mul_fu_361        |    0    |    0    |    39   |
|          |         in_d_1_fu_371         |    0    |    0    |    23   |
|          |         tmp_117_fu_381        |    0    |    0    |    39   |
|    add   |          tmp6_fu_393          |    0    |    0    |    39   |
|          |          k_h_1_fu_405         |    0    |    0    |    10   |
|          |          tmp4_fu_415          |    0    |    0    |    23   |
|          |          tmp2_fu_424          |    0    |    0    |    39   |
|          |          k_w_1_fu_462         |    0    |    0    |    10   |
|          |          tmp5_fu_476          |    0    |    0    |    23   |
|          |         tmp_120_fu_485        |    0    |    0    |    39   |
|          |          tmp7_fu_495          |    0    |    0    |    15   |
|          |         tmp_122_fu_504        |    0    |    0    |    39   |
|          |         tmp_126_fu_532        |    0    |    0    |    23   |
|          |         tmp_113_fu_543        |    0    |    0    |    23   |
|          |      tmp_113_cast_fu_548      |    0    |    0    |    21   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond5_fu_279       |    0    |    0    |    13   |
|          |        exitcond4_fu_303       |    0    |    0    |    13   |
|   icmp   |        exitcond3_fu_332       |    0    |    0    |    13   |
|          |        exitcond2_fu_366       |    0    |    0    |    13   |
|          |        exitcond1_fu_399       |    0    |    0    |    8    |
|          |        exitcond_fu_456        |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp1_fu_328          |    2    |    0    |    20   |
|    mul   |          tmp3_fu_452          |    2    |    0    |    20   |
|          |         tmp_124_fu_573        |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  select  |         p_tmp_s_fu_561        |    0    |    0    |    15   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |         tmp_119_fu_446        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_56 |    0    |    0    |    0    |
|          | output_height_read_read_fu_62 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_68 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_74  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_80 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_86  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_s_fu_249         |    0    |    0    |    0    |
|          |         tmp_101_fu_253        |    0    |    0    |    0    |
|          |         tmp_102_fu_257        |    0    |    0    |    0    |
|          |         tmp_103_fu_261        |    0    |    0    |    0    |
|          |         tmp_104_fu_265        |    0    |    0    |    0    |
|          |         tmp_108_fu_290        |    0    |    0    |    0    |
|          |         tmp_109_fu_314        |    0    |    0    |    0    |
|          |      tmp_109_cast_fu_324      |    0    |    0    |    0    |
|          |         tmp_110_fu_343        |    0    |    0    |    0    |
|   zext   |      tmp_110_cast_fu_347      |    0    |    0    |    0    |
|          |         tmp_115_fu_377        |    0    |    0    |    0    |
|          |      tmp_119_cast3_fu_411     |    0    |    0    |    0    |
|          |        tmp4_cast_fu_420       |    0    |    0    |    0    |
|          |      tmp_119_cast4_fu_430     |    0    |    0    |    0    |
|          |       p_shl2_cast_fu_442      |    0    |    0    |    0    |
|          |      tmp_121_cast8_fu_468     |    0    |    0    |    0    |
|          |      tmp_121_cast_fu_472      |    0    |    0    |    0    |
|          |        tmp5_cast_fu_481       |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_569       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  Conv2D_3_b_load_cast_fu_295  |    0    |    0    |    0    |
|          |          tmp_5_fu_299         |    0    |    0    |    0    |
|          |         tmp_112_fu_356        |    0    |    0    |    0    |
|          |         tmp_121_fu_490        |    0    |    0    |    0    |
|   sext   |        tmp7_cast_fu_500       |    0    |    0    |    0    |
|          |         tmp_123_fu_509        |    0    |    0    |    0    |
|          |    tmp_126_cast_cast_fu_514   |    0    |    0    |    0    |
|          |    tmp_130_cast_cast_fu_517   |    0    |    0    |    0    |
|          |         tmp_125_fu_529        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|    shl   |         tmp_28_fu_387         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl2_fu_434         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|         tmp_29_fu_520         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_26_fu_539         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| bitselect|         tmp_27_fu_553         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |    0    |   766   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   Conv2D_3_b_addr_reg_643  |    4   |
|Conv2D_3_b_load_cast_reg_648|   16   |
|   Conv2D_3_w_addr_reg_753  |   11   |
|   Conv2D_3_w_load_reg_763  |   13   |
|Padding2D_3_array_ad_reg_748|   11   |
|Padding2D_3_array_lo_reg_758|   16   |
|       in_d_1_reg_707       |   16   |
|        in_d_reg_203        |   16   |
|  input_depth_read_reg_595  |   16   |
|        k_h_1_reg_720       |    2   |
|         k_h_reg_226        |    2   |
|        k_w_1_reg_743       |    2   |
|         k_w_reg_238        |    2   |
|      next_mul3_reg_630     |   32   |
|      next_mul6_reg_625     |   32   |
|      next_mul_reg_699      |   32   |
|       out_d_3_reg_638      |   16   |
|        out_d_reg_145       |   16   |
|       out_h_3_reg_661      |   16   |
|        out_h_reg_180       |   16   |
|       out_w_3_reg_684      |   16   |
|        out_w_reg_192       |   16   |
|    output_addr11_reg_694   |   12   |
|  output_depth_read_reg_590 |   16   |
| output_height_read_reg_585 |   16   |
|  output_width_read_reg_580 |   16   |
|       p_tmp_s_reg_773      |   15   |
|      phi_mul2_reg_156      |   32   |
|      phi_mul5_reg_168      |   32   |
|       phi_mul_reg_214      |   32   |
|        tmp1_reg_676        |   32   |
|        tmp2_reg_725        |   32   |
|        tmp3_reg_735        |   32   |
|        tmp6_reg_712        |   32   |
|       tmp_101_reg_605      |   32   |
|       tmp_102_reg_610      |   32   |
|       tmp_103_reg_615      |   32   |
|       tmp_104_reg_620      |   32   |
|    tmp_109_cast_reg_671    |   17   |
|    tmp_110_cast_reg_689    |   17   |
|       tmp_119_reg_730      |    5   |
|       tmp_29_reg_768       |   15   |
|        tmp_5_reg_653       |   15   |
|         tmp_reg_666        |   32   |
|        tmp_s_reg_600       |   32   |
+----------------------------+--------+
|            Total           |   879  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_99 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_112 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_112 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_126 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_139 |  p0  |   2  |  11  |   22   ||    9    |
|  phi_mul2_reg_156 |  p0  |   2  |  32  |   64   ||    9    |
|  phi_mul5_reg_168 |  p0  |   2  |  32  |   64   ||    9    |
|   out_h_reg_180   |  p0  |   2  |  16  |   32   ||    9    |
|  phi_mul_reg_214  |  p0  |   2  |  32  |   64   ||    9    |
|    k_h_reg_226    |  p0  |   2  |   2  |    4   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   352  || 17.7357 ||    96   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   766  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   96   |
|  Register |    -   |    -   |   879  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |   879  |   862  |
+-----------+--------+--------+--------+--------+
