
Lab2B_B.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000026  00800100  00000e50  00000ee4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e50  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000007e  00800126  00800126  00000f0a  2**0
                  ALLOC
  3 .comment      0000008c  00000000  00000000  00000f0a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000f98  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000220  00000000  00000000  00000fd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001fee  00000000  00000000  000011f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000e8b  00000000  00000000  000031e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001101  00000000  00000000  00004071  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000005a0  00000000  00000000  00005174  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000aa2  00000000  00000000  00005714  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000012d8  00000000  00000000  000061b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e8  00000000  00000000  0000748e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 83 00 	jmp	0x106	; 0x106 <__ctors_end>
   4:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
   8:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
   c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  10:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  14:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  18:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  1c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  20:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  24:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  28:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  2c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  30:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  34:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  38:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  3c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  40:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  44:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  48:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  4c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  50:	0c 94 45 03 	jmp	0x68a	; 0x68a <__vector_20>
  54:	0c 94 14 03 	jmp	0x628	; 0x628 <__vector_21>
  58:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  5c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  60:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  64:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  68:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  6c:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  70:	0c 94 9e 03 	jmp	0x73c	; 0x73c <__vector_28>
  74:	0c 94 6d 03 	jmp	0x6da	; 0x6da <__vector_29>
  78:	0c 94 a0 00 	jmp	0x140	; 0x140 <__bad_interrupt>
  7c:	c9 01       	movw	r24, r18
  7e:	c9 01       	movw	r24, r18
  80:	c9 01       	movw	r24, r18
  82:	c9 01       	movw	r24, r18
  84:	c9 01       	movw	r24, r18
  86:	c7 01       	movw	r24, r14
  88:	c7 01       	movw	r24, r14
  8a:	b1 01       	movw	r22, r2
  8c:	b3 01       	movw	r22, r6
  8e:	b3 01       	movw	r22, r6
  90:	b3 01       	movw	r22, r6
  92:	b3 01       	movw	r22, r6
  94:	b5 01       	movw	r22, r10
  96:	b5 01       	movw	r22, r10
  98:	b5 01       	movw	r22, r10
  9a:	b5 01       	movw	r22, r10
  9c:	c7 01       	movw	r24, r14
  9e:	c7 01       	movw	r24, r14
  a0:	b7 01       	movw	r22, r14
  a2:	b7 01       	movw	r22, r14
  a4:	b7 01       	movw	r22, r14
  a6:	b7 01       	movw	r22, r14
  a8:	b7 01       	movw	r22, r14
  aa:	c7 01       	movw	r24, r14
  ac:	c7 01       	movw	r24, r14
  ae:	b9 01       	movw	r22, r18
  b0:	b9 01       	movw	r22, r18
  b2:	b9 01       	movw	r22, r18
  b4:	b9 01       	movw	r22, r18
  b6:	c7 01       	movw	r24, r14
  b8:	c7 01       	movw	r24, r14
  ba:	c7 01       	movw	r24, r14
  bc:	bb 01       	movw	r22, r22
  be:	bb 01       	movw	r22, r22
  c0:	bb 01       	movw	r22, r22
  c2:	bb 01       	movw	r22, r22
  c4:	bb 01       	movw	r22, r22
  c6:	c7 01       	movw	r24, r14
  c8:	c7 01       	movw	r24, r14
  ca:	bd 01       	movw	r22, r26
  cc:	bf 01       	movw	r22, r30
  ce:	bf 01       	movw	r22, r30
  d0:	bf 01       	movw	r22, r30
  d2:	bf 01       	movw	r22, r30
  d4:	c1 01       	movw	r24, r2
  d6:	c1 01       	movw	r24, r2
  d8:	c1 01       	movw	r24, r2
  da:	c1 01       	movw	r24, r2
  dc:	c7 01       	movw	r24, r14
  de:	c7 01       	movw	r24, r14
  e0:	c3 01       	movw	r24, r6
  e2:	c3 01       	movw	r24, r6
  e4:	c3 01       	movw	r24, r6
  e6:	c3 01       	movw	r24, r6
  e8:	c3 01       	movw	r24, r6
  ea:	c7 01       	movw	r24, r14
  ec:	c7 01       	movw	r24, r14
  ee:	c5 01       	movw	r24, r10
  f0:	c5 01       	movw	r24, r10
  f2:	c5 01       	movw	r24, r10
  f4:	c5 01       	movw	r24, r10
  f6:	17 02       	muls	r17, r23
  f8:	1b 02       	muls	r17, r27
  fa:	1f 02       	muls	r17, r31
  fc:	2e 02       	muls	r18, r30
  fe:	3d 02       	muls	r19, r29
 100:	43 02       	muls	r20, r19
 102:	49 02       	muls	r20, r25
 104:	4f 02       	muls	r20, r31

00000106 <__ctors_end>:
 106:	11 24       	eor	r1, r1
 108:	1f be       	out	0x3f, r1	; 63
 10a:	cf ef       	ldi	r28, 0xFF	; 255
 10c:	d8 e0       	ldi	r29, 0x08	; 8
 10e:	de bf       	out	0x3e, r29	; 62
 110:	cd bf       	out	0x3d, r28	; 61

00000112 <__do_copy_data>:
 112:	11 e0       	ldi	r17, 0x01	; 1
 114:	a0 e0       	ldi	r26, 0x00	; 0
 116:	b1 e0       	ldi	r27, 0x01	; 1
 118:	e0 e5       	ldi	r30, 0x50	; 80
 11a:	fe e0       	ldi	r31, 0x0E	; 14
 11c:	02 c0       	rjmp	.+4      	; 0x122 <__do_copy_data+0x10>
 11e:	05 90       	lpm	r0, Z+
 120:	0d 92       	st	X+, r0
 122:	a6 32       	cpi	r26, 0x26	; 38
 124:	b1 07       	cpc	r27, r17
 126:	d9 f7       	brne	.-10     	; 0x11e <__do_copy_data+0xc>

00000128 <__do_clear_bss>:
 128:	21 e0       	ldi	r18, 0x01	; 1
 12a:	a6 e2       	ldi	r26, 0x26	; 38
 12c:	b1 e0       	ldi	r27, 0x01	; 1
 12e:	01 c0       	rjmp	.+2      	; 0x132 <.do_clear_bss_start>

00000130 <.do_clear_bss_loop>:
 130:	1d 92       	st	X+, r1

00000132 <.do_clear_bss_start>:
 132:	a4 3a       	cpi	r26, 0xA4	; 164
 134:	b2 07       	cpc	r27, r18
 136:	e1 f7       	brne	.-8      	; 0x130 <.do_clear_bss_loop>
 138:	0e 94 ac 02 	call	0x558	; 0x558 <main>
 13c:	0c 94 26 07 	jmp	0xe4c	; 0xe4c <_exit>

00000140 <__bad_interrupt>:
 140:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000144 <adc_init>:
---------------------------------------------------------------------------- */

void adc_init(void){

	// 1-Configuration des broches du port A √† mettre en entr√©e
	DDRA = clear_bit(DDRA, PA0);  //D√©commenter pour utiliser
 144:	08 98       	cbi	0x01, 0	; 1
	DDRA = clear_bit(DDRA, PA1);  //D√©commenter pour utiliser
 146:	09 98       	cbi	0x01, 1	; 1
	//DDRA = clear_bit(DDRA, PA2); //D√©commenter pour utiliser
	
	
	// 2-S√©lectionner la r√©f√©rence de tension: la tension d'alimentation
	ADMUX = clear_bit(ADMUX, REFS1);
 148:	ec e7       	ldi	r30, 0x7C	; 124
 14a:	f0 e0       	ldi	r31, 0x00	; 0
 14c:	80 81       	ld	r24, Z
 14e:	8f 77       	andi	r24, 0x7F	; 127
 150:	80 83       	st	Z, r24
	ADMUX = set_bit(ADMUX, REFS0);
 152:	80 81       	ld	r24, Z
 154:	80 64       	ori	r24, 0x40	; 64
 156:	80 83       	st	Z, r24

	// 3-Choisir le format du r√©sultat de conversion: shift a gauche pour que
	// les 8 MSB se retrouvent dans le registre ADCH (ADLAR=1)
	ADMUX = set_bit(ADMUX, ADLAR);
 158:	80 81       	ld	r24, Z
 15a:	80 62       	ori	r24, 0x20	; 32
 15c:	80 83       	st	Z, r24
	
	// 4-Choisir le facteur de division de l'horloge
	// ( L'horloge l'ADC ne doit pas d√©passer 200kHz. Avec une horloge de 8MHZ, √ßa
	// prend une division d'horloge de min 40. Donc 64 ou 128) */
	ADCSRA = set_bit(ADCSRA, ADPS2);
 15e:	ea e7       	ldi	r30, 0x7A	; 122
 160:	f0 e0       	ldi	r31, 0x00	; 0
 162:	80 81       	ld	r24, Z
 164:	84 60       	ori	r24, 0x04	; 4
 166:	80 83       	st	Z, r24
	ADCSRA = set_bit(ADCSRA, ADPS1);
 168:	80 81       	ld	r24, Z
 16a:	82 60       	ori	r24, 0x02	; 2
 16c:	80 83       	st	Z, r24
	ADCSRA = set_bit(ADCSRA, ADPS0);
 16e:	80 81       	ld	r24, Z
 170:	81 60       	ori	r24, 0x01	; 1
 172:	80 83       	st	Z, r24
	
	// 5-Activer le CAN
	ADCSRA = set_bit(ADCSRA, ADEN);
 174:	80 81       	ld	r24, Z
 176:	80 68       	ori	r24, 0x80	; 128
 178:	80 83       	st	Z, r24
 17a:	08 95       	ret

0000017c <adc_read>:
}

uint8_t adc_read(uint8_t canal){

	// 1-S√©lection de l'entr√©e √† convertir (canal)
	ADMUX = write_bits(ADMUX, 0b00000111, canal);
 17c:	ec e7       	ldi	r30, 0x7C	; 124
 17e:	f0 e0       	ldi	r31, 0x00	; 0
 180:	90 81       	ld	r25, Z
 182:	98 7f       	andi	r25, 0xF8	; 248
 184:	87 70       	andi	r24, 0x07	; 7
 186:	89 2b       	or	r24, r25
 188:	80 83       	st	Z, r24
	
	// 2-D√©marrage d'une conversion
	ADCSRA = set_bit(ADCSRA, ADSC);
 18a:	ea e7       	ldi	r30, 0x7A	; 122
 18c:	f0 e0       	ldi	r31, 0x00	; 0
 18e:	80 81       	ld	r24, Z
 190:	80 64       	ori	r24, 0x40	; 64
 192:	80 83       	st	Z, r24

	// 3-Attente de la fin de conversion
	while (read_bit(ADCSRA, ADSC) ==1);
 194:	80 81       	ld	r24, Z
 196:	86 fd       	sbrc	r24, 6
 198:	fd cf       	rjmp	.-6      	; 0x194 <adc_read+0x18>
	// 4-Lecture et renvoi du r√©sultat
	return ADCH;
 19a:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__DATA_REGION_ORIGIN__+0x19>
	
}
 19e:	08 95       	ret

000001a0 <fifo_init>:

void fifo_clean(fifo_t* fifo){
	
	fifo->in_offset = fifo->out_offset;
	fifo->is_full = FALSE;
	fifo->is_empty = TRUE;
 1a0:	fc 01       	movw	r30, r24
 1a2:	71 83       	std	Z+1, r23	; 0x01
 1a4:	60 83       	st	Z, r22
 1a6:	42 83       	std	Z+2, r20	; 0x02
 1a8:	13 82       	std	Z+3, r1	; 0x03
 1aa:	14 82       	std	Z+4, r1	; 0x04
 1ac:	81 e0       	ldi	r24, 0x01	; 1
 1ae:	85 83       	std	Z+5, r24	; 0x05
 1b0:	16 82       	std	Z+6, r1	; 0x06
 1b2:	08 95       	ret

000001b4 <fifo_push>:
 1b4:	fc 01       	movw	r30, r24
 1b6:	86 81       	ldd	r24, Z+6	; 0x06
 1b8:	81 11       	cpse	r24, r1
 1ba:	1a c0       	rjmp	.+52     	; 0x1f0 <fifo_push+0x3c>
 1bc:	83 81       	ldd	r24, Z+3	; 0x03
 1be:	a0 81       	ld	r26, Z
 1c0:	b1 81       	ldd	r27, Z+1	; 0x01
 1c2:	a8 0f       	add	r26, r24
 1c4:	b1 1d       	adc	r27, r1
 1c6:	6c 93       	st	X, r22
 1c8:	15 82       	std	Z+5, r1	; 0x05
 1ca:	23 81       	ldd	r18, Z+3	; 0x03
 1cc:	42 2f       	mov	r20, r18
 1ce:	50 e0       	ldi	r21, 0x00	; 0
 1d0:	82 81       	ldd	r24, Z+2	; 0x02
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	01 97       	sbiw	r24, 0x01	; 1
 1d6:	48 17       	cp	r20, r24
 1d8:	59 07       	cpc	r21, r25
 1da:	11 f4       	brne	.+4      	; 0x1e0 <fifo_push+0x2c>
 1dc:	13 82       	std	Z+3, r1	; 0x03
 1de:	02 c0       	rjmp	.+4      	; 0x1e4 <fifo_push+0x30>
 1e0:	2f 5f       	subi	r18, 0xFF	; 255
 1e2:	23 83       	std	Z+3, r18	; 0x03
 1e4:	93 81       	ldd	r25, Z+3	; 0x03
 1e6:	84 81       	ldd	r24, Z+4	; 0x04
 1e8:	98 13       	cpse	r25, r24
 1ea:	02 c0       	rjmp	.+4      	; 0x1f0 <fifo_push+0x3c>
 1ec:	81 e0       	ldi	r24, 0x01	; 1
 1ee:	86 83       	std	Z+6, r24	; 0x06
 1f0:	08 95       	ret

000001f2 <fifo_pop>:
 1f2:	fc 01       	movw	r30, r24
 1f4:	85 81       	ldd	r24, Z+5	; 0x05
 1f6:	81 11       	cpse	r24, r1
 1f8:	1b c0       	rjmp	.+54     	; 0x230 <fifo_pop+0x3e>
 1fa:	94 81       	ldd	r25, Z+4	; 0x04
 1fc:	49 2f       	mov	r20, r25
 1fe:	50 e0       	ldi	r21, 0x00	; 0
 200:	a0 81       	ld	r26, Z
 202:	b1 81       	ldd	r27, Z+1	; 0x01
 204:	a4 0f       	add	r26, r20
 206:	b5 1f       	adc	r27, r21
 208:	8c 91       	ld	r24, X
 20a:	16 82       	std	Z+6, r1	; 0x06
 20c:	22 81       	ldd	r18, Z+2	; 0x02
 20e:	30 e0       	ldi	r19, 0x00	; 0
 210:	21 50       	subi	r18, 0x01	; 1
 212:	31 09       	sbc	r19, r1
 214:	42 17       	cp	r20, r18
 216:	53 07       	cpc	r21, r19
 218:	11 f4       	brne	.+4      	; 0x21e <fifo_pop+0x2c>
 21a:	14 82       	std	Z+4, r1	; 0x04
 21c:	02 c0       	rjmp	.+4      	; 0x222 <fifo_pop+0x30>
 21e:	9f 5f       	subi	r25, 0xFF	; 255
 220:	94 83       	std	Z+4, r25	; 0x04
 222:	24 81       	ldd	r18, Z+4	; 0x04
 224:	93 81       	ldd	r25, Z+3	; 0x03
 226:	29 13       	cpse	r18, r25
 228:	04 c0       	rjmp	.+8      	; 0x232 <fifo_pop+0x40>
 22a:	91 e0       	ldi	r25, 0x01	; 1
 22c:	95 83       	std	Z+5, r25	; 0x05
 22e:	08 95       	ret
 230:	80 e0       	ldi	r24, 0x00	; 0
 232:	08 95       	ret

00000234 <fifo_is_empty>:


bool fifo_is_empty(fifo_t* fifo) {

    return fifo->is_empty;
}
 234:	fc 01       	movw	r30, r24
 236:	85 81       	ldd	r24, Z+5	; 0x05
 238:	08 95       	ret

0000023a <clock_data>:


uint8_t index_to_row(uint8_t index){

    return index / LCD_NB_COL;
}
 23a:	88 b9       	out	0x08, r24	; 8
 23c:	84 ef       	ldi	r24, 0xF4	; 244
 23e:	91 e0       	ldi	r25, 0x01	; 1
 240:	fc 01       	movw	r30, r24
 242:	31 97       	sbiw	r30, 0x01	; 1
 244:	f1 f7       	brne	.-4      	; 0x242 <clock_data+0x8>
 246:	17 98       	cbi	0x02, 7	; 2
 248:	01 97       	sbiw	r24, 0x01	; 1
 24a:	f1 f7       	brne	.-4      	; 0x248 <clock_data+0xe>
 24c:	17 9a       	sbi	0x02, 7	; 2
 24e:	08 95       	ret

00000250 <hd44780_clear_display>:
 250:	15 98       	cbi	0x02, 5	; 2
 252:	81 e0       	ldi	r24, 0x01	; 1
 254:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 258:	80 e1       	ldi	r24, 0x10	; 16
 25a:	97 e2       	ldi	r25, 0x27	; 39
 25c:	01 97       	sbiw	r24, 0x01	; 1
 25e:	f1 f7       	brne	.-4      	; 0x25c <hd44780_clear_display+0xc>
 260:	15 9a       	sbi	0x02, 5	; 2
 262:	08 95       	ret

00000264 <hd44780_set_entry_mode>:
 264:	81 30       	cpi	r24, 0x01	; 1
 266:	11 f0       	breq	.+4      	; 0x26c <hd44780_set_entry_mode+0x8>
 268:	80 e0       	ldi	r24, 0x00	; 0
 26a:	01 c0       	rjmp	.+2      	; 0x26e <hd44780_set_entry_mode+0xa>
 26c:	82 e0       	ldi	r24, 0x02	; 2
 26e:	15 98       	cbi	0x02, 5	; 2
 270:	84 60       	ori	r24, 0x04	; 4
 272:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 276:	15 9a       	sbi	0x02, 5	; 2
 278:	08 95       	ret

0000027a <hd44780_set_display_control>:
 27a:	81 30       	cpi	r24, 0x01	; 1
 27c:	11 f4       	brne	.+4      	; 0x282 <hd44780_set_display_control+0x8>
 27e:	84 e0       	ldi	r24, 0x04	; 4
 280:	01 c0       	rjmp	.+2      	; 0x284 <hd44780_set_display_control+0xa>
 282:	80 e0       	ldi	r24, 0x00	; 0
 284:	61 30       	cpi	r22, 0x01	; 1
 286:	09 f4       	brne	.+2      	; 0x28a <hd44780_set_display_control+0x10>
 288:	82 60       	ori	r24, 0x02	; 2
 28a:	41 30       	cpi	r20, 0x01	; 1
 28c:	09 f4       	brne	.+2      	; 0x290 <hd44780_set_display_control+0x16>
 28e:	81 60       	ori	r24, 0x01	; 1
 290:	15 98       	cbi	0x02, 5	; 2
 292:	88 60       	ori	r24, 0x08	; 8
 294:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 298:	15 9a       	sbi	0x02, 5	; 2
 29a:	08 95       	ret

0000029c <hd44780_init>:
 29c:	1f 93       	push	r17
 29e:	cf 93       	push	r28
 2a0:	df 93       	push	r29
 2a2:	18 2f       	mov	r17, r24
 2a4:	c6 2f       	mov	r28, r22
 2a6:	d4 2f       	mov	r29, r20
 2a8:	15 98       	cbi	0x02, 5	; 2
 2aa:	16 98       	cbi	0x02, 6	; 2
 2ac:	8f ef       	ldi	r24, 0xFF	; 255
 2ae:	87 b9       	out	0x07, r24	; 7
 2b0:	81 b1       	in	r24, 0x01	; 1
 2b2:	80 6e       	ori	r24, 0xE0	; 224
 2b4:	81 b9       	out	0x01, r24	; 1
 2b6:	20 e3       	ldi	r18, 0x30	; 48
 2b8:	28 b9       	out	0x08, r18	; 8
 2ba:	8f ef       	ldi	r24, 0xFF	; 255
 2bc:	9f ef       	ldi	r25, 0xFF	; 255
 2be:	fc 01       	movw	r30, r24
 2c0:	31 97       	sbiw	r30, 0x01	; 1
 2c2:	f1 f7       	brne	.-4      	; 0x2c0 <hd44780_init+0x24>
 2c4:	17 98       	cbi	0x02, 7	; 2
 2c6:	fc 01       	movw	r30, r24
 2c8:	31 97       	sbiw	r30, 0x01	; 1
 2ca:	f1 f7       	brne	.-4      	; 0x2c8 <hd44780_init+0x2c>
 2cc:	17 9a       	sbi	0x02, 7	; 2
 2ce:	28 b9       	out	0x08, r18	; 8
 2d0:	fc 01       	movw	r30, r24
 2d2:	31 97       	sbiw	r30, 0x01	; 1
 2d4:	f1 f7       	brne	.-4      	; 0x2d2 <hd44780_init+0x36>
 2d6:	17 98       	cbi	0x02, 7	; 2
 2d8:	01 97       	sbiw	r24, 0x01	; 1
 2da:	f1 f7       	brne	.-4      	; 0x2d8 <hd44780_init+0x3c>
 2dc:	17 9a       	sbi	0x02, 7	; 2
 2de:	28 b9       	out	0x08, r18	; 8
 2e0:	84 ef       	ldi	r24, 0xF4	; 244
 2e2:	91 e0       	ldi	r25, 0x01	; 1
 2e4:	fc 01       	movw	r30, r24
 2e6:	31 97       	sbiw	r30, 0x01	; 1
 2e8:	f1 f7       	brne	.-4      	; 0x2e6 <hd44780_init+0x4a>
 2ea:	17 98       	cbi	0x02, 7	; 2
 2ec:	fc 01       	movw	r30, r24
 2ee:	31 97       	sbiw	r30, 0x01	; 1
 2f0:	f1 f7       	brne	.-4      	; 0x2ee <hd44780_init+0x52>
 2f2:	17 9a       	sbi	0x02, 7	; 2
 2f4:	28 e3       	ldi	r18, 0x38	; 56
 2f6:	28 b9       	out	0x08, r18	; 8
 2f8:	fc 01       	movw	r30, r24
 2fa:	31 97       	sbiw	r30, 0x01	; 1
 2fc:	f1 f7       	brne	.-4      	; 0x2fa <hd44780_init+0x5e>
 2fe:	17 98       	cbi	0x02, 7	; 2
 300:	01 97       	sbiw	r24, 0x01	; 1
 302:	f1 f7       	brne	.-4      	; 0x300 <hd44780_init+0x64>
 304:	17 9a       	sbi	0x02, 7	; 2
 306:	88 e3       	ldi	r24, 0x38	; 56
 308:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 30c:	81 2f       	mov	r24, r17
 30e:	0e 94 32 01 	call	0x264	; 0x264 <hd44780_set_entry_mode>
 312:	4d 2f       	mov	r20, r29
 314:	6c 2f       	mov	r22, r28
 316:	81 e0       	ldi	r24, 0x01	; 1
 318:	0e 94 3d 01 	call	0x27a	; 0x27a <hd44780_set_display_control>
 31c:	0e 94 28 01 	call	0x250	; 0x250 <hd44780_clear_display>
 320:	df 91       	pop	r29
 322:	cf 91       	pop	r28
 324:	1f 91       	pop	r17
 326:	08 95       	ret

00000328 <hd44780_set_cursor_position>:
 328:	61 30       	cpi	r22, 0x01	; 1
 32a:	11 f4       	brne	.+4      	; 0x330 <hd44780_set_cursor_position+0x8>
 32c:	90 e4       	ldi	r25, 0x40	; 64
 32e:	01 c0       	rjmp	.+2      	; 0x332 <hd44780_set_cursor_position+0xa>
 330:	90 e0       	ldi	r25, 0x00	; 0
 332:	15 98       	cbi	0x02, 5	; 2
 334:	89 0f       	add	r24, r25
 336:	80 68       	ori	r24, 0x80	; 128
 338:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 33c:	15 9a       	sbi	0x02, 5	; 2
 33e:	08 95       	ret

00000340 <hd44780_write_char>:
 340:	15 9a       	sbi	0x02, 5	; 2
 342:	88 23       	and	r24, r24
 344:	1c f0       	brlt	.+6      	; 0x34c <hd44780_write_char+0xc>
 346:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 34a:	08 95       	ret
 34c:	90 e0       	ldi	r25, 0x00	; 0
 34e:	fc 01       	movw	r30, r24
 350:	e0 5c       	subi	r30, 0xC0	; 192
 352:	f1 09       	sbc	r31, r1
 354:	ed 33       	cpi	r30, 0x3D	; 61
 356:	f1 05       	cpc	r31, r1
 358:	d0 f4       	brcc	.+52     	; 0x38e <hd44780_write_char+0x4e>
 35a:	e2 5c       	subi	r30, 0xC2	; 194
 35c:	ff 4f       	sbci	r31, 0xFF	; 255
 35e:	0c 94 36 04 	jmp	0x86c	; 0x86c <__tablejump2__>
 362:	83 e4       	ldi	r24, 0x43	; 67
 364:	17 c0       	rjmp	.+46     	; 0x394 <hd44780_write_char+0x54>
 366:	85 e4       	ldi	r24, 0x45	; 69
 368:	15 c0       	rjmp	.+42     	; 0x394 <hd44780_write_char+0x54>
 36a:	89 e4       	ldi	r24, 0x49	; 73
 36c:	13 c0       	rjmp	.+38     	; 0x394 <hd44780_write_char+0x54>
 36e:	8f e4       	ldi	r24, 0x4F	; 79
 370:	11 c0       	rjmp	.+34     	; 0x394 <hd44780_write_char+0x54>
 372:	85 e5       	ldi	r24, 0x55	; 85
 374:	0f c0       	rjmp	.+30     	; 0x394 <hd44780_write_char+0x54>
 376:	81 e6       	ldi	r24, 0x61	; 97
 378:	0d c0       	rjmp	.+26     	; 0x394 <hd44780_write_char+0x54>
 37a:	83 e6       	ldi	r24, 0x63	; 99
 37c:	0b c0       	rjmp	.+22     	; 0x394 <hd44780_write_char+0x54>
 37e:	85 e6       	ldi	r24, 0x65	; 101
 380:	09 c0       	rjmp	.+18     	; 0x394 <hd44780_write_char+0x54>
 382:	89 e6       	ldi	r24, 0x69	; 105
 384:	07 c0       	rjmp	.+14     	; 0x394 <hd44780_write_char+0x54>
 386:	8f e6       	ldi	r24, 0x6F	; 111
 388:	05 c0       	rjmp	.+10     	; 0x394 <hd44780_write_char+0x54>
 38a:	85 e7       	ldi	r24, 0x75	; 117
 38c:	03 c0       	rjmp	.+6      	; 0x394 <hd44780_write_char+0x54>
 38e:	8f e3       	ldi	r24, 0x3F	; 63
 390:	01 c0       	rjmp	.+2      	; 0x394 <hd44780_write_char+0x54>
 392:	81 e4       	ldi	r24, 0x41	; 65
 394:	0e 94 1d 01 	call	0x23a	; 0x23a <clock_data>
 398:	08 95       	ret

0000039a <lcd_init>:
 39a:	40 e0       	ldi	r20, 0x00	; 0
 39c:	61 e0       	ldi	r22, 0x01	; 1
 39e:	81 e0       	ldi	r24, 0x01	; 1
 3a0:	0e 94 4e 01 	call	0x29c	; 0x29c <hd44780_init>
 3a4:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <local_index>
 3a8:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <__data_end>
 3ac:	08 95       	ret

000003ae <lcd_set_cursor_position>:
 3ae:	cf 93       	push	r28
 3b0:	df 93       	push	r29
 3b2:	80 31       	cpi	r24, 0x10	; 16
 3b4:	68 f4       	brcc	.+26     	; 0x3d0 <lcd_set_cursor_position+0x22>
 3b6:	62 30       	cpi	r22, 0x02	; 2
 3b8:	58 f4       	brcc	.+22     	; 0x3d0 <lcd_set_cursor_position+0x22>
 3ba:	d6 2f       	mov	r29, r22
 3bc:	c8 2f       	mov	r28, r24
 3be:	0e 94 94 01 	call	0x328	; 0x328 <hd44780_set_cursor_position>
 3c2:	8c 2f       	mov	r24, r28
 3c4:	90 e1       	ldi	r25, 0x10	; 16
 3c6:	d9 9f       	mul	r29, r25
 3c8:	80 0d       	add	r24, r0
 3ca:	11 24       	eor	r1, r1
 3cc:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>
 3d0:	df 91       	pop	r29
 3d2:	cf 91       	pop	r28
 3d4:	08 95       	ret

000003d6 <shift_local_index>:

bool shift_local_index(bool foward){

    uint8_t previous_row;

    previous_row = index_to_row(local_index);
 3d6:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <local_index>
}


uint8_t index_to_row(uint8_t index){

    return index / LCD_NB_COL;
 3da:	29 2f       	mov	r18, r25
 3dc:	22 95       	swap	r18
 3de:	2f 70       	andi	r18, 0x0F	; 15
    uint8_t previous_row;

    previous_row = index_to_row(local_index);

    /* Si on est dans le sens foward */
    if(foward == TRUE){
 3e0:	81 30       	cpi	r24, 0x01	; 1
 3e2:	49 f4       	brne	.+18     	; 0x3f6 <shift_local_index+0x20>

        /* Si on est √† la fin */
        if(local_index >= MAX_INDEX - 1){
 3e4:	9f 31       	cpi	r25, 0x1F	; 31
 3e6:	18 f0       	brcs	.+6      	; 0x3ee <shift_local_index+0x18>

			local_index = 0;
 3e8:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <local_index>
 3ec:	0d c0       	rjmp	.+26     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
        }

        else{

            local_index++;
 3ee:	9f 5f       	subi	r25, 0xFF	; 255
 3f0:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <local_index>
 3f4:	09 c0       	rjmp	.+18     	; 0x408 <__LOCK_REGION_LENGTH__+0x8>

    /* Si on est dans le sens d√©cr√©mental foward ou incr√©mental backward*/
    else{

        /* Si on est au d√©but */
        if(local_index <= 0){
 3f6:	91 11       	cpse	r25, r1
 3f8:	04 c0       	rjmp	.+8      	; 0x402 <__LOCK_REGION_LENGTH__+0x2>

            local_index = MAX_INDEX - 1;
 3fa:	8f e1       	ldi	r24, 0x1F	; 31
 3fc:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>
 400:	03 c0       	rjmp	.+6      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
        }

        else{

            local_index--;
 402:	91 50       	subi	r25, 0x01	; 1
 404:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <local_index>
        }
    }

    /* Si la row actuelle ne correspond pas √† l'ancienne il va falloir manuellement
    d√©placer le curseur */
    return (previous_row != index_to_row(local_index));
 408:	90 91 27 01 	lds	r25, 0x0127	; 0x800127 <local_index>
 40c:	92 95       	swap	r25
 40e:	9f 70       	andi	r25, 0x0F	; 15
 410:	81 e0       	ldi	r24, 0x01	; 1
 412:	92 13       	cpse	r25, r18
 414:	01 c0       	rjmp	.+2      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
 416:	80 e0       	ldi	r24, 0x00	; 0
}
 418:	08 95       	ret

0000041a <lcd_shift_cursor>:
}


void lcd_shift_cursor(lcd_shift_e shift){

    switch(shift){
 41a:	90 e0       	ldi	r25, 0x00	; 0
 41c:	88 30       	cpi	r24, 0x08	; 8
 41e:	91 05       	cpc	r25, r1
 420:	08 f0       	brcs	.+2      	; 0x424 <lcd_shift_cursor+0xa>
 422:	42 c0       	rjmp	.+132    	; 0x4a8 <lcd_shift_cursor+0x8e>
 424:	fc 01       	movw	r30, r24
 426:	e5 58       	subi	r30, 0x85	; 133
 428:	ff 4f       	sbci	r31, 0xFF	; 255
 42a:	0c 94 36 04 	jmp	0x86c	; 0x86c <__tablejump2__>
    case LCD_SHIFT_RIGHT:

        shift_local_index(TRUE);
 42e:	81 e0       	ldi	r24, 0x01	; 1
 430:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <shift_local_index>

        break;
 434:	39 c0       	rjmp	.+114    	; 0x4a8 <lcd_shift_cursor+0x8e>

    case LCD_SHIFT_LEFT:

        shift_local_index(FALSE);
 436:	80 e0       	ldi	r24, 0x00	; 0
 438:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <shift_local_index>

        break;
 43c:	35 c0       	rjmp	.+106    	; 0x4a8 <lcd_shift_cursor+0x8e>

    case LCD_SHIFT_UP:

		// Si on est sur la ligne du haut
        if(index_to_row(local_index) <= 0){
 43e:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 442:	80 31       	cpi	r24, 0x10	; 16
 444:	38 f4       	brcc	.+14     	; 0x454 <lcd_shift_cursor+0x3a>

			// On se rend √† la fin moins une ligne
            local_index += (MAX_INDEX - LCD_NB_COL);
 446:	80 5f       	subi	r24, 0xF0	; 240
 448:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>

			clear_required_flag = TRUE;
 44c:	81 e0       	ldi	r24, 0x01	; 1
 44e:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
 452:	2a c0       	rjmp	.+84     	; 0x4a8 <lcd_shift_cursor+0x8e>
        }

        else{

			// On recule d'une ligne
            local_index -= LCD_NB_COL;
 454:	80 51       	subi	r24, 0x10	; 16
 456:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>
 45a:	26 c0       	rjmp	.+76     	; 0x4a8 <lcd_shift_cursor+0x8e>
        break;

    case LCD_SHIFT_DOWN:

		// Si on est rendu √† la derni√®re ligne
        if(index_to_row(local_index) >= LCD_NB_ROW - 1){
 45c:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 460:	80 31       	cpi	r24, 0x10	; 16
 462:	38 f0       	brcs	.+14     	; 0x472 <lcd_shift_cursor+0x58>

			// On ne garde que le num√©ro de colone (donc sa ram√®ne sur la premi√®re ligne)
            local_index %= LCD_NB_COL;
 464:	8f 70       	andi	r24, 0x0F	; 15
 466:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>

			clear_required_flag = TRUE;
 46a:	81 e0       	ldi	r24, 0x01	; 1
 46c:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <__data_end>
 470:	1b c0       	rjmp	.+54     	; 0x4a8 <lcd_shift_cursor+0x8e>
        }

        else{

			// On avance d'une ligne
            local_index += LCD_NB_COL;
 472:	80 5f       	subi	r24, 0xF0	; 240
 474:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>
 478:	17 c0       	rjmp	.+46     	; 0x4a8 <lcd_shift_cursor+0x8e>

        break;

	case LCD_SHIFT_END:

		local_index = ((index_to_row(local_index) + 1) * LCD_NB_COL) - 1;
 47a:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 47e:	8f 60       	ori	r24, 0x0F	; 15
 480:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>

		break;
 484:	11 c0       	rjmp	.+34     	; 0x4a8 <lcd_shift_cursor+0x8e>

	case LCD_SHIFT_START:

		local_index = index_to_row(local_index) * LCD_NB_COL;
 486:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 48a:	80 7f       	andi	r24, 0xF0	; 240
 48c:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>

		break;
 490:	0b c0       	rjmp	.+22     	; 0x4a8 <lcd_shift_cursor+0x8e>

	case LCD_SHIFT_TOP:

		// On ne garde que le num√©ro de colone (donc sa ram√®ne sur la premi√®re ligne)
		local_index %= LCD_NB_COL;
 492:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 496:	8f 70       	andi	r24, 0x0F	; 15
 498:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>

		break;
 49c:	05 c0       	rjmp	.+10     	; 0x4a8 <lcd_shift_cursor+0x8e>

	case LCD_SHIFT_BOTTOM:

		// On se rend √† la fin moins une ligne
		local_index += (MAX_INDEX - LCD_NB_COL);
 49e:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 4a2:	80 5f       	subi	r24, 0xF0	; 240
 4a4:	80 93 27 01 	sts	0x0127, r24	; 0x800127 <local_index>

		break;
	}

    hd44780_set_cursor_position(index_to_col(local_index), index_to_row(local_index));
 4a8:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 4ac:	68 2f       	mov	r22, r24
 4ae:	62 95       	swap	r22
 4b0:	6f 70       	andi	r22, 0x0F	; 15
 4b2:	8f 70       	andi	r24, 0x0F	; 15
 4b4:	0e 94 94 01 	call	0x328	; 0x328 <hd44780_set_cursor_position>
 4b8:	08 95       	ret

000004ba <lcd_write_char>:
}


void lcd_write_char(char character){
 4ba:	cf 93       	push	r28
 4bc:	c8 2f       	mov	r28, r24

    bool unsynced;

	// Si il s'agit d'un des 32 premier caract√®res ascii, on s'attend √† un contr√¥le
	// plut√¥t que l'affichage d'un caract√®re
	if(character < ' '){
 4be:	80 32       	cpi	r24, 0x20	; 32
 4c0:	68 f4       	brcc	.+26     	; 0x4dc <lcd_write_char+0x22>

		switch (character){
 4c2:	8a 30       	cpi	r24, 0x0A	; 10
 4c4:	19 f0       	breq	.+6      	; 0x4cc <lcd_write_char+0x12>
 4c6:	8d 30       	cpi	r24, 0x0D	; 13
 4c8:	29 f0       	breq	.+10     	; 0x4d4 <lcd_write_char+0x1a>
 4ca:	20 c0       	rjmp	.+64     	; 0x50c <lcd_write_char+0x52>
		case '\n':	// 0x0A	new line
			lcd_shift_cursor(LCD_SHIFT_DOWN);
 4cc:	83 e0       	ldi	r24, 0x03	; 3
 4ce:	0e 94 0d 02 	call	0x41a	; 0x41a <lcd_shift_cursor>
			break;
 4d2:	1c c0       	rjmp	.+56     	; 0x50c <lcd_write_char+0x52>
		case '\r':
			lcd_shift_cursor(LCD_SHIFT_START);
 4d4:	85 e0       	ldi	r24, 0x05	; 5
 4d6:	0e 94 0d 02 	call	0x41a	; 0x41a <lcd_shift_cursor>
			break;
 4da:	18 c0       	rjmp	.+48     	; 0x50c <lcd_write_char+0x52>
		}
	}

	else{

		if(clear_required_flag == TRUE){
 4dc:	80 91 26 01 	lds	r24, 0x0126	; 0x800126 <__data_end>
 4e0:	81 30       	cpi	r24, 0x01	; 1
 4e2:	21 f4       	brne	.+8      	; 0x4ec <lcd_write_char+0x32>

			hd44780_clear_display();
 4e4:	0e 94 28 01 	call	0x250	; 0x250 <hd44780_clear_display>
			//hd44780_set_cursor_position(index_to_col(local_index), index_to_row(local_index));
			clear_required_flag = FALSE;
 4e8:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <__data_end>
		}

		hd44780_write_char(character);
 4ec:	8c 2f       	mov	r24, r28
 4ee:	0e 94 a0 01 	call	0x340	; 0x340 <hd44780_write_char>

		unsynced = shift_local_index(TRUE);
 4f2:	81 e0       	ldi	r24, 0x01	; 1
 4f4:	0e 94 eb 01 	call	0x3d6	; 0x3d6 <shift_local_index>

		if(unsynced == TRUE){
 4f8:	81 30       	cpi	r24, 0x01	; 1
 4fa:	41 f4       	brne	.+16     	; 0x50c <lcd_write_char+0x52>

			hd44780_set_cursor_position(index_to_col(local_index), index_to_row(local_index));
 4fc:	80 91 27 01 	lds	r24, 0x0127	; 0x800127 <local_index>
 500:	68 2f       	mov	r22, r24
 502:	62 95       	swap	r22
 504:	6f 70       	andi	r22, 0x0F	; 15
 506:	8f 70       	andi	r24, 0x0F	; 15
 508:	0e 94 94 01 	call	0x328	; 0x328 <hd44780_set_cursor_position>
		}
	}
}
 50c:	cf 91       	pop	r28
 50e:	08 95       	ret

00000510 <lcd_write_string>:


void lcd_write_string(const char* string){
 510:	0f 93       	push	r16
 512:	1f 93       	push	r17
 514:	cf 93       	push	r28
 516:	fc 01       	movw	r30, r24

    uint8_t index = 0;

    while(string[index] != '\0'){
 518:	80 81       	ld	r24, Z
 51a:	88 23       	and	r24, r24
 51c:	59 f0       	breq	.+22     	; 0x534 <lcd_write_string+0x24>
 51e:	8f 01       	movw	r16, r30
 520:	c0 e0       	ldi	r28, 0x00	; 0

        lcd_write_char(string[index]);
 522:	0e 94 5d 02 	call	0x4ba	; 0x4ba <lcd_write_char>

        index++;
 526:	cf 5f       	subi	r28, 0xFF	; 255

void lcd_write_string(const char* string){

    uint8_t index = 0;

    while(string[index] != '\0'){
 528:	f8 01       	movw	r30, r16
 52a:	ec 0f       	add	r30, r28
 52c:	f1 1d       	adc	r31, r1
 52e:	80 81       	ld	r24, Z
 530:	81 11       	cpse	r24, r1
 532:	f7 cf       	rjmp	.-18     	; 0x522 <lcd_write_string+0x12>

        lcd_write_char(string[index]);

        index++;
    }
}
 534:	cf 91       	pop	r28
 536:	1f 91       	pop	r17
 538:	0f 91       	pop	r16
 53a:	08 95       	ret

0000053c <heartbeatt>:
		_delay_ms(100);
	}
}
void heartbeatt(void){
	static uint8_t c='1';
	lcd_set_cursor_position(0,1);
 53c:	61 e0       	ldi	r22, 0x01	; 1
 53e:	80 e0       	ldi	r24, 0x00	; 0
 540:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_set_cursor_position>
	lcd_write_char(c);
 544:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 548:	0e 94 5d 02 	call	0x4ba	; 0x4ba <lcd_write_char>
	c=((c>='10')?'?':c+1);
 54c:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__data_start>
 550:	8f 5f       	subi	r24, 0xFF	; 255
 552:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
 556:	08 95       	ret

00000558 <main>:
#include <avr/interrupt.h>

void heartbeatt(void);

int main(void)
{
 558:	cf 93       	push	r28
 55a:	df 93       	push	r29
 55c:	cd b7       	in	r28, 0x3d	; 61
 55e:	de b7       	in	r29, 0x3e	; 62
 560:	a8 97       	sbiw	r28, 0x28	; 40
 562:	0f b6       	in	r0, 0x3f	; 63
 564:	f8 94       	cli
 566:	de bf       	out	0x3e, r29	; 62
 568:	0f be       	out	0x3f, r0	; 63
 56a:	cd bf       	out	0x3d, r28	; 61
	
	DDRA = clear_bit(DDRA, PA2); // Mettre la broche du bouton du joystick en entrÈe
 56c:	0a 98       	cbi	0x01, 2	; 1
	PORTA = set_bit(PORTA, PA2);
 56e:	12 9a       	sbi	0x02, 2	; 2
	lcd_init();
 570:	0e 94 cd 01 	call	0x39a	; 0x39a <lcd_init>
	uart_init(UART_0);
 574:	80 e0       	ldi	r24, 0x00	; 0
 576:	0e 94 e5 03 	call	0x7ca	; 0x7ca <uart_init>
	static uint8_t c='A';
	sei();
 57a:	78 94       	sei
	bool button_state;
	char str[40];
	adc_init();
 57c:	0e 94 a2 00 	call	0x144	; 0x144 <adc_init>
	
	while (1)
	{
		//Exercice A3 
		uint8_t x = adc_read(PA1);
		sprintf(str,"Position: %3d", x);
 580:	0f 2e       	mov	r0, r31
 582:	f1 e0       	ldi	r31, 0x01	; 1
 584:	cf 2e       	mov	r12, r31
 586:	f1 e0       	ldi	r31, 0x01	; 1
 588:	df 2e       	mov	r13, r31
 58a:	f0 2d       	mov	r31, r0
 58c:	ce 01       	movw	r24, r28
 58e:	01 96       	adiw	r24, 0x01	; 1
 590:	7c 01       	movw	r14, r24
	adc_init();
	
	while (1)
	{
		//Exercice A3 
		uint8_t x = adc_read(PA1);
 592:	81 e0       	ldi	r24, 0x01	; 1
 594:	0e 94 be 00 	call	0x17c	; 0x17c <adc_read>
 598:	18 2f       	mov	r17, r24
		sprintf(str,"Position: %3d", x);
 59a:	1f 92       	push	r1
 59c:	8f 93       	push	r24
 59e:	df 92       	push	r13
 5a0:	cf 92       	push	r12
 5a2:	ff 92       	push	r15
 5a4:	ef 92       	push	r14
 5a6:	0e 94 3c 04 	call	0x878	; 0x878 <sprintf>
		lcd_set_cursor_position(0,0);
 5aa:	60 e0       	ldi	r22, 0x00	; 0
 5ac:	80 e0       	ldi	r24, 0x00	; 0
 5ae:	0e 94 d7 01 	call	0x3ae	; 0x3ae <lcd_set_cursor_position>
		lcd_write_string(str);
 5b2:	c7 01       	movw	r24, r14
 5b4:	0e 94 88 02 	call	0x510	; 0x510 <lcd_write_string>
		uart_put_byte(UART_0, x);
 5b8:	61 2f       	mov	r22, r17
 5ba:	80 e0       	ldi	r24, 0x00	; 0
 5bc:	0e 94 1f 04 	call	0x83e	; 0x83e <uart_put_byte>
		

		//heartbeat
		heartbeatt(); //tÈmoin alphabÈtique
 5c0:	0e 94 9e 02 	call	0x53c	; 0x53c <heartbeatt>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 5c4:	9f ef       	ldi	r25, 0xFF	; 255
 5c6:	20 e7       	ldi	r18, 0x70	; 112
 5c8:	82 e0       	ldi	r24, 0x02	; 2
 5ca:	91 50       	subi	r25, 0x01	; 1
 5cc:	20 40       	sbci	r18, 0x00	; 0
 5ce:	80 40       	sbci	r24, 0x00	; 0
 5d0:	e1 f7       	brne	.-8      	; 0x5ca <main+0x72>
 5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <main+0x7c>
 5d4:	00 00       	nop
 5d6:	0f 90       	pop	r0
 5d8:	0f 90       	pop	r0
 5da:	0f 90       	pop	r0
 5dc:	0f 90       	pop	r0
 5de:	0f 90       	pop	r0
 5e0:	0f 90       	pop	r0
 5e2:	d7 cf       	rjmp	.-82     	; 0x592 <main+0x3a>

000005e4 <enable_UDRE_interupt>:
Static functions
******************************************************************************/

static void enable_UDRE_interupt(uart_e port){

    switch(port){
 5e4:	88 23       	and	r24, r24
 5e6:	19 f0       	breq	.+6      	; 0x5ee <enable_UDRE_interupt+0xa>
 5e8:	81 30       	cpi	r24, 0x01	; 1
 5ea:	39 f0       	breq	.+14     	; 0x5fa <enable_UDRE_interupt+0x16>
 5ec:	08 95       	ret
    case UART_0:

        UCSR0B = set_bit(UCSR0B, UDRIE0);
 5ee:	e1 ec       	ldi	r30, 0xC1	; 193
 5f0:	f0 e0       	ldi	r31, 0x00	; 0
 5f2:	80 81       	ld	r24, Z
 5f4:	80 62       	ori	r24, 0x20	; 32
 5f6:	80 83       	st	Z, r24
        break;
 5f8:	08 95       	ret

    case UART_1:

        UCSR1B = set_bit(UCSR1B, UDRIE1);
 5fa:	e9 ec       	ldi	r30, 0xC9	; 201
 5fc:	f0 e0       	ldi	r31, 0x00	; 0
 5fe:	80 81       	ld	r24, Z
 600:	80 62       	ori	r24, 0x20	; 32
 602:	80 83       	st	Z, r24
 604:	08 95       	ret

00000606 <disable_UDRE_interupt>:
    }
}

static void disable_UDRE_interupt(uart_e port){

    switch(port){
 606:	88 23       	and	r24, r24
 608:	19 f0       	breq	.+6      	; 0x610 <disable_UDRE_interupt+0xa>
 60a:	81 30       	cpi	r24, 0x01	; 1
 60c:	39 f0       	breq	.+14     	; 0x61c <disable_UDRE_interupt+0x16>
 60e:	08 95       	ret
    case UART_0:

        UCSR0B = clear_bit(UCSR0B, UDRIE0);
 610:	e1 ec       	ldi	r30, 0xC1	; 193
 612:	f0 e0       	ldi	r31, 0x00	; 0
 614:	80 81       	ld	r24, Z
 616:	8f 7d       	andi	r24, 0xDF	; 223
 618:	80 83       	st	Z, r24
        break;
 61a:	08 95       	ret

    case UART_1:

        UCSR1B = clear_bit(UCSR1B, UDRIE1);
 61c:	e9 ec       	ldi	r30, 0xC9	; 201
 61e:	f0 e0       	ldi	r31, 0x00	; 0
 620:	80 81       	ld	r24, Z
 622:	8f 7d       	andi	r24, 0xDF	; 223
 624:	80 83       	st	Z, r24
 626:	08 95       	ret

00000628 <__vector_21>:

/**
    \brief interupt quand le data register (UDRE) est pr√™t √† recevoir d'autres
    donn√©es pour UART 0
*/
ISR(USART0_UDRE_vect){
 628:	1f 92       	push	r1
 62a:	0f 92       	push	r0
 62c:	0f b6       	in	r0, 0x3f	; 63
 62e:	0f 92       	push	r0
 630:	11 24       	eor	r1, r1
 632:	2f 93       	push	r18
 634:	3f 93       	push	r19
 636:	4f 93       	push	r20
 638:	5f 93       	push	r21
 63a:	6f 93       	push	r22
 63c:	7f 93       	push	r23
 63e:	8f 93       	push	r24
 640:	9f 93       	push	r25
 642:	af 93       	push	r26
 644:	bf 93       	push	r27
 646:	ef 93       	push	r30
 648:	ff 93       	push	r31

    UDR0 = fifo_pop(&tx_fifo_0);
 64a:	86 e3       	ldi	r24, 0x36	; 54
 64c:	91 e0       	ldi	r25, 0x01	; 1
 64e:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <fifo_pop>
 652:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>

    if(fifo_is_empty(&tx_fifo_0) == TRUE){
 656:	86 e3       	ldi	r24, 0x36	; 54
 658:	91 e0       	ldi	r25, 0x01	; 1
 65a:	0e 94 1a 01 	call	0x234	; 0x234 <fifo_is_empty>
 65e:	81 30       	cpi	r24, 0x01	; 1
 660:	19 f4       	brne	.+6      	; 0x668 <__vector_21+0x40>

        disable_UDRE_interupt(UART_0);
 662:	80 e0       	ldi	r24, 0x00	; 0
 664:	0e 94 03 03 	call	0x606	; 0x606 <disable_UDRE_interupt>
    }
}
 668:	ff 91       	pop	r31
 66a:	ef 91       	pop	r30
 66c:	bf 91       	pop	r27
 66e:	af 91       	pop	r26
 670:	9f 91       	pop	r25
 672:	8f 91       	pop	r24
 674:	7f 91       	pop	r23
 676:	6f 91       	pop	r22
 678:	5f 91       	pop	r21
 67a:	4f 91       	pop	r20
 67c:	3f 91       	pop	r19
 67e:	2f 91       	pop	r18
 680:	0f 90       	pop	r0
 682:	0f be       	out	0x3f, r0	; 63
 684:	0f 90       	pop	r0
 686:	1f 90       	pop	r1
 688:	18 95       	reti

0000068a <__vector_20>:

/**
    \brief interupt quand le data register (UDR) a re√ßu une nouvelle donn√©e
    pour UART 0
*/
ISR(USART0_RX_vect){
 68a:	1f 92       	push	r1
 68c:	0f 92       	push	r0
 68e:	0f b6       	in	r0, 0x3f	; 63
 690:	0f 92       	push	r0
 692:	11 24       	eor	r1, r1
 694:	2f 93       	push	r18
 696:	3f 93       	push	r19
 698:	4f 93       	push	r20
 69a:	5f 93       	push	r21
 69c:	6f 93       	push	r22
 69e:	7f 93       	push	r23
 6a0:	8f 93       	push	r24
 6a2:	9f 93       	push	r25
 6a4:	af 93       	push	r26
 6a6:	bf 93       	push	r27
 6a8:	ef 93       	push	r30
 6aa:	ff 93       	push	r31

    fifo_push(&rx_fifo_0, UDR0);
 6ac:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 6b0:	8d e3       	ldi	r24, 0x3D	; 61
 6b2:	91 e0       	ldi	r25, 0x01	; 1
 6b4:	0e 94 da 00 	call	0x1b4	; 0x1b4 <fifo_push>
}
 6b8:	ff 91       	pop	r31
 6ba:	ef 91       	pop	r30
 6bc:	bf 91       	pop	r27
 6be:	af 91       	pop	r26
 6c0:	9f 91       	pop	r25
 6c2:	8f 91       	pop	r24
 6c4:	7f 91       	pop	r23
 6c6:	6f 91       	pop	r22
 6c8:	5f 91       	pop	r21
 6ca:	4f 91       	pop	r20
 6cc:	3f 91       	pop	r19
 6ce:	2f 91       	pop	r18
 6d0:	0f 90       	pop	r0
 6d2:	0f be       	out	0x3f, r0	; 63
 6d4:	0f 90       	pop	r0
 6d6:	1f 90       	pop	r1
 6d8:	18 95       	reti

000006da <__vector_29>:

/**
    \brief interupt quand le data register (UDRE) est pr√™t √† recevoir d'autres
    donn√©es pour UART 1
*/
ISR(USART1_UDRE_vect){
 6da:	1f 92       	push	r1
 6dc:	0f 92       	push	r0
 6de:	0f b6       	in	r0, 0x3f	; 63
 6e0:	0f 92       	push	r0
 6e2:	11 24       	eor	r1, r1
 6e4:	2f 93       	push	r18
 6e6:	3f 93       	push	r19
 6e8:	4f 93       	push	r20
 6ea:	5f 93       	push	r21
 6ec:	6f 93       	push	r22
 6ee:	7f 93       	push	r23
 6f0:	8f 93       	push	r24
 6f2:	9f 93       	push	r25
 6f4:	af 93       	push	r26
 6f6:	bf 93       	push	r27
 6f8:	ef 93       	push	r30
 6fa:	ff 93       	push	r31

    UDR1 = fifo_pop(&tx_fifo_1);
 6fc:	88 e2       	ldi	r24, 0x28	; 40
 6fe:	91 e0       	ldi	r25, 0x01	; 1
 700:	0e 94 f9 00 	call	0x1f2	; 0x1f2 <fifo_pop>
 704:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__DATA_REGION_ORIGIN__+0x6e>

    if(fifo_is_empty(&tx_fifo_1)){
 708:	88 e2       	ldi	r24, 0x28	; 40
 70a:	91 e0       	ldi	r25, 0x01	; 1
 70c:	0e 94 1a 01 	call	0x234	; 0x234 <fifo_is_empty>
 710:	88 23       	and	r24, r24
 712:	19 f0       	breq	.+6      	; 0x71a <__vector_29+0x40>

        disable_UDRE_interupt(UART_1);
 714:	81 e0       	ldi	r24, 0x01	; 1
 716:	0e 94 03 03 	call	0x606	; 0x606 <disable_UDRE_interupt>
    }
}
 71a:	ff 91       	pop	r31
 71c:	ef 91       	pop	r30
 71e:	bf 91       	pop	r27
 720:	af 91       	pop	r26
 722:	9f 91       	pop	r25
 724:	8f 91       	pop	r24
 726:	7f 91       	pop	r23
 728:	6f 91       	pop	r22
 72a:	5f 91       	pop	r21
 72c:	4f 91       	pop	r20
 72e:	3f 91       	pop	r19
 730:	2f 91       	pop	r18
 732:	0f 90       	pop	r0
 734:	0f be       	out	0x3f, r0	; 63
 736:	0f 90       	pop	r0
 738:	1f 90       	pop	r1
 73a:	18 95       	reti

0000073c <__vector_28>:

/**
    \brief interupt quand le data register (UDR) a re√ßu une nouvelle donn√©e
    pour UART 1
*/
ISR(USART1_RX_vect){
 73c:	1f 92       	push	r1
 73e:	0f 92       	push	r0
 740:	0f b6       	in	r0, 0x3f	; 63
 742:	0f 92       	push	r0
 744:	11 24       	eor	r1, r1
 746:	2f 93       	push	r18
 748:	3f 93       	push	r19
 74a:	4f 93       	push	r20
 74c:	5f 93       	push	r21
 74e:	6f 93       	push	r22
 750:	7f 93       	push	r23
 752:	8f 93       	push	r24
 754:	9f 93       	push	r25
 756:	af 93       	push	r26
 758:	bf 93       	push	r27
 75a:	ef 93       	push	r30
 75c:	ff 93       	push	r31

    fifo_push(&rx_fifo_1, UDR1);
 75e:	60 91 ce 00 	lds	r22, 0x00CE	; 0x8000ce <__DATA_REGION_ORIGIN__+0x6e>
 762:	8f e2       	ldi	r24, 0x2F	; 47
 764:	91 e0       	ldi	r25, 0x01	; 1
 766:	0e 94 da 00 	call	0x1b4	; 0x1b4 <fifo_push>
}
 76a:	ff 91       	pop	r31
 76c:	ef 91       	pop	r30
 76e:	bf 91       	pop	r27
 770:	af 91       	pop	r26
 772:	9f 91       	pop	r25
 774:	8f 91       	pop	r24
 776:	7f 91       	pop	r23
 778:	6f 91       	pop	r22
 77a:	5f 91       	pop	r21
 77c:	4f 91       	pop	r20
 77e:	3f 91       	pop	r19
 780:	2f 91       	pop	r18
 782:	0f 90       	pop	r0
 784:	0f be       	out	0x3f, r0	; 63
 786:	0f 90       	pop	r0
 788:	1f 90       	pop	r1
 78a:	18 95       	reti

0000078c <uart_set_baudrate>:

/*** uart_set_baudrate ***/
/// \todo (iouri#1#): impl√©menter qqch qui emp√™che la corruption de la transmission.  La mise √† jour de UBRR est imm√©diate.  Voir doc p. 196
void uart_set_baudrate(uart_e port, baudrate_e baudrate){

    switch(port){
 78c:	88 23       	and	r24, r24
 78e:	19 f0       	breq	.+6      	; 0x796 <uart_set_baudrate+0xa>
 790:	81 30       	cpi	r24, 0x01	; 1
 792:	71 f0       	breq	.+28     	; 0x7b0 <uart_set_baudrate+0x24>
 794:	08 95       	ret
    case UART_0:

        UBRR0 = baudrate_to_UBRR[baudrate];
 796:	e6 2f       	mov	r30, r22
 798:	f0 e0       	ldi	r31, 0x00	; 0
 79a:	ee 0f       	add	r30, r30
 79c:	ff 1f       	adc	r31, r31
 79e:	ed 5e       	subi	r30, 0xED	; 237
 7a0:	fe 4f       	sbci	r31, 0xFE	; 254
 7a2:	80 81       	ld	r24, Z
 7a4:	91 81       	ldd	r25, Z+1	; 0x01
 7a6:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
 7aa:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
        break;
 7ae:	08 95       	ret

    case UART_1:

        UBRR1 = baudrate_to_UBRR[baudrate];
 7b0:	e6 2f       	mov	r30, r22
 7b2:	f0 e0       	ldi	r31, 0x00	; 0
 7b4:	ee 0f       	add	r30, r30
 7b6:	ff 1f       	adc	r31, r31
 7b8:	ed 5e       	subi	r30, 0xED	; 237
 7ba:	fe 4f       	sbci	r31, 0xFE	; 254
 7bc:	80 81       	ld	r24, Z
 7be:	91 81       	ldd	r25, Z+1	; 0x01
 7c0:	90 93 cd 00 	sts	0x00CD, r25	; 0x8000cd <__DATA_REGION_ORIGIN__+0x6d>
 7c4:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__DATA_REGION_ORIGIN__+0x6c>
 7c8:	08 95       	ret

000007ca <uart_init>:

/******************************************************************************
Global functions
******************************************************************************/
/*** initialize uart ***/
void uart_init(uart_e port){
 7ca:	cf 93       	push	r28
 7cc:	c8 2f       	mov	r28, r24

    switch(port){
 7ce:	88 23       	and	r24, r24
 7d0:	19 f0       	breq	.+6      	; 0x7d8 <uart_init+0xe>
 7d2:	81 30       	cpi	r24, 0x01	; 1
 7d4:	c1 f0       	breq	.+48     	; 0x806 <uart_init+0x3c>
 7d6:	2d c0       	rjmp	.+90     	; 0x832 <uart_init+0x68>
    case UART_0:

        /* configure asynchronous operation, no parity, 1 stop bit, 8 data bits,  */
        UCSR0C = (	(0 << UMSEL01) | /*USART Mode Select : Asynchronous USART*/
 7d8:	86 e0       	ldi	r24, 0x06	; 6
 7da:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
                    (1 << UCSZ01) |  /*Character Size : 8-bit*/
                    (1 << UCSZ00) |  /*Character Size : 8-bit*/
                    (0 << UCPOL0));  /*0 when asynchronous mode is used*/

        /* enable RxD/TxD and ints */
        UCSR0B = (  (1 << RXCIE0) |  /*RX Complete Interrupt Enable*/
 7de:	88 e9       	ldi	r24, 0x98	; 152
 7e0:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
                    (0 << UDRIE0) |  /*Data Register Empty Interrupt Enable */
                    (1 << RXEN0) |   /*Receiver Enable*/
                    (1 << TXEN0) |   /*Transmitter Enable*/
                    (0 << UCSZ02));  /*Character Size : 8-bit*/

        UCSR0A = (  (0 << U2X0) |    /*Double the USART Transmission Speed*/
 7e4:	10 92 c0 00 	sts	0x00C0, r1	; 0x8000c0 <__DATA_REGION_ORIGIN__+0x60>
                    (0 << MPCM0));   /*Multi-processor Communication Mode*/

        /*initialisation des fifos respectifs */
        fifo_init(&rx_fifo_0, (uint8_t*)rx_buffer_0, UART_0_RX_BUFFER_SIZE);
 7e8:	40 e2       	ldi	r20, 0x20	; 32
 7ea:	64 e8       	ldi	r22, 0x84	; 132
 7ec:	71 e0       	ldi	r23, 0x01	; 1
 7ee:	8d e3       	ldi	r24, 0x3D	; 61
 7f0:	91 e0       	ldi	r25, 0x01	; 1
 7f2:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <fifo_init>
        fifo_init(&tx_fifo_0, (uint8_t*)tx_buffer_0, UART_0_TX_BUFFER_SIZE);
 7f6:	40 e2       	ldi	r20, 0x20	; 32
 7f8:	64 e6       	ldi	r22, 0x64	; 100
 7fa:	71 e0       	ldi	r23, 0x01	; 1
 7fc:	86 e3       	ldi	r24, 0x36	; 54
 7fe:	91 e0       	ldi	r25, 0x01	; 1
 800:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <fifo_init>

        break;
 804:	16 c0       	rjmp	.+44     	; 0x832 <uart_init+0x68>


    case UART_1:
        /* configure asynchronous operation, no parity, 1 stop bit, 8 data bits,  */
        UCSR1C = (	(0 << UMSEL01) | /*USART Mode Select : Asynchronous USART*/
 806:	86 e0       	ldi	r24, 0x06	; 6
 808:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__DATA_REGION_ORIGIN__+0x6a>
                    (0 << USBS0) |	 /*Stop Bit Select : 1-bit*/
                    (1 << UCSZ01) |  /*Character Size : 8-bit*/
                    (1 << UCSZ00) |  /*Character Size : 8-bit*/
                    (0 << UCPOL0));  /*0 when asynchronous mode is used*/

        UCSR1B = (  (1 << RXCIE0) |  /*RX Complete Interrupt Enable*/
 80c:	88 e9       	ldi	r24, 0x98	; 152
 80e:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__DATA_REGION_ORIGIN__+0x69>
                    (0 << UDRIE0) |  /*Data Register Empty Interrupt Enable */
                    (1 << RXEN0) |   /*Receiver Enable*/
                    (1 << TXEN0) |   /*Transmitter Enable*/
                    (0 << UCSZ02));  /*Character Size : 8-bit*/

        UCSR1A = (  (0 << U2X0) |    /*Double the USART Transmission Speed*/
 812:	10 92 c8 00 	sts	0x00C8, r1	; 0x8000c8 <__DATA_REGION_ORIGIN__+0x68>
                    (0 << MPCM0));   /*Multi-processor Communication Mode*/

        /*initialisation des fifos respectifs */
        fifo_init(&rx_fifo_1, (uint8_t*)rx_buffer_1, UART_1_RX_BUFFER_SIZE);
 816:	40 e1       	ldi	r20, 0x10	; 16
 818:	64 e5       	ldi	r22, 0x54	; 84
 81a:	71 e0       	ldi	r23, 0x01	; 1
 81c:	8f e2       	ldi	r24, 0x2F	; 47
 81e:	91 e0       	ldi	r25, 0x01	; 1
 820:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <fifo_init>
        fifo_init(&tx_fifo_1, (uint8_t*)tx_buffer_1, UART_1_TX_BUFFER_SIZE);
 824:	40 e1       	ldi	r20, 0x10	; 16
 826:	64 e4       	ldi	r22, 0x44	; 68
 828:	71 e0       	ldi	r23, 0x01	; 1
 82a:	88 e2       	ldi	r24, 0x28	; 40
 82c:	91 e0       	ldi	r25, 0x01	; 1
 82e:	0e 94 d0 00 	call	0x1a0	; 0x1a0 <fifo_init>


        break;
    }

    uart_set_baudrate(port, DEFAULT_BAUDRATE);
 832:	62 e0       	ldi	r22, 0x02	; 2
 834:	8c 2f       	mov	r24, r28
 836:	0e 94 c6 03 	call	0x78c	; 0x78c <uart_set_baudrate>
}
 83a:	cf 91       	pop	r28
 83c:	08 95       	ret

0000083e <uart_put_byte>:
}



/*** uart_put_byte ***/
void uart_put_byte(uart_e port, uint8_t byte){
 83e:	cf 93       	push	r28
 840:	df 93       	push	r29
 842:	c8 2f       	mov	r28, r24
 844:	d6 2f       	mov	r29, r22

    //on commence par d√©sactiver l'interuption pour √©viter que celle-ci
    //se produise pendant qu'on ajoute un caract√®re au buffer
    disable_UDRE_interupt(port);
 846:	0e 94 03 03 	call	0x606	; 0x606 <disable_UDRE_interupt>

    fifo_push(tx_fifo_list[port], byte);
 84a:	ec 2f       	mov	r30, r28
 84c:	f0 e0       	ldi	r31, 0x00	; 0
 84e:	ee 0f       	add	r30, r30
 850:	ff 1f       	adc	r31, r31
 852:	e1 5f       	subi	r30, 0xF1	; 241
 854:	fe 4f       	sbci	r31, 0xFE	; 254
 856:	6d 2f       	mov	r22, r29
 858:	80 81       	ld	r24, Z
 85a:	91 81       	ldd	r25, Z+1	; 0x01
 85c:	0e 94 da 00 	call	0x1b4	; 0x1b4 <fifo_push>

    // On active l'interrupt apr√®s avoir incr√©ment√© le pointeur
    // d'entr√© pour √©viter un dead lock assez casse-t√™te
    enable_UDRE_interupt(port);
 860:	8c 2f       	mov	r24, r28
 862:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <enable_UDRE_interupt>

}
 866:	df 91       	pop	r29
 868:	cf 91       	pop	r28
 86a:	08 95       	ret

0000086c <__tablejump2__>:
 86c:	ee 0f       	add	r30, r30
 86e:	ff 1f       	adc	r31, r31
 870:	05 90       	lpm	r0, Z+
 872:	f4 91       	lpm	r31, Z
 874:	e0 2d       	mov	r30, r0
 876:	09 94       	ijmp

00000878 <sprintf>:
 878:	ae e0       	ldi	r26, 0x0E	; 14
 87a:	b0 e0       	ldi	r27, 0x00	; 0
 87c:	e2 e4       	ldi	r30, 0x42	; 66
 87e:	f4 e0       	ldi	r31, 0x04	; 4
 880:	0c 94 fd 06 	jmp	0xdfa	; 0xdfa <__prologue_saves__+0x1c>
 884:	0d 89       	ldd	r16, Y+21	; 0x15
 886:	1e 89       	ldd	r17, Y+22	; 0x16
 888:	86 e0       	ldi	r24, 0x06	; 6
 88a:	8c 83       	std	Y+4, r24	; 0x04
 88c:	1a 83       	std	Y+2, r17	; 0x02
 88e:	09 83       	std	Y+1, r16	; 0x01
 890:	8f ef       	ldi	r24, 0xFF	; 255
 892:	9f e7       	ldi	r25, 0x7F	; 127
 894:	9e 83       	std	Y+6, r25	; 0x06
 896:	8d 83       	std	Y+5, r24	; 0x05
 898:	ae 01       	movw	r20, r28
 89a:	47 5e       	subi	r20, 0xE7	; 231
 89c:	5f 4f       	sbci	r21, 0xFF	; 255
 89e:	6f 89       	ldd	r22, Y+23	; 0x17
 8a0:	78 8d       	ldd	r23, Y+24	; 0x18
 8a2:	ce 01       	movw	r24, r28
 8a4:	01 96       	adiw	r24, 0x01	; 1
 8a6:	0e 94 5e 04 	call	0x8bc	; 0x8bc <vfprintf>
 8aa:	ef 81       	ldd	r30, Y+7	; 0x07
 8ac:	f8 85       	ldd	r31, Y+8	; 0x08
 8ae:	e0 0f       	add	r30, r16
 8b0:	f1 1f       	adc	r31, r17
 8b2:	10 82       	st	Z, r1
 8b4:	2e 96       	adiw	r28, 0x0e	; 14
 8b6:	e4 e0       	ldi	r30, 0x04	; 4
 8b8:	0c 94 19 07 	jmp	0xe32	; 0xe32 <__epilogue_restores__+0x1c>

000008bc <vfprintf>:
 8bc:	ab e0       	ldi	r26, 0x0B	; 11
 8be:	b0 e0       	ldi	r27, 0x00	; 0
 8c0:	e4 e6       	ldi	r30, 0x64	; 100
 8c2:	f4 e0       	ldi	r31, 0x04	; 4
 8c4:	0c 94 ef 06 	jmp	0xdde	; 0xdde <__prologue_saves__>
 8c8:	6c 01       	movw	r12, r24
 8ca:	7b 01       	movw	r14, r22
 8cc:	8a 01       	movw	r16, r20
 8ce:	fc 01       	movw	r30, r24
 8d0:	17 82       	std	Z+7, r1	; 0x07
 8d2:	16 82       	std	Z+6, r1	; 0x06
 8d4:	83 81       	ldd	r24, Z+3	; 0x03
 8d6:	81 ff       	sbrs	r24, 1
 8d8:	cc c1       	rjmp	.+920    	; 0xc72 <__stack+0x373>
 8da:	ce 01       	movw	r24, r28
 8dc:	01 96       	adiw	r24, 0x01	; 1
 8de:	3c 01       	movw	r6, r24
 8e0:	f6 01       	movw	r30, r12
 8e2:	93 81       	ldd	r25, Z+3	; 0x03
 8e4:	f7 01       	movw	r30, r14
 8e6:	93 fd       	sbrc	r25, 3
 8e8:	85 91       	lpm	r24, Z+
 8ea:	93 ff       	sbrs	r25, 3
 8ec:	81 91       	ld	r24, Z+
 8ee:	7f 01       	movw	r14, r30
 8f0:	88 23       	and	r24, r24
 8f2:	09 f4       	brne	.+2      	; 0x8f6 <vfprintf+0x3a>
 8f4:	ba c1       	rjmp	.+884    	; 0xc6a <__stack+0x36b>
 8f6:	85 32       	cpi	r24, 0x25	; 37
 8f8:	39 f4       	brne	.+14     	; 0x908 <__stack+0x9>
 8fa:	93 fd       	sbrc	r25, 3
 8fc:	85 91       	lpm	r24, Z+
 8fe:	93 ff       	sbrs	r25, 3
 900:	81 91       	ld	r24, Z+
 902:	7f 01       	movw	r14, r30
 904:	85 32       	cpi	r24, 0x25	; 37
 906:	29 f4       	brne	.+10     	; 0x912 <__stack+0x13>
 908:	b6 01       	movw	r22, r12
 90a:	90 e0       	ldi	r25, 0x00	; 0
 90c:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 910:	e7 cf       	rjmp	.-50     	; 0x8e0 <vfprintf+0x24>
 912:	91 2c       	mov	r9, r1
 914:	21 2c       	mov	r2, r1
 916:	31 2c       	mov	r3, r1
 918:	ff e1       	ldi	r31, 0x1F	; 31
 91a:	f3 15       	cp	r31, r3
 91c:	d8 f0       	brcs	.+54     	; 0x954 <__stack+0x55>
 91e:	8b 32       	cpi	r24, 0x2B	; 43
 920:	79 f0       	breq	.+30     	; 0x940 <__stack+0x41>
 922:	38 f4       	brcc	.+14     	; 0x932 <__stack+0x33>
 924:	80 32       	cpi	r24, 0x20	; 32
 926:	79 f0       	breq	.+30     	; 0x946 <__stack+0x47>
 928:	83 32       	cpi	r24, 0x23	; 35
 92a:	a1 f4       	brne	.+40     	; 0x954 <__stack+0x55>
 92c:	23 2d       	mov	r18, r3
 92e:	20 61       	ori	r18, 0x10	; 16
 930:	1d c0       	rjmp	.+58     	; 0x96c <__stack+0x6d>
 932:	8d 32       	cpi	r24, 0x2D	; 45
 934:	61 f0       	breq	.+24     	; 0x94e <__stack+0x4f>
 936:	80 33       	cpi	r24, 0x30	; 48
 938:	69 f4       	brne	.+26     	; 0x954 <__stack+0x55>
 93a:	23 2d       	mov	r18, r3
 93c:	21 60       	ori	r18, 0x01	; 1
 93e:	16 c0       	rjmp	.+44     	; 0x96c <__stack+0x6d>
 940:	83 2d       	mov	r24, r3
 942:	82 60       	ori	r24, 0x02	; 2
 944:	38 2e       	mov	r3, r24
 946:	e3 2d       	mov	r30, r3
 948:	e4 60       	ori	r30, 0x04	; 4
 94a:	3e 2e       	mov	r3, r30
 94c:	2a c0       	rjmp	.+84     	; 0x9a2 <__stack+0xa3>
 94e:	f3 2d       	mov	r31, r3
 950:	f8 60       	ori	r31, 0x08	; 8
 952:	1d c0       	rjmp	.+58     	; 0x98e <__stack+0x8f>
 954:	37 fc       	sbrc	r3, 7
 956:	2d c0       	rjmp	.+90     	; 0x9b2 <__stack+0xb3>
 958:	20 ed       	ldi	r18, 0xD0	; 208
 95a:	28 0f       	add	r18, r24
 95c:	2a 30       	cpi	r18, 0x0A	; 10
 95e:	40 f0       	brcs	.+16     	; 0x970 <__stack+0x71>
 960:	8e 32       	cpi	r24, 0x2E	; 46
 962:	b9 f4       	brne	.+46     	; 0x992 <__stack+0x93>
 964:	36 fc       	sbrc	r3, 6
 966:	81 c1       	rjmp	.+770    	; 0xc6a <__stack+0x36b>
 968:	23 2d       	mov	r18, r3
 96a:	20 64       	ori	r18, 0x40	; 64
 96c:	32 2e       	mov	r3, r18
 96e:	19 c0       	rjmp	.+50     	; 0x9a2 <__stack+0xa3>
 970:	36 fe       	sbrs	r3, 6
 972:	06 c0       	rjmp	.+12     	; 0x980 <__stack+0x81>
 974:	8a e0       	ldi	r24, 0x0A	; 10
 976:	98 9e       	mul	r9, r24
 978:	20 0d       	add	r18, r0
 97a:	11 24       	eor	r1, r1
 97c:	92 2e       	mov	r9, r18
 97e:	11 c0       	rjmp	.+34     	; 0x9a2 <__stack+0xa3>
 980:	ea e0       	ldi	r30, 0x0A	; 10
 982:	2e 9e       	mul	r2, r30
 984:	20 0d       	add	r18, r0
 986:	11 24       	eor	r1, r1
 988:	22 2e       	mov	r2, r18
 98a:	f3 2d       	mov	r31, r3
 98c:	f0 62       	ori	r31, 0x20	; 32
 98e:	3f 2e       	mov	r3, r31
 990:	08 c0       	rjmp	.+16     	; 0x9a2 <__stack+0xa3>
 992:	8c 36       	cpi	r24, 0x6C	; 108
 994:	21 f4       	brne	.+8      	; 0x99e <__stack+0x9f>
 996:	83 2d       	mov	r24, r3
 998:	80 68       	ori	r24, 0x80	; 128
 99a:	38 2e       	mov	r3, r24
 99c:	02 c0       	rjmp	.+4      	; 0x9a2 <__stack+0xa3>
 99e:	88 36       	cpi	r24, 0x68	; 104
 9a0:	41 f4       	brne	.+16     	; 0x9b2 <__stack+0xb3>
 9a2:	f7 01       	movw	r30, r14
 9a4:	93 fd       	sbrc	r25, 3
 9a6:	85 91       	lpm	r24, Z+
 9a8:	93 ff       	sbrs	r25, 3
 9aa:	81 91       	ld	r24, Z+
 9ac:	7f 01       	movw	r14, r30
 9ae:	81 11       	cpse	r24, r1
 9b0:	b3 cf       	rjmp	.-154    	; 0x918 <__stack+0x19>
 9b2:	98 2f       	mov	r25, r24
 9b4:	9f 7d       	andi	r25, 0xDF	; 223
 9b6:	95 54       	subi	r25, 0x45	; 69
 9b8:	93 30       	cpi	r25, 0x03	; 3
 9ba:	28 f4       	brcc	.+10     	; 0x9c6 <__stack+0xc7>
 9bc:	0c 5f       	subi	r16, 0xFC	; 252
 9be:	1f 4f       	sbci	r17, 0xFF	; 255
 9c0:	9f e3       	ldi	r25, 0x3F	; 63
 9c2:	99 83       	std	Y+1, r25	; 0x01
 9c4:	0d c0       	rjmp	.+26     	; 0x9e0 <__stack+0xe1>
 9c6:	83 36       	cpi	r24, 0x63	; 99
 9c8:	31 f0       	breq	.+12     	; 0x9d6 <__stack+0xd7>
 9ca:	83 37       	cpi	r24, 0x73	; 115
 9cc:	71 f0       	breq	.+28     	; 0x9ea <__stack+0xeb>
 9ce:	83 35       	cpi	r24, 0x53	; 83
 9d0:	09 f0       	breq	.+2      	; 0x9d4 <__stack+0xd5>
 9d2:	59 c0       	rjmp	.+178    	; 0xa86 <__stack+0x187>
 9d4:	21 c0       	rjmp	.+66     	; 0xa18 <__stack+0x119>
 9d6:	f8 01       	movw	r30, r16
 9d8:	80 81       	ld	r24, Z
 9da:	89 83       	std	Y+1, r24	; 0x01
 9dc:	0e 5f       	subi	r16, 0xFE	; 254
 9de:	1f 4f       	sbci	r17, 0xFF	; 255
 9e0:	88 24       	eor	r8, r8
 9e2:	83 94       	inc	r8
 9e4:	91 2c       	mov	r9, r1
 9e6:	53 01       	movw	r10, r6
 9e8:	13 c0       	rjmp	.+38     	; 0xa10 <__stack+0x111>
 9ea:	28 01       	movw	r4, r16
 9ec:	f2 e0       	ldi	r31, 0x02	; 2
 9ee:	4f 0e       	add	r4, r31
 9f0:	51 1c       	adc	r5, r1
 9f2:	f8 01       	movw	r30, r16
 9f4:	a0 80       	ld	r10, Z
 9f6:	b1 80       	ldd	r11, Z+1	; 0x01
 9f8:	36 fe       	sbrs	r3, 6
 9fa:	03 c0       	rjmp	.+6      	; 0xa02 <__stack+0x103>
 9fc:	69 2d       	mov	r22, r9
 9fe:	70 e0       	ldi	r23, 0x00	; 0
 a00:	02 c0       	rjmp	.+4      	; 0xa06 <__stack+0x107>
 a02:	6f ef       	ldi	r22, 0xFF	; 255
 a04:	7f ef       	ldi	r23, 0xFF	; 255
 a06:	c5 01       	movw	r24, r10
 a08:	0e 94 4a 06 	call	0xc94	; 0xc94 <strnlen>
 a0c:	4c 01       	movw	r8, r24
 a0e:	82 01       	movw	r16, r4
 a10:	f3 2d       	mov	r31, r3
 a12:	ff 77       	andi	r31, 0x7F	; 127
 a14:	3f 2e       	mov	r3, r31
 a16:	16 c0       	rjmp	.+44     	; 0xa44 <__stack+0x145>
 a18:	28 01       	movw	r4, r16
 a1a:	22 e0       	ldi	r18, 0x02	; 2
 a1c:	42 0e       	add	r4, r18
 a1e:	51 1c       	adc	r5, r1
 a20:	f8 01       	movw	r30, r16
 a22:	a0 80       	ld	r10, Z
 a24:	b1 80       	ldd	r11, Z+1	; 0x01
 a26:	36 fe       	sbrs	r3, 6
 a28:	03 c0       	rjmp	.+6      	; 0xa30 <__stack+0x131>
 a2a:	69 2d       	mov	r22, r9
 a2c:	70 e0       	ldi	r23, 0x00	; 0
 a2e:	02 c0       	rjmp	.+4      	; 0xa34 <__stack+0x135>
 a30:	6f ef       	ldi	r22, 0xFF	; 255
 a32:	7f ef       	ldi	r23, 0xFF	; 255
 a34:	c5 01       	movw	r24, r10
 a36:	0e 94 3f 06 	call	0xc7e	; 0xc7e <strnlen_P>
 a3a:	4c 01       	movw	r8, r24
 a3c:	f3 2d       	mov	r31, r3
 a3e:	f0 68       	ori	r31, 0x80	; 128
 a40:	3f 2e       	mov	r3, r31
 a42:	82 01       	movw	r16, r4
 a44:	33 fc       	sbrc	r3, 3
 a46:	1b c0       	rjmp	.+54     	; 0xa7e <__stack+0x17f>
 a48:	82 2d       	mov	r24, r2
 a4a:	90 e0       	ldi	r25, 0x00	; 0
 a4c:	88 16       	cp	r8, r24
 a4e:	99 06       	cpc	r9, r25
 a50:	b0 f4       	brcc	.+44     	; 0xa7e <__stack+0x17f>
 a52:	b6 01       	movw	r22, r12
 a54:	80 e2       	ldi	r24, 0x20	; 32
 a56:	90 e0       	ldi	r25, 0x00	; 0
 a58:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 a5c:	2a 94       	dec	r2
 a5e:	f4 cf       	rjmp	.-24     	; 0xa48 <__stack+0x149>
 a60:	f5 01       	movw	r30, r10
 a62:	37 fc       	sbrc	r3, 7
 a64:	85 91       	lpm	r24, Z+
 a66:	37 fe       	sbrs	r3, 7
 a68:	81 91       	ld	r24, Z+
 a6a:	5f 01       	movw	r10, r30
 a6c:	b6 01       	movw	r22, r12
 a6e:	90 e0       	ldi	r25, 0x00	; 0
 a70:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 a74:	21 10       	cpse	r2, r1
 a76:	2a 94       	dec	r2
 a78:	21 e0       	ldi	r18, 0x01	; 1
 a7a:	82 1a       	sub	r8, r18
 a7c:	91 08       	sbc	r9, r1
 a7e:	81 14       	cp	r8, r1
 a80:	91 04       	cpc	r9, r1
 a82:	71 f7       	brne	.-36     	; 0xa60 <__stack+0x161>
 a84:	e8 c0       	rjmp	.+464    	; 0xc56 <__stack+0x357>
 a86:	84 36       	cpi	r24, 0x64	; 100
 a88:	11 f0       	breq	.+4      	; 0xa8e <__stack+0x18f>
 a8a:	89 36       	cpi	r24, 0x69	; 105
 a8c:	41 f5       	brne	.+80     	; 0xade <__stack+0x1df>
 a8e:	f8 01       	movw	r30, r16
 a90:	37 fe       	sbrs	r3, 7
 a92:	07 c0       	rjmp	.+14     	; 0xaa2 <__stack+0x1a3>
 a94:	60 81       	ld	r22, Z
 a96:	71 81       	ldd	r23, Z+1	; 0x01
 a98:	82 81       	ldd	r24, Z+2	; 0x02
 a9a:	93 81       	ldd	r25, Z+3	; 0x03
 a9c:	0c 5f       	subi	r16, 0xFC	; 252
 a9e:	1f 4f       	sbci	r17, 0xFF	; 255
 aa0:	08 c0       	rjmp	.+16     	; 0xab2 <__stack+0x1b3>
 aa2:	60 81       	ld	r22, Z
 aa4:	71 81       	ldd	r23, Z+1	; 0x01
 aa6:	07 2e       	mov	r0, r23
 aa8:	00 0c       	add	r0, r0
 aaa:	88 0b       	sbc	r24, r24
 aac:	99 0b       	sbc	r25, r25
 aae:	0e 5f       	subi	r16, 0xFE	; 254
 ab0:	1f 4f       	sbci	r17, 0xFF	; 255
 ab2:	f3 2d       	mov	r31, r3
 ab4:	ff 76       	andi	r31, 0x6F	; 111
 ab6:	3f 2e       	mov	r3, r31
 ab8:	97 ff       	sbrs	r25, 7
 aba:	09 c0       	rjmp	.+18     	; 0xace <__stack+0x1cf>
 abc:	90 95       	com	r25
 abe:	80 95       	com	r24
 ac0:	70 95       	com	r23
 ac2:	61 95       	neg	r22
 ac4:	7f 4f       	sbci	r23, 0xFF	; 255
 ac6:	8f 4f       	sbci	r24, 0xFF	; 255
 ac8:	9f 4f       	sbci	r25, 0xFF	; 255
 aca:	f0 68       	ori	r31, 0x80	; 128
 acc:	3f 2e       	mov	r3, r31
 ace:	2a e0       	ldi	r18, 0x0A	; 10
 ad0:	30 e0       	ldi	r19, 0x00	; 0
 ad2:	a3 01       	movw	r20, r6
 ad4:	0e 94 91 06 	call	0xd22	; 0xd22 <__ultoa_invert>
 ad8:	88 2e       	mov	r8, r24
 ada:	86 18       	sub	r8, r6
 adc:	45 c0       	rjmp	.+138    	; 0xb68 <__stack+0x269>
 ade:	85 37       	cpi	r24, 0x75	; 117
 ae0:	31 f4       	brne	.+12     	; 0xaee <__stack+0x1ef>
 ae2:	23 2d       	mov	r18, r3
 ae4:	2f 7e       	andi	r18, 0xEF	; 239
 ae6:	b2 2e       	mov	r11, r18
 ae8:	2a e0       	ldi	r18, 0x0A	; 10
 aea:	30 e0       	ldi	r19, 0x00	; 0
 aec:	25 c0       	rjmp	.+74     	; 0xb38 <__stack+0x239>
 aee:	93 2d       	mov	r25, r3
 af0:	99 7f       	andi	r25, 0xF9	; 249
 af2:	b9 2e       	mov	r11, r25
 af4:	8f 36       	cpi	r24, 0x6F	; 111
 af6:	c1 f0       	breq	.+48     	; 0xb28 <__stack+0x229>
 af8:	18 f4       	brcc	.+6      	; 0xb00 <__stack+0x201>
 afa:	88 35       	cpi	r24, 0x58	; 88
 afc:	79 f0       	breq	.+30     	; 0xb1c <__stack+0x21d>
 afe:	b5 c0       	rjmp	.+362    	; 0xc6a <__stack+0x36b>
 b00:	80 37       	cpi	r24, 0x70	; 112
 b02:	19 f0       	breq	.+6      	; 0xb0a <__stack+0x20b>
 b04:	88 37       	cpi	r24, 0x78	; 120
 b06:	21 f0       	breq	.+8      	; 0xb10 <__stack+0x211>
 b08:	b0 c0       	rjmp	.+352    	; 0xc6a <__stack+0x36b>
 b0a:	e9 2f       	mov	r30, r25
 b0c:	e0 61       	ori	r30, 0x10	; 16
 b0e:	be 2e       	mov	r11, r30
 b10:	b4 fe       	sbrs	r11, 4
 b12:	0d c0       	rjmp	.+26     	; 0xb2e <__stack+0x22f>
 b14:	fb 2d       	mov	r31, r11
 b16:	f4 60       	ori	r31, 0x04	; 4
 b18:	bf 2e       	mov	r11, r31
 b1a:	09 c0       	rjmp	.+18     	; 0xb2e <__stack+0x22f>
 b1c:	34 fe       	sbrs	r3, 4
 b1e:	0a c0       	rjmp	.+20     	; 0xb34 <__stack+0x235>
 b20:	29 2f       	mov	r18, r25
 b22:	26 60       	ori	r18, 0x06	; 6
 b24:	b2 2e       	mov	r11, r18
 b26:	06 c0       	rjmp	.+12     	; 0xb34 <__stack+0x235>
 b28:	28 e0       	ldi	r18, 0x08	; 8
 b2a:	30 e0       	ldi	r19, 0x00	; 0
 b2c:	05 c0       	rjmp	.+10     	; 0xb38 <__stack+0x239>
 b2e:	20 e1       	ldi	r18, 0x10	; 16
 b30:	30 e0       	ldi	r19, 0x00	; 0
 b32:	02 c0       	rjmp	.+4      	; 0xb38 <__stack+0x239>
 b34:	20 e1       	ldi	r18, 0x10	; 16
 b36:	32 e0       	ldi	r19, 0x02	; 2
 b38:	f8 01       	movw	r30, r16
 b3a:	b7 fe       	sbrs	r11, 7
 b3c:	07 c0       	rjmp	.+14     	; 0xb4c <__stack+0x24d>
 b3e:	60 81       	ld	r22, Z
 b40:	71 81       	ldd	r23, Z+1	; 0x01
 b42:	82 81       	ldd	r24, Z+2	; 0x02
 b44:	93 81       	ldd	r25, Z+3	; 0x03
 b46:	0c 5f       	subi	r16, 0xFC	; 252
 b48:	1f 4f       	sbci	r17, 0xFF	; 255
 b4a:	06 c0       	rjmp	.+12     	; 0xb58 <__stack+0x259>
 b4c:	60 81       	ld	r22, Z
 b4e:	71 81       	ldd	r23, Z+1	; 0x01
 b50:	80 e0       	ldi	r24, 0x00	; 0
 b52:	90 e0       	ldi	r25, 0x00	; 0
 b54:	0e 5f       	subi	r16, 0xFE	; 254
 b56:	1f 4f       	sbci	r17, 0xFF	; 255
 b58:	a3 01       	movw	r20, r6
 b5a:	0e 94 91 06 	call	0xd22	; 0xd22 <__ultoa_invert>
 b5e:	88 2e       	mov	r8, r24
 b60:	86 18       	sub	r8, r6
 b62:	fb 2d       	mov	r31, r11
 b64:	ff 77       	andi	r31, 0x7F	; 127
 b66:	3f 2e       	mov	r3, r31
 b68:	36 fe       	sbrs	r3, 6
 b6a:	0d c0       	rjmp	.+26     	; 0xb86 <__stack+0x287>
 b6c:	23 2d       	mov	r18, r3
 b6e:	2e 7f       	andi	r18, 0xFE	; 254
 b70:	a2 2e       	mov	r10, r18
 b72:	89 14       	cp	r8, r9
 b74:	58 f4       	brcc	.+22     	; 0xb8c <__stack+0x28d>
 b76:	34 fe       	sbrs	r3, 4
 b78:	0b c0       	rjmp	.+22     	; 0xb90 <__stack+0x291>
 b7a:	32 fc       	sbrc	r3, 2
 b7c:	09 c0       	rjmp	.+18     	; 0xb90 <__stack+0x291>
 b7e:	83 2d       	mov	r24, r3
 b80:	8e 7e       	andi	r24, 0xEE	; 238
 b82:	a8 2e       	mov	r10, r24
 b84:	05 c0       	rjmp	.+10     	; 0xb90 <__stack+0x291>
 b86:	b8 2c       	mov	r11, r8
 b88:	a3 2c       	mov	r10, r3
 b8a:	03 c0       	rjmp	.+6      	; 0xb92 <__stack+0x293>
 b8c:	b8 2c       	mov	r11, r8
 b8e:	01 c0       	rjmp	.+2      	; 0xb92 <__stack+0x293>
 b90:	b9 2c       	mov	r11, r9
 b92:	a4 fe       	sbrs	r10, 4
 b94:	0f c0       	rjmp	.+30     	; 0xbb4 <__stack+0x2b5>
 b96:	fe 01       	movw	r30, r28
 b98:	e8 0d       	add	r30, r8
 b9a:	f1 1d       	adc	r31, r1
 b9c:	80 81       	ld	r24, Z
 b9e:	80 33       	cpi	r24, 0x30	; 48
 ba0:	21 f4       	brne	.+8      	; 0xbaa <__stack+0x2ab>
 ba2:	9a 2d       	mov	r25, r10
 ba4:	99 7e       	andi	r25, 0xE9	; 233
 ba6:	a9 2e       	mov	r10, r25
 ba8:	09 c0       	rjmp	.+18     	; 0xbbc <__stack+0x2bd>
 baa:	a2 fe       	sbrs	r10, 2
 bac:	06 c0       	rjmp	.+12     	; 0xbba <__stack+0x2bb>
 bae:	b3 94       	inc	r11
 bb0:	b3 94       	inc	r11
 bb2:	04 c0       	rjmp	.+8      	; 0xbbc <__stack+0x2bd>
 bb4:	8a 2d       	mov	r24, r10
 bb6:	86 78       	andi	r24, 0x86	; 134
 bb8:	09 f0       	breq	.+2      	; 0xbbc <__stack+0x2bd>
 bba:	b3 94       	inc	r11
 bbc:	a3 fc       	sbrc	r10, 3
 bbe:	11 c0       	rjmp	.+34     	; 0xbe2 <__stack+0x2e3>
 bc0:	a0 fe       	sbrs	r10, 0
 bc2:	06 c0       	rjmp	.+12     	; 0xbd0 <__stack+0x2d1>
 bc4:	b2 14       	cp	r11, r2
 bc6:	88 f4       	brcc	.+34     	; 0xbea <__stack+0x2eb>
 bc8:	28 0c       	add	r2, r8
 bca:	92 2c       	mov	r9, r2
 bcc:	9b 18       	sub	r9, r11
 bce:	0e c0       	rjmp	.+28     	; 0xbec <__stack+0x2ed>
 bd0:	b2 14       	cp	r11, r2
 bd2:	60 f4       	brcc	.+24     	; 0xbec <__stack+0x2ed>
 bd4:	b6 01       	movw	r22, r12
 bd6:	80 e2       	ldi	r24, 0x20	; 32
 bd8:	90 e0       	ldi	r25, 0x00	; 0
 bda:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 bde:	b3 94       	inc	r11
 be0:	f7 cf       	rjmp	.-18     	; 0xbd0 <__stack+0x2d1>
 be2:	b2 14       	cp	r11, r2
 be4:	18 f4       	brcc	.+6      	; 0xbec <__stack+0x2ed>
 be6:	2b 18       	sub	r2, r11
 be8:	02 c0       	rjmp	.+4      	; 0xbee <__stack+0x2ef>
 bea:	98 2c       	mov	r9, r8
 bec:	21 2c       	mov	r2, r1
 bee:	a4 fe       	sbrs	r10, 4
 bf0:	10 c0       	rjmp	.+32     	; 0xc12 <__stack+0x313>
 bf2:	b6 01       	movw	r22, r12
 bf4:	80 e3       	ldi	r24, 0x30	; 48
 bf6:	90 e0       	ldi	r25, 0x00	; 0
 bf8:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 bfc:	a2 fe       	sbrs	r10, 2
 bfe:	17 c0       	rjmp	.+46     	; 0xc2e <__stack+0x32f>
 c00:	a1 fc       	sbrc	r10, 1
 c02:	03 c0       	rjmp	.+6      	; 0xc0a <__stack+0x30b>
 c04:	88 e7       	ldi	r24, 0x78	; 120
 c06:	90 e0       	ldi	r25, 0x00	; 0
 c08:	02 c0       	rjmp	.+4      	; 0xc0e <__stack+0x30f>
 c0a:	88 e5       	ldi	r24, 0x58	; 88
 c0c:	90 e0       	ldi	r25, 0x00	; 0
 c0e:	b6 01       	movw	r22, r12
 c10:	0c c0       	rjmp	.+24     	; 0xc2a <__stack+0x32b>
 c12:	8a 2d       	mov	r24, r10
 c14:	86 78       	andi	r24, 0x86	; 134
 c16:	59 f0       	breq	.+22     	; 0xc2e <__stack+0x32f>
 c18:	a1 fe       	sbrs	r10, 1
 c1a:	02 c0       	rjmp	.+4      	; 0xc20 <__stack+0x321>
 c1c:	8b e2       	ldi	r24, 0x2B	; 43
 c1e:	01 c0       	rjmp	.+2      	; 0xc22 <__stack+0x323>
 c20:	80 e2       	ldi	r24, 0x20	; 32
 c22:	a7 fc       	sbrc	r10, 7
 c24:	8d e2       	ldi	r24, 0x2D	; 45
 c26:	b6 01       	movw	r22, r12
 c28:	90 e0       	ldi	r25, 0x00	; 0
 c2a:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 c2e:	89 14       	cp	r8, r9
 c30:	38 f4       	brcc	.+14     	; 0xc40 <__stack+0x341>
 c32:	b6 01       	movw	r22, r12
 c34:	80 e3       	ldi	r24, 0x30	; 48
 c36:	90 e0       	ldi	r25, 0x00	; 0
 c38:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 c3c:	9a 94       	dec	r9
 c3e:	f7 cf       	rjmp	.-18     	; 0xc2e <__stack+0x32f>
 c40:	8a 94       	dec	r8
 c42:	f3 01       	movw	r30, r6
 c44:	e8 0d       	add	r30, r8
 c46:	f1 1d       	adc	r31, r1
 c48:	80 81       	ld	r24, Z
 c4a:	b6 01       	movw	r22, r12
 c4c:	90 e0       	ldi	r25, 0x00	; 0
 c4e:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 c52:	81 10       	cpse	r8, r1
 c54:	f5 cf       	rjmp	.-22     	; 0xc40 <__stack+0x341>
 c56:	22 20       	and	r2, r2
 c58:	09 f4       	brne	.+2      	; 0xc5c <__stack+0x35d>
 c5a:	42 ce       	rjmp	.-892    	; 0x8e0 <vfprintf+0x24>
 c5c:	b6 01       	movw	r22, r12
 c5e:	80 e2       	ldi	r24, 0x20	; 32
 c60:	90 e0       	ldi	r25, 0x00	; 0
 c62:	0e 94 55 06 	call	0xcaa	; 0xcaa <fputc>
 c66:	2a 94       	dec	r2
 c68:	f6 cf       	rjmp	.-20     	; 0xc56 <__stack+0x357>
 c6a:	f6 01       	movw	r30, r12
 c6c:	86 81       	ldd	r24, Z+6	; 0x06
 c6e:	97 81       	ldd	r25, Z+7	; 0x07
 c70:	02 c0       	rjmp	.+4      	; 0xc76 <__stack+0x377>
 c72:	8f ef       	ldi	r24, 0xFF	; 255
 c74:	9f ef       	ldi	r25, 0xFF	; 255
 c76:	2b 96       	adiw	r28, 0x0b	; 11
 c78:	e2 e1       	ldi	r30, 0x12	; 18
 c7a:	0c 94 0b 07 	jmp	0xe16	; 0xe16 <__epilogue_restores__>

00000c7e <strnlen_P>:
 c7e:	fc 01       	movw	r30, r24
 c80:	05 90       	lpm	r0, Z+
 c82:	61 50       	subi	r22, 0x01	; 1
 c84:	70 40       	sbci	r23, 0x00	; 0
 c86:	01 10       	cpse	r0, r1
 c88:	d8 f7       	brcc	.-10     	; 0xc80 <strnlen_P+0x2>
 c8a:	80 95       	com	r24
 c8c:	90 95       	com	r25
 c8e:	8e 0f       	add	r24, r30
 c90:	9f 1f       	adc	r25, r31
 c92:	08 95       	ret

00000c94 <strnlen>:
 c94:	fc 01       	movw	r30, r24
 c96:	61 50       	subi	r22, 0x01	; 1
 c98:	70 40       	sbci	r23, 0x00	; 0
 c9a:	01 90       	ld	r0, Z+
 c9c:	01 10       	cpse	r0, r1
 c9e:	d8 f7       	brcc	.-10     	; 0xc96 <strnlen+0x2>
 ca0:	80 95       	com	r24
 ca2:	90 95       	com	r25
 ca4:	8e 0f       	add	r24, r30
 ca6:	9f 1f       	adc	r25, r31
 ca8:	08 95       	ret

00000caa <fputc>:
 caa:	0f 93       	push	r16
 cac:	1f 93       	push	r17
 cae:	cf 93       	push	r28
 cb0:	df 93       	push	r29
 cb2:	fb 01       	movw	r30, r22
 cb4:	23 81       	ldd	r18, Z+3	; 0x03
 cb6:	21 fd       	sbrc	r18, 1
 cb8:	03 c0       	rjmp	.+6      	; 0xcc0 <fputc+0x16>
 cba:	8f ef       	ldi	r24, 0xFF	; 255
 cbc:	9f ef       	ldi	r25, 0xFF	; 255
 cbe:	2c c0       	rjmp	.+88     	; 0xd18 <fputc+0x6e>
 cc0:	22 ff       	sbrs	r18, 2
 cc2:	16 c0       	rjmp	.+44     	; 0xcf0 <fputc+0x46>
 cc4:	46 81       	ldd	r20, Z+6	; 0x06
 cc6:	57 81       	ldd	r21, Z+7	; 0x07
 cc8:	24 81       	ldd	r18, Z+4	; 0x04
 cca:	35 81       	ldd	r19, Z+5	; 0x05
 ccc:	42 17       	cp	r20, r18
 cce:	53 07       	cpc	r21, r19
 cd0:	44 f4       	brge	.+16     	; 0xce2 <fputc+0x38>
 cd2:	a0 81       	ld	r26, Z
 cd4:	b1 81       	ldd	r27, Z+1	; 0x01
 cd6:	9d 01       	movw	r18, r26
 cd8:	2f 5f       	subi	r18, 0xFF	; 255
 cda:	3f 4f       	sbci	r19, 0xFF	; 255
 cdc:	31 83       	std	Z+1, r19	; 0x01
 cde:	20 83       	st	Z, r18
 ce0:	8c 93       	st	X, r24
 ce2:	26 81       	ldd	r18, Z+6	; 0x06
 ce4:	37 81       	ldd	r19, Z+7	; 0x07
 ce6:	2f 5f       	subi	r18, 0xFF	; 255
 ce8:	3f 4f       	sbci	r19, 0xFF	; 255
 cea:	37 83       	std	Z+7, r19	; 0x07
 cec:	26 83       	std	Z+6, r18	; 0x06
 cee:	14 c0       	rjmp	.+40     	; 0xd18 <fputc+0x6e>
 cf0:	8b 01       	movw	r16, r22
 cf2:	ec 01       	movw	r28, r24
 cf4:	fb 01       	movw	r30, r22
 cf6:	00 84       	ldd	r0, Z+8	; 0x08
 cf8:	f1 85       	ldd	r31, Z+9	; 0x09
 cfa:	e0 2d       	mov	r30, r0
 cfc:	09 95       	icall
 cfe:	89 2b       	or	r24, r25
 d00:	e1 f6       	brne	.-72     	; 0xcba <fputc+0x10>
 d02:	d8 01       	movw	r26, r16
 d04:	16 96       	adiw	r26, 0x06	; 6
 d06:	8d 91       	ld	r24, X+
 d08:	9c 91       	ld	r25, X
 d0a:	17 97       	sbiw	r26, 0x07	; 7
 d0c:	01 96       	adiw	r24, 0x01	; 1
 d0e:	17 96       	adiw	r26, 0x07	; 7
 d10:	9c 93       	st	X, r25
 d12:	8e 93       	st	-X, r24
 d14:	16 97       	sbiw	r26, 0x06	; 6
 d16:	ce 01       	movw	r24, r28
 d18:	df 91       	pop	r29
 d1a:	cf 91       	pop	r28
 d1c:	1f 91       	pop	r17
 d1e:	0f 91       	pop	r16
 d20:	08 95       	ret

00000d22 <__ultoa_invert>:
 d22:	fa 01       	movw	r30, r20
 d24:	aa 27       	eor	r26, r26
 d26:	28 30       	cpi	r18, 0x08	; 8
 d28:	51 f1       	breq	.+84     	; 0xd7e <__ultoa_invert+0x5c>
 d2a:	20 31       	cpi	r18, 0x10	; 16
 d2c:	81 f1       	breq	.+96     	; 0xd8e <__ultoa_invert+0x6c>
 d2e:	e8 94       	clt
 d30:	6f 93       	push	r22
 d32:	6e 7f       	andi	r22, 0xFE	; 254
 d34:	6e 5f       	subi	r22, 0xFE	; 254
 d36:	7f 4f       	sbci	r23, 0xFF	; 255
 d38:	8f 4f       	sbci	r24, 0xFF	; 255
 d3a:	9f 4f       	sbci	r25, 0xFF	; 255
 d3c:	af 4f       	sbci	r26, 0xFF	; 255
 d3e:	b1 e0       	ldi	r27, 0x01	; 1
 d40:	3e d0       	rcall	.+124    	; 0xdbe <__ultoa_invert+0x9c>
 d42:	b4 e0       	ldi	r27, 0x04	; 4
 d44:	3c d0       	rcall	.+120    	; 0xdbe <__ultoa_invert+0x9c>
 d46:	67 0f       	add	r22, r23
 d48:	78 1f       	adc	r23, r24
 d4a:	89 1f       	adc	r24, r25
 d4c:	9a 1f       	adc	r25, r26
 d4e:	a1 1d       	adc	r26, r1
 d50:	68 0f       	add	r22, r24
 d52:	79 1f       	adc	r23, r25
 d54:	8a 1f       	adc	r24, r26
 d56:	91 1d       	adc	r25, r1
 d58:	a1 1d       	adc	r26, r1
 d5a:	6a 0f       	add	r22, r26
 d5c:	71 1d       	adc	r23, r1
 d5e:	81 1d       	adc	r24, r1
 d60:	91 1d       	adc	r25, r1
 d62:	a1 1d       	adc	r26, r1
 d64:	20 d0       	rcall	.+64     	; 0xda6 <__ultoa_invert+0x84>
 d66:	09 f4       	brne	.+2      	; 0xd6a <__ultoa_invert+0x48>
 d68:	68 94       	set
 d6a:	3f 91       	pop	r19
 d6c:	2a e0       	ldi	r18, 0x0A	; 10
 d6e:	26 9f       	mul	r18, r22
 d70:	11 24       	eor	r1, r1
 d72:	30 19       	sub	r19, r0
 d74:	30 5d       	subi	r19, 0xD0	; 208
 d76:	31 93       	st	Z+, r19
 d78:	de f6       	brtc	.-74     	; 0xd30 <__ultoa_invert+0xe>
 d7a:	cf 01       	movw	r24, r30
 d7c:	08 95       	ret
 d7e:	46 2f       	mov	r20, r22
 d80:	47 70       	andi	r20, 0x07	; 7
 d82:	40 5d       	subi	r20, 0xD0	; 208
 d84:	41 93       	st	Z+, r20
 d86:	b3 e0       	ldi	r27, 0x03	; 3
 d88:	0f d0       	rcall	.+30     	; 0xda8 <__ultoa_invert+0x86>
 d8a:	c9 f7       	brne	.-14     	; 0xd7e <__ultoa_invert+0x5c>
 d8c:	f6 cf       	rjmp	.-20     	; 0xd7a <__ultoa_invert+0x58>
 d8e:	46 2f       	mov	r20, r22
 d90:	4f 70       	andi	r20, 0x0F	; 15
 d92:	40 5d       	subi	r20, 0xD0	; 208
 d94:	4a 33       	cpi	r20, 0x3A	; 58
 d96:	18 f0       	brcs	.+6      	; 0xd9e <__ultoa_invert+0x7c>
 d98:	49 5d       	subi	r20, 0xD9	; 217
 d9a:	31 fd       	sbrc	r19, 1
 d9c:	40 52       	subi	r20, 0x20	; 32
 d9e:	41 93       	st	Z+, r20
 da0:	02 d0       	rcall	.+4      	; 0xda6 <__ultoa_invert+0x84>
 da2:	a9 f7       	brne	.-22     	; 0xd8e <__ultoa_invert+0x6c>
 da4:	ea cf       	rjmp	.-44     	; 0xd7a <__ultoa_invert+0x58>
 da6:	b4 e0       	ldi	r27, 0x04	; 4
 da8:	a6 95       	lsr	r26
 daa:	97 95       	ror	r25
 dac:	87 95       	ror	r24
 dae:	77 95       	ror	r23
 db0:	67 95       	ror	r22
 db2:	ba 95       	dec	r27
 db4:	c9 f7       	brne	.-14     	; 0xda8 <__ultoa_invert+0x86>
 db6:	00 97       	sbiw	r24, 0x00	; 0
 db8:	61 05       	cpc	r22, r1
 dba:	71 05       	cpc	r23, r1
 dbc:	08 95       	ret
 dbe:	9b 01       	movw	r18, r22
 dc0:	ac 01       	movw	r20, r24
 dc2:	0a 2e       	mov	r0, r26
 dc4:	06 94       	lsr	r0
 dc6:	57 95       	ror	r21
 dc8:	47 95       	ror	r20
 dca:	37 95       	ror	r19
 dcc:	27 95       	ror	r18
 dce:	ba 95       	dec	r27
 dd0:	c9 f7       	brne	.-14     	; 0xdc4 <__ultoa_invert+0xa2>
 dd2:	62 0f       	add	r22, r18
 dd4:	73 1f       	adc	r23, r19
 dd6:	84 1f       	adc	r24, r20
 dd8:	95 1f       	adc	r25, r21
 dda:	a0 1d       	adc	r26, r0
 ddc:	08 95       	ret

00000dde <__prologue_saves__>:
 dde:	2f 92       	push	r2
 de0:	3f 92       	push	r3
 de2:	4f 92       	push	r4
 de4:	5f 92       	push	r5
 de6:	6f 92       	push	r6
 de8:	7f 92       	push	r7
 dea:	8f 92       	push	r8
 dec:	9f 92       	push	r9
 dee:	af 92       	push	r10
 df0:	bf 92       	push	r11
 df2:	cf 92       	push	r12
 df4:	df 92       	push	r13
 df6:	ef 92       	push	r14
 df8:	ff 92       	push	r15
 dfa:	0f 93       	push	r16
 dfc:	1f 93       	push	r17
 dfe:	cf 93       	push	r28
 e00:	df 93       	push	r29
 e02:	cd b7       	in	r28, 0x3d	; 61
 e04:	de b7       	in	r29, 0x3e	; 62
 e06:	ca 1b       	sub	r28, r26
 e08:	db 0b       	sbc	r29, r27
 e0a:	0f b6       	in	r0, 0x3f	; 63
 e0c:	f8 94       	cli
 e0e:	de bf       	out	0x3e, r29	; 62
 e10:	0f be       	out	0x3f, r0	; 63
 e12:	cd bf       	out	0x3d, r28	; 61
 e14:	09 94       	ijmp

00000e16 <__epilogue_restores__>:
 e16:	2a 88       	ldd	r2, Y+18	; 0x12
 e18:	39 88       	ldd	r3, Y+17	; 0x11
 e1a:	48 88       	ldd	r4, Y+16	; 0x10
 e1c:	5f 84       	ldd	r5, Y+15	; 0x0f
 e1e:	6e 84       	ldd	r6, Y+14	; 0x0e
 e20:	7d 84       	ldd	r7, Y+13	; 0x0d
 e22:	8c 84       	ldd	r8, Y+12	; 0x0c
 e24:	9b 84       	ldd	r9, Y+11	; 0x0b
 e26:	aa 84       	ldd	r10, Y+10	; 0x0a
 e28:	b9 84       	ldd	r11, Y+9	; 0x09
 e2a:	c8 84       	ldd	r12, Y+8	; 0x08
 e2c:	df 80       	ldd	r13, Y+7	; 0x07
 e2e:	ee 80       	ldd	r14, Y+6	; 0x06
 e30:	fd 80       	ldd	r15, Y+5	; 0x05
 e32:	0c 81       	ldd	r16, Y+4	; 0x04
 e34:	1b 81       	ldd	r17, Y+3	; 0x03
 e36:	aa 81       	ldd	r26, Y+2	; 0x02
 e38:	b9 81       	ldd	r27, Y+1	; 0x01
 e3a:	ce 0f       	add	r28, r30
 e3c:	d1 1d       	adc	r29, r1
 e3e:	0f b6       	in	r0, 0x3f	; 63
 e40:	f8 94       	cli
 e42:	de bf       	out	0x3e, r29	; 62
 e44:	0f be       	out	0x3f, r0	; 63
 e46:	cd bf       	out	0x3d, r28	; 61
 e48:	ed 01       	movw	r28, r26
 e4a:	08 95       	ret

00000e4c <_exit>:
 e4c:	f8 94       	cli

00000e4e <__stop_program>:
 e4e:	ff cf       	rjmp	.-2      	; 0xe4e <__stop_program>
