// Seed: 2426288588
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wand id_7;
  always @(posedge 1 or posedge id_4 - id_1 & id_7 == 1) release id_7;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    inout wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7, id_7, id_7
  );
endmodule
