

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Sun Sep  3 07:03:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.084 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      487|      487|  4.870 us|  4.870 us|  487|  487|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_145_1  |       12|       12|         1|          -|          -|    12|        no|
        |- VITIS_LOOP_149_2  |       12|       12|         1|          -|          -|    12|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 3 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%v81 = alloca i32 1"   --->   Operation 15 'alloca' 'v81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%max_Q_h = alloca i64 1" [kernel.cpp:144]   --->   Operation 16 'alloca' 'max_Q_h' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%max_K_h = alloca i64 1" [kernel.cpp:148]   --->   Operation 17 'alloca' 'max_K_h' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%q_Q_h_V_0 = alloca i64 1" [kernel.cpp:152]   --->   Operation 18 'alloca' 'q_Q_h_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%q_Q_h_V_1 = alloca i64 1" [kernel.cpp:152]   --->   Operation 19 'alloca' 'q_Q_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%q_Q_h_V_2 = alloca i64 1" [kernel.cpp:152]   --->   Operation 20 'alloca' 'q_Q_h_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%q_Q_h_V_3 = alloca i64 1" [kernel.cpp:152]   --->   Operation 21 'alloca' 'q_Q_h_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%q_Q_h_V_4 = alloca i64 1" [kernel.cpp:152]   --->   Operation 22 'alloca' 'q_Q_h_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%q_Q_h_V_5 = alloca i64 1" [kernel.cpp:152]   --->   Operation 23 'alloca' 'q_Q_h_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%q_Q_h_V_6 = alloca i64 1" [kernel.cpp:152]   --->   Operation 24 'alloca' 'q_Q_h_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%q_Q_h_V_7 = alloca i64 1" [kernel.cpp:152]   --->   Operation 25 'alloca' 'q_Q_h_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%q_Q_h_V_8 = alloca i64 1" [kernel.cpp:152]   --->   Operation 26 'alloca' 'q_Q_h_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%q_Q_h_V_9 = alloca i64 1" [kernel.cpp:152]   --->   Operation 27 'alloca' 'q_Q_h_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%q_Q_h_V_10 = alloca i64 1" [kernel.cpp:152]   --->   Operation 28 'alloca' 'q_Q_h_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%q_Q_h_V_11 = alloca i64 1" [kernel.cpp:152]   --->   Operation 29 'alloca' 'q_Q_h_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%q_Q_h_V_12 = alloca i64 1" [kernel.cpp:152]   --->   Operation 30 'alloca' 'q_Q_h_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%q_Q_h_V_13 = alloca i64 1" [kernel.cpp:152]   --->   Operation 31 'alloca' 'q_Q_h_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%q_Q_h_V_14 = alloca i64 1" [kernel.cpp:152]   --->   Operation 32 'alloca' 'q_Q_h_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%q_Q_h_V_15 = alloca i64 1" [kernel.cpp:152]   --->   Operation 33 'alloca' 'q_Q_h_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%q_Q_h_V_16 = alloca i64 1" [kernel.cpp:152]   --->   Operation 34 'alloca' 'q_Q_h_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%q_Q_h_V_17 = alloca i64 1" [kernel.cpp:152]   --->   Operation 35 'alloca' 'q_Q_h_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%q_Q_h_V_18 = alloca i64 1" [kernel.cpp:152]   --->   Operation 36 'alloca' 'q_Q_h_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%q_Q_h_V_19 = alloca i64 1" [kernel.cpp:152]   --->   Operation 37 'alloca' 'q_Q_h_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%q_Q_h_V_20 = alloca i64 1" [kernel.cpp:152]   --->   Operation 38 'alloca' 'q_Q_h_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%q_Q_h_V_21 = alloca i64 1" [kernel.cpp:152]   --->   Operation 39 'alloca' 'q_Q_h_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%q_Q_h_V_22 = alloca i64 1" [kernel.cpp:152]   --->   Operation 40 'alloca' 'q_Q_h_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%q_Q_h_V_23 = alloca i64 1" [kernel.cpp:152]   --->   Operation 41 'alloca' 'q_Q_h_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%q_Q_h_V_24 = alloca i64 1" [kernel.cpp:152]   --->   Operation 42 'alloca' 'q_Q_h_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%q_Q_h_V_25 = alloca i64 1" [kernel.cpp:152]   --->   Operation 43 'alloca' 'q_Q_h_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%q_Q_h_V_26 = alloca i64 1" [kernel.cpp:152]   --->   Operation 44 'alloca' 'q_Q_h_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%q_Q_h_V_27 = alloca i64 1" [kernel.cpp:152]   --->   Operation 45 'alloca' 'q_Q_h_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%q_Q_h_V_28 = alloca i64 1" [kernel.cpp:152]   --->   Operation 46 'alloca' 'q_Q_h_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%q_Q_h_V_29 = alloca i64 1" [kernel.cpp:152]   --->   Operation 47 'alloca' 'q_Q_h_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%q_Q_h_V_30 = alloca i64 1" [kernel.cpp:152]   --->   Operation 48 'alloca' 'q_Q_h_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%q_Q_h_V_31 = alloca i64 1" [kernel.cpp:152]   --->   Operation 49 'alloca' 'q_Q_h_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%q_Q_h_V_32 = alloca i64 1" [kernel.cpp:152]   --->   Operation 50 'alloca' 'q_Q_h_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%q_Q_h_V_33 = alloca i64 1" [kernel.cpp:152]   --->   Operation 51 'alloca' 'q_Q_h_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%q_Q_h_V_34 = alloca i64 1" [kernel.cpp:152]   --->   Operation 52 'alloca' 'q_Q_h_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%q_Q_h_V_35 = alloca i64 1" [kernel.cpp:152]   --->   Operation 53 'alloca' 'q_Q_h_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%q_Q_h_V_36 = alloca i64 1" [kernel.cpp:152]   --->   Operation 54 'alloca' 'q_Q_h_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%q_Q_h_V_37 = alloca i64 1" [kernel.cpp:152]   --->   Operation 55 'alloca' 'q_Q_h_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%q_Q_h_V_38 = alloca i64 1" [kernel.cpp:152]   --->   Operation 56 'alloca' 'q_Q_h_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%q_Q_h_V_39 = alloca i64 1" [kernel.cpp:152]   --->   Operation 57 'alloca' 'q_Q_h_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%q_Q_h_V_40 = alloca i64 1" [kernel.cpp:152]   --->   Operation 58 'alloca' 'q_Q_h_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%q_Q_h_V_41 = alloca i64 1" [kernel.cpp:152]   --->   Operation 59 'alloca' 'q_Q_h_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%q_Q_h_V_42 = alloca i64 1" [kernel.cpp:152]   --->   Operation 60 'alloca' 'q_Q_h_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%q_Q_h_V_43 = alloca i64 1" [kernel.cpp:152]   --->   Operation 61 'alloca' 'q_Q_h_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%q_Q_h_V_44 = alloca i64 1" [kernel.cpp:152]   --->   Operation 62 'alloca' 'q_Q_h_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%q_Q_h_V_45 = alloca i64 1" [kernel.cpp:152]   --->   Operation 63 'alloca' 'q_Q_h_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%q_Q_h_V_46 = alloca i64 1" [kernel.cpp:152]   --->   Operation 64 'alloca' 'q_Q_h_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%q_Q_h_V_47 = alloca i64 1" [kernel.cpp:152]   --->   Operation 65 'alloca' 'q_Q_h_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%q_Q_h_V_48 = alloca i64 1" [kernel.cpp:152]   --->   Operation 66 'alloca' 'q_Q_h_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%q_Q_h_V_49 = alloca i64 1" [kernel.cpp:152]   --->   Operation 67 'alloca' 'q_Q_h_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%q_Q_h_V_50 = alloca i64 1" [kernel.cpp:152]   --->   Operation 68 'alloca' 'q_Q_h_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%q_Q_h_V_51 = alloca i64 1" [kernel.cpp:152]   --->   Operation 69 'alloca' 'q_Q_h_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%q_Q_h_V_52 = alloca i64 1" [kernel.cpp:152]   --->   Operation 70 'alloca' 'q_Q_h_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%q_Q_h_V_53 = alloca i64 1" [kernel.cpp:152]   --->   Operation 71 'alloca' 'q_Q_h_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%q_Q_h_V_54 = alloca i64 1" [kernel.cpp:152]   --->   Operation 72 'alloca' 'q_Q_h_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%q_Q_h_V_55 = alloca i64 1" [kernel.cpp:152]   --->   Operation 73 'alloca' 'q_Q_h_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%q_Q_h_V_56 = alloca i64 1" [kernel.cpp:152]   --->   Operation 74 'alloca' 'q_Q_h_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%q_Q_h_V_57 = alloca i64 1" [kernel.cpp:152]   --->   Operation 75 'alloca' 'q_Q_h_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%q_Q_h_V_58 = alloca i64 1" [kernel.cpp:152]   --->   Operation 76 'alloca' 'q_Q_h_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%q_Q_h_V_59 = alloca i64 1" [kernel.cpp:152]   --->   Operation 77 'alloca' 'q_Q_h_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%q_Q_h_V_60 = alloca i64 1" [kernel.cpp:152]   --->   Operation 78 'alloca' 'q_Q_h_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%q_Q_h_V_61 = alloca i64 1" [kernel.cpp:152]   --->   Operation 79 'alloca' 'q_Q_h_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%q_Q_h_V_62 = alloca i64 1" [kernel.cpp:152]   --->   Operation 80 'alloca' 'q_Q_h_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%q_Q_h_V_63 = alloca i64 1" [kernel.cpp:152]   --->   Operation 81 'alloca' 'q_Q_h_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%q_K_h_V_0 = alloca i64 1" [kernel.cpp:153]   --->   Operation 82 'alloca' 'q_K_h_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%q_K_h_V_1 = alloca i64 1" [kernel.cpp:153]   --->   Operation 83 'alloca' 'q_K_h_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%q_K_h_V_2 = alloca i64 1" [kernel.cpp:153]   --->   Operation 84 'alloca' 'q_K_h_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%q_K_h_V_3 = alloca i64 1" [kernel.cpp:153]   --->   Operation 85 'alloca' 'q_K_h_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%q_K_h_V_4 = alloca i64 1" [kernel.cpp:153]   --->   Operation 86 'alloca' 'q_K_h_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%q_K_h_V_5 = alloca i64 1" [kernel.cpp:153]   --->   Operation 87 'alloca' 'q_K_h_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%q_K_h_V_6 = alloca i64 1" [kernel.cpp:153]   --->   Operation 88 'alloca' 'q_K_h_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%q_K_h_V_7 = alloca i64 1" [kernel.cpp:153]   --->   Operation 89 'alloca' 'q_K_h_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%q_K_h_V_8 = alloca i64 1" [kernel.cpp:153]   --->   Operation 90 'alloca' 'q_K_h_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%q_K_h_V_9 = alloca i64 1" [kernel.cpp:153]   --->   Operation 91 'alloca' 'q_K_h_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%q_K_h_V_10 = alloca i64 1" [kernel.cpp:153]   --->   Operation 92 'alloca' 'q_K_h_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%q_K_h_V_11 = alloca i64 1" [kernel.cpp:153]   --->   Operation 93 'alloca' 'q_K_h_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%q_K_h_V_12 = alloca i64 1" [kernel.cpp:153]   --->   Operation 94 'alloca' 'q_K_h_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%q_K_h_V_13 = alloca i64 1" [kernel.cpp:153]   --->   Operation 95 'alloca' 'q_K_h_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%q_K_h_V_14 = alloca i64 1" [kernel.cpp:153]   --->   Operation 96 'alloca' 'q_K_h_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%q_K_h_V_15 = alloca i64 1" [kernel.cpp:153]   --->   Operation 97 'alloca' 'q_K_h_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%q_K_h_V_16 = alloca i64 1" [kernel.cpp:153]   --->   Operation 98 'alloca' 'q_K_h_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%q_K_h_V_17 = alloca i64 1" [kernel.cpp:153]   --->   Operation 99 'alloca' 'q_K_h_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%q_K_h_V_18 = alloca i64 1" [kernel.cpp:153]   --->   Operation 100 'alloca' 'q_K_h_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%q_K_h_V_19 = alloca i64 1" [kernel.cpp:153]   --->   Operation 101 'alloca' 'q_K_h_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%q_K_h_V_20 = alloca i64 1" [kernel.cpp:153]   --->   Operation 102 'alloca' 'q_K_h_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%q_K_h_V_21 = alloca i64 1" [kernel.cpp:153]   --->   Operation 103 'alloca' 'q_K_h_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%q_K_h_V_22 = alloca i64 1" [kernel.cpp:153]   --->   Operation 104 'alloca' 'q_K_h_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%q_K_h_V_23 = alloca i64 1" [kernel.cpp:153]   --->   Operation 105 'alloca' 'q_K_h_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%q_K_h_V_24 = alloca i64 1" [kernel.cpp:153]   --->   Operation 106 'alloca' 'q_K_h_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%q_K_h_V_25 = alloca i64 1" [kernel.cpp:153]   --->   Operation 107 'alloca' 'q_K_h_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%q_K_h_V_26 = alloca i64 1" [kernel.cpp:153]   --->   Operation 108 'alloca' 'q_K_h_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%q_K_h_V_27 = alloca i64 1" [kernel.cpp:153]   --->   Operation 109 'alloca' 'q_K_h_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%q_K_h_V_28 = alloca i64 1" [kernel.cpp:153]   --->   Operation 110 'alloca' 'q_K_h_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%q_K_h_V_29 = alloca i64 1" [kernel.cpp:153]   --->   Operation 111 'alloca' 'q_K_h_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%q_K_h_V_30 = alloca i64 1" [kernel.cpp:153]   --->   Operation 112 'alloca' 'q_K_h_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%q_K_h_V_31 = alloca i64 1" [kernel.cpp:153]   --->   Operation 113 'alloca' 'q_K_h_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%q_K_h_V_32 = alloca i64 1" [kernel.cpp:153]   --->   Operation 114 'alloca' 'q_K_h_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%q_K_h_V_33 = alloca i64 1" [kernel.cpp:153]   --->   Operation 115 'alloca' 'q_K_h_V_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%q_K_h_V_34 = alloca i64 1" [kernel.cpp:153]   --->   Operation 116 'alloca' 'q_K_h_V_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%q_K_h_V_35 = alloca i64 1" [kernel.cpp:153]   --->   Operation 117 'alloca' 'q_K_h_V_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%q_K_h_V_36 = alloca i64 1" [kernel.cpp:153]   --->   Operation 118 'alloca' 'q_K_h_V_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%q_K_h_V_37 = alloca i64 1" [kernel.cpp:153]   --->   Operation 119 'alloca' 'q_K_h_V_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%q_K_h_V_38 = alloca i64 1" [kernel.cpp:153]   --->   Operation 120 'alloca' 'q_K_h_V_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%q_K_h_V_39 = alloca i64 1" [kernel.cpp:153]   --->   Operation 121 'alloca' 'q_K_h_V_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%q_K_h_V_40 = alloca i64 1" [kernel.cpp:153]   --->   Operation 122 'alloca' 'q_K_h_V_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%q_K_h_V_41 = alloca i64 1" [kernel.cpp:153]   --->   Operation 123 'alloca' 'q_K_h_V_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%q_K_h_V_42 = alloca i64 1" [kernel.cpp:153]   --->   Operation 124 'alloca' 'q_K_h_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%q_K_h_V_43 = alloca i64 1" [kernel.cpp:153]   --->   Operation 125 'alloca' 'q_K_h_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%q_K_h_V_44 = alloca i64 1" [kernel.cpp:153]   --->   Operation 126 'alloca' 'q_K_h_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%q_K_h_V_45 = alloca i64 1" [kernel.cpp:153]   --->   Operation 127 'alloca' 'q_K_h_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%q_K_h_V_46 = alloca i64 1" [kernel.cpp:153]   --->   Operation 128 'alloca' 'q_K_h_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%q_K_h_V_47 = alloca i64 1" [kernel.cpp:153]   --->   Operation 129 'alloca' 'q_K_h_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%q_K_h_V_48 = alloca i64 1" [kernel.cpp:153]   --->   Operation 130 'alloca' 'q_K_h_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%q_K_h_V_49 = alloca i64 1" [kernel.cpp:153]   --->   Operation 131 'alloca' 'q_K_h_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%q_K_h_V_50 = alloca i64 1" [kernel.cpp:153]   --->   Operation 132 'alloca' 'q_K_h_V_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%q_K_h_V_51 = alloca i64 1" [kernel.cpp:153]   --->   Operation 133 'alloca' 'q_K_h_V_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%q_K_h_V_52 = alloca i64 1" [kernel.cpp:153]   --->   Operation 134 'alloca' 'q_K_h_V_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%q_K_h_V_53 = alloca i64 1" [kernel.cpp:153]   --->   Operation 135 'alloca' 'q_K_h_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%q_K_h_V_54 = alloca i64 1" [kernel.cpp:153]   --->   Operation 136 'alloca' 'q_K_h_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%q_K_h_V_55 = alloca i64 1" [kernel.cpp:153]   --->   Operation 137 'alloca' 'q_K_h_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%q_K_h_V_56 = alloca i64 1" [kernel.cpp:153]   --->   Operation 138 'alloca' 'q_K_h_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%q_K_h_V_57 = alloca i64 1" [kernel.cpp:153]   --->   Operation 139 'alloca' 'q_K_h_V_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%q_K_h_V_58 = alloca i64 1" [kernel.cpp:153]   --->   Operation 140 'alloca' 'q_K_h_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%q_K_h_V_59 = alloca i64 1" [kernel.cpp:153]   --->   Operation 141 'alloca' 'q_K_h_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%q_K_h_V_60 = alloca i64 1" [kernel.cpp:153]   --->   Operation 142 'alloca' 'q_K_h_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%q_K_h_V_61 = alloca i64 1" [kernel.cpp:153]   --->   Operation 143 'alloca' 'q_K_h_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%q_K_h_V_62 = alloca i64 1" [kernel.cpp:153]   --->   Operation 144 'alloca' 'q_K_h_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%q_K_h_V_63 = alloca i64 1" [kernel.cpp:153]   --->   Operation 145 'alloca' 'q_K_h_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%q_outp1 = alloca i64 1" [kernel.cpp:154]   --->   Operation 146 'alloca' 'q_outp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (1.58ns)   --->   "%store_ln145 = store i4 0, i4 %v81" [kernel.cpp:145]   --->   Operation 147 'store' 'store_ln145' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc" [kernel.cpp:145]   --->   Operation 148 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%v81_1 = load i4 %v81" [kernel.cpp:145]   --->   Operation 149 'load' 'v81_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i4 %v81_1" [kernel.cpp:145]   --->   Operation 150 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (1.30ns)   --->   "%icmp_ln145 = icmp_eq  i4 %v81_1, i4 12" [kernel.cpp:145]   --->   Operation 151 'icmp' 'icmp_ln145' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 152 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (1.73ns)   --->   "%add_ln145 = add i4 %v81_1, i4 1" [kernel.cpp:145]   --->   Operation 153 'add' 'add_ln145' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %icmp_ln145, void %for.inc.split, void %for.inc7.preheader" [kernel.cpp:145]   --->   Operation 154 'br' 'br_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [kernel.cpp:145]   --->   Operation 155 'specloopname' 'specloopname_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%max_Q_h_addr = getelementptr i32 %max_Q_h, i64 0, i64 %zext_ln145" [kernel.cpp:146]   --->   Operation 156 'getelementptr' 'max_Q_h_addr' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln146 = store i32 0, i4 %max_Q_h_addr" [kernel.cpp:146]   --->   Operation 157 'store' 'store_ln146' <Predicate = (!icmp_ln145)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln145 = store i4 %add_ln145, i4 %v81" [kernel.cpp:145]   --->   Operation 158 'store' 'store_ln145' <Predicate = (!icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln145 = br void %for.inc" [kernel.cpp:145]   --->   Operation 159 'br' 'br_ln145' <Predicate = (!icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%v83 = alloca i32 1"   --->   Operation 160 'alloca' 'v83' <Predicate = (icmp_ln145)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 0, i4 %v83" [kernel.cpp:149]   --->   Operation 161 'store' 'store_ln149' <Predicate = (icmp_ln145)> <Delay = 1.58>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc7" [kernel.cpp:149]   --->   Operation 162 'br' 'br_ln149' <Predicate = (icmp_ln145)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%v83_1 = load i4 %v83" [kernel.cpp:149]   --->   Operation 163 'load' 'v83_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i4 %v83_1" [kernel.cpp:149]   --->   Operation 164 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.30ns)   --->   "%icmp_ln149 = icmp_eq  i4 %v83_1, i4 12" [kernel.cpp:149]   --->   Operation 165 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%empty_436 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 166 'speclooptripcount' 'empty_436' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.73ns)   --->   "%add_ln149 = add i4 %v83_1, i4 1" [kernel.cpp:149]   --->   Operation 167 'add' 'add_ln149' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %for.inc7.split, void %for.inc43.preheader" [kernel.cpp:149]   --->   Operation 168 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [kernel.cpp:149]   --->   Operation 169 'specloopname' 'specloopname_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%max_K_h_addr = getelementptr i32 %max_K_h, i64 0, i64 %zext_ln149" [kernel.cpp:150]   --->   Operation 170 'getelementptr' 'max_K_h_addr' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln150 = store i32 0, i4 %max_K_h_addr" [kernel.cpp:150]   --->   Operation 171 'store' 'store_ln150' <Predicate = (!icmp_ln149)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 172 [1/1] (1.58ns)   --->   "%store_ln149 = store i4 %add_ln149, i4 %v83" [kernel.cpp:149]   --->   Operation 172 'store' 'store_ln149' <Predicate = (!icmp_ln149)> <Delay = 1.58>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln149 = br void %for.inc7" [kernel.cpp:149]   --->   Operation 173 'br' 'br_ln149' <Predicate = (!icmp_ln149)> <Delay = 0.00>
ST_3 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4, i32 %q_outp1"   --->   Operation 174 'call' 'call_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 175 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_max_Q_h_i6, i32 %v77, i32 %max_Q_h"   --->   Operation 175 'call' 'call_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 176 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_max_K_h_i7, i32 %v78, i32 %max_K_h"   --->   Operation 176 'call' 'call_ln0' <Predicate = (icmp_ln149)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_VITIS_LOOP_155_3_VITIS_LOOP_156_4, i32 %q_outp1"   --->   Operation 177 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_max_Q_h_i6, i32 %v77, i32 %max_Q_h"   --->   Operation 178 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_max_K_h_i7, i32 %v78, i32 %max_K_h"   --->   Operation 179 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 180 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_Q_h_to_int_i8, i32 %v77, i32 %max_Q_h, i12 %q_Q_h_V_0, i12 %q_Q_h_V_1, i12 %q_Q_h_V_2, i12 %q_Q_h_V_3, i12 %q_Q_h_V_4, i12 %q_Q_h_V_5, i12 %q_Q_h_V_6, i12 %q_Q_h_V_7, i12 %q_Q_h_V_8, i12 %q_Q_h_V_9, i12 %q_Q_h_V_10, i12 %q_Q_h_V_11, i12 %q_Q_h_V_12, i12 %q_Q_h_V_13, i12 %q_Q_h_V_14, i12 %q_Q_h_V_15, i12 %q_Q_h_V_16, i12 %q_Q_h_V_17, i12 %q_Q_h_V_18, i12 %q_Q_h_V_19, i12 %q_Q_h_V_20, i12 %q_Q_h_V_21, i12 %q_Q_h_V_22, i12 %q_Q_h_V_23, i12 %q_Q_h_V_24, i12 %q_Q_h_V_25, i12 %q_Q_h_V_26, i12 %q_Q_h_V_27, i12 %q_Q_h_V_28, i12 %q_Q_h_V_29, i12 %q_Q_h_V_30, i12 %q_Q_h_V_31, i12 %q_Q_h_V_32, i12 %q_Q_h_V_33, i12 %q_Q_h_V_34, i12 %q_Q_h_V_35, i12 %q_Q_h_V_36, i12 %q_Q_h_V_37, i12 %q_Q_h_V_38, i12 %q_Q_h_V_39, i12 %q_Q_h_V_40, i12 %q_Q_h_V_41, i12 %q_Q_h_V_42, i12 %q_Q_h_V_43, i12 %q_Q_h_V_44, i12 %q_Q_h_V_45, i12 %q_Q_h_V_46, i12 %q_Q_h_V_47, i12 %q_Q_h_V_48, i12 %q_Q_h_V_49, i12 %q_Q_h_V_50, i12 %q_Q_h_V_51, i12 %q_Q_h_V_52, i12 %q_Q_h_V_53, i12 %q_Q_h_V_54, i12 %q_Q_h_V_55, i12 %q_Q_h_V_56, i12 %q_Q_h_V_57, i12 %q_Q_h_V_58, i12 %q_Q_h_V_59, i12 %q_Q_h_V_60, i12 %q_Q_h_V_61, i12 %q_Q_h_V_62, i12 %q_Q_h_V_63"   --->   Operation 180 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 181 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_K_h_to_int_i9, i32 %v78, i32 %max_K_h, i12 %q_K_h_V_0, i12 %q_K_h_V_1, i12 %q_K_h_V_2, i12 %q_K_h_V_3, i12 %q_K_h_V_4, i12 %q_K_h_V_5, i12 %q_K_h_V_6, i12 %q_K_h_V_7, i12 %q_K_h_V_8, i12 %q_K_h_V_9, i12 %q_K_h_V_10, i12 %q_K_h_V_11, i12 %q_K_h_V_12, i12 %q_K_h_V_13, i12 %q_K_h_V_14, i12 %q_K_h_V_15, i12 %q_K_h_V_16, i12 %q_K_h_V_17, i12 %q_K_h_V_18, i12 %q_K_h_V_19, i12 %q_K_h_V_20, i12 %q_K_h_V_21, i12 %q_K_h_V_22, i12 %q_K_h_V_23, i12 %q_K_h_V_24, i12 %q_K_h_V_25, i12 %q_K_h_V_26, i12 %q_K_h_V_27, i12 %q_K_h_V_28, i12 %q_K_h_V_29, i12 %q_K_h_V_30, i12 %q_K_h_V_31, i12 %q_K_h_V_32, i12 %q_K_h_V_33, i12 %q_K_h_V_34, i12 %q_K_h_V_35, i12 %q_K_h_V_36, i12 %q_K_h_V_37, i12 %q_K_h_V_38, i12 %q_K_h_V_39, i12 %q_K_h_V_40, i12 %q_K_h_V_41, i12 %q_K_h_V_42, i12 %q_K_h_V_43, i12 %q_K_h_V_44, i12 %q_K_h_V_45, i12 %q_K_h_V_46, i12 %q_K_h_V_47, i12 %q_K_h_V_48, i12 %q_K_h_V_49, i12 %q_K_h_V_50, i12 %q_K_h_V_51, i12 %q_K_h_V_52, i12 %q_K_h_V_53, i12 %q_K_h_V_54, i12 %q_K_h_V_55, i12 %q_K_h_V_56, i12 %q_K_h_V_57, i12 %q_K_h_V_58, i12 %q_K_h_V_59, i12 %q_K_h_V_60, i12 %q_K_h_V_61, i12 %q_K_h_V_62, i12 %q_K_h_V_63"   --->   Operation 181 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 182 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_Q_h_to_int_i8, i32 %v77, i32 %max_Q_h, i12 %q_Q_h_V_0, i12 %q_Q_h_V_1, i12 %q_Q_h_V_2, i12 %q_Q_h_V_3, i12 %q_Q_h_V_4, i12 %q_Q_h_V_5, i12 %q_Q_h_V_6, i12 %q_Q_h_V_7, i12 %q_Q_h_V_8, i12 %q_Q_h_V_9, i12 %q_Q_h_V_10, i12 %q_Q_h_V_11, i12 %q_Q_h_V_12, i12 %q_Q_h_V_13, i12 %q_Q_h_V_14, i12 %q_Q_h_V_15, i12 %q_Q_h_V_16, i12 %q_Q_h_V_17, i12 %q_Q_h_V_18, i12 %q_Q_h_V_19, i12 %q_Q_h_V_20, i12 %q_Q_h_V_21, i12 %q_Q_h_V_22, i12 %q_Q_h_V_23, i12 %q_Q_h_V_24, i12 %q_Q_h_V_25, i12 %q_Q_h_V_26, i12 %q_Q_h_V_27, i12 %q_Q_h_V_28, i12 %q_Q_h_V_29, i12 %q_Q_h_V_30, i12 %q_Q_h_V_31, i12 %q_Q_h_V_32, i12 %q_Q_h_V_33, i12 %q_Q_h_V_34, i12 %q_Q_h_V_35, i12 %q_Q_h_V_36, i12 %q_Q_h_V_37, i12 %q_Q_h_V_38, i12 %q_Q_h_V_39, i12 %q_Q_h_V_40, i12 %q_Q_h_V_41, i12 %q_Q_h_V_42, i12 %q_Q_h_V_43, i12 %q_Q_h_V_44, i12 %q_Q_h_V_45, i12 %q_Q_h_V_46, i12 %q_Q_h_V_47, i12 %q_Q_h_V_48, i12 %q_Q_h_V_49, i12 %q_Q_h_V_50, i12 %q_Q_h_V_51, i12 %q_Q_h_V_52, i12 %q_Q_h_V_53, i12 %q_Q_h_V_54, i12 %q_Q_h_V_55, i12 %q_Q_h_V_56, i12 %q_Q_h_V_57, i12 %q_Q_h_V_58, i12 %q_Q_h_V_59, i12 %q_Q_h_V_60, i12 %q_Q_h_V_61, i12 %q_Q_h_V_62, i12 %q_Q_h_V_63"   --->   Operation 182 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_K_h_to_int_i9, i32 %v78, i32 %max_K_h, i12 %q_K_h_V_0, i12 %q_K_h_V_1, i12 %q_K_h_V_2, i12 %q_K_h_V_3, i12 %q_K_h_V_4, i12 %q_K_h_V_5, i12 %q_K_h_V_6, i12 %q_K_h_V_7, i12 %q_K_h_V_8, i12 %q_K_h_V_9, i12 %q_K_h_V_10, i12 %q_K_h_V_11, i12 %q_K_h_V_12, i12 %q_K_h_V_13, i12 %q_K_h_V_14, i12 %q_K_h_V_15, i12 %q_K_h_V_16, i12 %q_K_h_V_17, i12 %q_K_h_V_18, i12 %q_K_h_V_19, i12 %q_K_h_V_20, i12 %q_K_h_V_21, i12 %q_K_h_V_22, i12 %q_K_h_V_23, i12 %q_K_h_V_24, i12 %q_K_h_V_25, i12 %q_K_h_V_26, i12 %q_K_h_V_27, i12 %q_K_h_V_28, i12 %q_K_h_V_29, i12 %q_K_h_V_30, i12 %q_K_h_V_31, i12 %q_K_h_V_32, i12 %q_K_h_V_33, i12 %q_K_h_V_34, i12 %q_K_h_V_35, i12 %q_K_h_V_36, i12 %q_K_h_V_37, i12 %q_K_h_V_38, i12 %q_K_h_V_39, i12 %q_K_h_V_40, i12 %q_K_h_V_41, i12 %q_K_h_V_42, i12 %q_K_h_V_43, i12 %q_K_h_V_44, i12 %q_K_h_V_45, i12 %q_K_h_V_46, i12 %q_K_h_V_47, i12 %q_K_h_V_48, i12 %q_K_h_V_49, i12 %q_K_h_V_50, i12 %q_K_h_V_51, i12 %q_K_h_V_52, i12 %q_K_h_V_53, i12 %q_K_h_V_54, i12 %q_K_h_V_55, i12 %q_K_h_V_56, i12 %q_K_h_V_57, i12 %q_K_h_V_58, i12 %q_K_h_V_59, i12 %q_K_h_V_60, i12 %q_K_h_V_61, i12 %q_K_h_V_62, i12 %q_K_h_V_63"   --->   Operation 183 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 184 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_gemm_i10_l_j10, i12 %q_Q_h_V_0, i12 %q_Q_h_V_1, i12 %q_Q_h_V_2, i12 %q_Q_h_V_3, i12 %q_Q_h_V_4, i12 %q_Q_h_V_5, i12 %q_Q_h_V_6, i12 %q_Q_h_V_7, i12 %q_Q_h_V_8, i12 %q_Q_h_V_9, i12 %q_Q_h_V_10, i12 %q_Q_h_V_11, i12 %q_Q_h_V_12, i12 %q_Q_h_V_13, i12 %q_Q_h_V_14, i12 %q_Q_h_V_15, i12 %q_Q_h_V_16, i12 %q_Q_h_V_17, i12 %q_Q_h_V_18, i12 %q_Q_h_V_19, i12 %q_Q_h_V_20, i12 %q_Q_h_V_21, i12 %q_Q_h_V_22, i12 %q_Q_h_V_23, i12 %q_Q_h_V_24, i12 %q_Q_h_V_25, i12 %q_Q_h_V_26, i12 %q_Q_h_V_27, i12 %q_Q_h_V_28, i12 %q_Q_h_V_29, i12 %q_Q_h_V_30, i12 %q_Q_h_V_31, i12 %q_Q_h_V_32, i12 %q_Q_h_V_33, i12 %q_Q_h_V_34, i12 %q_Q_h_V_35, i12 %q_Q_h_V_36, i12 %q_Q_h_V_37, i12 %q_Q_h_V_38, i12 %q_Q_h_V_39, i12 %q_Q_h_V_40, i12 %q_Q_h_V_41, i12 %q_Q_h_V_42, i12 %q_Q_h_V_43, i12 %q_Q_h_V_44, i12 %q_Q_h_V_45, i12 %q_Q_h_V_46, i12 %q_Q_h_V_47, i12 %q_Q_h_V_48, i12 %q_Q_h_V_49, i12 %q_Q_h_V_50, i12 %q_Q_h_V_51, i12 %q_Q_h_V_52, i12 %q_Q_h_V_53, i12 %q_Q_h_V_54, i12 %q_Q_h_V_55, i12 %q_Q_h_V_56, i12 %q_Q_h_V_57, i12 %q_Q_h_V_58, i12 %q_Q_h_V_59, i12 %q_Q_h_V_60, i12 %q_Q_h_V_61, i12 %q_Q_h_V_62, i12 %q_Q_h_V_63, i32 %q_outp1, i12 %q_K_h_V_0, i12 %q_K_h_V_1, i12 %q_K_h_V_2, i12 %q_K_h_V_3, i12 %q_K_h_V_4, i12 %q_K_h_V_5, i12 %q_K_h_V_6, i12 %q_K_h_V_7, i12 %q_K_h_V_8, i12 %q_K_h_V_9, i12 %q_K_h_V_10, i12 %q_K_h_V_11, i12 %q_K_h_V_12, i12 %q_K_h_V_13, i12 %q_K_h_V_14, i12 %q_K_h_V_15, i12 %q_K_h_V_16, i12 %q_K_h_V_17, i12 %q_K_h_V_18, i12 %q_K_h_V_19, i12 %q_K_h_V_20, i12 %q_K_h_V_21, i12 %q_K_h_V_22, i12 %q_K_h_V_23, i12 %q_K_h_V_24, i12 %q_K_h_V_25, i12 %q_K_h_V_26, i12 %q_K_h_V_27, i12 %q_K_h_V_28, i12 %q_K_h_V_29, i12 %q_K_h_V_30, i12 %q_K_h_V_31, i12 %q_K_h_V_32, i12 %q_K_h_V_33, i12 %q_K_h_V_34, i12 %q_K_h_V_35, i12 %q_K_h_V_36, i12 %q_K_h_V_37, i12 %q_K_h_V_38, i12 %q_K_h_V_39, i12 %q_K_h_V_40, i12 %q_K_h_V_41, i12 %q_K_h_V_42, i12 %q_K_h_V_43, i12 %q_K_h_V_44, i12 %q_K_h_V_45, i12 %q_K_h_V_46, i12 %q_K_h_V_47, i12 %q_K_h_V_48, i12 %q_K_h_V_49, i12 %q_K_h_V_50, i12 %q_K_h_V_51, i12 %q_K_h_V_52, i12 %q_K_h_V_53, i12 %q_K_h_V_54, i12 %q_K_h_V_55, i12 %q_K_h_V_56, i12 %q_K_h_V_57, i12 %q_K_h_V_58, i12 %q_K_h_V_59, i12 %q_K_h_V_60, i12 %q_K_h_V_61, i12 %q_K_h_V_62, i12 %q_K_h_V_63"   --->   Operation 184 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%max_K_h_addr_1 = getelementptr i32 %max_K_h, i64 0, i64 0" [kernel.cpp:251]   --->   Operation 185 'getelementptr' 'max_K_h_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [2/2] (2.32ns)   --->   "%max_K_h_load = load i4 %max_K_h_addr_1" [kernel.cpp:251]   --->   Operation 186 'load' 'max_K_h_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%max_K_h_addr_2 = getelementptr i32 %max_K_h, i64 0, i64 1" [kernel.cpp:251]   --->   Operation 187 'getelementptr' 'max_K_h_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [2/2] (2.32ns)   --->   "%max_K_h_load_1 = load i4 %max_K_h_addr_2" [kernel.cpp:251]   --->   Operation 188 'load' 'max_K_h_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Attention_layer_Pipeline_l_gemm_i10_l_j10, i12 %q_Q_h_V_0, i12 %q_Q_h_V_1, i12 %q_Q_h_V_2, i12 %q_Q_h_V_3, i12 %q_Q_h_V_4, i12 %q_Q_h_V_5, i12 %q_Q_h_V_6, i12 %q_Q_h_V_7, i12 %q_Q_h_V_8, i12 %q_Q_h_V_9, i12 %q_Q_h_V_10, i12 %q_Q_h_V_11, i12 %q_Q_h_V_12, i12 %q_Q_h_V_13, i12 %q_Q_h_V_14, i12 %q_Q_h_V_15, i12 %q_Q_h_V_16, i12 %q_Q_h_V_17, i12 %q_Q_h_V_18, i12 %q_Q_h_V_19, i12 %q_Q_h_V_20, i12 %q_Q_h_V_21, i12 %q_Q_h_V_22, i12 %q_Q_h_V_23, i12 %q_Q_h_V_24, i12 %q_Q_h_V_25, i12 %q_Q_h_V_26, i12 %q_Q_h_V_27, i12 %q_Q_h_V_28, i12 %q_Q_h_V_29, i12 %q_Q_h_V_30, i12 %q_Q_h_V_31, i12 %q_Q_h_V_32, i12 %q_Q_h_V_33, i12 %q_Q_h_V_34, i12 %q_Q_h_V_35, i12 %q_Q_h_V_36, i12 %q_Q_h_V_37, i12 %q_Q_h_V_38, i12 %q_Q_h_V_39, i12 %q_Q_h_V_40, i12 %q_Q_h_V_41, i12 %q_Q_h_V_42, i12 %q_Q_h_V_43, i12 %q_Q_h_V_44, i12 %q_Q_h_V_45, i12 %q_Q_h_V_46, i12 %q_Q_h_V_47, i12 %q_Q_h_V_48, i12 %q_Q_h_V_49, i12 %q_Q_h_V_50, i12 %q_Q_h_V_51, i12 %q_Q_h_V_52, i12 %q_Q_h_V_53, i12 %q_Q_h_V_54, i12 %q_Q_h_V_55, i12 %q_Q_h_V_56, i12 %q_Q_h_V_57, i12 %q_Q_h_V_58, i12 %q_Q_h_V_59, i12 %q_Q_h_V_60, i12 %q_Q_h_V_61, i12 %q_Q_h_V_62, i12 %q_Q_h_V_63, i32 %q_outp1, i12 %q_K_h_V_0, i12 %q_K_h_V_1, i12 %q_K_h_V_2, i12 %q_K_h_V_3, i12 %q_K_h_V_4, i12 %q_K_h_V_5, i12 %q_K_h_V_6, i12 %q_K_h_V_7, i12 %q_K_h_V_8, i12 %q_K_h_V_9, i12 %q_K_h_V_10, i12 %q_K_h_V_11, i12 %q_K_h_V_12, i12 %q_K_h_V_13, i12 %q_K_h_V_14, i12 %q_K_h_V_15, i12 %q_K_h_V_16, i12 %q_K_h_V_17, i12 %q_K_h_V_18, i12 %q_K_h_V_19, i12 %q_K_h_V_20, i12 %q_K_h_V_21, i12 %q_K_h_V_22, i12 %q_K_h_V_23, i12 %q_K_h_V_24, i12 %q_K_h_V_25, i12 %q_K_h_V_26, i12 %q_K_h_V_27, i12 %q_K_h_V_28, i12 %q_K_h_V_29, i12 %q_K_h_V_30, i12 %q_K_h_V_31, i12 %q_K_h_V_32, i12 %q_K_h_V_33, i12 %q_K_h_V_34, i12 %q_K_h_V_35, i12 %q_K_h_V_36, i12 %q_K_h_V_37, i12 %q_K_h_V_38, i12 %q_K_h_V_39, i12 %q_K_h_V_40, i12 %q_K_h_V_41, i12 %q_K_h_V_42, i12 %q_K_h_V_43, i12 %q_K_h_V_44, i12 %q_K_h_V_45, i12 %q_K_h_V_46, i12 %q_K_h_V_47, i12 %q_K_h_V_48, i12 %q_K_h_V_49, i12 %q_K_h_V_50, i12 %q_K_h_V_51, i12 %q_K_h_V_52, i12 %q_K_h_V_53, i12 %q_K_h_V_54, i12 %q_K_h_V_55, i12 %q_K_h_V_56, i12 %q_K_h_V_57, i12 %q_K_h_V_58, i12 %q_K_h_V_59, i12 %q_K_h_V_60, i12 %q_K_h_V_61, i12 %q_K_h_V_62, i12 %q_K_h_V_63"   --->   Operation 189 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 190 [1/2] (2.32ns)   --->   "%max_K_h_load = load i4 %max_K_h_addr_1" [kernel.cpp:251]   --->   Operation 190 'load' 'max_K_h_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 191 [1/2] (2.32ns)   --->   "%max_K_h_load_1 = load i4 %max_K_h_addr_2" [kernel.cpp:251]   --->   Operation 191 'load' 'max_K_h_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%max_K_h_addr_3 = getelementptr i32 %max_K_h, i64 0, i64 2" [kernel.cpp:251]   --->   Operation 192 'getelementptr' 'max_K_h_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [2/2] (2.32ns)   --->   "%max_K_h_load_2 = load i4 %max_K_h_addr_3" [kernel.cpp:251]   --->   Operation 193 'load' 'max_K_h_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 194 [1/1] (0.00ns)   --->   "%max_K_h_addr_4 = getelementptr i32 %max_K_h, i64 0, i64 3" [kernel.cpp:251]   --->   Operation 194 'getelementptr' 'max_K_h_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 195 [2/2] (2.32ns)   --->   "%max_K_h_load_3 = load i4 %max_K_h_addr_4" [kernel.cpp:251]   --->   Operation 195 'load' 'max_K_h_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 196 [1/2] (2.32ns)   --->   "%max_K_h_load_2 = load i4 %max_K_h_addr_3" [kernel.cpp:251]   --->   Operation 196 'load' 'max_K_h_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 197 [1/2] (2.32ns)   --->   "%max_K_h_load_3 = load i4 %max_K_h_addr_4" [kernel.cpp:251]   --->   Operation 197 'load' 'max_K_h_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%max_K_h_addr_5 = getelementptr i32 %max_K_h, i64 0, i64 4" [kernel.cpp:251]   --->   Operation 198 'getelementptr' 'max_K_h_addr_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [2/2] (2.32ns)   --->   "%max_K_h_load_4 = load i4 %max_K_h_addr_5" [kernel.cpp:251]   --->   Operation 199 'load' 'max_K_h_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%max_K_h_addr_6 = getelementptr i32 %max_K_h, i64 0, i64 5" [kernel.cpp:251]   --->   Operation 200 'getelementptr' 'max_K_h_addr_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [2/2] (2.32ns)   --->   "%max_K_h_load_5 = load i4 %max_K_h_addr_6" [kernel.cpp:251]   --->   Operation 201 'load' 'max_K_h_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 202 [1/2] (2.32ns)   --->   "%max_K_h_load_4 = load i4 %max_K_h_addr_5" [kernel.cpp:251]   --->   Operation 202 'load' 'max_K_h_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 203 [1/2] (2.32ns)   --->   "%max_K_h_load_5 = load i4 %max_K_h_addr_6" [kernel.cpp:251]   --->   Operation 203 'load' 'max_K_h_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%max_K_h_addr_7 = getelementptr i32 %max_K_h, i64 0, i64 6" [kernel.cpp:251]   --->   Operation 204 'getelementptr' 'max_K_h_addr_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [2/2] (2.32ns)   --->   "%max_K_h_load_6 = load i4 %max_K_h_addr_7" [kernel.cpp:251]   --->   Operation 205 'load' 'max_K_h_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%max_K_h_addr_8 = getelementptr i32 %max_K_h, i64 0, i64 7" [kernel.cpp:251]   --->   Operation 206 'getelementptr' 'max_K_h_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (2.32ns)   --->   "%max_K_h_load_7 = load i4 %max_K_h_addr_8" [kernel.cpp:251]   --->   Operation 207 'load' 'max_K_h_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 208 [1/2] (2.32ns)   --->   "%max_K_h_load_6 = load i4 %max_K_h_addr_7" [kernel.cpp:251]   --->   Operation 208 'load' 'max_K_h_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 209 [1/2] (2.32ns)   --->   "%max_K_h_load_7 = load i4 %max_K_h_addr_8" [kernel.cpp:251]   --->   Operation 209 'load' 'max_K_h_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%max_K_h_addr_9 = getelementptr i32 %max_K_h, i64 0, i64 8" [kernel.cpp:251]   --->   Operation 210 'getelementptr' 'max_K_h_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [2/2] (2.32ns)   --->   "%max_K_h_load_8 = load i4 %max_K_h_addr_9" [kernel.cpp:251]   --->   Operation 211 'load' 'max_K_h_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%max_K_h_addr_10 = getelementptr i32 %max_K_h, i64 0, i64 9" [kernel.cpp:251]   --->   Operation 212 'getelementptr' 'max_K_h_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [2/2] (2.32ns)   --->   "%max_K_h_load_9 = load i4 %max_K_h_addr_10" [kernel.cpp:251]   --->   Operation 213 'load' 'max_K_h_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 214 [1/2] (2.32ns)   --->   "%max_K_h_load_8 = load i4 %max_K_h_addr_9" [kernel.cpp:251]   --->   Operation 214 'load' 'max_K_h_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 215 [1/2] (2.32ns)   --->   "%max_K_h_load_9 = load i4 %max_K_h_addr_10" [kernel.cpp:251]   --->   Operation 215 'load' 'max_K_h_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 216 [1/1] (0.00ns)   --->   "%max_K_h_addr_11 = getelementptr i32 %max_K_h, i64 0, i64 10" [kernel.cpp:251]   --->   Operation 216 'getelementptr' 'max_K_h_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 217 [2/2] (2.32ns)   --->   "%max_K_h_load_10 = load i4 %max_K_h_addr_11" [kernel.cpp:251]   --->   Operation 217 'load' 'max_K_h_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%max_K_h_addr_12 = getelementptr i32 %max_K_h, i64 0, i64 11" [kernel.cpp:251]   --->   Operation 218 'getelementptr' 'max_K_h_addr_12' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [2/2] (2.32ns)   --->   "%max_K_h_load_11 = load i4 %max_K_h_addr_12" [kernel.cpp:251]   --->   Operation 219 'load' 'max_K_h_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 220 [1/2] (2.32ns)   --->   "%max_K_h_load_10 = load i4 %max_K_h_addr_11" [kernel.cpp:251]   --->   Operation 220 'load' 'max_K_h_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 221 [1/2] (2.32ns)   --->   "%max_K_h_load_11 = load i4 %max_K_h_addr_12" [kernel.cpp:251]   --->   Operation 221 'load' 'max_K_h_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_13 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln251 = call void @Attention_layer_Pipeline_l_outp_to_float_norm_i11, i32 %q_outp1, i32 %max_Q_h, i32 %max_K_h_load, i32 %v79_0, i32 %max_K_h_load_1, i32 %v79_1, i32 %max_K_h_load_2, i32 %v79_2, i32 %max_K_h_load_3, i32 %v79_3, i32 %max_K_h_load_4, i32 %v79_4, i32 %max_K_h_load_5, i32 %v79_5, i32 %max_K_h_load_6, i32 %v79_6, i32 %max_K_h_load_7, i32 %v79_7, i32 %max_K_h_load_8, i32 %v79_8, i32 %max_K_h_load_9, i32 %v79_9, i32 %max_K_h_load_10, i32 %v79_10, i32 %max_K_h_load_11, i32 %v79_11" [kernel.cpp:251]   --->   Operation 222 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln251 = call void @Attention_layer_Pipeline_l_outp_to_float_norm_i11, i32 %q_outp1, i32 %max_Q_h, i32 %max_K_h_load, i32 %v79_0, i32 %max_K_h_load_1, i32 %v79_1, i32 %max_K_h_load_2, i32 %v79_2, i32 %max_K_h_load_3, i32 %v79_3, i32 %max_K_h_load_4, i32 %v79_4, i32 %max_K_h_load_5, i32 %v79_5, i32 %max_K_h_load_6, i32 %v79_6, i32 %max_K_h_load_7, i32 %v79_7, i32 %max_K_h_load_8, i32 %v79_8, i32 %max_K_h_load_9, i32 %v79_9, i32 %max_K_h_load_10, i32 %v79_10, i32 %max_K_h_load_11, i32 %v79_11" [kernel.cpp:251]   --->   Operation 223 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%ret_ln257 = ret" [kernel.cpp:257]   --->   Operation 224 'ret' 'ret_ln257' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('v81') [15]  (0 ns)
	'store' operation ('store_ln145', kernel.cpp:145) of constant 0 on local variable 'v81' [147]  (1.59 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'load' operation ('v81', kernel.cpp:145) on local variable 'v81' [150]  (0 ns)
	'add' operation ('add_ln145', kernel.cpp:145) [154]  (1.74 ns)
	'store' operation ('store_ln145', kernel.cpp:145) of variable 'add_ln145', kernel.cpp:145 on local variable 'v81' [160]  (1.59 ns)
	blocking operation 0.301 ns on control path)

 <State 3>: 3.62ns
The critical path consists of the following:
	'load' operation ('v83', kernel.cpp:149) on local variable 'v83' [167]  (0 ns)
	'add' operation ('add_ln149', kernel.cpp:149) [171]  (1.74 ns)
	'store' operation ('store_ln149', kernel.cpp:149) of variable 'add_ln149', kernel.cpp:149 on local variable 'v83' [177]  (1.59 ns)
	blocking operation 0.301 ns on control path)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('max_K_h_addr_1', kernel.cpp:251) [186]  (0 ns)
	'load' operation ('max_K_h_load', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [187]  (2.32 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_K_h_load', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [187]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_K_h_load_2', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [191]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_K_h_load_4', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [195]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_K_h_load_6', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [199]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_K_h_load_8', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [203]  (2.32 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'load' operation ('max_K_h_load_10', kernel.cpp:251) on array 'max_K_h', kernel.cpp:148 [207]  (2.32 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
