#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x6035f4a90800 .scope module, "uart_tb" "uart_tb" 2 3;
 .timescale -9 -12;
P_0x6035f4a65620 .param/l "BIT_PERIOD" 0 2 7, +C4<00000000000000000010000110011000>;
P_0x6035f4a65660 .param/l "CLKS_PER_BIT" 0 2 5, +C4<00000000000000000000000011011001>;
P_0x6035f4a656a0 .param/l "CLOCK_PERIOD_NS" 0 2 6, +C4<00000000000000000000000000101000>;
v0x6035f4abfe10_0 .var "clk", 0 0;
v0x6035f4abfed0_0 .var "rx", 0 0;
v0x6035f4abffa0_0 .net "rx_data", 7 0, v0x6035f4abfac0_0;  1 drivers
S_0x6035f4aa4a30 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 13, 2 13 0, S_0x6035f4a90800;
 .timescale -9 -12;
v0x6035f4a8f0b0_0 .var/i "bit_idx", 31 0;
v0x6035f4a8f440_0 .var "data_in", 7 0;
TD_uart_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6035f4abfed0_0, 0;
    %delay 8600000, 0;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6035f4a8f0b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x6035f4a8f0b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x6035f4a8f440_0;
    %load/vec4 v0x6035f4a8f0b0_0;
    %part/s 1;
    %assign/vec4 v0x6035f4abfed0_0, 0;
    %delay 8600000, 0;
    %load/vec4 v0x6035f4a8f0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6035f4a8f0b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6035f4abfed0_0, 0;
    %delay 8600000, 0;
    %end;
S_0x6035f4abf0c0 .scope module, "uart_rx_inst" "UART_RX" 2 29, 3 1 0, S_0x6035f4a90800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rx";
    .port_info 2 /OUTPUT 1 "rx_valid";
    .port_info 3 /OUTPUT 8 "rx_data";
P_0x6035f4abf2c0 .param/l "CLEANUP" 1 3 12, C4<100>;
P_0x6035f4abf300 .param/l "CLKS_PER_BIT" 0 3 1, +C4<00000000000000000000000011011001>;
P_0x6035f4abf340 .param/l "DATA" 1 3 10, C4<010>;
P_0x6035f4abf380 .param/l "IDLE" 1 3 8, C4<000>;
P_0x6035f4abf3c0 .param/l "START" 1 3 9, C4<001>;
P_0x6035f4abf400 .param/l "STOP" 1 3 11, C4<011>;
v0x6035f4abf750_0 .var "bit_idx", 2 0;
v0x6035f4abf850_0 .net "clk", 0 0, v0x6035f4abfe10_0;  1 drivers
v0x6035f4abf910_0 .var "clk_cnt", 7 0;
v0x6035f4abfa00_0 .net "rx", 0 0, v0x6035f4abfed0_0;  1 drivers
v0x6035f4abfac0_0 .var "rx_data", 7 0;
v0x6035f4abfbf0_0 .var "rx_valid", 0 0;
v0x6035f4abfcb0_0 .var "state", 2 0;
E_0x6035f4a9ce30 .event posedge, v0x6035f4abf850_0;
    .scope S_0x6035f4abf0c0;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6035f4abfcb0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6035f4abf910_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6035f4abf750_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x6035f4abf0c0;
T_2 ;
    %wait E_0x6035f4a9ce30;
    %load/vec4 v0x6035f4abfcb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6035f4abfbf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6035f4abf750_0, 0;
    %load/vec4 v0x6035f4abfa00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x6035f4abf910_0;
    %pad/u 32;
    %cmpi/e 108, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %load/vec4 v0x6035f4abfa00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
T_2.12 ;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x6035f4abf910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x6035f4abf910_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.13, 5;
    %load/vec4 v0x6035f4abf910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
    %load/vec4 v0x6035f4abfa00_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x6035f4abf750_0;
    %assign/vec4/off/d v0x6035f4abfac0_0, 4, 5;
    %load/vec4 v0x6035f4abf750_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %load/vec4 v0x6035f4abf750_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6035f4abf750_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6035f4abf750_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
T_2.16 ;
T_2.14 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x6035f4abf910_0;
    %pad/u 32;
    %cmpi/u 216, 0, 32;
    %jmp/0xz  T_2.17, 5;
    %load/vec4 v0x6035f4abf910_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6035f4abfbf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6035f4abf910_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
T_2.18 ;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6035f4abfbf0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6035f4abfcb0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x6035f4a90800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6035f4abfe10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6035f4abfed0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x6035f4a90800;
T_4 ;
    %delay 20000, 0;
    %load/vec4 v0x6035f4abfe10_0;
    %inv;
    %store/vec4 v0x6035f4abfe10_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x6035f4a90800;
T_5 ;
    %wait E_0x6035f4a9ce30;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x6035f4a8f440_0, 0, 8;
    %fork TD_uart_tb.UART_WRITE_BYTE, S_0x6035f4aa4a30;
    %join;
    %wait E_0x6035f4a9ce30;
    %load/vec4 v0x6035f4abffa0_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_5.0, 4;
    %vpi_call 2 43 "$display", "Test Passed: Received data matches sent data." {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call 2 45 "$display", "Test Failed: Received data does not match sent data." {0 0 0};
T_5.1 ;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x6035f4a90800;
T_6 ;
    %vpi_call 2 51 "$dumpfile", "uart_tb.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6035f4a90800 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "UART_tb.v";
    "UART_RX.v";
