{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742390324393 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742390324394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 14:18:44 2025 " "Processing started: Wed Mar 19 14:18:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742390324394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390324394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390324394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742390324527 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742390324528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/imageBuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/imageBuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_ImageBuffer-Behavioral " "Found design unit 1: VGA_ImageBuffer-Behavioral" {  } { { "../VHDL Source Files/GRAPHICS/imageBuffer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/imageBuffer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329374 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_ImageBuffer " "Found entity 1: VGA_ImageBuffer" {  } { { "../VHDL Source Files/GRAPHICS/imageBuffer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/imageBuffer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/VGA_Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/VGA_Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-Behavioral " "Found design unit 1: VGA_Controller-Behavioral" {  } { { "../VHDL Source Files/GRAPHICS/VGA_Controller.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/VGA_Controller.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329374 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../VHDL Source Files/GRAPHICS/VGA_Controller.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/GRAPHICS/VGA_Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/sevenSegmentDisplays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentDisplays-Behavioral " "Found design unit 1: sevenSegmentDisplays-Behavioral" {  } { { "../VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329375 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDisplays " "Found entity 1: sevenSegmentDisplays" {  } { { "../VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Found design unit 1: ALU-Behavioral" {  } { { "../VHDL Source Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329375 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../VHDL Source Files/CORE/ALU.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/busManagement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/busManagement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 busManagement-Behavioral " "Found design unit 1: busManagement-Behavioral" {  } { { "../VHDL Source Files/CORE/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/busManagement.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329376 ""} { "Info" "ISGN_ENTITY_NAME" "1 busManagement " "Found entity 1: busManagement" {  } { { "../VHDL Source Files/CORE/busManagement.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/busManagement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-Behavioral " "Found design unit 1: controlUnit-Behavioral" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329377 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/coreInterruptController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/coreInterruptController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coreInterruptController-Behavioral " "Found design unit 1: coreInterruptController-Behavioral" {  } { { "../VHDL Source Files/CORE/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/coreInterruptController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329377 ""} { "Info" "ISGN_ENTITY_NAME" "1 coreInterruptController " "Found entity 1: coreInterruptController" {  } { { "../VHDL Source Files/CORE/coreInterruptController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/coreInterruptController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Core-Behavioral " "Found design unit 1: CPU_Core-Behavioral" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329378 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Core " "Found entity 1: CPU_Core" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/registerFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/registerFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-Behavioral " "Found design unit 1: registerFile-Behavioral" {  } { { "../VHDL Source Files/CORE/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/registerFile.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329378 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../VHDL Source Files/CORE/registerFile.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/registerFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/clockController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/clockController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockController-Behavioral " "Found design unit 1: clockController-Behavioral" {  } { { "../VHDL Source Files/MMIO/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/clockController.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329379 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockController " "Found entity 1: clockController" {  } { { "../VHDL Source Files/MMIO/clockController.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/clockController.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/hardwareTimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/hardwareTimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hardwareTimer-Behavioral " "Found design unit 1: hardwareTimer-Behavioral" {  } { { "../VHDL Source Files/MMIO/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/hardwareTimer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329379 ""} { "Info" "ISGN_ENTITY_NAME" "1 hardwareTimer " "Found entity 1: hardwareTimer" {  } { { "../VHDL Source Files/MMIO/hardwareTimer.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/hardwareTimer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/IO_PinDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/IO_PinDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_PinDigital-Behavioral " "Found design unit 1: IO_PinDigital-Behavioral" {  } { { "../VHDL Source Files/MMIO/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/IO_PinDigital.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329379 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_PinDigital " "Found entity 1: IO_PinDigital" {  } { { "../VHDL Source Files/MMIO/IO_PinDigital.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/IO_PinDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoryMapping-Behavioral " "Found design unit 1: memoryMapping-Behavioral" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329380 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoryMapping " "Found entity 1: memoryMapping" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/serialInterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/serialInterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serialInterface-Behavioral " "Found design unit 1: serialInterface-Behavioral" {  } { { "../VHDL Source Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/serialInterface.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329381 ""} { "Info" "ISGN_ENTITY_NAME" "1 serialInterface " "Found entity 1: serialInterface" {  } { { "../VHDL Source Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/serialInterface.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/addressDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/addressDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addressDecoder-Behavioral " "Found design unit 1: addressDecoder-Behavioral" {  } { { "../VHDL Source Files/RAM/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/addressDecoder.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329381 ""} { "Info" "ISGN_ENTITY_NAME" "1 addressDecoder " "Found entity 1: addressDecoder" {  } { { "../VHDL Source Files/RAM/addressDecoder.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/addressDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-SYN " "Found design unit 1: RAM-SYN" {  } { { "../VHDL Source Files/RAM/BRAM_Intel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329382 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../VHDL Source Files/RAM/BRAM_Intel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockGenerator-SYN " "Found design unit 1: clockGenerator-SYN" {  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329382 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockGenerator " "Found entity 1: clockGenerator" {  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helperPackage " "Found design unit 1: helperPackage" {  } { { "../VHDL Source Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329382 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 helperPackage-body " "Found design unit 2: helperPackage-body" {  } { { "../VHDL Source Files/helperPackage.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/helperPackage.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavioral " "Found design unit 1: top-Behavioral" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329383 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742390329432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:internalClockGenerator_inst " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:internalClockGenerator_inst\"" {  } { { "../VHDL Source Files/top.vhd" "internalClockGenerator_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component " "Instantiated megafunction \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 20 " "Parameter \"clk0_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329456 ""}  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742390329456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll2 " "Found entity 1: mmcm_ClockGenerator_altpll2" {  } { { "db/mmcm_ClockGenerator_altpll2.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll2.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll2 clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll2\" for hierarchy \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:VGA_ClkGenerator_inst " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\"" {  } { { "../VHDL Source Files/top.vhd" "VGA_ClkGenerator_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "altpll_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\"" {  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component " "Instantiated megafunction \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 40 " "Parameter \"clk0_divide_by\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 10 " "Parameter \"clk0_multiply_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mmcm_ClockGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mmcm_ClockGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329485 ""}  } { { "../VHDL Source Files/clockGeneratorIntel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/clockGeneratorIntel.vhd" 109 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742390329485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mmcm_ClockGenerator_altpll3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mmcm_ClockGenerator_altpll3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmcm_ClockGenerator_altpll3 " "Found entity 1: mmcm_ClockGenerator_altpll3" {  } { { "db/mmcm_ClockGenerator_altpll3.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll3.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmcm_ClockGenerator_altpll3 clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated " "Elaborating entity \"mmcm_ClockGenerator_altpll3\" for hierarchy \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Core CPU_Core:CPU_Core_inst " "Elaborating entity \"CPU_Core\" for hierarchy \"CPU_Core:CPU_Core_inst\"" {  } { { "../VHDL Source Files/top.vhd" "CPU_Core_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU_Core:CPU_Core_inst\|ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"CPU_Core:CPU_Core_inst\|ALU:ALU_inst\"" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "ALU_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"CPU_Core:CPU_Core_inst\|registerFile:RegisterFile_inst\"" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "RegisterFile_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busManagement CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst " "Elaborating entity \"busManagement\" for hierarchy \"CPU_Core:CPU_Core_inst\|busManagement:busManagement_inst\"" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "busManagement_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coreInterruptController CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst " "Elaborating entity \"coreInterruptController\" for hierarchy \"CPU_Core:CPU_Core_inst\|coreInterruptController:interruptController_inst\"" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "interruptController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit CPU_Core:CPU_Core_inst\|controlUnit:CU " "Elaborating entity \"controlUnit\" for hierarchy \"CPU_Core:CPU_Core_inst\|controlUnit:CU\"" {  } { { "../VHDL Source Files/CORE/CPU_Core.vhd" "CU" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/CPU_Core.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329525 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.INVALID controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.INVALID\" at controlUnit.vhd(346)" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329529 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.CONTROL_FLOW controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.CONTROL_FLOW\" at controlUnit.vhd(346)" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329529 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.SPECIAL controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.SPECIAL\" at controlUnit.vhd(346)" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329529 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_MOVEMENT controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.DATA_MOVEMENT\" at controlUnit.vhd(346)" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329529 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stateMachine:instructionClass.DATA_PROCESSING controlUnit.vhd(346) " "Inferred latch for \"stateMachine:instructionClass.DATA_PROCESSING\" at controlUnit.vhd(346)" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329529 "|top|CPU_Core:CPU_Core_inst|controlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryMapping memoryMapping:memoryMapping_inst " "Elaborating entity \"memoryMapping\" for hierarchy \"memoryMapping:memoryMapping_inst\"" {  } { { "../VHDL Source Files/top.vhd" "memoryMapping_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329530 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "serialDataAvailableInterrupt memoryMapping.vhd(168) " "Verilog HDL or VHDL warning at memoryMapping.vhd(168): object \"serialDataAvailableInterrupt\" assigned a value but never read" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1742390329541 "|top|memoryMapping:memoryMapping_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDisplays memoryMapping:memoryMapping_inst\|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst " "Elaborating entity \"sevenSegmentDisplays\" for hierarchy \"memoryMapping:memoryMapping_inst\|sevenSegmentDisplays:IO_SevenSegmentDisplay_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "IO_SevenSegmentDisplay_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockController memoryMapping:memoryMapping_inst\|clockController:clockController_inst " "Elaborating entity \"clockController\" for hierarchy \"memoryMapping:memoryMapping_inst\|clockController:clockController_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "clockController_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serialInterface memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst " "Elaborating entity \"serialInterface\" for hierarchy \"memoryMapping:memoryMapping_inst\|serialInterface:serialInterface_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "serialInterface_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer0_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "hardwareTimer0_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer1_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "hardwareTimer1_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hardwareTimer memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst " "Elaborating entity \"hardwareTimer\" for hierarchy \"memoryMapping:memoryMapping_inst\|hardwareTimer:hardwareTimer3_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "hardwareTimer3_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PinDigital memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst " "Elaborating entity \"IO_PinDigital\" for hierarchy \"memoryMapping:memoryMapping_inst\|IO_PinDigital:\\GEN_IO_PINS:0:IO_PinDigital_inst\"" {  } { { "../VHDL Source Files/MMIO/memoryMapping.vhd" "\\GEN_IO_PINS:0:IO_PinDigital_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_inst\"" {  } { { "../VHDL Source Files/top.vhd" "ram_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL Source Files/RAM/BRAM_Intel.vhd" "altsyncram_component" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:ram_inst\|altsyncram:altsyncram_component\"" {  } { { "../VHDL Source Files/RAM/BRAM_Intel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd" 35 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329574 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390329574 ""}  } { { "../VHDL Source Files/RAM/BRAM_Intel.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/RAM/BRAM_Intel.vhd" 35 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742390329574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3vp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3vp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3vp3 " "Found entity 1: altsyncram_3vp3" {  } { { "db/altsyncram_3vp3.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/altsyncram_3vp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390329598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390329598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3vp3 RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_3vp3:auto_generated " "Elaborating entity \"altsyncram_3vp3\" for hierarchy \"RAM:ram_inst\|altsyncram:altsyncram_component\|altsyncram_3vp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jonas/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressDecoder addressDecoder:addressDecoder_inst " "Elaborating entity \"addressDecoder\" for hierarchy \"addressDecoder:addressDecoder_inst\"" {  } { { "../VHDL Source Files/top.vhd" "addressDecoder_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:VGA_Controller_inst " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:VGA_Controller_inst\"" {  } { { "../VHDL Source Files/top.vhd" "VGA_Controller_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_ImageBuffer VGA_ImageBuffer:VAG_ImageBuffer_inst " "Elaborating entity \"VGA_ImageBuffer\" for hierarchy \"VGA_ImageBuffer:VAG_ImageBuffer_inst\"" {  } { { "../VHDL Source Files/top.vhd" "VAG_ImageBuffer_inst" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390329601 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0 " "Inferred dual-clock RAM node \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1742390330917 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|framebuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1742390333943 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1742390333943 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742390333943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0 " "Elaborated megafunction instantiation \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390333954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0 " "Instantiated megafunction \"VGA_ImageBuffer:VAG_ImageBuffer_inst\|altsyncram:framebuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742390333954 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742390333954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i7q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i7q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i7q1 " "Found entity 1: altsyncram_i7q1" {  } { { "db/altsyncram_i7q1.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/altsyncram_i7q1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390333985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390333985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390334008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390334008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390334031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390334031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mux_63b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742390334055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390334055 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742390334517 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/sevenSegmentDisplays.vhd" 89 -1 0 } } { "../VHDL Source Files/MMIO/memoryMapping.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/memoryMapping.vhd" 285 -1 0 } } { "../VHDL Source Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/serialInterface.vhd" 90 -1 0 } } { "../VHDL Source Files/MMIO/serialInterface.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/MMIO/serialInterface.vhd" 209 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742390334617 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742390334617 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1742390338957 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|sourceRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742390339166 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|destinationRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742390339166 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] Low " "Register CPU_Core:CPU_Core_inst\|controlUnit:CU\|addressRegisterNumberReg\[0\] will power up to Low" {  } { { "../VHDL Source Files/CORE/controlUnit.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/CORE/controlUnit.vhd" 818 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1742390339166 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1742390339166 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742390344826 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742390345268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742390345268 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9613 " "Implemented 9613 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742390345660 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742390345660 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1742390345660 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9465 " "Implemented 9465 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742390345660 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742390345660 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1742390345660 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742390345660 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "566 " "Peak virtual memory: 566 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742390345680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 14:19:05 2025 " "Processing ended: Wed Mar 19 14:19:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742390345680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742390345680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742390345680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742390345680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742390346810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742390346810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 14:19:06 2025 " "Processing started: Wed Mar 19 14:19:06 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742390346810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742390346810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742390346810 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742390346881 ""}
{ "Info" "0" "" "Project  = MiPro-V1" {  } {  } 0 0 "Project  = MiPro-V1" 0 0 "Fitter" 0 0 1742390346882 ""}
{ "Info" "0" "" "Revision = MiPro-V1" {  } {  } 0 0 "Revision = MiPro-V1" 0 0 "Fitter" 0 0 1742390346882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742390346979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742390346979 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MiPro-V1 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"MiPro-V1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742390347004 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742390347020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742390347020 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll2.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll2.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742390347063 ""}  } { { "db/mmcm_ClockGenerator_altpll2.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll2.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742390347063 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|wire_pll1_clk\[0\] 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll3.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll3.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742390347064 ""}  } { { "db/mmcm_ClockGenerator_altpll3.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll3.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742390347064 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742390347222 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742390347226 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742390347324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742390347324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742390347324 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742390347324 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742390347324 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742390347335 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742390347335 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742390347336 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742390347336 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742390347336 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742390347336 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742390347338 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742390347817 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 50 " "No exact pin location assignment(s) for 31 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742390348001 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|pll1 clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\|pll1 " "Successfully merged PLL clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|pll1 and PLL clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll2:auto_generated\|pll1" {  } { { "db/mmcm_ClockGenerator_altpll3.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll3.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1742390348039 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiPro-V1.sdc " "Synopsys Design Constraints File file not found: 'MiPro-V1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1742390348885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742390348885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1742390348907 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1742390348910 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1742390348959 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742390348960 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1742390348961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742390349739 ""}  } { { "db/mmcm_ClockGenerator_altpll3.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll3.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742390349739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll3:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742390349739 ""}  } { { "db/mmcm_ClockGenerator_altpll3.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/db/mmcm_ClockGenerator_altpll3.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742390349739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "externalClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node externalClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742390349739 ""}  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 15624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742390349739 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742390349739 ""}  } { { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 303 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 4485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742390349739 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742390350452 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742390350460 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742390350460 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742390350470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742390350485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742390350500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742390350500 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742390350508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742390350791 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742390350800 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742390350800 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1742390350810 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1742390350810 ""} { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "17 unused 3.3V 0 4 13 " "Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 0 input, 4 output, 13 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1742390350810 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1742390350810 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742390350810 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 42 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 13 39 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742390350811 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1742390350811 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742390350811 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[0\] " "Node \"sevenSegmentLEDs\[1\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[1\] " "Node \"sevenSegmentLEDs\[1\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[2\] " "Node \"sevenSegmentLEDs\[1\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[3\] " "Node \"sevenSegmentLEDs\[1\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[4\] " "Node \"sevenSegmentLEDs\[1\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[5\] " "Node \"sevenSegmentLEDs\[1\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[1\]\[6\] " "Node \"sevenSegmentLEDs\[1\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[1\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[0\] " "Node \"sevenSegmentLEDs\[2\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[1\] " "Node \"sevenSegmentLEDs\[2\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[2\] " "Node \"sevenSegmentLEDs\[2\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[3\] " "Node \"sevenSegmentLEDs\[2\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[4\] " "Node \"sevenSegmentLEDs\[2\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[5\] " "Node \"sevenSegmentLEDs\[2\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[2\]\[6\] " "Node \"sevenSegmentLEDs\[2\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[2\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[0\] " "Node \"sevenSegmentLEDs\[3\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[1\] " "Node \"sevenSegmentLEDs\[3\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[2\] " "Node \"sevenSegmentLEDs\[3\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[3\] " "Node \"sevenSegmentLEDs\[3\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[4\] " "Node \"sevenSegmentLEDs\[3\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[5\] " "Node \"sevenSegmentLEDs\[3\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[3\]\[6\] " "Node \"sevenSegmentLEDs\[3\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[3\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[0\] " "Node \"sevenSegmentLEDs\[4\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[1\] " "Node \"sevenSegmentLEDs\[4\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[2\] " "Node \"sevenSegmentLEDs\[4\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[3\] " "Node \"sevenSegmentLEDs\[4\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[4\] " "Node \"sevenSegmentLEDs\[4\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[5\] " "Node \"sevenSegmentLEDs\[4\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[4\]\[6\] " "Node \"sevenSegmentLEDs\[4\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[4\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[0\] " "Node \"sevenSegmentLEDs\[5\]\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[1\] " "Node \"sevenSegmentLEDs\[5\]\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[2\] " "Node \"sevenSegmentLEDs\[5\]\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[3\] " "Node \"sevenSegmentLEDs\[5\]\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[4\] " "Node \"sevenSegmentLEDs\[5\]\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[5\] " "Node \"sevenSegmentLEDs\[5\]\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sevenSegmentLEDs\[5\]\[6\] " "Node \"sevenSegmentLEDs\[5\]\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sevenSegmentLEDs\[5\]\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742390351373 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1742390351373 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742390351373 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742390351387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742390352520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742390353324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742390353383 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742390361426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742390361426 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742390362539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "51 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 51% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742390367299 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742390367299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742390374719 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1742390374719 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742390374719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742390374721 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.84 " "Total time spent on timing analysis during the Fitter is 3.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742390375037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742390375100 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1742390375100 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742390376861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742390376865 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1742390376865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742390378680 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742390380155 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742390380864 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 MAX 10 " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[0\] 3.3-V LVTTL AB7 " "Pin digitalIO_pins\[0\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[0] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[0\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[1\] 3.3-V LVTTL AB8 " "Pin digitalIO_pins\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[1] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[1\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[2\] 3.3-V LVTTL AB9 " "Pin digitalIO_pins\[2\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[2] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[2\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[3\] 3.3-V LVTTL AB13 " "Pin digitalIO_pins\[3\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[3] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[3\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[4\] 3.3-V LVTTL AA11 " "Pin digitalIO_pins\[4\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[4] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[4\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[5\] 3.3-V LVTTL R13 " "Pin digitalIO_pins\[5\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[5] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[5\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[6\] 3.3-V LVTTL P12 " "Pin digitalIO_pins\[6\] uses I/O standard 3.3-V LVTTL at P12" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[6] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[6\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[7\] 3.3-V LVTTL V13 " "Pin digitalIO_pins\[7\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[7] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[7\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[8\] 3.3-V LVTTL W14 " "Pin digitalIO_pins\[8\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[8] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[8\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[9\] 3.3-V LVTTL W12 " "Pin digitalIO_pins\[9\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[9] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[9\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[10\] 3.3-V LVTTL AB12 " "Pin digitalIO_pins\[10\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[10] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[10\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[11\] 3.3-V LVTTL W13 " "Pin digitalIO_pins\[11\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[11] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[11\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[12\] 3.3-V LVTTL AA13 " "Pin digitalIO_pins\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[12] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[12\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[13\] 3.3-V LVTTL Y14 " "Pin digitalIO_pins\[13\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[13] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[13\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[14\] 3.3-V LVTTL Y13 " "Pin digitalIO_pins\[14\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[14] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[14\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[15\] 3.3-V LVTTL AA12 " "Pin digitalIO_pins\[15\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[15] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[15\]" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debugMode 3.3-V LVTTL A14 " "Pin debugMode uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { debugMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugMode" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enableSw 3.3-V LVTTL F15 " "Pin enableSw uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { enableSw } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "enableSw" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "externalClk 3.3-V LVTTL P11 " "Pin externalClk uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { externalClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "externalClk" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetBtn 3.3-V LVTTL B8 " "Pin resetBtn uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { resetBtn } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetBtn" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "programmingMode 3.3-V LVTTL A13 " "Pin programmingMode uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { programmingMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "programmingMode" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClk 3.3-V LVTTL A7 " "Pin manualClk uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClk" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClocking 3.3-V LVTTL B14 " "Pin manualClocking uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClocking } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClocking" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL AB5 " "Pin rx uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../VHDL Source Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/VHDL Source Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742390380882 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1742390380882 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/output_files/MiPro-V1.fit.smsg " "Generated suppressed messages file /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/output_files/MiPro-V1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742390381246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 45 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2171 " "Peak virtual memory: 2171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742390382228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 14:19:42 2025 " "Processing ended: Wed Mar 19 14:19:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742390382228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742390382228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742390382228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742390382228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742390383351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742390383351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 14:19:43 2025 " "Processing started: Wed Mar 19 14:19:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742390383351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742390383351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742390383351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742390383537 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742390384888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742390384924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "390 " "Peak virtual memory: 390 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742390385942 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 14:19:45 2025 " "Processing ended: Wed Mar 19 14:19:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742390385942 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742390385942 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742390385942 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742390385942 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742390386560 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742390386968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742390386968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 14:19:46 2025 " "Processing started: Wed Mar 19 14:19:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742390386968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742390386968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MiPro-V1 -c MiPro-V1 " "Command: quartus_sta MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742390386968 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742390386994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742390387134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742390387134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387153 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MiPro-V1.sdc " "Synopsys Design Constraints File file not found: 'MiPro-V1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1742390387623 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387624 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name externalClk externalClk " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name externalClk externalClk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1742390387645 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1742390387645 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1742390387645 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390387645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387645 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1742390387647 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1742390387678 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390387678 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742390387680 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742390387684 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1742390387721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.470 " "Worst-case setup slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.470               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.073               0.000 externalClk  " "    4.073               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.704               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   28.704               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.356 " "Worst-case hold slack is 0.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 externalClk  " "    0.356               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.405               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.480               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.938 " "Worst-case recovery slack is 2.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.938               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.938               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.220               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.220               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 5.714 " "Worst-case removal slack is 5.714" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.714               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.714               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.158               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.158               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.584 " "Worst-case minimum pulse width slack is 4.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.584               0.000 externalClk  " "    4.584               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.653               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.653               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.675               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.675               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390387774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390387774 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390387835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390387835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390387835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390387835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.040 ns " "Worst Case Available Settling Time: 38.040 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390387835 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390387835 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390387835 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742390387838 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742390387868 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1742390387868 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742390389676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390389936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.274 " "Worst-case setup slack is 2.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390389993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390389993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.274               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.274               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390389993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.657               0.000 externalClk  " "    4.657               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390389993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.766               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.766               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390389993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390389993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 externalClk  " "    0.330               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.334               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.404               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.018 " "Worst-case recovery slack is 4.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.018               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.018               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.278               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.278               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.717 " "Worst-case removal slack is 4.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.717               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.717               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.125               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.125               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.595 " "Worst-case minimum pulse width slack is 4.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.595               0.000 externalClk  " "    4.595               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.673               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.694               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.694               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390025 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.138 ns " "Worst Case Available Settling Time: 38.138 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390090 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390390090 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742390390093 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390390323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.925 " "Worst-case setup slack is 5.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.925               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.925               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.884               0.000 externalClk  " "    6.884               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.211               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   34.211               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 externalClk  " "    0.163               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.202               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.235               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.461 " "Worst-case recovery slack is 6.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.461               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.461               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.582               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.582               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.802 " "Worst-case removal slack is 2.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.802               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.802               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390372 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.009               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.009               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390372 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.327 " "Worst-case minimum pulse width slack is 4.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.327               0.000 externalClk  " "    4.327               0.000 externalClk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    9.710               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.718               0.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742390390375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742390390375 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.095 ns " "Worst Case Available Settling Time: 39.095 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390436 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742390390436 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742390390436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742390391021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742390391034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742390391089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 14:19:51 2025 " "Processing ended: Wed Mar 19 14:19:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742390391089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742390391089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742390391089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742390391089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1742390392201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742390392202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 19 14:19:52 2025 " "Processing started: Wed Mar 19 14:19:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742390392202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742390392202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MiPro-V1 -c MiPro-V1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742390392202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1742390392414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MiPro-V1.vho /home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/simulation/questa/ simulation " "Generated file MiPro-V1.vho in folder \"/home/jonas/git/MiPro-XG-V1/src/Hardware/QuartusProject/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1742390393203 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "643 " "Peak virtual memory: 643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742390393255 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 19 14:19:53 2025 " "Processing ended: Wed Mar 19 14:19:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742390393255 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742390393255 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742390393255 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742390393255 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742390393867 ""}
