
****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:32:59 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ../catch_timing_summary.tcl
# open_checkpoint postRoute.dcp
Command: open_checkpoint postRoute.dcp
INFO: [Netlist 29-17] Analyzing 906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3
Loading clock regions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockRegion.xml
Loading clock buffers from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ClockBuffers.xml
Loading clock placement rules from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx330t/ffg1157/Package.xml
Loading io standards from /ecad/Vivado-2014.3/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /ecad/Vivado-2014.3/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/LU8PEEng/.Xil/Vivado-20107-lazarus/dcp/LU8PEEng.xdc]
Finished Parsing XDC File [/afs/elis.ugent.be/group/hes/projects/vivado_experiments/VIVADO_xc7vx330t_speedgrade3/LU8PEEng/.Xil/Vivado-20107-lazarus/dcp/LU8PEEng.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1234.137 ; gain = 31.672 ; free physical = 9372 ; free virtual = 30161
Restored from archive | CPU: 2.300000 secs | Memory: 29.829674 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1234.137 ; gain = 31.672 ; free physical = 9372 ; free virtual = 30161
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 5 instances

INFO: [Project 1-484] Checkpoint was created with build 1034051
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1234.137 ; gain = 424.609 ; free physical = 9438 ; free virtual = 30162
# puts "Report timing_summary"
Report timing_summary
# report_timing_summary
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Thu Mar 19 17:20:34 2015
| Host         : lazarus running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing_summary
| Design       : LU8PEEng
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: compBlock/curWriteByteEn0Reg1_reg[30]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: compBlock/curWriteByteEn1Reg1_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[27]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[28]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[31]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn0Reg1_reg[9]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[0]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[10]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[11]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[12]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[13]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[14]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[15]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[16]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[17]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[18]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[19]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[1]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[20]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[21]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[22]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[23]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[24]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[25]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[26]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[27]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[28]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[29]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[2]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[30]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[31]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[3]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[4]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[5]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[6]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[7]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[8]/C (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: compBlock/leftWriteByteEn1Reg1_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 113 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 93 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.261      -82.649                     31                 8091        0.073        0.000                      0                 8091       19.326        0.000                       0                  5350  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -3.261      -82.649                     31                 8091        0.073        0.000                      0                 8091       19.326        0.000                       0                  5350  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           31  Failing Endpoints,  Worst Slack       -3.261ns,  Total Violation      -82.649ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.326ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.261ns  (required time - arrival time)
  Source:                 compBlock/rec/d_man_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/multOperand_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        43.255ns  (logic 13.439ns (31.069%)  route 29.816ns (68.931%))
  Logic Levels:           141  (CARRY4=93 LUT2=3 LUT3=2 LUT4=1 LUT5=21 LUT6=21)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.340ns = ( 43.340 - 40.000 ) 
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.586     0.586 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.711     2.297    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.377 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        1.300     3.677    compBlock/rec/clk_IBUF_BUFG
    SLICE_X85Y125                                                     r  compBlock/rec/d_man_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y125        FDRE (Prop_fdre_C_Q)         0.216     3.893 f  compBlock/rec/d_man_reg[3]/Q
                         net (fo=70, routed)          0.391     4.284    compBlock/rec/d_man[3]
    SLICE_X84Y122        LUT2 (Prop_lut2_I1_O)        0.043     4.327 r  compBlock/rec/multOperand[0]_i_92/O
                         net (fo=1, routed)           0.000     4.327    compBlock/rec/n_0_multOperand[0]_i_92
    SLICE_X84Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.584 r  compBlock/rec/multOperand_reg[0]_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.584    compBlock/rec/n_0_multOperand_reg[0]_i_39
    SLICE_X84Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.633 r  compBlock/rec/multOperand_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.633    compBlock/rec/n_0_multOperand_reg[0]_i_13
    SLICE_X84Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.682 r  compBlock/rec/multOperand_reg[0]_i_3/CO[3]
                         net (fo=246, routed)         0.579     5.261    compBlock/rec/div_man[23]
    SLICE_X85Y122        LUT3 (Prop_lut3_I1_O)        0.043     5.304 r  compBlock/rec/multOperand[30]_i_730/O
                         net (fo=1, routed)           0.000     5.304    compBlock/rec/n_0_multOperand[30]_i_730
    SLICE_X85Y122        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     5.561 r  compBlock/rec/multOperand_reg[30]_i_624/CO[3]
                         net (fo=1, routed)           0.000     5.561    compBlock/rec/n_0_multOperand_reg[30]_i_624
    SLICE_X85Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.610 r  compBlock/rec/multOperand_reg[30]_i_562/CO[3]
                         net (fo=1, routed)           0.000     5.610    compBlock/rec/n_0_multOperand_reg[30]_i_562
    SLICE_X85Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.659 r  compBlock/rec/multOperand_reg[30]_i_485/CO[3]
                         net (fo=1, routed)           0.007     5.666    compBlock/rec/n_0_multOperand_reg[30]_i_485
    SLICE_X85Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.715 r  compBlock/rec/multOperand_reg[30]_i_392/CO[3]
                         net (fo=1, routed)           0.000     5.715    compBlock/rec/n_0_multOperand_reg[30]_i_392
    SLICE_X85Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     5.868 r  compBlock/rec/multOperand_reg[30]_i_290/O[1]
                         net (fo=6, routed)           0.514     6.382    compBlock/rec/divide/numer210[17]
    SLICE_X85Y130        LUT5 (Prop_lut5_I3_O)        0.119     6.501 r  compBlock/rec/multOperand[30]_i_291/O
                         net (fo=1, routed)           0.161     6.663    compBlock/rec/n_0_multOperand[30]_i_291
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.043     6.706 r  compBlock/rec/multOperand[30]_i_133/O
                         net (fo=1, routed)           0.337     7.042    compBlock/rec/n_0_multOperand[30]_i_133
    SLICE_X86Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     7.287 r  compBlock/rec/multOperand_reg[30]_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.287    compBlock/rec/n_0_multOperand_reg[30]_i_56
    SLICE_X86Y123        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     7.409 r  compBlock/rec/multOperand_reg[30]_i_15/CO[0]
                         net (fo=144, routed)         0.576     7.986    compBlock/rec/O2[0]
    SLICE_X82Y121        LUT6 (Prop_lut6_I1_O)        0.127     8.113 f  compBlock/rec/multOperand[30]_i_202/O
                         net (fo=3, routed)           0.296     8.409    compBlock/rec/n_0_multOperand[30]_i_202
    SLICE_X85Y121        LUT4 (Prop_lut4_I3_O)        0.043     8.452 r  compBlock/rec/multOperand[30]_i_93/O
                         net (fo=1, routed)           0.339     8.791    compBlock/rec/n_0_multOperand[30]_i_93
    SLICE_X87Y123        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     9.053 r  compBlock/rec/multOperand_reg[30]_i_39/CO[3]
                         net (fo=1, routed)           0.000     9.053    compBlock/rec/n_0_multOperand_reg[30]_i_39
    SLICE_X87Y124        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075     9.128 r  compBlock/rec/multOperand_reg[30]_i_12/CO[1]
                         net (fo=184, routed)         0.499     9.627    compBlock/rec/O1[11]
    SLICE_X90Y121        LUT5 (Prop_lut5_I1_O)        0.118     9.745 r  compBlock/rec/multOperand[30]_i_593/O
                         net (fo=7, routed)           0.339    10.084    compBlock/rec/n_0_multOperand[30]_i_593
    SLICE_X91Y121        LUT5 (Prop_lut5_I1_O)        0.043    10.127 r  compBlock/rec/multOperand[30]_i_455/O
                         net (fo=1, routed)           0.383    10.511    compBlock/rec/n_0_multOperand[30]_i_455
    SLICE_X89Y124        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    10.702 r  compBlock/rec/multOperand_reg[30]_i_264/CO[3]
                         net (fo=1, routed)           0.007    10.708    compBlock/rec/n_0_multOperand_reg[30]_i_264
    SLICE_X89Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.757 r  compBlock/rec/multOperand_reg[30]_i_120/CO[3]
                         net (fo=1, routed)           0.000    10.757    compBlock/rec/n_0_multOperand_reg[30]_i_120
    SLICE_X89Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.806 r  compBlock/rec/multOperand_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.806    compBlock/rec/n_0_multOperand_reg[30]_i_51
    SLICE_X89Y127        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.881 r  compBlock/rec/multOperand_reg[30]_i_14/CO[1]
                         net (fo=164, routed)         0.583    11.464    compBlock/rec/O1[10]
    SLICE_X84Y133        LUT5 (Prop_lut5_I1_O)        0.118    11.582 f  compBlock/rec/multOperand[30]_i_422/O
                         net (fo=4, routed)           0.320    11.903    compBlock/rec/n_0_multOperand[30]_i_422
    SLICE_X86Y133        LUT5 (Prop_lut5_I0_O)        0.043    11.946 r  compBlock/rec/multOperand[30]_i_218/O
                         net (fo=1, routed)           0.509    12.455    compBlock/rec/n_0_multOperand[30]_i_218
    SLICE_X91Y123        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    12.646 r  compBlock/rec/multOperand_reg[30]_i_103/CO[3]
                         net (fo=1, routed)           0.000    12.646    compBlock/rec/n_0_multOperand_reg[30]_i_103
    SLICE_X91Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.695 r  compBlock/rec/multOperand_reg[30]_i_44/CO[3]
                         net (fo=1, routed)           0.007    12.702    compBlock/rec/n_0_multOperand_reg[30]_i_44
    SLICE_X91Y125        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    12.809 r  compBlock/rec/multOperand_reg[30]_i_13/CO[2]
                         net (fo=191, routed)         0.527    13.336    compBlock/rec/O1[9]
    SLICE_X90Y133        LUT5 (Prop_lut5_I1_O)        0.123    13.459 r  compBlock/rec/multOperand[23]_i_173/O
                         net (fo=9, routed)           0.437    13.896    compBlock/rec/n_0_multOperand[23]_i_173
    SLICE_X91Y127        LUT6 (Prop_lut6_I0_O)        0.043    13.939 r  compBlock/rec/multOperand[23]_i_66/O
                         net (fo=1, routed)           0.263    14.202    compBlock/rec/n_0_multOperand[23]_i_66
    SLICE_X92Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    14.478 r  compBlock/rec/multOperand_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    14.478    compBlock/rec/n_0_multOperand_reg[23]_i_14
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    14.585 r  compBlock/rec/multOperand_reg[23]_i_5/CO[2]
                         net (fo=177, routed)         0.544    15.129    compBlock/rec/O1[8]
    SLICE_X90Y122        LUT5 (Prop_lut5_I1_O)        0.122    15.251 f  compBlock/rec/multOperand[23]_i_111/O
                         net (fo=5, routed)           0.406    15.656    compBlock/rec/n_0_multOperand[23]_i_111
    SLICE_X92Y120        LUT6 (Prop_lut6_I5_O)        0.043    15.699 r  compBlock/rec/multOperand[23]_i_33/O
                         net (fo=1, routed)           0.338    16.037    compBlock/rec/n_0_multOperand[23]_i_33
    SLICE_X93Y122        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242    16.279 r  compBlock/rec/multOperand_reg[23]_i_7/CO[3]
                         net (fo=201, routed)         0.647    16.927    compBlock/rec/div_man[16]
    SLICE_X92Y120        LUT5 (Prop_lut5_I1_O)        0.043    16.970 r  compBlock/rec/multOperand[23]_i_595/O
                         net (fo=9, routed)           0.439    17.409    compBlock/rec/n_0_multOperand[23]_i_595
    SLICE_X96Y121        LUT6 (Prop_lut6_I0_O)        0.043    17.452 r  compBlock/rec/multOperand[23]_i_396/O
                         net (fo=1, routed)           0.345    17.797    compBlock/rec/n_0_multOperand[23]_i_396
    SLICE_X97Y124        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    17.988 r  compBlock/rec/multOperand_reg[23]_i_192/CO[3]
                         net (fo=1, routed)           0.007    17.995    compBlock/rec/n_0_multOperand_reg[23]_i_192
    SLICE_X97Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.044 r  compBlock/rec/multOperand_reg[23]_i_79/CO[3]
                         net (fo=1, routed)           0.000    18.044    compBlock/rec/n_0_multOperand_reg[23]_i_79
    SLICE_X97Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.093 r  compBlock/rec/multOperand_reg[23]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.093    compBlock/rec/n_0_multOperand_reg[23]_i_21
    SLICE_X97Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.142 r  compBlock/rec/multOperand_reg[23]_i_6/CO[3]
                         net (fo=187, routed)         0.779    18.920    compBlock/rec/div_man[15]
    SLICE_X94Y123        LUT5 (Prop_lut5_I1_O)        0.043    18.963 r  compBlock/rec/multOperand[22]_i_98/O
                         net (fo=9, routed)           0.361    19.325    compBlock/rec/n_0_multOperand[22]_i_98
    SLICE_X94Y123        LUT6 (Prop_lut6_I0_O)        0.043    19.368 r  compBlock/rec/multOperand[22]_i_44/O
                         net (fo=1, routed)           0.385    19.753    compBlock/rec/n_0_multOperand[22]_i_44
    SLICE_X94Y127        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245    19.998 r  compBlock/rec/multOperand_reg[22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.998    compBlock/rec/n_0_multOperand_reg[22]_i_18
    SLICE_X94Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.048 r  compBlock/rec/multOperand_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.048    compBlock/rec/n_0_multOperand_reg[22]_i_10
    SLICE_X94Y129        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122    20.170 r  compBlock/rec/multOperand_reg[22]_i_5/CO[0]
                         net (fo=212, routed)         0.540    20.710    compBlock/rec/O3[0]
    SLICE_X101Y125       LUT5 (Prop_lut5_I1_O)        0.127    20.837 f  compBlock/rec/multOperand[30]_i_655/O
                         net (fo=9, routed)           0.313    21.150    compBlock/rec/n_0_multOperand[30]_i_655
    SLICE_X97Y122        LUT6 (Prop_lut6_I5_O)        0.043    21.193 r  compBlock/rec/multOperand[30]_i_515/O
                         net (fo=1, routed)           0.346    21.539    compBlock/rec/n_0_multOperand[30]_i_515
    SLICE_X95Y125        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    21.801 r  compBlock/rec/multOperand_reg[30]_i_313/CO[3]
                         net (fo=1, routed)           0.000    21.801    compBlock/rec/n_0_multOperand_reg[30]_i_313
    SLICE_X95Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.850 r  compBlock/rec/multOperand_reg[30]_i_159/CO[3]
                         net (fo=1, routed)           0.000    21.850    compBlock/rec/n_0_multOperand_reg[30]_i_159
    SLICE_X95Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.899 r  compBlock/rec/multOperand_reg[30]_i_81/CO[3]
                         net (fo=1, routed)           0.000    21.899    compBlock/rec/n_0_multOperand_reg[30]_i_81
    SLICE_X95Y128        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127    22.026 r  compBlock/rec/multOperand_reg[30]_i_37/CO[0]
                         net (fo=196, routed)         0.634    22.660    compBlock/rec/O1[7]
    SLICE_X95Y131        LUT5 (Prop_lut5_I1_O)        0.135    22.795 f  compBlock/rec/multOperand[30]_i_349/O
                         net (fo=6, routed)           0.459    23.255    compBlock/rec/n_0_multOperand[30]_i_349
    SLICE_X94Y139        LUT6 (Prop_lut6_I5_O)        0.129    23.384 r  compBlock/rec/multOperand[30]_i_174/O
                         net (fo=1, routed)           0.337    23.721    compBlock/rec/n_0_multOperand[30]_i_174
    SLICE_X95Y135        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    23.912 r  compBlock/rec/multOperand_reg[30]_i_84/CO[3]
                         net (fo=1, routed)           0.000    23.912    compBlock/rec/n_0_multOperand_reg[30]_i_84
    SLICE_X95Y136        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    23.987 r  compBlock/rec/multOperand_reg[30]_i_38/CO[1]
                         net (fo=218, routed)         0.505    24.492    compBlock/rec/O1[6]
    SLICE_X98Y130        LUT5 (Prop_lut5_I1_O)        0.118    24.610 r  compBlock/rec/multOperand[23]_i_773/O
                         net (fo=9, routed)           0.547    25.157    compBlock/rec/n_0_multOperand[23]_i_773
    SLICE_X97Y144        LUT6 (Prop_lut6_I0_O)        0.043    25.200 r  compBlock/rec/multOperand[14]_i_293/O
                         net (fo=1, routed)           0.467    25.667    compBlock/rec/n_0_multOperand[14]_i_293
    SLICE_X96Y134        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    25.863 r  compBlock/rec/multOperand_reg[14]_i_206/CO[3]
                         net (fo=1, routed)           0.000    25.863    compBlock/rec/n_0_multOperand_reg[14]_i_206
    SLICE_X96Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.913 r  compBlock/rec/multOperand_reg[14]_i_133/CO[3]
                         net (fo=1, routed)           0.000    25.913    compBlock/rec/n_0_multOperand_reg[14]_i_133
    SLICE_X96Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.963 r  compBlock/rec/multOperand_reg[14]_i_62/CO[3]
                         net (fo=1, routed)           0.000    25.963    compBlock/rec/n_0_multOperand_reg[14]_i_62
    SLICE_X96Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.013 r  compBlock/rec/multOperand_reg[14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    26.013    compBlock/rec/n_0_multOperand_reg[14]_i_27
    SLICE_X96Y138        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    26.087 r  compBlock/rec/multOperand_reg[14]_i_10/CO[1]
                         net (fo=206, routed)         0.633    26.720    compBlock/rec/O1[5]
    SLICE_X100Y124       LUT5 (Prop_lut5_I1_O)        0.120    26.840 r  compBlock/rec/multOperand[14]_i_283/O
                         net (fo=9, routed)           0.251    27.091    compBlock/rec/n_0_multOperand[14]_i_283
    SLICE_X101Y124       LUT6 (Prop_lut6_I0_O)        0.043    27.134 r  compBlock/rec/multOperand[14]_i_236/O
                         net (fo=1, routed)           0.484    27.618    compBlock/rec/n_0_multOperand[14]_i_236
    SLICE_X97Y128        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184    27.802 r  compBlock/rec/multOperand_reg[14]_i_149/CO[3]
                         net (fo=1, routed)           0.000    27.802    compBlock/rec/n_0_multOperand_reg[14]_i_149
    SLICE_X97Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.851 r  compBlock/rec/multOperand_reg[14]_i_72/CO[3]
                         net (fo=1, routed)           0.000    27.851    compBlock/rec/n_0_multOperand_reg[14]_i_72
    SLICE_X97Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.900 r  compBlock/rec/multOperand_reg[14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.900    compBlock/rec/n_0_multOperand_reg[14]_i_32
    SLICE_X97Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.949 r  compBlock/rec/multOperand_reg[14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    27.949    compBlock/rec/n_0_multOperand_reg[14]_i_13
    SLICE_X97Y132        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    28.056 r  compBlock/rec/multOperand_reg[14]_i_8/CO[2]
                         net (fo=227, routed)         0.630    28.686    compBlock/rec/O1[4]
    SLICE_X98Y140        LUT3 (Prop_lut3_I1_O)        0.123    28.809 f  compBlock/rec/multOperand[14]_i_119/O
                         net (fo=2, routed)           0.497    29.305    compBlock/rec/n_0_multOperand[14]_i_119
    SLICE_X96Y141        LUT6 (Prop_lut6_I5_O)        0.043    29.348 r  compBlock/rec/multOperand[14]_i_50/O
                         net (fo=1, routed)           0.401    29.750    compBlock/rec/n_0_multOperand[14]_i_50
    SLICE_X98Y134        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    29.937 r  compBlock/rec/multOperand_reg[14]_i_20/CO[3]
                         net (fo=1, routed)           0.000    29.937    compBlock/rec/n_0_multOperand_reg[14]_i_20
    SLICE_X98Y135        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    30.044 r  compBlock/rec/multOperand_reg[14]_i_9/CO[2]
                         net (fo=204, routed)         0.622    30.666    compBlock/div_man[9]
    SLICE_X103Y131       LUT5 (Prop_lut5_I1_O)        0.122    30.788 r  compBlock/multOperand[23]_i_762/O
                         net (fo=9, routed)           0.347    31.135    compBlock/rec/I17
    SLICE_X102Y131       LUT6 (Prop_lut6_I0_O)        0.043    31.178 r  compBlock/rec/multOperand[23]_i_625/O
                         net (fo=1, routed)           0.271    31.448    compBlock/rec/n_0_multOperand[23]_i_625
    SLICE_X100Y132       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.196    31.644 r  compBlock/rec/multOperand_reg[23]_i_460/CO[3]
                         net (fo=1, routed)           0.000    31.644    compBlock/rec/n_0_multOperand_reg[23]_i_460
    SLICE_X100Y133       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.694 r  compBlock/rec/multOperand_reg[23]_i_255/CO[3]
                         net (fo=1, routed)           0.000    31.694    compBlock/rec/n_0_multOperand_reg[23]_i_255
    SLICE_X100Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.744 r  compBlock/rec/multOperand_reg[23]_i_112/CO[3]
                         net (fo=1, routed)           0.000    31.744    compBlock/rec/n_0_multOperand_reg[23]_i_112
    SLICE_X100Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.794 r  compBlock/rec/multOperand_reg[23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    31.794    compBlock/rec/n_0_multOperand_reg[23]_i_40
    SLICE_X100Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    31.844 r  compBlock/rec/multOperand_reg[23]_i_9/CO[3]
                         net (fo=235, routed)         0.768    32.612    compBlock/rec/div_man[8]
    SLICE_X102Y132       LUT5 (Prop_lut5_I1_O)        0.043    32.655 r  compBlock/rec/multOperand[23]_i_714/O
                         net (fo=9, routed)           0.458    33.113    compBlock/rec/n_0_multOperand[23]_i_714
    SLICE_X102Y134       LUT6 (Prop_lut6_I0_O)        0.043    33.156 r  compBlock/rec/multOperand[23]_i_550/O
                         net (fo=1, routed)           0.097    33.254    compBlock/rec/n_0_multOperand[23]_i_550
    SLICE_X103Y134       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262    33.516 r  compBlock/rec/multOperand_reg[23]_i_327/CO[3]
                         net (fo=1, routed)           0.000    33.516    compBlock/rec/n_0_multOperand_reg[23]_i_327
    SLICE_X103Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.565 r  compBlock/rec/multOperand_reg[23]_i_144/CO[3]
                         net (fo=1, routed)           0.000    33.565    compBlock/rec/n_0_multOperand_reg[23]_i_144
    SLICE_X103Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.614 r  compBlock/rec/multOperand_reg[23]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.614    compBlock/rec/n_0_multOperand_reg[23]_i_52
    SLICE_X103Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.663 r  compBlock/rec/multOperand_reg[23]_i_11/CO[3]
                         net (fo=209, routed)         0.806    34.469    compBlock/rec/div_man[7]
    SLICE_X105Y131       LUT5 (Prop_lut5_I1_O)        0.043    34.512 r  compBlock/rec/multOperand[22]_i_242/O
                         net (fo=9, routed)           0.231    34.743    compBlock/rec/n_0_multOperand[22]_i_242
    SLICE_X105Y131       LUT6 (Prop_lut6_I0_O)        0.043    34.786 r  compBlock/rec/multOperand[23]_i_780/O
                         net (fo=1, routed)           0.259    35.045    compBlock/rec/n_0_multOperand[23]_i_780
    SLICE_X104Y133       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    35.232 r  compBlock/rec/multOperand_reg[23]_i_672/CO[3]
                         net (fo=1, routed)           0.000    35.232    compBlock/rec/n_0_multOperand_reg[23]_i_672
    SLICE_X104Y134       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.282 r  compBlock/rec/multOperand_reg[23]_i_514/CO[3]
                         net (fo=1, routed)           0.000    35.282    compBlock/rec/n_0_multOperand_reg[23]_i_514
    SLICE_X104Y135       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.332 r  compBlock/rec/multOperand_reg[23]_i_299/CO[3]
                         net (fo=1, routed)           0.000    35.332    compBlock/rec/n_0_multOperand_reg[23]_i_299
    SLICE_X104Y136       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.382 r  compBlock/rec/multOperand_reg[23]_i_132/CO[3]
                         net (fo=1, routed)           0.000    35.382    compBlock/rec/n_0_multOperand_reg[23]_i_132
    SLICE_X104Y137       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    35.432 r  compBlock/rec/multOperand_reg[23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    35.432    compBlock/rec/n_0_multOperand_reg[23]_i_49
    SLICE_X104Y138       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122    35.554 r  compBlock/rec/multOperand_reg[23]_i_10/CO[0]
                         net (fo=240, routed)         0.394    35.947    compBlock/rec/O4[0]
    SLICE_X107Y136       LUT5 (Prop_lut5_I1_O)        0.127    36.074 r  compBlock/rec/multOperand[5]_i_160/O
                         net (fo=9, routed)           0.322    36.396    compBlock/rec/n_0_multOperand[5]_i_160
    SLICE_X109Y137       LUT6 (Prop_lut6_I0_O)        0.043    36.439 r  compBlock/rec/multOperand[22]_i_180/O
                         net (fo=1, routed)           0.286    36.726    compBlock/rec/n_0_multOperand[22]_i_180
    SLICE_X108Y139       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184    36.910 r  compBlock/rec/multOperand_reg[22]_i_117/CO[3]
                         net (fo=1, routed)           0.000    36.910    compBlock/rec/n_0_multOperand_reg[22]_i_117
    SLICE_X108Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.959 r  compBlock/rec/multOperand_reg[22]_i_62/CO[3]
                         net (fo=1, routed)           0.000    36.959    compBlock/rec/n_0_multOperand_reg[22]_i_62
    SLICE_X108Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.008 r  compBlock/rec/multOperand_reg[22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    37.008    compBlock/rec/n_0_multOperand_reg[22]_i_28
    SLICE_X108Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    37.057 r  compBlock/rec/multOperand_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.057    compBlock/rec/n_0_multOperand_reg[22]_i_14
    SLICE_X108Y143       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127    37.184 r  compBlock/rec/multOperand_reg[22]_i_7/CO[0]
                         net (fo=217, routed)         0.340    37.524    compBlock/rec/O1[2]
    SLICE_X109Y142       LUT5 (Prop_lut5_I1_O)        0.130    37.654 r  compBlock/rec/multOperand[5]_i_134/O
                         net (fo=9, routed)           0.442    38.096    compBlock/rec/n_0_multOperand[5]_i_134
    SLICE_X104Y141       LUT6 (Prop_lut6_I0_O)        0.043    38.139 r  compBlock/rec/multOperand[5]_i_150/O
                         net (fo=1, routed)           0.337    38.476    compBlock/rec/n_0_multOperand[5]_i_150
    SLICE_X104Y143       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    38.663 r  compBlock/rec/multOperand_reg[5]_i_105/CO[3]
                         net (fo=1, routed)           0.000    38.663    compBlock/rec/n_0_multOperand_reg[5]_i_105
    SLICE_X104Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.713 r  compBlock/rec/multOperand_reg[5]_i_56/CO[3]
                         net (fo=1, routed)           0.000    38.713    compBlock/rec/n_0_multOperand_reg[5]_i_56
    SLICE_X104Y145       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.763 r  compBlock/rec/multOperand_reg[5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.763    compBlock/rec/n_0_multOperand_reg[5]_i_29
    SLICE_X104Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.813 r  compBlock/rec/multOperand_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.813    compBlock/rec/n_0_multOperand_reg[5]_i_12
    SLICE_X104Y147       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.887 r  compBlock/rec/multOperand_reg[5]_i_6/CO[1]
                         net (fo=254, routed)         0.460    39.347    compBlock/div_man[4]
    SLICE_X104Y150       LUT6 (Prop_lut6_I1_O)        0.120    39.467 r  compBlock/multOperand[8]_i_168/O
                         net (fo=10, routed)          0.515    39.982    compBlock/rec/I24
    SLICE_X102Y139       LUT2 (Prop_lut2_I0_O)        0.043    40.025 r  compBlock/rec/multOperand[8]_i_186/O
                         net (fo=1, routed)           0.000    40.025    compBlock/rec/n_0_multOperand[8]_i_186
    SLICE_X102Y139       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173    40.198 r  compBlock/rec/multOperand_reg[8]_i_169/CO[3]
                         net (fo=1, routed)           0.000    40.198    compBlock/rec/n_0_multOperand_reg[8]_i_169
    SLICE_X102Y140       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.248 r  compBlock/rec/multOperand_reg[8]_i_147/CO[3]
                         net (fo=1, routed)           0.000    40.248    compBlock/rec/n_0_multOperand_reg[8]_i_147
    SLICE_X102Y141       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.298 r  compBlock/rec/multOperand_reg[8]_i_144/CO[3]
                         net (fo=1, routed)           0.000    40.298    compBlock/rec/n_0_multOperand_reg[8]_i_144
    SLICE_X102Y142       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    40.348 r  compBlock/rec/multOperand_reg[8]_i_110/CO[3]
                         net (fo=1, routed)           0.000    40.348    compBlock/rec/n_0_multOperand_reg[8]_i_110
    SLICE_X102Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102    40.450 r  compBlock/rec/multOperand_reg[8]_i_106/O[0]
                         net (fo=2, routed)           0.511    40.961    compBlock/rec/n_7_multOperand_reg[8]_i_106
    SLICE_X103Y147       LUT5 (Prop_lut5_I0_O)        0.119    41.080 r  compBlock/rec/multOperand[16]_i_111/O
                         net (fo=8, routed)           0.411    41.491    compBlock/rec/n_0_multOperand[16]_i_111
    SLICE_X100Y150       LUT6 (Prop_lut6_I0_O)        0.043    41.534 r  compBlock/rec/multOperand[8]_i_60/O
                         net (fo=1, routed)           0.307    41.841    compBlock/rec/n_0_multOperand[8]_i_60
    SLICE_X100Y145       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.276    42.117 r  compBlock/rec/multOperand_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    42.117    compBlock/rec/n_0_multOperand_reg[8]_i_27
    SLICE_X100Y146       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.167 r  compBlock/rec/multOperand_reg[8]_i_14/CO[3]
                         net (fo=1, routed)           0.000    42.167    compBlock/rec/n_0_multOperand_reg[8]_i_14
    SLICE_X100Y147       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    42.217 r  compBlock/rec/multOperand_reg[8]_i_7/CO[3]
                         net (fo=1, routed)           0.000    42.217    compBlock/rec/n_0_multOperand_reg[8]_i_7
    SLICE_X100Y148       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    42.324 r  compBlock/rec/multOperand_reg[8]_i_4/CO[2]
                         net (fo=194, routed)         0.412    42.736    compBlock/O3[0]
    SLICE_X99Y146        LUT5 (Prop_lut5_I1_O)        0.122    42.858 r  compBlock/multOperand[0]_i_205/O
                         net (fo=5, routed)           0.344    43.202    compBlock/rec/I25
    SLICE_X97Y146        LUT6 (Prop_lut6_I0_O)        0.043    43.245 r  compBlock/rec/multOperand[16]_i_130/O
                         net (fo=1, routed)           0.320    43.565    compBlock/rec/n_0_multOperand[16]_i_130
    SLICE_X95Y142        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191    43.756 r  compBlock/rec/multOperand_reg[16]_i_98/CO[3]
                         net (fo=1, routed)           0.000    43.756    compBlock/rec/n_0_multOperand_reg[16]_i_98
    SLICE_X95Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.805 r  compBlock/rec/multOperand_reg[16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    43.805    compBlock/rec/n_0_multOperand_reg[16]_i_58
    SLICE_X95Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.854 r  compBlock/rec/multOperand_reg[16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    43.854    compBlock/rec/n_0_multOperand_reg[16]_i_31
    SLICE_X95Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.903 r  compBlock/rec/multOperand_reg[16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    43.903    compBlock/rec/n_0_multOperand_reg[16]_i_18
    SLICE_X95Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.952 r  compBlock/rec/multOperand_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.952    compBlock/rec/n_0_multOperand_reg[16]_i_11
    SLICE_X95Y147        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107    44.059 r  compBlock/rec/multOperand_reg[16]_i_8/CO[2]
                         net (fo=89, routed)          0.466    44.526    compBlock/rec/O1[0]
    SLICE_X96Y145        LUT5 (Prop_lut5_I1_O)        0.123    44.649 r  compBlock/rec/multOperand[0]_i_204/O
                         net (fo=2, routed)           0.234    44.883    compBlock/rec/n_0_multOperand[0]_i_204
    SLICE_X96Y144        LUT6 (Prop_lut6_I0_O)        0.043    44.926 r  compBlock/rec/multOperand[0]_i_173/O
                         net (fo=1, routed)           0.244    45.169    compBlock/rec/n_0_multOperand[0]_i_173
    SLICE_X94Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187    45.356 r  compBlock/rec/multOperand_reg[0]_i_136/CO[3]
                         net (fo=1, routed)           0.000    45.356    compBlock/rec/n_0_multOperand_reg[0]_i_136
    SLICE_X94Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.406 r  compBlock/rec/multOperand_reg[0]_i_94/CO[3]
                         net (fo=1, routed)           0.000    45.406    compBlock/rec/n_0_multOperand_reg[0]_i_94
    SLICE_X94Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.456 r  compBlock/rec/multOperand_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.456    compBlock/rec/n_0_multOperand_reg[0]_i_44
    SLICE_X94Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.506 r  compBlock/rec/multOperand_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000    45.506    compBlock/rec/n_0_multOperand_reg[0]_i_18
    SLICE_X94Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.556 r  compBlock/rec/multOperand_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.556    compBlock/rec/n_0_multOperand_reg[0]_i_4
    SLICE_X94Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.606 r  compBlock/rec/multOperand_reg[0]_i_2/CO[3]
                         net (fo=23, routed)          1.020    46.626    compBlock/rec/div_man[0]
    SLICE_X93Y123        LUT2 (Prop_lut2_I0_O)        0.043    46.669 r  compBlock/rec/multOperand[6]_i_2/O
                         net (fo=1, routed)           0.219    46.889    compBlock/rec/n_0_multOperand[6]_i_2
    SLICE_X92Y122        LUT6 (Prop_lut6_I1_O)        0.043    46.932 r  compBlock/rec/multOperand[6]_i_1/O
                         net (fo=1, routed)           0.000    46.932    compBlock/n_103_rec
    SLICE_X92Y122        FDRE                                         r  compBlock/multOperand_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H32                                               0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.471    40.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.605    42.076    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    42.148 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        1.192    43.340    compBlock/clk_IBUF_BUFG
    SLICE_X92Y122                                                     r  compBlock/multOperand_reg[6]/C
                         clock pessimism              0.301    43.642    
                         clock uncertainty           -0.035    43.606    
    SLICE_X92Y122        FDRE (Setup_fdre_C_D)        0.064    43.670    compBlock/multOperand_reg[6]
  -------------------------------------------------------------------
                         required time                         43.670    
                         arrival time                         -46.932    
  -------------------------------------------------------------------
                         slack                                 -3.261    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 compBlock/curWriteData1Reg1_reg[87]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            compBlock/currentBlock1/inst1/mem_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.481%)  route 0.134ns (59.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.124     0.124 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.909     1.033    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.631     1.690    compBlock/clk_IBUF_BUFG
    SLICE_X23Y131                                                     r  compBlock/curWriteData1Reg1_reg[87]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y131        FDRE (Prop_fdre_C_Q)         0.091     1.781 r  compBlock/curWriteData1Reg1_reg[87]/Q
                         net (fo=1, routed)           0.134     1.915    compBlock/currentBlock1/inst1/I3[87]
    RAMB36_X1Y25         RAMB36E1                                     r  compBlock/currentBlock1/inst1/mem_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H32                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    H32                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.978     1.269    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.299 r  clk_IBUF_BUFG_inst/O
                         net (fo=5349, routed)        0.872     2.170    compBlock/currentBlock1/inst1/clk_IBUF_BUFG
    RAMB36_X1Y25                                                      r  compBlock/currentBlock1/inst1/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.447     1.723    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.119     1.842    compBlock/currentBlock1/inst1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893     40.000  38.107  RAMB18_X1Y36  DTU/raddress_store/inst1/mem_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.674     20.000  19.326  SLICE_X6Y174  DTU/cmd_store/inst1/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.674     20.000  19.326  SLICE_X6Y174  DTU/cmd_store/inst1/mem_reg_0_15_0_5/RAMA/CLK



report_timing_summary: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1886.484 ; gain = 652.348 ; free physical = 8916 ; free virtual = 29639
# quit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 19 17:20:35 2015...
