// Seed: 458084989
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wor id_4;
  inout reg id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  wire id_6;
  initial id_3 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri1 id_1,
    output tri id_2,
    output supply1 id_3
);
  parameter id_5 = 1;
  bit id_6;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  always @(1'b0) begin : LABEL_0
    id_6 <= id_6;
  end
endmodule
