#-----------------------------------------------------------
# Vivado v2014.4.1 (64-bit)
# SW Build 1149489 on Thu Feb 19 16:23:09 MST 2015
# IP Build 1147552 on Wed Feb 18 14:25:16 MST 2015
# Start of session at: Tue Sep 26 12:55:31 2017
# Process ID: 15336
# Log file: F:/FPGA2016/DEMO/vivado.log
# Journal file: F:/FPGA2016/DEMO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/FPGA2016/DEMO/starfire.xpr
open_bd_design {F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
create_bd_port -dir O iic1
delete_bd_objs [get_bd_ports iic1]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_1] [get_bd_intf_ports IIC_1]
endgroup
set_property location {796 358} [get_bd_intf_ports IIC_1]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd]
make_wrapper -files [get_files F:/FPGA2016/DEMO/starfire.srcs/sources_1/bd/design_1/design_1.bd] -fileset [get_filesets sources_1] -inst_template
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
set_property location {3 780 39} [get_bd_cells axi_iic_0]
set_property location {2 572 47} [get_bd_cells axi_iic_0]
set_property location {2 577 665} [get_bd_cells axi_iic_0]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_iic_0/S_AXI]
set_property location {2.5 849 456} [get_bd_cells axi_iic_0]
set_property location {3 868 458} [get_bd_cells axi_iic_0]
set_property location {3 851 444} [get_bd_cells axi_iic_0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins processing_system7_0_axi_periph/S00_ARESETN] [get_bd_pins axi_iic_0/s_axi_aresetn]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC
connect_bd_intf_net [get_bd_intf_pins axi_iic_0/IIC] [get_bd_intf_ports IIC]
endgroup
set_property name IIC2 [get_bd_intf_ports IIC]
set_property name IIC_2 [get_bd_intf_ports IIC2]
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} CONFIG.PCW_UART0_UART0_IO {MIO 50 .. 51} CONFIG.PCW_I2C0_GRP_INT_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_I2C0_GRP_INT_ENABLE {0}] [get_bd_cells processing_system7_0]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_iic_0_IIC]
delete_bd_objs [get_bd_intf_ports IIC_2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells axi_iic_0]
undo
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI]
disconnect_bd_net /processing_system7_0_FCLK_CLK0 [get_bd_pins axi_iic_0/s_axi_aclk]
disconnect_bd_net /rst_processing_system7_0_50M_peripheral_aresetn [get_bd_pins axi_iic_0/s_axi_aresetn]
delete_bd_objs [get_bd_cells axi_iic_0]
validate_bd_design
regenerate_bd_layout
save_bd_design
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
