// Seed: 1772441935
module module_0 (
    output wire id_0,
    output wand id_1,
    output tri id_2,
    output wire id_3
    , id_17#(
        .id_18(1 == 1'b0),
        .id_19(1)
    ),
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input tri id_11,
    output supply1 id_12,
    input wire id_13,
    input tri1 id_14
    , id_20,
    input uwire id_15
);
  assign id_12 = id_20;
  logic [7:0] id_21;
  wor id_22;
  assign id_22 = 1;
  assign id_1  = 1;
  integer id_23;
  assign id_21[1] = 1 + id_22 - id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input tri id_4
);
  module_0(
      id_1, id_1, id_1, id_1, id_3, id_3, id_0, id_1, id_1, id_1, id_1, id_4, id_1, id_0, id_3, id_4
  );
endmodule
