





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="vgaregs-style.css">
    <title>VGA registers » VGA » Regs</title>
    <meta name="description" content="VGA registers">
    <link rel="prev" href="vgaregs-9324.html">
    <link rel="next" href="vgaregs-11989.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="vgaregs-about.html">About</a></li>


          

<li><a href="vgaregs-9324.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="vgaregs-11989.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>VGA</li>
            <ul>
              <li><a href="index.html">Regs</a></li>
              <li><a href="vgaregs-43932.html">ASM</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">Memory mode reg.       index 04h  SEQU</span></span><br /><span class="line"></span><br /><span class="line">Layout  b3     C4   Chain 4</span><br /><span class="line">        b2     O/E  Odd/even</span><br /><span class="line">        b1     EM   Extended memory (1 if &gt; 64 KB memory present)</span><br /><span class="line">        b0     A/G  (EGA only)</span><br /><span class="line"></span><br /><span class="line">- Chain four (bit 3)</span><br /><span class="line">        Controls the manner in which the display memory bit planes are</span><br /><span class="line">        accessed.</span><br /><span class="line">        - In a write mode, the display bit plane is normally selected</span><br /><span class="line">          by the EM0-EM3 enable memory mask fields of the Map mask</span><br /><span class="line">          register. Any combination of the four display planes may be</span><br /><span class="line">          accessed simultaneously. In mode 13h, the four display</span><br /><span class="line">          planes are chained together, and only one can be selected at</span><br /><span class="line">          a time. In this mode, the two low-order address bits are</span><br /><span class="line">          used to select which of the four display planes are enabled.</span><br /><span class="line">          Thus, four sequential bytes written to the display memory</span><br /><span class="line">          are stored so that one byte occupies an identical addressed</span><br /><span class="line">          location in each of the 4 display planes.</span><br /><span class="line">        - In a read mode, only one display memory bit plane can be</span><br /><span class="line">          active at a time. The active bit plane is normally selected</span><br /><span class="line">          by the read map select (RMS) field of the Read map register.</span><br /><span class="line">          In mode 13h, the operation is identical to the write</span><br /><span class="line">          operation above, with the Read map select register being</span><br /><span class="line">          ignored and the display plane being selected by the</span><br /><span class="line">          low-order A1 and A0 address bits.</span><br /><span class="line"></span><br /><span class="line">        0 : The display planes are selected via the Map mask and the</span><br /><span class="line">            Read map select registers.</span><br /><span class="line">        1 : The display planes are selected by the low-order A1 and A0</span><br /><span class="line">            address bits; the four display planes are assumed to be</span><br /><span class="line">            chained.</span><br /><span class="line"></span><br /><span class="line">- Odd/even (bit 2)</span><br /><span class="line">        Determines whether the processor addresses a display memory</span><br /><span class="line">        plane sequentially, or whether odd addresses access planes 1</span><br /><span class="line">        and 3 and even addresses access display planes 0 and 2.</span><br /><span class="line"></span><br /><span class="line">        Note that the value of this bit should be the complement of</span><br /><span class="line">        the value in the OE field of the Mode register.</span><br /><span class="line"></span><br /><span class="line">        0 : Enables the odd/even addressing mode.</span><br /><span class="line">        1 : Directs the system to use a sequential addressing mode.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li><a href="vgaregs-8737.html">Map mask</a></li>
        
          <li><a href="vgaregs-28609.html">Read map select</a></li>
        
          <li><a href="vgaregs-28912.html">Mode register</a></li>
        
      </ul>
    </nav>
  


      </article>

    </section>

  </body>

</html>

