Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Oct  2 05:13:27 2018
| Host         : DEV-WIN10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zsys_wrapper
| Device       : 7z010-clg225
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.267      -99.322                    336                28821        0.040        0.000                      0                28694       -0.807       -2.085                       5                 13107  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 3.375}        6.749           148.170         
clk_fpga_1                               {0.000 4.875}        9.750           102.564         
clk_fpga_2                               {0.000 2.500}        5.000           200.000         
clk_fpga_3                               {0.000 40.714}       81.428          12.281          
csi_clk                                  {0.000 10.000}       20.000          50.000          
  pclk                                   {10.000 50.000}      80.000          12.500          
zsys_i/video_out/clk_wiz_1/inst/clk_in1  {0.000 4.875}        9.750           102.564         
  clk_out1_zsys_clk_wiz_1_0              {0.000 6.739}        13.477          74.199          
  clk_out2_zsys_clk_wiz_1_0              {0.000 3.369}        6.739           148.397         
  clk_out3_zsys_clk_wiz_1_0              {0.000 0.674}        1.348           741.987         
  clkfbout_zsys_clk_wiz_1_0              {0.000 39.000}       78.000          12.821          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    -1.267      -99.322                    336                22708        0.040        0.000                      0                22708        0.875        0.000                       0                  9966  
clk_fpga_1                                                                                                                                                                                 7.595        0.000                       0                     1  
clk_fpga_2                                     1.581        0.000                      0                   78        0.153        0.000                      0                   78        0.264        0.000                       0                    42  
csi_clk                                                                                                                                                                                   17.845        0.000                       0                     8  
  pclk                                        38.642        0.000                      0                  608        0.095        0.000                      0                  608       39.020        0.000                       0                   382  
zsys_i/video_out/clk_wiz_1/inst/clk_in1                                                                                                                                                    2.875        0.000                       0                     1  
  clk_out1_zsys_clk_wiz_1_0                    2.941        0.000                      0                 5040        0.060        0.000                      0                 5040        5.489        0.000                       0                  2625  
  clk_out2_zsys_clk_wiz_1_0                    1.565        0.000                      0                  147        0.133        0.000                      0                  147        2.869        0.000                       0                    73  
  clk_out3_zsys_clk_wiz_1_0                                                                                                                                                               -0.807       -2.085                       5                     6  
  clkfbout_zsys_clk_wiz_1_0                                                                                                                                                               22.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pclk                       clk_fpga_0                      78.566        0.000                      0                   10                                                                        
clk_out1_zsys_clk_wiz_1_0  clk_fpga_0                      11.838        0.000                      0                   44                                                                        
clk_fpga_0                 pclk                             5.283        0.000                      0                   10                                                                        
clk_fpga_0                 clk_out1_zsys_clk_wiz_1_0        5.213        0.000                      0                   63                                                                        
clk_out1_zsys_clk_wiz_1_0  clk_out2_zsys_clk_wiz_1_0        3.413        0.000                      0                   30        0.071        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 ----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**          clk_fpga_0                 clk_fpga_0                       2.906        0.000                      0                   96        0.547        0.000                      0                   96  
**async_default**          clk_out2_zsys_clk_wiz_1_0  clk_out2_zsys_clk_wiz_1_0        4.663        0.000                      0                   17        0.391        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          336  Failing Endpoints,  Worst Slack       -1.267ns,  Total Violation      -99.322ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 2.602ns (35.933%)  route 4.639ns (64.067%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.199     5.722    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.846 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4/O
                         net (fo=1, routed)           0.000     5.846    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.378 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=5, routed)           1.183     7.561    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60__3
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.685 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25/O
                         net (fo=1, routed)           0.796     8.481    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.605 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.797     9.402    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_target_reg[49]
    SLICE_X7Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=4, routed)           0.324     9.850    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.974 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i[5]_i_1__0/O
                         net (fo=5, routed)           0.340    10.314    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aresetn_d_reg_0
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.506     9.448    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.230     9.678    
                         clock uncertainty           -0.107     9.571    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.524     9.047    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 2.602ns (35.933%)  route 4.639ns (64.067%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.199     5.722    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.846 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4/O
                         net (fo=1, routed)           0.000     5.846    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.378 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=5, routed)           1.183     7.561    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60__3
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.685 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25/O
                         net (fo=1, routed)           0.796     8.481    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.605 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.797     9.402    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_target_reg[49]
    SLICE_X7Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=4, routed)           0.324     9.850    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.974 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i[5]_i_1__0/O
                         net (fo=5, routed)           0.340    10.314    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aresetn_d_reg_0
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.506     9.448    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.230     9.678    
                         clock uncertainty           -0.107     9.571    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.524     9.047    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 2.602ns (35.933%)  route 4.639ns (64.067%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.199     5.722    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.846 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4/O
                         net (fo=1, routed)           0.000     5.846    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.378 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=5, routed)           1.183     7.561    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60__3
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.685 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25/O
                         net (fo=1, routed)           0.796     8.481    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.605 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.797     9.402    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_target_reg[49]
    SLICE_X7Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=4, routed)           0.324     9.850    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.974 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i[5]_i_1__0/O
                         net (fo=5, routed)           0.340    10.314    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aresetn_d_reg_0
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.506     9.448    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.230     9.678    
                         clock uncertainty           -0.107     9.571    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.524     9.047    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 2.602ns (35.933%)  route 4.639ns (64.067%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.199     5.722    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.846 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4/O
                         net (fo=1, routed)           0.000     5.846    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.378 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=5, routed)           1.183     7.561    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60__3
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.685 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25/O
                         net (fo=1, routed)           0.796     8.481    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.605 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.797     9.402    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_target_reg[49]
    SLICE_X7Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=4, routed)           0.324     9.850    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.974 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i[5]_i_1__0/O
                         net (fo=5, routed)           0.340    10.314    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aresetn_d_reg_0
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.506     9.448    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.230     9.678    
                         clock uncertainty           -0.107     9.571    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.524     9.047    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -1.267ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.241ns  (logic 2.602ns (35.933%)  route 4.639ns (64.067%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[0])
                                                      1.450     4.523 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[0]
                         net (fo=17, routed)          1.199     5.722    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_arid[0]
    SLICE_X3Y42          LUT6 (Prop_lut6_I2_O)        0.124     5.846 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4/O
                         net (fo=1, routed)           0.000     5.846    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry_i_4_n_0
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.378 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60_carry/CO[3]
                         net (fo=5, routed)           1.183     7.561    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_60__3
    SLICE_X7Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.685 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25/O
                         net (fo=1, routed)           0.796     8.481    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_25_n_0
    SLICE_X7Y42          LUT6 (Prop_lut6_I0_O)        0.124     8.605 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.797     9.402    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_target_reg[49]
    SLICE_X7Y44          LUT6 (Prop_lut6_I3_O)        0.124     9.526 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i[0]_i_2/O
                         net (fo=4, routed)           0.324     9.850    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I1_O)        0.124     9.974 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.m_target_hot_i[5]_i_1__0/O
                         net (fo=5, routed)           0.340    10.314    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aresetn_d_reg_0
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.506     9.448    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X6Y43          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.230     9.678    
                         clock uncertainty           -0.107     9.571    
    SLICE_X6Y43          FDRE (Setup_fdre_C_R)       -0.524     9.047    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                         -10.314    
  -------------------------------------------------------------------
                         slack                                 -1.267    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.453ns (34.340%)  route 4.690ns (65.660%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[7])
                                                      1.453     4.526 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[7]
                         net (fo=17, routed)          1.209     5.735    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[7]
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.859    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.239 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=5, routed)           1.429     7.668    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70__3
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.792 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37/O
                         net (fo=1, routed)           0.573     8.365    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.489 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_10/O
                         net (fo=2, routed)           0.657     9.146    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[58]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_4/O
                         net (fo=2, routed)           0.432     9.702    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     9.826 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=5, routed)           0.390    10.216    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg_0
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.547     9.489    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.266     9.755    
                         clock uncertainty           -0.107     9.648    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429     9.219    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.453ns (34.340%)  route 4.690ns (65.660%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[7])
                                                      1.453     4.526 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[7]
                         net (fo=17, routed)          1.209     5.735    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[7]
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.859    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.239 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=5, routed)           1.429     7.668    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70__3
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.792 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37/O
                         net (fo=1, routed)           0.573     8.365    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.489 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_10/O
                         net (fo=2, routed)           0.657     9.146    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[58]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_4/O
                         net (fo=2, routed)           0.432     9.702    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     9.826 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=5, routed)           0.390    10.216    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg_0
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.547     9.489    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.266     9.755    
                         clock uncertainty           -0.107     9.648    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429     9.219    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.453ns (34.340%)  route 4.690ns (65.660%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[7])
                                                      1.453     4.526 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[7]
                         net (fo=17, routed)          1.209     5.735    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[7]
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.859    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.239 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=5, routed)           1.429     7.668    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70__3
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.792 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37/O
                         net (fo=1, routed)           0.573     8.365    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.489 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_10/O
                         net (fo=2, routed)           0.657     9.146    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[58]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_4/O
                         net (fo=2, routed)           0.432     9.702    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     9.826 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=5, routed)           0.390    10.216    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg_0
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.547     9.489    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.266     9.755    
                         clock uncertainty           -0.107     9.648    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429     9.219    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.453ns (34.340%)  route 4.690ns (65.660%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[7])
                                                      1.453     4.526 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[7]
                         net (fo=17, routed)          1.209     5.735    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[7]
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.859    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.239 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=5, routed)           1.429     7.668    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70__3
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.792 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37/O
                         net (fo=1, routed)           0.573     8.365    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.489 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_10/O
                         net (fo=2, routed)           0.657     9.146    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[58]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_4/O
                         net (fo=2, routed)           0.432     9.702    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     9.826 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=5, routed)           0.390    10.216    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg_0
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.547     9.489    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.266     9.755    
                         clock uncertainty           -0.107     9.648    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429     9.219    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 -0.997    

Slack (VIOLATED) :        -0.997ns  (required time - arrival time)
  Source:                 zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 2.453ns (34.340%)  route 4.690ns (65.660%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 9.489 - 6.749 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.765     3.073    zsys_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[7])
                                                      1.453     4.526 r  zsys_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[7]
                         net (fo=17, routed)          1.209     5.735    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[7]
    SLICE_X0Y49          LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.859    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry_i_2__0_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.239 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70_carry/CO[3]
                         net (fo=5, routed)           1.429     7.668    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_70__3
    SLICE_X2Y47          LUT6 (Prop_lut6_I3_O)        0.124     7.792 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37/O
                         net (fo=1, routed)           0.573     8.365    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_37_n_0
    SLICE_X3Y49          LUT6 (Prop_lut6_I3_O)        0.124     8.489 f  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.m_target_hot_i[5]_i_10/O
                         net (fo=2, routed)           0.657     9.146    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_target_reg[58]
    SLICE_X2Y48          LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_4/O
                         net (fo=2, routed)           0.432     9.702    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/m_valid_i
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     9.826 r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[5]_i_1/O
                         net (fo=5, routed)           0.390    10.216    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aresetn_d_reg_0
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.547     9.489    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X1Y45          FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.266     9.755    
                         clock uncertainty           -0.107     9.648    
    SLICE_X1Y45          FDRE (Setup_fdre_C_R)       -0.429     9.219    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                 -0.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.085%)  route 0.115ns (44.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.553     0.894    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/m_axi_s2mm_aclk
    SLICE_X19Y21         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y21         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[10]/Q
                         net (fo=1, routed)           0.115     1.149    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[10]
    SLICE_X20Y20         SRL16E                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.819     1.189    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X20Y20         SRL16E                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4/CLK
                         clock pessimism             -0.262     0.927    
    SLICE_X20Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.110    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][57]_srl4
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.639%)  route 0.224ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.553     0.894    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_s2mm_aclk
    SLICE_X19Y27         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[7]/Q
                         net (fo=2, routed)           0.224     1.258    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/reg_module_vsize_reg[12][7]
    SLICE_X23Y25         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.812     1.182    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_s2mm_aclk
    SLICE_X23Y25         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]/C
                         clock pessimism             -0.034     1.148    
    SLICE_X23Y25         FDRE (Hold_fdre_C_D)         0.070     1.218    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.283%)  route 0.186ns (55.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.562     0.903    zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X16Y50         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y50         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  zsys_i/processing_system7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[28]/Q
                         net (fo=2, routed)           0.186     1.237    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/m_axi_rdata[28]
    SLICE_X16Y48         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.832     1.202    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/aclk
    SLICE_X16Y48         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.022     1.195    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/skid_buffer_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.149%)  route 0.199ns (60.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.557     0.898    zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X22Y37         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  zsys_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[8]/Q
                         net (fo=2, routed)           0.199     1.224    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rdata[8]
    SLICE_X21Y40         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.829     1.199    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X21Y40         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)         0.017     1.182    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.591%)  route 0.250ns (60.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.556     0.896    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X32Y18         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.250     1.311    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_90_out[13]
    RAMB36_X1Y3          RAMB36E1                                     r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.864     1.234    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_s2mm_aclk
    RAMB36_X1Y3          RAMB36E1                                     r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     1.268    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.864%)  route 0.211ns (53.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.551     0.892    zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/m_axi_s2mm_aclk
    SLICE_X25Y29         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  zsys_i/video_in/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_ioc_irq_set_i_reg/Q
                         net (fo=3, routed)           0.211     1.243    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s2mm_ioc_irq_set
    SLICE_X21Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.288 r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq_i_1/O
                         net (fo=1, routed)           0.000     1.288    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq_i_1_n_0
    SLICE_X21Y28         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.818     1.188    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/m_axi_s2mm_aclk
    SLICE_X21Y28         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq_reg/C
                         clock pessimism             -0.034     1.154    
    SLICE_X21Y28         FDRE (Hold_fdre_C_D)         0.091     1.245    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ioc_irq_reg
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.100%)  route 0.255ns (60.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.556     0.896    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/s_axis_s2mm_aclk
    SLICE_X32Y18         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_reg[23]/Q
                         net (fo=1, routed)           0.255     1.316    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/p_90_out[14]
    RAMB36_X1Y3          RAMB36E1                                     r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.864     1.234    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/s_axis_s2mm_aclk
    RAMB36_X1Y3          RAMB36E1                                     r  zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.262     0.972    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.268    zsys_i/video_in/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.561     0.901    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X17Y10         FDRE                                         r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y10         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr_reg[6]/Q
                         net (fo=2, routed)           0.067     1.110    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/DIA0
    SLICE_X16Y10         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.829     1.199    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/WCLK
    SLICE_X16Y10         RAMD32                                       r  zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
                         clock pessimism             -0.284     0.915    
    SLICE_X16Y10         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.062    zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.631%)  route 0.244ns (63.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.561     0.902    zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X25Y48         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  zsys_i/processing_system7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[35]/Q
                         net (fo=2, routed)           0.244     1.286    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/m_axi_rid[0]
    SLICE_X15Y47         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.832     1.202    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/aclk
    SLICE_X15Y47         FDRE                                         r  zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X15Y47         FDRE (Hold_fdre_C_D)         0.070     1.238    zsys_i/processing_system7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/skid_buffer_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.118%)  route 0.298ns (67.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.548     0.889    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X23Y71         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y71         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/Q
                         net (fo=1, routed)           0.298     1.328    zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X20Y61         SRLC32E                                      r  zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.827     1.197    zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y61         SRLC32E                                      r  zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.034     1.163    
    SLICE_X20Y61         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.278    zsys_i/processing_system7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.375 }
Period(ns):         6.749
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         6.749       1.750      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.749       3.805      RAMB36_X1Y2      zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB18_X2Y4      zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB18_X1Y9      zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB18_X1Y9      zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[0].pa_gamma_inst/douta_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB18_X1Y10     zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB18_X1Y10     zsys_i/video_in/axis_raw_demosaic_0/U0/gamma_rom_gen[2].pa_gamma_inst/douta_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB36_X1Y2      zsys_i/video_in/axis_raw_demosaic_0/U0/ram_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.749       4.173      RAMB36_X0Y0      zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.749       4.173      RAMB36_X0Y0      zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         3.374       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         3.375       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         3.374       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         3.375       0.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         3.374       2.124      SLICE_X16Y11     zsys_i/video_in/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.595ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 4.875 }
Period(ns):         9.750
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         9.750       7.595      BUFGCTRL_X0Y6  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.735    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.735    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.735    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.735    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]/C
                         clock pessimism              0.269     8.023    
                         clock uncertainty           -0.083     7.940    
    SLICE_X41Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.735    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.735    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                         clock pessimism              0.291     8.045    
                         clock uncertainty           -0.083     7.962    
    SLICE_X40Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.109ns  (logic 0.828ns (26.632%)  route 2.281ns (73.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 7.754 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.372     6.154    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.562     7.754    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]/C
                         clock pessimism              0.291     8.045    
                         clock uncertainty           -0.083     7.962    
    SLICE_X40Y22         FDRE (Setup_fdre_C_CE)      -0.205     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.828ns (26.859%)  route 2.255ns (73.141%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.345     6.128    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
                         clock pessimism              0.269     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205     7.737    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.828ns (26.859%)  route 2.255ns (73.141%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.345     6.128    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                         clock pessimism              0.269     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205     7.737    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_2 rise@5.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.083ns  (logic 0.828ns (26.859%)  route 2.255ns (73.141%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 7.757 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.737     3.045    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X40Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.456     3.501 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[4]/Q
                         net (fo=3, routed)           0.894     4.395    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[4]
    SLICE_X40Y22         LUT6 (Prop_lut6_I0_O)        0.124     4.519 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2/O
                         net (fo=6, routed)           0.424     4.943    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.067 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3/O
                         net (fo=2, routed)           0.591     5.658    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.calib_active_i_3_n_0
    SLICE_X42Y21         LUT6 (Prop_lut6_I4_O)        0.124     5.782 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[10]_i_1/O
                         net (fo=11, routed)          0.345     6.128    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/wait_cnt
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101     6.101    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.192 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          1.564     7.757    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism              0.269     8.025    
                         clock uncertainty           -0.083     7.942    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205     7.737    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          7.737    
                         arrival time                          -6.128    
  -------------------------------------------------------------------
                         slack                                  1.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.209ns (80.975%)  route 0.049ns (19.025%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/Q
                         net (fo=1, routed)           0.049     1.134    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in[0]
    SLICE_X43Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.179 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.179    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay[0]_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.092     1.026    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.168%)  route 0.118ns (38.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.118     1.180    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg_n_0_[1]
    SLICE_X42Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.225 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly[2]_i_1/O
                         net (fo=1, routed)           0.000     1.225    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in__0[2]
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     1.055    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164     1.084 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/Q
                         net (fo=1, routed)           0.082     1.167    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in[3]
    SLICE_X43Y23         LUT5 (Prop_lut5_I1_O)        0.045     1.212 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1/O
                         net (fo=1, routed)           0.000     1.212    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay[3]_i_1_n_0
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.091     1.025    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.583     0.924    zsys_i/video_in/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X40Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y20         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/Q
                         net (fo=1, routed)           0.062     1.113    zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg_n_0_[0]
    SLICE_X40Y20         LUT2 (Prop_lut2_I0_O)        0.099     1.212 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_i_1/O
                         net (fo=1, routed)           0.000     1.212    zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_i_1_n_0
    SLICE_X40Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.850     1.220    zsys_i/video_in/csi2_d_phy_rx_0/U0/in_delay_clk
    SLICE_X40Y20         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/C
                         clock pessimism             -0.296     0.924    
    SLICE_X40Y20         FDRE (Hold_fdre_C_D)         0.091     1.015    zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.199%)  route 0.152ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/Q
                         net (fo=6, routed)           0.152     1.213    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[3]
    SLICE_X42Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.848     1.218    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]/C
                         clock pessimism             -0.282     0.936    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.063     0.998    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.564%)  route 0.175ns (55.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X43Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/Q
                         net (fo=9, routed)           0.175     1.237    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg_n_0_[0]
    SLICE_X42Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.848     1.218    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y22         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]/C
                         clock pessimism             -0.282     0.936    
    SLICE_X42Y22         FDRE (Hold_fdre_C_D)         0.075     1.011    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.start_dly_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.011    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.947%)  route 0.195ns (51.053%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.195     1.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg_n_0_[3]
    SLICE_X42Y23         LUT5 (Prop_lut5_I4_O)        0.046     1.303 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly[5]_i_2/O
                         net (fo=1, routed)           0.000     1.303    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in__0[5]
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.131     1.065    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.813%)  route 0.195ns (51.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[3]/Q
                         net (fo=3, routed)           0.195     1.257    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg_n_0_[3]
    SLICE_X42Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.302 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly[4]_i_1/O
                         net (fo=1, routed)           0.000     1.302    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in__0[4]
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.120     1.054    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.226ns (66.404%)  route 0.114ns (33.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.582     0.923    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.128     1.051 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/Q
                         net (fo=5, routed)           0.114     1.165    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg_n_0_[7]
    SLICE_X41Y21         LUT6 (Prop_lut6_I1_O)        0.098     1.263 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.263    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt[8]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.849     1.219    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y21         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]/C
                         clock pessimism             -0.296     0.923    
    SLICE_X41Y21         FDRE (Hold_fdre_C_D)         0.092     1.015    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.805%)  route 0.203ns (52.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.580     0.920    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X41Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg[1]/Q
                         net (fo=3, routed)           0.203     1.265    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.end_dly_reg_n_0_[1]
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.310 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly[1]_i_1/O
                         net (fo=1, routed)           0.000     1.310    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/p_0_in__0[1]
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=41, routed)          0.846     1.216    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/in_delay_clk
    SLICE_X42Y23         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]/C
                         clock pessimism             -0.282     0.934    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121     1.055    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.sum_dly_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y0  zsys_i/video_in/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Min Period        n/a     IDELAYE2/C         n/a            2.360         5.000       2.640      IDELAY_X0Y24     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/C
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    zsys_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X43Y22     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0  zsys_i/video_in/csi2_d_phy_rx_0/U0/IDELAYCTRL_gen.IdlyCtrl_inst_0/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.delay_set_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/data_err_i_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/data_error_flag_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.wait_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y21     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/FSM_sequential_dly_gen.sm_state_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y22     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y23     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.curr_delay_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X43Y20     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.delay_set_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  csi_clk
  To Clock:  csi_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { csi_c_clk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I          n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/I
Min Period  n/a     BUFMRCE/I       n/a            2.155         20.000      17.845     BUFMRCE_X0Y1   zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         20.000      18.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         20.000      18.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         20.000      18.333     ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         20.000      18.333     ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKB
Min Period  n/a     BUFIO/I         n/a            1.666         20.000      18.334     BUFIO_X0Y1     zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFIO_inst/I
Min Period  n/a     BUFR/I          n/a            1.666         20.000      18.334     BUFR_X0Y1      zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack       38.642ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.642ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.235ns  (logic 0.459ns (37.170%)  route 0.776ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.853ns = ( 100.853 - 90.000 ) 
    Source Clock Delay      (SCD):    12.123ns = ( 62.123 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.749    62.123    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.459    62.582 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[10]/Q
                         net (fo=1, routed)           0.776    63.358    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[10]
    SLICE_X43Y15         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.570   100.853    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y15         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]/C
                         clock pessimism              1.244   102.097    
                         clock uncertainty           -0.035   102.062    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)       -0.062   102.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[2]
  -------------------------------------------------------------------
                         required time                        101.999    
                         arrival time                         -63.358    
  -------------------------------------------------------------------
                         slack                                 38.642    

Slack (MET) :             38.668ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.048ns  (logic 0.422ns (40.249%)  route 0.626ns (59.752%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.853ns = ( 100.853 - 90.000 ) 
    Source Clock Delay      (SCD):    12.123ns = ( 62.123 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.749    62.123    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.422    62.545 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[8]/Q
                         net (fo=1, routed)           0.626    63.171    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[8]
    SLICE_X43Y15         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.570   100.853    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y15         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]/C
                         clock pessimism              1.244   102.097    
                         clock uncertainty           -0.035   102.062    
    SLICE_X43Y15         FDRE (Setup_fdre_C_D)       -0.222   101.840    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[0]
  -------------------------------------------------------------------
                         required time                        101.840    
                         arrival time                         -63.171    
  -------------------------------------------------------------------
                         slack                                 38.668    

Slack (MET) :             38.705ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.049ns  (logic 0.422ns (40.213%)  route 0.627ns (59.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 100.858 - 90.000 ) 
    Source Clock Delay      (SCD):    12.127ns = ( 62.127 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.753    62.127    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    62.549 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[7]/Q
                         net (fo=1, routed)           0.627    63.176    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[7]
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.575   100.858    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[7]/C
                         clock pessimism              1.247   102.105    
                         clock uncertainty           -0.035   102.070    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.188   101.882    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                        101.882    
                         arrival time                         -63.176    
  -------------------------------------------------------------------
                         slack                                 38.705    

Slack (MET) :             38.769ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        1.102ns  (logic 0.459ns (41.657%)  route 0.643ns (58.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.852ns = ( 100.852 - 90.000 ) 
    Source Clock Delay      (SCD):    12.123ns = ( 62.123 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.749    62.123    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y14         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.459    62.582 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[14]/Q
                         net (fo=1, routed)           0.643    63.225    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[14]
    SLICE_X43Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.569   100.852    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]/C
                         clock pessimism              1.244   102.096    
                         clock uncertainty           -0.035   102.061    
    SLICE_X43Y16         FDRE (Setup_fdre_C_D)       -0.067   101.993    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                        101.993    
                         arrival time                         -63.225    
  -------------------------------------------------------------------
                         slack                                 38.769    

Slack (MET) :             38.936ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.805ns  (logic 0.422ns (52.453%)  route 0.383ns (47.548%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 100.858 - 90.000 ) 
    Source Clock Delay      (SCD):    12.127ns = ( 62.127 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.753    62.127    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    62.549 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[5]/Q
                         net (fo=1, routed)           0.383    62.931    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[5]
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.575   100.858    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]/C
                         clock pessimism              1.247   102.105    
                         clock uncertainty           -0.035   102.070    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.202   101.868    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                        101.868    
                         arrival time                         -62.931    
  -------------------------------------------------------------------
                         slack                                 38.936    

Slack (MET) :             38.937ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.786ns  (logic 0.422ns (53.716%)  route 0.364ns (46.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 100.858 - 90.000 ) 
    Source Clock Delay      (SCD):    12.127ns = ( 62.127 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.753    62.127    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    62.549 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[4]/Q
                         net (fo=1, routed)           0.364    62.912    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[4]
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.575   100.858    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]/C
                         clock pessimism              1.247   102.105    
                         clock uncertainty           -0.035   102.070    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.220   101.850    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[4]
  -------------------------------------------------------------------
                         required time                        101.850    
                         arrival time                         -62.912    
  -------------------------------------------------------------------
                         slack                                 38.937    

Slack (MET) :             39.000ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.756ns  (logic 0.422ns (55.791%)  route 0.334ns (44.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.858ns = ( 100.858 - 90.000 ) 
    Source Clock Delay      (SCD):    12.127ns = ( 62.127 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.753    62.127    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X43Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y8          FDRE (Prop_fdre_C_Q)         0.422    62.549 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[6]/Q
                         net (fo=1, routed)           0.334    62.883    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[6]
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.575   100.858    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X42Y8          FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]/C
                         clock pessimism              1.247   102.105    
                         clock uncertainty           -0.035   102.070    
    SLICE_X42Y8          FDRE (Setup_fdre_C_D)       -0.186   101.884    zsys_i/video_in/csi2_d_phy_rx_0/U0/dl0_datahs_reg[6]
  -------------------------------------------------------------------
                         required time                        101.883    
                         arrival time                         -62.883    
  -------------------------------------------------------------------
                         slack                                 39.000    

Slack (MET) :             39.021ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.895ns  (logic 0.459ns (51.275%)  route 0.436ns (48.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.851ns = ( 100.851 - 90.000 ) 
    Source Clock Delay      (SCD):    12.118ns = ( 62.118 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.744    62.118    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X39Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.459    62.577 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[9]/Q
                         net (fo=1, routed)           0.436    63.013    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[9]
    SLICE_X38Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.568   100.851    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X38Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]/C
                         clock pessimism              1.245   102.096    
                         clock uncertainty           -0.035   102.061    
    SLICE_X38Y16         FDRE (Setup_fdre_C_D)       -0.026   102.035    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[1]
  -------------------------------------------------------------------
                         required time                        102.035    
                         arrival time                         -63.013    
  -------------------------------------------------------------------
                         slack                                 39.021    

Slack (MET) :             39.043ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.814ns  (logic 0.459ns (56.386%)  route 0.355ns (43.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.851ns = ( 100.851 - 90.000 ) 
    Source Clock Delay      (SCD):    12.118ns = ( 62.118 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.744    62.118    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X39Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.459    62.577 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[15]/Q
                         net (fo=1, routed)           0.355    62.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[15]
    SLICE_X40Y17         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.568   100.851    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X40Y17         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]/C
                         clock pessimism              1.206   102.057    
                         clock uncertainty           -0.035   102.021    
    SLICE_X40Y17         FDRE (Setup_fdre_C_D)       -0.047   101.975    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[7]
  -------------------------------------------------------------------
                         required time                        101.975    
                         arrival time                         -62.932    
  -------------------------------------------------------------------
                         slack                                 39.043    

Slack (MET) :             39.048ns  (required time - arrival time)
  Source:                 zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (pclk rise@90.000ns - pclk fall@50.000ns)
  Data Path Delay:        0.808ns  (logic 0.459ns (56.794%)  route 0.349ns (43.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.851ns = ( 100.851 - 90.000 ) 
    Source Clock Delay      (SCD):    12.118ns = ( 62.118 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk fall edge)      50.000    50.000 f  
    N11                                               0.000    50.000 r  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    50.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.946    50.946 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    50.946    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816    51.762 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.946    53.708    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.124    53.832 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.719    54.551    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.101    54.652 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.280    56.932    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.103    57.035 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.393    58.428    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         1.031    59.459 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.814    60.273    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101    60.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.744    62.118    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X39Y16         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.459    62.577 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg[13]/Q
                         net (fo=1, routed)           0.349    62.926    zsys_i/video_in/csi2_d_phy_rx_0/U0/raw_fe_data_reg_n_0_[13]
    SLICE_X41Y17         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      90.000    90.000 f  
    N11                                               0.000    90.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    90.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.902    90.902 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    90.902    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    91.658 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.674    93.332    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.100    93.432 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.628    94.060    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    94.151 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           2.056    96.208    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.097    96.305 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           1.237    97.542    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.918    98.460 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.732    99.192    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    99.283 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         1.568   100.851    zsys_i/video_in/csi2_d_phy_rx_0/U0/rxbyteclkhs
    SLICE_X41Y17         FDRE                                         r  zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]/C
                         clock pessimism              1.206   102.057    
                         clock uncertainty           -0.035   102.021    
    SLICE_X41Y17         FDRE (Setup_fdre_C_D)       -0.047   101.975    zsys_i/video_in/csi2_d_phy_rx_0/U0/lane_1_gen.dl1_datahs_reg[5]
  -------------------------------------------------------------------
                         required time                        101.975    
                         arrival time                         -62.926    
  -------------------------------------------------------------------
                         slack                                 39.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.935%)  route 0.301ns (68.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 15.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.184ns = ( 14.184 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.586    14.184    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X39Y13         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141    14.325 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[10]/Q
                         net (fo=1, routed)           0.301    14.625    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[10]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.869    15.279    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.045    14.234    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[11])
                                                      0.296    14.530    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.530    
                         arrival time                          14.625    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.396ns  (logic 0.128ns (32.361%)  route 0.268ns (67.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 15.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 14.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.588    14.186    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X37Y11         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.128    14.314 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[3]/Q
                         net (fo=1, routed)           0.268    14.581    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[3]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.869    15.279    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.045    14.234    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243    14.477    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.477    
                         arrival time                          14.581    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.355%)  route 0.248ns (62.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 15.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.185ns = ( 14.185 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.587    14.185    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X38Y12         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.148    14.333 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[12]/Q
                         net (fo=1, routed)           0.248    14.581    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[12]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.869    15.279    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.045    14.234    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.242    14.476    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.476    
                         arrival time                          14.581    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.397ns  (logic 0.128ns (32.203%)  route 0.269ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 15.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.186ns = ( 14.186 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.588    14.186    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X37Y11         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.128    14.314 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[4]/Q
                         net (fo=1, routed)           0.269    14.583    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[4]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.869    15.279    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.045    14.234    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    14.477    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.477    
                         arrival time                          14.583    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 15.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.178ns = ( 14.178 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.580    14.178    zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X39Y21         FDRE                                         r  zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y21         FDRE (Prop_fdre_C_Q)         0.141    14.319 r  zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    14.385    zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X38Y21         LUT5 (Prop_lut5_I1_O)        0.045    14.430 r  zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    14.430    zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X38Y21         FDRE                                         r  zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.847    15.257    zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X38Y21         FDRE                                         r  zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -1.066    14.191    
    SLICE_X38Y21         FDRE (Hold_fdre_C_D)         0.121    14.312    zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                        -14.312    
                         arrival time                          14.430    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 15.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 14.160 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.562    14.160    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    14.301 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    14.357    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.831    15.241    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -1.081    14.160    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.078    14.238    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                        -14.238    
                         arrival time                          14.357    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.467ns  (logic 0.164ns (35.149%)  route 0.303ns (64.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 15.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.184ns = ( 14.184 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.586    14.184    zsys_i/video_in/csi_to_axis_0/U0/parser_inst/rxbyteclkhs
    SLICE_X38Y15         FDRE                                         r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164    14.348 r  zsys_i/video_in/csi_to_axis_0/U0/parser_inst/m_axis_tdata_reg[13]/Q
                         net (fo=1, routed)           0.303    14.651    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[13]
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.869    15.279    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB18_X2Y4          RAMB18E1                                     r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -1.045    14.234    
    RAMB18_X2Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.296    14.530    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                        -14.530    
                         arrival time                          14.651    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.187ns = ( 14.187 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.589    14.187    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    14.328 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    14.384    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.858    15.268    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -1.081    14.187    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.076    14.263    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                        -14.263    
                         arrival time                          14.384    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 15.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 14.160 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.562    14.160    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141    14.301 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    14.357    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.831    15.241    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -1.081    14.160    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.076    14.236    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                        -14.236    
                         arrival time                          14.357    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pclk rise@10.000ns - pclk rise@10.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.268ns = ( 15.268 - 10.000 ) 
    Source Clock Delay      (SCD):    4.187ns = ( 14.187 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pclk rise edge)      10.000    10.000 r  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.374    10.374 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.374    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244    10.618 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.875    11.493    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.045    11.538 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    11.796    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    11.822 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           0.747    12.568    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.033    12.601 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.456    13.057    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.270    13.327 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.245    13.572    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    13.598 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.589    14.187    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141    14.328 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    14.384    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock pclk rise edge)      10.000    10.000 f  
    N11                                               0.000    10.000 f  csi_c_clk_p (IN)
                         net (fo=0)                   0.000    10.000    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_rxp
    N11                  IBUFDS (Prop_ibufds_I_O)     0.408    10.408 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_ibufgds_inst/O
                         net (fo=1, routed)           0.000    10.408    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_g
    IDELAY_X0Y24         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306    10.714 f  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           1.003    11.717    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_d
    SLICE_X21Y46         LUT1 (Prop_lut1_I0_O)        0.056    11.773 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    12.066    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst_i_1_n_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    12.095 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/dly_gen.clk_inv_gen.BUFG_inst/O
                         net (fo=1, routed)           1.030    13.125    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/I
    BUFMRCE_X0Y1         BUFMRCE (Prop_bufmrce_I_O)
                                                      0.035    13.160 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFMRCE_inst/O
                         net (fo=2, routed)           0.509    13.669    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/clk_bufmr
    BUFR_X0Y1            BUFR (Prop_bufr_I_O)         0.431    14.100 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O
                         net (fo=4, routed)           0.281    14.381    zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/out_pclk
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    14.410 r  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/O
                         net (fo=378, routed)         0.858    15.268    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -1.081    14.187    
    SLICE_X37Y9          FDRE (Hold_fdre_C_D)         0.075    14.262    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                        -14.262    
                         arrival time                          14.384    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pclk
Waveform(ns):       { 10.000 50.000 }
Period(ns):         80.000
Sources:            { zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/BUFR_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         80.000      77.424     RAMB18_X2Y4    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         80.000      77.845     BUFGCTRL_X0Y5  zsys_i/video_in/csi2_d_phy_rx_0/U0/clock_system_inst/usr_BUFG_inst/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         80.000      78.333     ILOGIC_X0Y8    zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[0].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.667         80.000      78.333     ILOGIC_X0Y14   zsys_i/video_in/csi2_d_phy_rx_0/U0/bits_gen[1].line_if_inst/ISERDESE2_inst/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X36Y19   zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X36Y19   zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X36Y20   zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.s_and_m_aresetn_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X36Y9    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X35Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y22   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y22   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y20   zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.s_and_m_aresetn_r_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y9    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y8    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y11   zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y22   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         40.000      39.020     SLICE_X38Y22   zsys_i/video_in/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X36Y20   zsys_i/video_in/axis_data_fifo_0/inst/gen_async_clock_and_reset.s_and_m_aresetn_r_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y18   zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X43Y18   zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X42Y18   zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y18   zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X41Y18   zsys_i/video_in/csi_to_axis_0/U0/lane_align_inst/data_sr_reg[1][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1
  To Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/video_out/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 4.875 }
Period(ns):         9.750
Sources:            { zsys_i/video_out/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         9.750       8.501      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       9.750       90.250     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.875       2.875      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.941ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.580ns (5.922%)  route 9.214ns (94.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 15.031 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.736    11.440    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.554    15.031    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4]/C
                         clock pessimism              0.004    15.035    
                         clock uncertainty           -0.225    14.810    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.429    14.381    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][4]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             2.941ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.794ns  (logic 0.580ns (5.922%)  route 9.214ns (94.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.554ns = ( 15.031 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.736    11.440    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X36Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.554    15.031    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8]/C
                         clock pessimism              0.004    15.035    
                         clock uncertainty           -0.225    14.810    
    SLICE_X36Y79         FDRE (Setup_fdre_C_R)       -0.429    14.381    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][8]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -11.440    
  -------------------------------------------------------------------
                         slack                                  2.941    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.580ns (6.063%)  route 8.987ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.509    11.213    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    14.306    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][10]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.580ns (6.063%)  route 8.987ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.509    11.213    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    14.306    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][5]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.580ns (6.063%)  route 8.987ns (93.937%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.509    11.213    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X35Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X35Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X35Y80         FDRE (Setup_fdre_C_R)       -0.429    14.306    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][6]
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.580ns (6.150%)  route 8.851ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.374    11.077    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X34Y79         FDRE (Setup_fdre_C_R)       -0.524    14.211    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][10]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.580ns (6.150%)  route 8.851ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.374    11.077    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X34Y79         FDRE (Setup_fdre_C_R)       -0.524    14.211    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][2]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.580ns (6.150%)  route 8.851ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.374    11.077    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X34Y79         FDRE (Setup_fdre_C_R)       -0.524    14.211    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][4]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.580ns (6.150%)  route 8.851ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.374    11.077    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X34Y79         FDRE (Setup_fdre_C_R)       -0.524    14.211    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][5]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (clk_out1_zsys_clk_wiz_1_0 rise@13.477ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.580ns (6.150%)  route 8.851ns (93.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 14.956 - 13.477 ) 
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.646     1.646    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X19Y77         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y77         FDRE (Prop_fdre_C_Q)         0.456     2.102 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=64, routed)          2.478     4.580    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.704 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.374    11.077    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                     13.477    13.477 r  
    BUFGCTRL_X0Y6        BUFG                         0.000    13.477 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487    14.965    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.787 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.386    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.477 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.479    14.956    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X34Y79         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]/C
                         clock pessimism              0.004    14.960    
                         clock uncertainty           -0.225    14.735    
    SLICE_X34Y79         FDRE (Setup_fdre_C_R)       -0.524    14.211    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[12][6]
  -------------------------------------------------------------------
                         required time                         14.211    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.840%)  route 0.259ns (58.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.549     0.549    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X15Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32][2]/Q
                         net (fo=1, routed)           0.259     0.948    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[32].GEN_MUX_REG.data_out_reg_reg[32]_19[2]
    SLICE_X24Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.993 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1/O
                         net (fo=1, routed)           0.000     0.993    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][2]_i_1_n_0
    SLICE_X24Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.817     0.817    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X24Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X24Y80         FDRE (Hold_fdre_C_D)         0.121     0.933    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.291ns (65.704%)  route 0.152ns (34.296%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.558     0.558    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X23Y94         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_fdre_C_Q)         0.128     0.686 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][18]/Q
                         net (fo=1, routed)           0.152     0.838    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7[18]
    SLICE_X21Y93         LUT6 (Prop_lut6_I1_O)        0.098     0.936 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3/O
                         net (fo=1, routed)           0.000     0.936    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3_n_0
    SLICE_X21Y93         MUXF7 (Prop_muxf7_I1_O)      0.065     1.001 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1/O
                         net (fo=1, routed)           0.000     1.001    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_0
    SLICE_X21Y93         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.829     0.829    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X21Y93         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X21Y93         FDRE (Hold_fdre_C_D)         0.105     0.929    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.148ns (37.052%)  route 0.251ns (62.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.546     0.546    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X24Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y73         FDRE (Prop_fdre_C_Q)         0.148     0.694 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]/Q
                         net (fo=11, routed)          0.251     0.945    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/ipif_Addr[3]
    SLICE_X20Y72         SRL16E                                       r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.816     0.816    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X20Y72         SRL16E                                       r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
                         clock pessimism             -0.005     0.811    
    SLICE_X20Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     0.872    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.360%)  route 0.253ns (57.640%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.560     0.560    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X21Y6          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y6          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[3]/Q
                         net (fo=2, routed)           0.253     0.954    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_rd
    SLICE_X27Y5          LUT3 (Prop_lut3_I0_O)        0.045     0.999 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_i_1/O
                         net (fo=1, routed)           0.000     0.999    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_i
    SLICE_X27Y5          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.831     0.831    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X27Y5          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                         clock pessimism             -0.005     0.826    
    SLICE_X27Y5          FDRE (Hold_fdre_C_D)         0.092     0.918    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/data_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[9].ram_inst/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/video_clk_in
    SLICE_X37Y2          FDSE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDSE (Prop_fdse_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encg_inst/data_out_reg[4]/Q
                         net (fo=2, routed)           0.102     0.834    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[9].ram_inst/D
    SLICE_X38Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[9].ram_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[9].ram_inst/WCLK
    SLICE_X38Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[9].ram_inst/SP/CLK
                         clock pessimism             -0.253     0.607    
    SLICE_X38Y2          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     0.751    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[9].ram_inst/SP
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.834    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.248ns (54.694%)  route 0.205ns (45.306%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.553     0.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y83         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y83         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][17]/Q
                         net (fo=1, routed)           0.205     0.899    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[34]
    SLICE_X19Y83         LUT6 (Prop_lut6_I3_O)        0.045     0.944 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0/O
                         net (fo=1, routed)           0.000     0.944    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][17]_i_2__0_n_0
    SLICE_X19Y83         MUXF7 (Prop_muxf7_I0_O)      0.062     1.006 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]_i_1/O
                         net (fo=1, routed)           0.000     1.006    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_46
    SLICE_X19Y83         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.823     0.823    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X19Y83         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X19Y83         FDRE (Hold_fdre_C_D)         0.105     0.923    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.248ns (54.694%)  route 0.205ns (45.306%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.552     0.552    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y82         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y82         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][26]/Q
                         net (fo=1, routed)           0.205     0.898    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[43]
    SLICE_X19Y82         LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0/O
                         net (fo=1, routed)           0.000     0.943    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][26]_i_2__0_n_0
    SLICE_X19Y82         MUXF7 (Prop_muxf7_I0_O)      0.062     1.005 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.005    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_37
    SLICE_X19Y82         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.822     0.822    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X19Y82         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X19Y82         FDRE (Hold_fdre_C_D)         0.105     0.922    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][26]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.935%)  route 0.247ns (60.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.550     0.550    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/clk
    SLICE_X24Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y80         FDRE (Prop_fdre_C_Q)         0.164     0.714 r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/intr_status_int_reg[11]/Q
                         net (fo=4, routed)           0.247     0.960    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/genr_status_regs[1][11]
    SLICE_X20Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.819     0.819    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y80         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X20Y80         FDRE (Hold_fdre_C_D)         0.063     0.877    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.274ns (58.888%)  route 0.191ns (41.112%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.554     0.554    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X24Y84         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y84         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/Q
                         net (fo=1, routed)           0.191     0.909    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2[18]
    SLICE_X21Y84         LUT5 (Prop_lut5_I4_O)        0.045     0.954 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[18]_i_3/O
                         net (fo=1, routed)           0.000     0.954    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][18]_0
    SLICE_X21Y84         MUXF7 (Prop_muxf7_I1_O)      0.065     1.019 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.019    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_620
    SLICE_X21Y84         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.823     0.823    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y84         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X21Y84         FDRE (Hold_fdre_C_D)         0.105     0.923    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.680%)  route 0.127ns (47.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/video_clk_in
    SLICE_X33Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/encb_inst/data_out_reg[1]/Q
                         net (fo=2, routed)           0.127     0.830    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/D
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.832     0.832    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/WCLK
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/SP/CLK
                         clock pessimism             -0.233     0.599    
    SLICE_X34Y4          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     0.723    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/SP
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 6.739 }
Period(ns):         13.477
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.477      10.901     RAMB36_X1Y0      zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.477      11.322     BUFGCTRL_X0Y4    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.477      12.228     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X30Y74     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X38Y76     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X27Y74     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X18Y72     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X20Y73     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X3Y77      zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.477      12.477     SLICE_X3Y74      zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.477      199.883    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[23].ram_inst/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[23].ram_inst/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y5      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y5      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[10].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X38Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y5      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.739       5.489      SLICE_X34Y5      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[13].ram_inst/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.869ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.995ns (21.668%)  route 3.597ns (78.332%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.816     2.989    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.288 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.291     3.580    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.477     5.181    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DPRA0
    SLICE_X34Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.334 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/O
                         net (fo=1, routed)           1.012     6.346    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[21]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.302     7.911    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -6.346    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.647ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.919ns (20.162%)  route 3.639ns (79.838%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.518     2.272 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/Q
                         net (fo=4, routed)           0.830     3.102    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][2]
    SLICE_X41Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.226 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.264     3.491    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.615 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.452     5.066    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DPRA1
    SLICE_X34Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     5.219 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/O
                         net (fo=1, routed)           1.093     6.312    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[5]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.254     7.959    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 0.995ns (22.029%)  route 3.522ns (77.971%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.816     2.989    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.288 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.291     3.580    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.469     5.173    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DPRA0
    SLICE_X38Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     5.326 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/O
                         net (fo=1, routed)           0.945     6.271    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[29]
    SLICE_X39Y6          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y6          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.288     7.925    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -6.271    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.966ns (20.513%)  route 3.743ns (79.487%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.816     2.989    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.288 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.291     3.580    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.477     5.181    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DPRA0
    SLICE_X34Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.305 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DP/O
                         net (fo=1, routed)           1.158     6.463    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[20]
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/C
                         clock pessimism              0.105     8.420    
                         clock uncertainty           -0.205     8.214    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.067     8.147    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]
  -------------------------------------------------------------------
                         required time                          8.147    
                         arrival time                          -6.463    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 0.966ns (20.582%)  route 3.727ns (79.418%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.816     2.989    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.288 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.291     3.580    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.589     5.293    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[23].ram_inst/DPRA0
    SLICE_X34Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.417 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[23].ram_inst/DP/O
                         net (fo=1, routed)           1.031     6.447    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[23]
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[23]/C
                         clock pessimism              0.105     8.420    
                         clock uncertainty           -0.205     8.214    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.081     8.133    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[23]
  -------------------------------------------------------------------
                         required time                          8.133    
                         arrival time                          -6.447    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.995ns (22.063%)  route 3.515ns (77.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.867     3.040    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.339 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_15/O
                         net (fo=2, routed)           0.359     3.698    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[0]
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_7/O
                         net (fo=30, routed)          1.168     4.990    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DPRA2
    SLICE_X34Y4          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.143 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/O
                         net (fo=1, routed)           1.121     6.264    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[18]
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.254     7.959    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.379ns  (logic 0.995ns (22.722%)  route 3.384ns (77.278%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.867     3.040    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.339 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_15/O
                         net (fo=2, routed)           0.359     3.698    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[0]
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.822 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_7/O
                         net (fo=30, routed)          1.207     5.029    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DPRA2
    SLICE_X34Y5          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.153     5.182 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/O
                         net (fo=1, routed)           0.951     6.133    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[14]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.300     7.913    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]
  -------------------------------------------------------------------
                         required time                          7.913    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.380ns  (logic 0.992ns (22.650%)  route 3.388ns (77.350%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.816     2.989    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.288 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.291     3.580    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.477     5.181    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[15].ram_inst/DPRA0
    SLICE_X34Y5          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.331 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[15].ram_inst/DP/O
                         net (fo=1, routed)           0.803     6.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[15]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.297     7.916    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[15]
  -------------------------------------------------------------------
                         required time                          7.916    
                         arrival time                          -6.134    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.890ns (19.369%)  route 3.705ns (80.631%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.518     2.272 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/Q
                         net (fo=4, routed)           0.830     3.102    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][2]
    SLICE_X41Y3          LUT4 (Prop_lut4_I3_O)        0.124     3.226 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14/O
                         net (fo=1, routed)           0.264     3.491    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_14_n_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.615 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_6/O
                         net (fo=30, routed)          1.452     5.066    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DPRA1
    SLICE_X34Y3          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     5.190 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/O
                         net (fo=1, routed)           1.159     6.349    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[4]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.062     8.151    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -6.349    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.992ns (22.548%)  route 3.407ns (77.452%))
  Logic Levels:           3  (LUT4=1 LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.754     1.754    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.419     2.173 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/Q
                         net (fo=4, routed)           0.816     2.989    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/FSM_onehot_ra_reg[15][6]
    SLICE_X42Y3          LUT4 (Prop_lut4_I1_O)        0.299     3.288 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13/O
                         net (fo=1, routed)           0.291     3.580    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_13_n_0
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.704 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[0].ram_inst_i_5/O
                         net (fo=30, routed)          1.589     5.293    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DPRA0
    SLICE_X34Y2          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.443 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DP/O
                         net (fo=1, routed)           0.711     6.153    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[22]
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]/C
                         clock pessimism              0.105     8.419    
                         clock uncertainty           -0.205     8.213    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.247     7.966    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]
  -------------------------------------------------------------------
                         required time                          7.966    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                  1.813    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/video_clk2x_in
    SLICE_X43Y10         FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/Q
                         net (fo=2, routed)           0.067     0.798    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle
    SLICE_X43Y10         FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/video_clk2x_in
    SLICE_X43Y10         FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X43Y10         FDRE (Hold_fdre_C_D)         0.075     0.665    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.798    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.592     0.592    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/Q
                         net (fo=1, routed)           0.058     0.791    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[26]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.836 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[11]_i_1/O
                         net (fo=1, routed)           0.000     0.836    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/mux[11]
    SLICE_X40Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[11]/C
                         clock pessimism             -0.256     0.605    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.092     0.697    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/Q
                         net (fo=1, routed)           0.112     0.846    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstsync_q
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.862     0.862    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                         clock pessimism             -0.253     0.609    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.070     0.679    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.488%)  route 0.113ns (44.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.592     0.592    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/Q
                         net (fo=2, routed)           0.113     0.846    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[4]
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y3          FDCE (Hold_fdce_C_D)         0.063     0.671    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.189ns (59.436%)  route 0.129ns (40.564%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.591     0.591    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     0.732 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/Q
                         net (fo=1, routed)           0.129     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[20]
    SLICE_X39Y2          LUT3 (Prop_lut3_I0_O)        0.048     0.909 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[5]_i_1/O
                         net (fo=1, routed)           0.000     0.909    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/mux[5]
    SLICE_X39Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y2          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]/C
                         clock pessimism             -0.253     0.607    
    SLICE_X39Y2          FDRE (Hold_fdre_C_D)         0.107     0.714    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.681%)  route 0.125ns (43.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.592     0.592    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y3          FDCE (Prop_fdce_C_Q)         0.164     0.756 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/Q
                         net (fo=3, routed)           0.125     0.881    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[5]
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X41Y3          FDCE (Hold_fdce_C_D)         0.072     0.680    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fdp_rst/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.501%)  route 0.176ns (55.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y0          FDPE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fdp_rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDPE (Prop_fdpe_C_Q)         0.141     0.734 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fdp_rst/Q
                         net (fo=1, routed)           0.176     0.909    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstsync
    SLICE_X41Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.862     0.862    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y0          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync/C
                         clock pessimism             -0.256     0.606    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.070     0.676    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstsync
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.716%)  route 0.154ns (45.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.592     0.592    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141     0.733 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/Q
                         net (fo=1, routed)           0.154     0.887    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db[28]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.045     0.932 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout[13]_i_1/O
                         net (fo=1, routed)           0.000     0.932    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/mux[13]
    SLICE_X40Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[13]/C
                         clock pessimism             -0.256     0.605    
    SLICE_X40Y4          FDRE (Hold_fdre_C_D)         0.091     0.696    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataout_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.842%)  route 0.134ns (51.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.592     0.592    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/Q
                         net (fo=2, routed)           0.134     0.854    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[8]
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]/C
                         clock pessimism             -0.269     0.592    
    SLICE_X41Y3          FDCE (Hold_fdce_C_D)         0.023     0.615    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.636%)  route 0.175ns (55.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.592     0.592    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y3          FDPE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDPE (Prop_fdpe_C_Q)         0.141     0.733 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/Q
                         net (fo=2, routed)           0.175     0.907    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg_n_0_[0]
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y3          FDCE (Hold_fdce_C_D)         0.059     0.667    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 3.369 }
Period(ns):         6.739
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.739       4.583      BUFGCTRL_X0Y1    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[0].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[1].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[2].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.739       5.072      OLOGIC_X0Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[3].serdes_inst/OSERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.739       5.490      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         6.739       5.739      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.739       5.739      SLICE_X41Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.739       5.739      SLICE_X41Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.739       5.739      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.739       206.621    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X43Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/tmds_data_r_reg[3][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.369       2.869      SLICE_X43Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/toggle_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X41Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X41Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X42Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X41Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X41Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X40Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X42Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X42Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.369       2.869      SLICE_X42Y3      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_zsys_clk_wiz_1_0
  To Clock:  clk_out3_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            5  Failing Endpoints,  Worst Slack       -0.807ns,  Total Violation       -2.085ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.348
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.348       -0.807     BUFGCTRL_X0Y3    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout3_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y4      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[0].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y2      zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[1].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[2].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.348       -0.319     OLOGIC_X0Y10     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_lines_gen[3].serdes_inst/OSERDESE2_inst/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         1.348       0.099      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       1.348       212.012    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zsys_clk_wiz_1_0
  To Clock:  clkfbout_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 39.000 }
Period(ns):         78.000
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         78.000      75.845     BUFGCTRL_X0Y8    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         78.000      76.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         78.000      76.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       78.000      22.000     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       78.000      135.360    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       78.566ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.566ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.235ns  (logic 0.419ns (33.929%)  route 0.816ns (66.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.816     1.235    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X32Y11         FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y11         FDRE (Setup_fdre_C_D)       -0.199    79.801    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         79.801    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                 78.566    

Slack (MET) :             78.676ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.104ns  (logic 0.419ns (37.962%)  route 0.685ns (62.038%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.685     1.104    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X34Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)       -0.220    79.780    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         79.780    
                         arrival time                          -1.104    
  -------------------------------------------------------------------
                         slack                                 78.676    

Slack (MET) :             78.757ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.148ns  (logic 0.456ns (39.731%)  route 0.692ns (60.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.692     1.148    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X33Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)       -0.095    79.905    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         79.905    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                 78.757    

Slack (MET) :             78.802ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.625%)  route 0.695ns (60.375%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.695     1.151    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X32Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y9          FDRE (Setup_fdre_C_D)       -0.047    79.953    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                 78.802    

Slack (MET) :             78.828ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.955ns  (logic 0.478ns (50.070%)  route 0.477ns (49.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.477     0.955    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)       -0.217    79.783    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         79.783    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 78.828    

Slack (MET) :             78.834ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.367%)  route 0.471ns (49.633%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.471     0.949    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X32Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)       -0.217    79.783    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         79.783    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                 78.834    

Slack (MET) :             78.842ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.111ns  (logic 0.518ns (46.617%)  route 0.593ns (53.383%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.593     1.111    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X32Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)       -0.047    79.953    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -1.111    
  -------------------------------------------------------------------
                         slack                                 78.842    

Slack (MET) :             78.916ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        1.041ns  (logic 0.456ns (43.796%)  route 0.585ns (56.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.585     1.041    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X32Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)       -0.043    79.957    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         79.957    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 78.916    

Slack (MET) :             78.995ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.962ns  (logic 0.518ns (53.829%)  route 0.444ns (46.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.444     0.962    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X34Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X34Y7          FDRE (Setup_fdre_C_D)       -0.043    79.957    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         79.957    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 78.995    

Slack (MET) :             79.021ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (MaxDelay Path 80.000ns)
  Data Path Delay:        0.932ns  (logic 0.456ns (48.939%)  route 0.476ns (51.061%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 80.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.476     0.932    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X32Y7          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   80.000    80.000    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)       -0.047    79.953    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         79.953    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                 79.021    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.838ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.838ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.546ns  (logic 0.456ns (29.493%)  route 1.090ns (70.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.090     1.546    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X27Y67         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                 11.838    

Slack (MET) :             11.898ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.484ns  (logic 0.518ns (34.912%)  route 0.966ns (65.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/Q
                         net (fo=1, routed)           0.966     1.484    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[10]
    SLICE_X22Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.095    13.382    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][10]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 11.898    

Slack (MET) :             11.907ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.477ns  (logic 0.518ns (35.077%)  route 0.959ns (64.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X28Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.959     1.477    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X22Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X22Y73         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.477    
  -------------------------------------------------------------------
                         slack                                 11.907    

Slack (MET) :             11.934ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.450ns  (logic 0.456ns (31.458%)  route 0.994ns (68.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           0.994     1.450    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X21Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X21Y75         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 11.934    

Slack (MET) :             11.954ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.428ns  (logic 0.456ns (31.924%)  route 0.972ns (68.076%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y84                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X14Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           0.972     1.428    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X15Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X15Y72         FDRE (Setup_fdre_C_D)       -0.095    13.382    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                         13.382    
                         arrival time                          -1.428    
  -------------------------------------------------------------------
                         slack                                 11.954    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.422ns  (logic 0.456ns (32.071%)  route 0.966ns (67.929%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           0.966     1.422    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X25Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X25Y73         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.968ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.416ns  (logic 0.456ns (32.206%)  route 0.960ns (67.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.960     1.416    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X22Y74         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X22Y74         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.416    
  -------------------------------------------------------------------
                         slack                                 11.968    

Slack (MET) :             11.980ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.450ns  (logic 0.518ns (35.716%)  route 0.932ns (64.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y85                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X20Y85         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           0.932     1.450    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X16Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X16Y75         FDRE (Setup_fdre_C_D)       -0.047    13.430    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 11.980    

Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.736%)  route 0.981ns (68.264%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           0.981     1.437    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X16Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)       -0.047    13.430    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                         13.430    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                 11.993    

Slack (MET) :             11.993ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.477ns  (MaxDelay Path 13.477ns)
  Data Path Delay:        1.391ns  (logic 0.518ns (37.252%)  route 0.873ns (62.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.477ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           0.873     1.391    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X15Y74         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.477    13.477    
    SLICE_X15Y74         FDRE (Setup_fdre_C_D)       -0.093    13.384    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                         13.384    
                         arrival time                          -1.391    
  -------------------------------------------------------------------
                         slack                                 11.993    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  pclk

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.249ns  (logic 0.478ns (38.262%)  route 0.771ns (61.738%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.771     1.249    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X34Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.217     6.532    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.045ns  (logic 0.419ns (40.091%)  route 0.626ns (59.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.626     1.045    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.265     6.484    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.484    
                         arrival time                          -1.045    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.543ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.938ns  (logic 0.419ns (44.684%)  route 0.519ns (55.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.519     0.938    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X37Y9          FDRE (Setup_fdre_C_D)       -0.268     6.481    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.481    
                         arrival time                          -0.938    
  -------------------------------------------------------------------
                         slack                                  5.543    

Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.254%)  route 0.598ns (56.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.598     1.054    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.093     6.656    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.612ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.090ns  (logic 0.518ns (47.526%)  route 0.572ns (52.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X34Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.572     1.090    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X34Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)       -0.047     6.702    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  5.612    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.965%)  route 0.581ns (56.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.581     1.037    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.095     6.654    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.012ns  (logic 0.456ns (45.063%)  route 0.556ns (54.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.556     1.012    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X37Y9          FDRE (Setup_fdre_C_D)       -0.093     6.656    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -1.012    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.811ns  (logic 0.419ns (51.647%)  route 0.392ns (48.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.392     0.811    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X36Y9          FDRE (Setup_fdre_C_D)       -0.270     6.479    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.479    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.710ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.946ns  (logic 0.456ns (48.178%)  route 0.490ns (51.822%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y10                                      0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X37Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.490     0.946    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X37Y9          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X37Y9          FDRE (Setup_fdre_C_D)       -0.093     6.656    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  5.710    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by pclk  {rise@10.000ns fall@50.000ns period=80.000ns})
  Path Group:             pclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.552%)  route 0.446ns (49.448%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9                                       0.000     0.000 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.446     0.902    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X35Y8          FDRE                                         r  zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.092     6.657    zsys_i/video_in/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                  5.755    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.213ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.475ns  (logic 0.456ns (30.905%)  route 1.019ns (69.095%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/Q
                         net (fo=1, routed)           1.019     1.475    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][29]
    SLICE_X8Y78          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)       -0.061     6.688    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.688    
                         arrival time                          -1.475    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.900%)  route 0.687ns (62.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y66                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
    SLICE_X27Y66         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           0.687     1.106    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][7]
    SLICE_X27Y74         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X27Y74         FDRE (Setup_fdre_C_D)       -0.265     6.484    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.484    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  5.378    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.253ns  (logic 0.456ns (36.388%)  route 0.797ns (63.612%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y2                                       0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X27Y2          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.797     1.253    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X26Y1          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X26Y1          FDRE (Setup_fdre_C_D)       -0.105     6.644    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.024ns  (logic 0.419ns (40.900%)  route 0.605ns (59.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/Q
                         net (fo=1, routed)           0.605     1.024    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][12]
    SLICE_X18Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X18Y72         FDRE (Setup_fdre_C_D)       -0.270     6.479    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                          6.479    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.018ns  (logic 0.419ns (41.157%)  route 0.599ns (58.843%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y5                                       0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X23Y5          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.599     1.018    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[10]
    SLICE_X25Y5          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X25Y5          FDRE (Setup_fdre_C_D)       -0.270     6.479    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          6.479    
                         arrival time                          -1.018    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.216ns  (logic 0.518ns (42.608%)  route 0.698ns (57.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y70                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X34Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.698     1.216    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][8]
    SLICE_X34Y74         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X34Y74         FDRE (Setup_fdre_C_D)       -0.043     6.706    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.706    
                         arrival time                          -1.216    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.151ns  (logic 0.456ns (39.627%)  route 0.695ns (60.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y70                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X17Y70         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.695     1.151    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][20]
    SLICE_X17Y74         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X17Y74         FDRE (Setup_fdre_C_D)       -0.093     6.656    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.656    
                         arrival time                          -1.151    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.522ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.180ns  (logic 0.518ns (43.889%)  route 0.662ns (56.111%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X28Y72         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.662     1.180    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X28Y75         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X28Y75         FDRE (Setup_fdre_C_D)       -0.047     6.702    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  5.522    

Slack (MET) :             5.528ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.126ns  (logic 0.456ns (40.485%)  route 0.670ns (59.515%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/C
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[1]/Q
                         net (fo=1, routed)           0.670     1.126    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][1]
    SLICE_X31Y76         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X31Y76         FDRE (Setup_fdre_C_D)       -0.095     6.654    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -1.126    
  -------------------------------------------------------------------
                         slack                                  5.528    

Slack (MET) :             5.541ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Path Group:             clk_out1_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.749ns  (MaxDelay Path 6.749ns)
  Data Path Delay:        1.161ns  (logic 0.518ns (44.606%)  route 0.643ns (55.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.749ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y70                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/C
    SLICE_X20Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[24]/Q
                         net (fo=1, routed)           0.643     1.161    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][24]
    SLICE_X20Y74         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.749     6.749    
    SLICE_X20Y74         FDRE (Setup_fdre_C_D)       -0.047     6.702    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  5.541    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.413ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.457ns  (logic 1.336ns (54.379%)  route 1.121ns (45.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/WCLK
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[18].ram_inst/DP/O
                         net (fo=1, routed)           1.121     4.131    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[18]
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)       -0.254     7.544    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[18]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -4.131    
  -------------------------------------------------------------------
                         slack                                  3.413    

Slack (MET) :             3.441ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.336ns (55.006%)  route 1.093ns (44.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/WCLK
    SLICE_X34Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[5].ram_inst/DP/O
                         net (fo=1, routed)           1.093     4.103    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[5]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.254     7.544    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[5]
  -------------------------------------------------------------------
                         required time                          7.544    
                         arrival time                          -4.103    
  -------------------------------------------------------------------
                         slack                                  3.441    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.336ns (56.896%)  route 1.012ns (43.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.011 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[21].ram_inst/DP/O
                         net (fo=1, routed)           1.012     4.023    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[21]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.302     7.496    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[21]
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -4.023    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.336ns (58.571%)  route 0.945ns (41.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.752     1.752    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/WCLK
    SLICE_X38Y5          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.088 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[29].ram_inst/DP/O
                         net (fo=1, routed)           0.945     4.033    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[29]
    SLICE_X39Y6          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y6          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X39Y6          FDRE (Setup_fdre_C_D)       -0.288     7.510    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[29]
  -------------------------------------------------------------------
                         required time                          7.510    
                         arrival time                          -4.033    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.537ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.336ns (58.413%)  route 0.951ns (41.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/WCLK
    SLICE_X34Y5          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.010 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/O
                         net (fo=1, routed)           0.951     3.961    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[14]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.300     7.498    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 1.336ns (60.958%)  route 0.856ns (39.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.752     1.752    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/WCLK
    SLICE_X38Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.088 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/O
                         net (fo=1, routed)           0.856     3.944    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[25]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)       -0.300     7.498    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]
  -------------------------------------------------------------------
                         required time                          7.498    
                         arrival time                          -3.944    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.314ns (53.147%)  route 1.158ns (46.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.675     1.675    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.989 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[20].ram_inst/DP/O
                         net (fo=1, routed)           1.158     4.147    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[20]
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X36Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]/C
                         clock pessimism             -0.171     8.144    
                         clock uncertainty           -0.345     7.799    
    SLICE_X36Y1          FDRE (Setup_fdre_C_D)       -0.067     7.732    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[20]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.314ns (53.136%)  route 1.159ns (46.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 8.314 - 6.739 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.674     1.674    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/WCLK
    SLICE_X34Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     2.988 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[4].ram_inst/DP/O
                         net (fo=1, routed)           1.159     4.147    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[4]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.575     8.314    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]/C
                         clock pessimism             -0.171     8.143    
                         clock uncertainty           -0.345     7.798    
    SLICE_X37Y4          FDRE (Setup_fdre_C_D)       -0.062     7.736    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[4]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -4.147    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 1.344ns (61.859%)  route 0.829ns (38.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.752     1.752    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/WCLK
    SLICE_X38Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.096 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[11].ram_inst/DP/O
                         net (fo=1, routed)           0.829     3.925    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[11]
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[11]/C
                         clock pessimism             -0.171     8.144    
                         clock uncertainty           -0.345     7.799    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)       -0.271     7.528    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[11]
  -------------------------------------------------------------------
                         required time                          7.528    
                         arrival time                          -3.925    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.382ns  (logic 1.314ns (55.153%)  route 1.068ns (44.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        1.752     1.752    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/WCLK
    SLICE_X38Y5          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     3.066 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/DP/O
                         net (fo=1, routed)           1.068     4.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[28]
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/C
                         clock pessimism             -0.171     8.144    
                         clock uncertainty           -0.345     7.799    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)       -0.061     7.738    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]
  -------------------------------------------------------------------
                         required time                          7.738    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  3.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[27].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.478ns (61.154%)  route 0.304ns (38.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[27].ram_inst/WCLK
    SLICE_X38Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[27].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.068 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[27].ram_inst/DP/O
                         net (fo=1, routed)           0.304     1.371    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[27]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.047     1.300    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.492ns (65.181%)  route 0.263ns (34.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/WCLK
    SLICE_X38Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.082 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[26].ram_inst/DP/O
                         net (fo=1, routed)           0.263     1.344    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[26]
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]/C
                         clock pessimism              0.049     0.910    
                         clock uncertainty            0.345     1.255    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.000     1.255    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.390ns (53.158%)  route 0.344ns (46.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/WCLK
    SLICE_X38Y3          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.980 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[25].ram_inst/DP/O
                         net (fo=1, routed)           0.344     1.323    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[25]
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y3          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)        -0.021     1.232    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.492ns (61.911%)  route 0.303ns (38.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.564     0.564    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/WCLK
    SLICE_X34Y2          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y2          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.056 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[22].ram_inst/DP/O
                         net (fo=1, routed)           0.303     1.358    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[22]
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.010     1.263    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.478ns (58.440%)  route 0.340ns (41.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/WCLK
    SLICE_X38Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.068 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[12].ram_inst/DP/O
                         net (fo=1, routed)           0.340     1.408    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[12]
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.047     1.300    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.492ns (63.433%)  route 0.284ns (36.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/WCLK
    SLICE_X38Y5          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.082 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[2].ram_inst/DP/O
                         net (fo=1, routed)           0.284     1.365    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[2]
    SLICE_X39Y6          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y6          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X39Y6          FDRE (Hold_fdre_C_D)         0.004     1.257    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.386ns (45.655%)  route 0.459ns (54.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.590     0.590    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/WCLK
    SLICE_X38Y5          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.976 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[28].ram_inst/DP/O
                         net (fo=1, routed)           0.459     1.435    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[28]
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]/C
                         clock pessimism              0.049     0.910    
                         clock uncertainty            0.345     1.255    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.070     1.325    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[17].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.386ns (45.211%)  route 0.468ns (54.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[17].ram_inst/WCLK
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[17].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.949 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[17].ram_inst/DP/O
                         net (fo=1, routed)           0.468     1.416    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[17]
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[17]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.047     1.300    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.478ns (54.091%)  route 0.406ns (45.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/WCLK
    SLICE_X34Y4          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y4          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.041 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[1].ram_inst/DP/O
                         net (fo=1, routed)           0.406     1.446    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[1]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)         0.075     1.328    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.328    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.739ns period=13.477ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             clk_out2_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out1_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.390ns (48.923%)  route 0.407ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.345ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.445ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2623, routed)        0.563     0.563    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/WCLK
    SLICE_X34Y5          RAMD32                                       r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.953 r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fifo_inst/bit_gen[14].ram_inst/DP/O
                         net (fo=1, routed)           0.407     1.360    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/dataint[14]
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.859     0.859    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X37Y4          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]/C
                         clock pessimism              0.049     0.908    
                         clock uncertainty            0.345     1.253    
    SLICE_X37Y4          FDRE (Hold_fdre_C_D)        -0.021     1.232    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/db_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.127    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.547ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y6          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y6          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDCE (Recov_fdce_C_CLR)     -0.405     9.167    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.906ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X13Y6          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X13Y6          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDCE (Recov_fdce_C_CLR)     -0.405     9.167    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.906    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X13Y6          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     9.213    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X13Y6          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     9.213    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X13Y6          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y6          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     9.213    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X13Y6          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y6          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     9.213    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.280ns  (logic 0.773ns (23.567%)  route 2.507ns (76.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.651     6.261    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X13Y6          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X13Y6          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y6          FDPE (Recov_fdpe_C_PRE)     -0.359     9.213    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          9.213    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.773ns (25.779%)  route 2.226ns (74.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.370     5.980    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y3          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y3          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405     9.167    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.773ns (25.779%)  route 2.226ns (74.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.370     5.980    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y3          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y3          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405     9.167    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.187    

Slack (MET) :             3.187ns  (required time - arrival time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.749ns  (clk_fpga_0 rise@6.749ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.773ns (25.779%)  route 2.226ns (74.221%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 9.448 - 6.749 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.202ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.673     2.981    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X16Y7          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y7          FDPE (Prop_fdpe_C_Q)         0.478     3.459 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.856     4.315    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X15Y6          LUT3 (Prop_lut3_I2_O)        0.295     4.610 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.370     5.980    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X13Y3          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.749     6.749 r  
    PS7_X0Y0             PS7                          0.000     6.749 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     7.850    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.941 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        1.507     9.448    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X13Y3          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.230     9.679    
                         clock uncertainty           -0.107     9.572    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405     9.167    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.167    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  3.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y23          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.067     0.858    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y23          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.067     0.858    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y23          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDCE (Remov_fdce_C_CLR)     -0.067     0.858    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y23          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y23          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X0Y23          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y23          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.699%)  route 0.307ns (62.301%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.571     0.912    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X1Y23          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     1.053 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.188     1.241    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X1Y23          LUT3 (Prop_lut3_I1_O)        0.045     1.286 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.119     1.405    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X0Y23          FDPE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.836     1.206    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X0Y23          FDPE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.281     0.925    
    SLICE_X0Y23          FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.333%)  route 0.297ns (58.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.563     0.904    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y5          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.233    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.278 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.409    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X15Y6          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.831     1.201    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y6          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Destination:            zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@3.375ns period=6.749ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.209ns (41.333%)  route 0.297ns (58.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.563     0.904    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y5          FDRE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y5          FDRE (Prop_fdre_C_Q)         0.164     1.067 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.166     1.233    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X15Y6          LUT3 (Prop_lut3_I1_O)        0.045     1.278 f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.131     1.409    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X15Y6          FDCE                                         f  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zsys_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9970, routed)        0.831     1.201    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y6          FDCE                                         r  zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y6          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    zsys_i/video_in/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zsys_clk_wiz_1_0
  To Clock:  clk_out2_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.456ns (31.911%)  route 0.973ns (68.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.973     3.184    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X40Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[12]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.456ns (31.911%)  route 0.973ns (68.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.973     3.184    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X40Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[13]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.456ns (31.911%)  route 0.973ns (68.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.973     3.184    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X40Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[14]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.429ns  (logic 0.456ns (31.911%)  route 0.973ns (68.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.973     3.184    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X40Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X40Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X40Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[15]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.969     3.180    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.969     3.180    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.969     3.180    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.969     3.180    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.969     3.180    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.739ns  (clk_out2_zsys_clk_wiz_1_0 rise@6.739ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        1.425ns  (logic 0.456ns (32.009%)  route 0.969ns (67.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 8.315 - 6.739 ) 
    Source Clock Delay      (SCD):    1.755ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.405ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.677     1.677    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.861 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.101    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.755     1.755    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.456     2.211 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.969     3.180    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      6.739     6.739 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     6.739 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           1.487     8.226    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177     5.049 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     6.648    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.739 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          1.576     8.315    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]/C
                         clock pessimism              0.143     8.458    
                         clock uncertainty           -0.205     8.252    
    SLICE_X41Y3          FDCE (Recov_fdce_C_CLR)     -0.405     7.847    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[8]
  -------------------------------------------------------------------
                         required time                          7.847    
                         arrival time                          -3.180    
  -------------------------------------------------------------------
                         slack                                  4.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.344%)  route 0.192ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.192     0.926    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X39Y1          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.860     0.860    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X39Y1          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg/C
                         clock pessimism             -0.233     0.627    
    SLICE_X39Y1          FDCE (Remov_fdce_C_CLR)     -0.092     0.535    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/sync_reg
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.551%)  route 0.321ns (69.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.321     1.054    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X42Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.541    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.551%)  route 0.321ns (69.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.321     1.054    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X42Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.541    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.551%)  route 0.321ns (69.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.321     1.054    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X42Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.541    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.551%)  route 0.321ns (69.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.321     1.054    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X42Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X42Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X42Y3          FDCE (Remov_fdce_C_CLR)     -0.067     0.541    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.033%)  route 0.401ns (73.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.401     1.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.516    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.033%)  route 0.401ns (73.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.401     1.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.516    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.033%)  route 0.401ns (73.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.401     1.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.516    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.033%)  route 0.401ns (73.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.401     1.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.516    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Destination:            zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_zsys_clk_wiz_1_0  {rise@0.000ns fall@3.369ns period=6.739ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zsys_clk_wiz_1_0 rise@0.000ns - clk_out2_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.033%)  route 0.401ns (73.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.546     0.546    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.508 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.026    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.593     0.593    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y1          FDRE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.141     0.734 f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/fd_rstp/Q
                         net (fo=19, routed)          0.401     1.134    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/rstp
    SLICE_X41Y3          FDCE                                         f  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y6        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=1, routed)           0.812     0.812    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.557 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out2_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=71, routed)          0.861     0.861    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/video_clk2x_in
    SLICE_X41Y3          FDCE                                         r  zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]/C
                         clock pessimism             -0.253     0.608    
    SLICE_X41Y3          FDCE (Remov_fdce_C_CLR)     -0.092     0.516    zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/enc_inst/pixel2x_inst/FSM_onehot_ra_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.619    





