<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/altera_highspeed_rs_enc_lagr_pkg.sv"
   type="SYSTEM_VERILOG"
   library="encoder" />
 <file
   path="simulation/submodules/mentor/altera_highspeed_rs_enc_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_highspeed_rs_enc_pkg.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_highspeed_rs_enc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_highspeed_rs_enc.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_highspeed_rs_enc_syndrome.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_highspeed_rs_enc_syndrome.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/mentor/altera_highspeed_rs_enc_interpolation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="modelsim" />
 <file
   path="simulation/submodules/aldec/altera_highspeed_rs_enc_interpolation.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="encoder"
   simulator="riviera" />
 <file
   path="simulation/submodules/RSencoder_highspeed_rs_0.v"
   type="VERILOG"
   library="highspeed_rs_0" />
 <file path="simulation/RSencoder.v" type="VERILOG" />
 <topLevel name="RSencoder" />
 <deviceFamily name="cyclonev" />
</simPackage>
