#-----------------------------------------------------------
# Vivado v2018.2.2 (64-bit)
# SW Build 2348494 on Mon Oct  1 18:25:44 MDT 2018
# IP Build 2318053 on Mon Oct  1 21:44:26 MDT 2018
# Start of session at: Sat May 11 12:37:01 2019
# Process ID: 5800
# Current directory: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9232 C:\Users\cmrnn\Desktop\SoftcoreSoCFPGA\Reaction Timer\Reaction Timer.xpr
# Log file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/vivado.log
# Journal file: C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Reaction Timer.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/cmrnn/Desktop/Reaction Timer' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc', nor could it be found using path 'C:/Users/cmrnn/Desktop/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 816.816 ; gain = 149.926
update_files -from_files C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Nexys4_DDR_chu.xdc -to_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Source and Constraint Files/constraint/Nexys4_DDR_chu.xdc' with file 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Nexys4_DDR_chu.xdc'.
update_files -from_files {{C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Reaction Timer.srcs/Nexys4_DDR_chu.xdc}} -to_files C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Nexys4_DDR_chu.xdc -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Nexys4_DDR_chu.xdc' with file 'C:/Users/cmrnn/Desktop/SoftcoreSoCFPGA/Reaction Timer/Reaction Timer.srcs/Nexys4_DDR_chu.xdc'.
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 11 12:54:26 2019...
