MV_XOR_V2_DMA_DESQ_ATTR_CACHE_MASK	,	V_100
npendings	,	V_52
spin_lock_init	,	F_58
dma_addr_t	,	T_1
upper_32_bits	,	F_3
dev	,	V_45
len	,	V_59
MV_XOR_V2_DMA_IMSG_CDAT_OFF	,	V_94
async_tx_ack	,	F_61
DMA_XOR	,	V_136
state	,	V_118
mv_xor_v2_prep_dma_xor	,	F_24
num_of_pending	,	V_81
pending_ptr	,	V_78
next_pending_hw_desc	,	V_83
MV_XOR_V2_DMA_DESQ_ARATTR_OFF	,	V_99
MV_XOR_V2_DMA_IMSG_THRD_MASK	,	V_18
DESC_P_BUFFER_ENABLE	,	V_75
MV_XOR_V2_DMA_DESQ_SIZE_OFF	,	V_95
irq_tasklet	,	V_33
DESC_OP_MODE_XOR	,	V_74
GFP_KERNEL	,	V_125
device	,	V_146
dma_async_device_unregister	,	F_71
address_lo	,	V_90
MV_XOR_V2_GLOB_BW_CTRL_WR_BURST_LEN_VAL	,	V_110
IRQ_NONE	,	V_32
device_node	,	V_147
dma_alloc_coherent	,	F_57
next_pending_sw_desc	,	V_82
device_issue_pending	,	V_141
found	,	V_54
"Marvell Version 2 XOR driver\n"	,	L_5
devm_ioremap_resource	,	F_43
irq	,	V_26
i	,	V_72
sw_desc	,	V_40
dma_async_device_register	,	F_65
DESC_IOD	,	V_68
MV_XOR_V2_DMA_IMSG_THRD_SHIFT	,	V_19
MV_XOR_V2_DMA_IMSG_TMOT	,	V_22
MV_XOR_V2_DMA_DESQ_STOP_OFF	,	V_116
MV_XOR_V2_GLOB_PAUSE	,	V_114
free_msi_irqs	,	V_131
MV_XOR_V2_DMA_DESQ_AWATTR_OFF	,	V_103
sw_desq	,	V_84
platform_device	,	V_117
"%s sw_desc %p: async_tx %p\n"	,	L_1
tx	,	V_36
mv_xor_v2_prep_sw_desc	,	F_18
MV_XOR_V2_DMA_DESQ_DONE_READ_PTR_SHIFT	,	V_79
dev_dbg	,	F_14
dest	,	V_58
INIT_LIST_HEAD	,	F_59
MV_XOR_V2_GLOB_BW_CTRL_WR_BURST_LEN_SHIFT	,	V_111
num_of_desc	,	V_9
reg	,	V_16
MV_XOR_V2_DMA_DESQ_ATTR_CACHEABLE	,	V_102
MV_XOR_V2_DMA_DESQ_BAHR_OFF	,	V_98
MV_XOR_V2_GLOB_BW_CTRL_NUM_OSTD_RD_VAL	,	V_104
MV_XOR_V2_DMA_DESQ_ADD_OFF	,	V_11
ret	,	V_122
res	,	V_121
"%s len: %zu src %pad dest %pad flags: %ld\n"	,	L_2
MV_XOR_V2_GLOB_BW_CTRL_NUM_OSTD_WR_SHIFT	,	V_107
MV_XOR_V2_CMD_LINE_NUM_MAX_D_BUF	,	V_73
desc_size	,	V_51
dev_notice	,	F_66
dma_async_tx_descriptor	,	V_35
channels	,	V_138
callback_param	,	V_86
free_list	,	V_56
mv_xor_v2_issue_pending	,	F_26
MV_XOR_V2_GLOB_BW_CTRL_NUM_OSTD_RD_SHIFT	,	V_105
platform_get_resource	,	F_42
idx	,	V_63
dma_cookie_status	,	V_140
desc	,	V_4
dma_cookie_complete	,	F_29
mv_xor_v2_set_msi_msg	,	F_33
address_hi	,	V_92
tasklet_init	,	F_55
mv_xor_v2_prep_dma_memcpy	,	F_23
mv_xor_v2_interrupt_handler	,	F_10
dmadev	,	V_44
list_del	,	F_22
MV_XOR_V2_GLOB_BW_CTRL	,	V_113
dma_chan	,	V_57
mv_xor_v2_get_pending_params	,	F_27
"%s %d\n"	,	L_4
devm_clk_get	,	F_49
first_msi_entry	,	F_52
cap_mask	,	V_134
mv_xor_v2_enable_imsg_thrd	,	F_8
mv_xor_v2_sw_desc	,	V_39
tx_submit	,	V_133
clk_disable_unprepare	,	F_69
spin_unlock_bh	,	F_17
DMA_BIT_MASK	,	F_48
async_tx_test_ack	,	F_21
msi_msg	,	V_88
dma_cookie_assign	,	F_16
pm_message_t	,	T_6
ENOMEM	,	V_126
dev_get_drvdata	,	F_34
mv_xor_v2_device	,	V_1
mv_xor_v2_tx_submit	,	F_12
list_empty	,	F_19
mv_xor_v2_resume	,	F_38
MV_XOR_V2_DMA_DESQ_DONE_PENDING_SHIFT	,	V_30
desc_ctrl	,	V_64
mv_xor_v2_suspend	,	F_36
mv_xor_v2_descq_init	,	F_35
dest_hw_desc	,	V_37
BUILD_BUG_ON	,	F_40
MV_XOR_V2_DMA_IMSG_TIMER_EN	,	V_21
lock	,	V_47
src_cnt	,	V_71
device_tx_status	,	V_139
MV_XOR_V2_GLOB_BW_CTRL_RD_BURST_LEN_SHIFT	,	V_109
mv_xor_v2_add_desc_to_desq	,	F_4
clk	,	V_128
cookie	,	V_38
index	,	V_6
MV_XOR_V2_DMA_IMSG_TIMER_THRD_SHIFT	,	V_24
msi_desc	,	V_87
IRQ_HANDLED	,	V_34
MV_XOR_V2_GLOB_BW_CTRL_RD_BURST_LEN_VAL	,	V_108
ndescs	,	V_28
mv_xor_v2_set_data_buffers	,	F_1
__func__	,	V_46
buff_size	,	V_70
dma_dev	,	V_124
MV_XOR_V2_DMA_DESQ_DONE_PENDING_MASK	,	V_31
dmachan	,	V_43
DMA_INTERRUPT	,	V_137
desc_id	,	V_62
DESC_OP_MODE_MEMCPY	,	V_65
device_prep_dma_memcpy	,	V_142
flags	,	V_60
dma_async_tx_descriptor_init	,	F_60
platform_msi_domain_alloc_irqs	,	F_51
list_add_tail	,	F_64
hw_queue_idx	,	V_49
async_tx	,	V_41
dma_base	,	V_10
max_xor	,	V_144
dma_descriptor_unmap	,	F_30
hw_desq_virt	,	V_48
clk_prepare_enable	,	F_50
mv_xor_v2_probe	,	F_39
EPROBE_DEFER	,	V_129
MV_XOR_V2_DMA_IMSG_BALR_OFF	,	V_91
device_prep_dma_xor	,	V_145
dma_free_coherent	,	F_67
chan	,	V_42
dma_device	,	V_123
dma_set_mask_and_coherent	,	F_47
msg	,	V_89
data	,	V_27
MV_XOR_V2_DMA_DESQ_DONE_READ_PTR_MASK	,	V_80
dma_run_dependencies	,	F_31
size_t	,	T_5
MV_XOR_V2_EXT_DESC_SIZE	,	V_15
hw_descriptor	,	V_61
mv_xor_v2_tasklet	,	F_28
lower_32_bits	,	F_2
pdev	,	V_119
MV_XOR_V2_DMA_DESQ_CTRL_128B	,	V_13
u32	,	T_2
MV_XOR_V2_GLOB_BW_CTRL_NUM_OSTD_WR_VAL	,	V_106
mv_xor_v2_prep_dma_interrupt	,	F_25
MV_XOR_V2_DMA_IMSG_BAHR_OFF	,	V_93
tasklet_schedule	,	F_11
device_prep_dma_interrupt	,	V_143
MV_XOR_V2_DESC_NUM	,	V_53
dma_cookie_t	,	T_4
arr_index	,	V_7
resource	,	V_120
MV_XOR_V2_GLOB_PAUSE_AXI_TIME_DIS_VAL	,	V_115
PTR_ERR	,	F_45
MV_XOR_V2_DMA_DESQ_CTRL_OFF	,	V_14
"%s src_cnt: %d len: %zu dest %pad flags: %ld\n"	,	L_3
DESC_OP_MODE_NOP	,	V_77
free_sw_desc	,	V_55
DESC_NUM_ACTIVE_D_BUF_SHIFT	,	V_76
list_add	,	F_32
dma_cookie_init	,	F_56
MV_XOR_V2_DONE_IMSG_THRD	,	V_20
DMA_PREP_INTERRUPT	,	V_67
MV_XOR_V2_TIMER_THRD	,	V_25
list_for_each_entry	,	F_20
dma_cap_zero	,	F_62
platform_set_drvdata	,	F_46
devm_kzalloc	,	F_41
MV_XOR_V2_DMA_IMSG_TIMER_THRD_MASK	,	V_23
hw_desc	,	V_50
platform_get_drvdata	,	F_37
glob_base	,	V_112
mv_xor_v2_descriptor	,	V_3
MV_XOR_V2_DMA_DESQ_ATTR_OUTER_SHAREABLE	,	V_101
hw_desq	,	V_96
dma_cap_set	,	F_63
mv_xor_v2_set_desc_size	,	F_7
MV_XOR_V2_DMA_IMSG_THRD_OFF	,	V_17
free_hw_desq	,	V_132
IORESOURCE_MEM	,	V_127
platform_msi_domain_free_irqs	,	F_68
MV_XOR_V2_DMA_DESQ_BALR_OFF	,	V_97
dev_name	,	F_54
readl	,	F_9
disable_clk	,	V_130
src	,	V_5
writel	,	F_5
irqreturn_t	,	T_3
MV_XOR_V2_DMA_DESQ_DEALLOC_OFF	,	V_12
mv_xor_v2_free_desc_from_desq	,	F_6
container_of	,	F_13
MV_XOR_V2_DMA_DESQ_DONE_OFF	,	V_29
DESC_OP_MODE_SHIFT	,	V_66
fill_pattern_src_addr	,	V_69
data_buff_addr	,	V_8
DMA_MEMCPY	,	V_135
xor_dev	,	V_2
callback	,	V_85
mv_xor_v2_remove	,	F_70
spin_lock_bh	,	F_15
IS_ERR	,	F_44
devm_request_irq	,	F_53
