#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 20 11:11:22 2020
# Process ID: 1952
# Current directory: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5488 C:\Users\wilson\Documents\Project\Vivado_projects\w2812b-neopixelProject\W2812b_HW_Design\W2812b_HW_Design.xpr
# Log file: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
create_peripheral xilinx.com user myW2812bDesignIP 1.0 -dir C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:myW2812bDesignIP:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design -force [ipx::find_open_core xilinx.com:user:myW2812bDesignIP:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:myW2812bDesignIP:1.0]
set_property  ip_repo_paths  {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/../ip_repo/myW2812bDesignIP_1.0 C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0} [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_myW2812bDesignIP_v1_0 -directory C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/../ip_repo c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0/src {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_FEED.vhd C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812b_HW_Design/W2812b_HW_Design.srcs/sources_1/new/WS2812_controller.vhd}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/ip_repo/myW2812bDesignIP_1.0
close_project
create_project W2812bDesignIP_INTEGRATED C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "myW2812b_Design_1"
update_compile_order -fileset sources_1
regenerate_bd_layout
regenerate_bd_layout
open_bd_design {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/myW2812b_Design_1/myW2812b_Design_1.bd}
regenerate_bd_layout
open_bd_design {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/myW2812b_Design_1/myW2812b_Design_1.bd}
open_bd_design {C:/Users/wilson/Documents/Project/Vivado_projects/w2812b-neopixelProject/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/myW2812b_Design_1/myW2812b_Design_1.bd}
create_bd_design "design_1"
close_bd_design [get_bd_designs design_1]
