// Seed: 573571156
module module_0 ();
  wire id_1;
  assign module_2.id_13 = 0;
  assign module_1.id_1  = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4
);
  module_0 modCall_1 ();
  assign id_0 = id_3;
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri   id_1,
    input  wire  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  wand  id_5,
    output tri0  id_6,
    input  wire  id_7,
    input  wand  id_8,
    input  tri   id_9,
    input  tri0  id_10,
    input  uwire id_11,
    input  tri0  id_12,
    output wire  id_13
);
  wire id_15;
  ;
  module_0 modCall_1 ();
  logic id_16 = id_9;
endmodule
