# RISC-V_Processor
Hello everyone,
I am Chetanya Katara, a Pre-final year student at Motilal Nehru National Institute of Technology.
Here I am presenting you my project which is a 32-bit 5 staged pipelined processor based on RISC-V instruction set architecture.
I have implemented these functions.

1. Load
2. Store
3. Arithmetic
4. Immediate
5. Branch

Hope you like it.

For doubts or any advice connect with me on LinkdIn.
