// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1743\sampleModel1743_4_sub\Mysubsystem_39.v
// Created: 2024-07-01 20:47:48
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_39
// Source Path: sampleModel1743_4_sub/Subsystem/Mysubsystem_39
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_39
          (In1,
           Out1);


  input   In1;
  output  [7:0] Out1;  // uint8


  wire bitMask_for_cfblk1;
  wire cfblk1_out1;
  wire [7:0] cfblk161_out1;  // uint8


  assign bitMask_for_cfblk1 = 1'b1;



  assign cfblk1_out1 = In1 & bitMask_for_cfblk1;



  assign cfblk161_out1 = {7'b0, cfblk1_out1};



  assign Out1 = cfblk161_out1;

endmodule  // Mysubsystem_39

