<title> Documentation for ripple_4 </title>

<h2>Documentation for ripple4 </h2>

<pre>
<b>ripple4:</b>

rippple4 consists of four full adders (FA) tied together using the
classical ripple technique.

<p>
<b>Verilog operation:</b>

ripple4 can be netlisted using the ripple4.bv model, or using FA.bv models, 
or down to the transistor level.

</pre>
