
synthesis -f "PUF_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed May  5 11:33:37 2021


Command Line:  synthesis -f PUF_impl1_lattice.synproj -gui -msgset /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = top_level.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.12/ispfpga/xo2c00/data (searchpath added)
-p /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1 (searchpath added)
-p /home/damiano/Documenti/Esami/Tesi/PUF/FPGA (searchpath added)
VHDL library = work
VHDL design file = /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/source/top_level.vhd
VHDL design file = /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.vhd
NGD file = PUF_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.12/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1"  />
Analyzing VHDL file /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/source/top_level.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/source/top_level.vhd(5): " arg1="top_level" arg2="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/source/top_level.vhd" arg3="5"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/source/top_level.vhd(19): " arg1="behavioral" arg2="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/impl1/source/top_level.vhd" arg3="19"  />
unit top_level is not yet analyzed. VHDL-1485
Analyzing VHDL file /home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.vhd(6): " arg1="puf" arg2="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.vhd" arg3="6"  />
    <postMsg mid="35921261" type="Error"   dynamic="2" navigation="2" arg0="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.vhd(15): " arg1=";" arg2="/home/damiano/Documenti/Esami/Tesi/PUF/FPGA/PUF.vhd" arg3="15"  />
