#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2009.vpi";
S_0xaaaaf8987b40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xaaaaf8987e60 .scope autofunction.vec4.s32, "pow10" "pow10" 3 7, 3 7 0, S_0xaaaaf8987b40;
 .timescale 0 0;
v0xaaaaf89a1bd0_0 .var "n", 3 0;
; Variable pow10 is vec4 return value of scope S_0xaaaaf8987e60
TD_$unit.pow10 ;
    %load/vec4 v0xaaaaf89a1bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %pushi/vec4 3735928559, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.0 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.1 ;
    %pushi/vec4 10, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.2 ;
    %pushi/vec4 100, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.3 ;
    %pushi/vec4 1000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.4 ;
    %pushi/vec4 10000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.5 ;
    %pushi/vec4 100000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.6 ;
    %pushi/vec4 1000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.7 ;
    %pushi/vec4 10000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.8 ;
    %pushi/vec4 100000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.9 ;
    %pushi/vec4 1000000000, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.10 ;
    %pushi/vec4 1410065408, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to pow10 (store_vec4_to_lval)
    %jmp T_0.12;
T_0.12 ;
    %pop/vec4 1;
    %end;
S_0xaaaaf8987cd0 .scope module, "aoc2_tb" "aoc2_tb" 4 1;
 .timescale 0 0;
v0xaaaaf89c6390_0 .var "clock", 0 0;
v0xaaaaf89c6480_0 .net "digs_out", 31 0, v0xaaaaf89c61a0_0;  1 drivers
v0xaaaaf89c6590_0 .var "n_in", 31 0;
v0xaaaaf89c6680_0 .var "reset", 0 0;
E_0xaaaaf8984d80 .event negedge, v0xaaaaf89bffc0_0;
S_0xaaaaf89be7d0 .scope module, "gc" "group_count" 4 13, 5 3 0, S_0xaaaaf8987cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "n_in";
    .port_info 3 /INPUT 32 "n_digs_in";
    .port_info 4 /OUTPUT 64 "count_out";
P_0xaaaaf89be9d0 .param/l "group_count_n" 0 5 4, +C4<00000000000000000000000000000010>;
v0xaaaaf89c3900_0 .var "M", 31 0;
v0xaaaaf89c3a00_0 .var "M_reg", 31 0;
v0xaaaaf89c3ae0_0 .var "N", 31 0;
v0xaaaaf89c3bd0_0 .var "N_reg", 31 0;
v0xaaaaf89c3cb0_0 .var "S", 31 0;
v0xaaaaf89c3d90_0 .var "S_reg", 31 0;
L_0xffffbc218018 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c3e70_0 .net/2u *"_ivl_0", 31 0, L_0xffffbc218018;  1 drivers
L_0xffffbc2180f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c3f50_0 .net/2u *"_ivl_12", 31 0, L_0xffffbc2180f0;  1 drivers
L_0xffffbc218138 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c4030_0 .net/2u *"_ivl_16", 31 0, L_0xffffbc218138;  1 drivers
v0xaaaaf89c4110_0 .net *"_ivl_2", 31 0, L_0xaaaaf89d6780;  1 drivers
v0xaaaaf89c41f0_0 .net *"_ivl_20", 63 0, L_0xaaaaf89d8170;  1 drivers
v0xaaaaf89c42d0_0 .net *"_ivl_22", 63 0, L_0xaaaaf89d8250;  1 drivers
L_0xffffbc2184e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c43b0_0 .net/2u *"_ivl_24", 63 0, L_0xffffbc2184e0;  1 drivers
L_0xffffbc218060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c4490_0 .net/2u *"_ivl_4", 31 0, L_0xffffbc218060;  1 drivers
L_0xffffbc2180a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c4570_0 .net/2u *"_ivl_8", 31 0, L_0xffffbc2180a8;  1 drivers
v0xaaaaf89c4650_0 .net "block_size", 31 0, L_0xaaaaf89d69e0;  1 drivers
v0xaaaaf89c4710_0 .net "clock", 0 0, v0xaaaaf89c6390_0;  1 drivers
v0xaaaaf89c47b0_0 .net "count_out", 63 0, L_0xaaaaf89d8340;  1 drivers
v0xaaaaf89c4870_0 .var "cur_base", 31 0;
v0xaaaaf89c4980_0 .net "cur_base_valid", 0 0, L_0xaaaaf89d6a80;  1 drivers
v0xaaaaf89c4a20_0 .net "group_en", 0 0, L_0xaaaaf89d6870;  1 drivers
v0xaaaaf89c4ac0_0 .var/2u "k", 31 0;
v0xaaaaf89c4ba0_0 .var "lb", 31 0;
v0xaaaaf89c4c80_0 .var "lb_reg", 31 0;
v0xaaaaf89c4d60_0 .net "n_digs_in", 31 0, v0xaaaaf89c61a0_0;  alias, 1 drivers
v0xaaaaf89c4e40_0 .net "n_in", 31 0, v0xaaaaf89c6590_0;  1 drivers
v0xaaaaf89c4f20_0 .var/2u "pow_m", 31 0;
v0xaaaaf89c5000_0 .net "prim_sub_out_1", 63 0, L_0xaaaaf89d7670;  1 drivers
v0xaaaaf89c50c0_0 .net "prim_sub_out_2", 63 0, L_0xaaaaf89d7fe0;  1 drivers
v0xaaaaf89c5190_0 .net "reset", 0 0, v0xaaaaf89c6680_0;  1 drivers
v0xaaaaf89c5260_0 .var "tmp_sum", 63 0;
v0xaaaaf89c5300_0 .var/2u "tmp_sum_cycles", 31 0;
v0xaaaaf89c53e0_0 .var "tmp_sum_reg", 63 0;
v0xaaaaf89c56d0_0 .net "tmp_sum_valid", 0 0, L_0xaaaaf89d6c40;  1 drivers
v0xaaaaf89c5790_0 .var "ub", 31 0;
v0xaaaaf89c58a0_0 .var "ub_cand_0", 31 0;
v0xaaaaf89c5980_0 .var "ub_cand_1", 31 0;
v0xaaaaf89c5a60_0 .var "ub_reg", 31 0;
E_0xaaaaf8984a60/0 .event edge, v0xaaaaf89c4c80_0, v0xaaaaf89c5a60_0, v0xaaaaf89c3d90_0, v0xaaaaf89c3bd0_0;
E_0xaaaaf8984a60/1 .event edge, v0xaaaaf89c0080_0, v0xaaaaf89c3a00_0;
E_0xaaaaf8984a60 .event/or E_0xaaaaf8984a60/0, E_0xaaaaf8984a60/1;
E_0xaaaaf89846e0 .event edge, v0xaaaaf89bfee0_0, v0xaaaaf89c4e40_0, v0xaaaaf89c0080_0;
L_0xaaaaf89d6780 .arith/mod 32, v0xaaaaf89c61a0_0, L_0xffffbc218018;
L_0xaaaaf89d6870 .cmp/eq 32, L_0xaaaaf89d6780, L_0xffffbc218060;
L_0xaaaaf89d69e0 .arith/div 32, v0xaaaaf89c61a0_0, L_0xffffbc2180a8;
L_0xaaaaf89d6a80 .cmp/gt 32, v0xaaaaf89c4ac0_0, L_0xffffbc2180f0;
L_0xaaaaf89d6c40 .cmp/eq 32, v0xaaaaf89c5300_0, L_0xffffbc218138;
L_0xaaaaf89d8170 .arith/sub 64, v0xaaaaf89c53e0_0, L_0xaaaaf89d7670;
L_0xaaaaf89d8250 .arith/sub 64, L_0xaaaaf89d8170, L_0xaaaaf89d7fe0;
L_0xaaaaf89d8340 .functor MUXZ 64, L_0xffffbc2184e0, L_0xaaaaf89d8250, L_0xaaaaf89d6870, C4<>;
S_0xaaaaf89beb70 .scope module, "prim_calc_1" "prim_calc" 5 89, 5 108 0, S_0xaaaaf89be7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf89bed70 .param/l "r" 0 5 109, +C4<00000000000000000000000000000001>;
L_0xaaaaf89a1a30 .functor AND 1, L_0xaaaaf89d6ec0, L_0xaaaaf89d7030, C4<1>, C4<1>;
L_0xaaaaf89a1d70 .functor AND 1, L_0xaaaaf89d7320, L_0xaaaaf89d6a80, C4<1>, C4<1>;
v0xaaaaf899cd90_0 .var "BM", 31 0;
v0xaaaaf899e960_0 .var "BM_reg", 31 0;
v0xaaaaf89a0e30_0 .var "M", 31 0;
v0xaaaaf8997410_0 .var "M_reg", 31 0;
v0xaaaaf898ea60_0 .var "N", 31 0;
v0xaaaaf89bf140_0 .var "N_reg", 31 0;
v0xaaaaf89bf220_0 .var "PS", 63 0;
v0xaaaaf89bf300_0 .var "PS_reg", 63 0;
v0xaaaaf89bf3e0_0 .var "S", 31 0;
v0xaaaaf89bf4c0_0 .var "S_reg", 31 0;
L_0xffffbc218180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89bf5a0_0 .net/2u *"_ivl_0", 31 0, L_0xffffbc218180;  1 drivers
v0xaaaaf89bf680_0 .net *"_ivl_10", 0 0, L_0xaaaaf89d7030;  1 drivers
L_0xffffbc218258 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89bf740_0 .net/2u *"_ivl_14", 31 0, L_0xffffbc218258;  1 drivers
v0xaaaaf89bf820_0 .net *"_ivl_16", 31 0, L_0xaaaaf89d7250;  1 drivers
v0xaaaaf89bf900_0 .net *"_ivl_18", 0 0, L_0xaaaaf89d7320;  1 drivers
v0xaaaaf89bf9c0_0 .net *"_ivl_2", 31 0, L_0xaaaaf89d6d60;  1 drivers
L_0xffffbc2182a0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89bfaa0_0 .net/2u *"_ivl_22", 31 0, L_0xffffbc2182a0;  1 drivers
L_0xffffbc2182e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89bfb80_0 .net/2u *"_ivl_26", 63 0, L_0xffffbc2182e8;  1 drivers
L_0xffffbc2181c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89bfc60_0 .net/2u *"_ivl_4", 31 0, L_0xffffbc2181c8;  1 drivers
v0xaaaaf89bfd40_0 .net *"_ivl_6", 0 0, L_0xaaaaf89d6ec0;  1 drivers
L_0xffffbc218210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89bfe00_0 .net/2u *"_ivl_8", 31 0, L_0xffffbc218210;  1 drivers
v0xaaaaf89bfee0_0 .net "block_size_in", 31 0, L_0xaaaaf89d69e0;  alias, 1 drivers
v0xaaaaf89bffc0_0 .net "clock", 0 0, v0xaaaaf89c6390_0;  alias, 1 drivers
v0xaaaaf89c0080_0 .net "cur_base_in", 31 0, v0xaaaaf89c4870_0;  1 drivers
v0xaaaaf89c0160_0 .net "cur_base_valid", 0 0, L_0xaaaaf89d6a80;  alias, 1 drivers
v0xaaaaf89c0220_0 .var/2u "k", 31 0;
v0xaaaaf89c0300_0 .var "lb_r", 31 0;
v0xaaaaf89c03e0_0 .var "lb_r_reg", 31 0;
v0xaaaaf89c04c0_0 .var/2u "pow_m", 31 0;
v0xaaaaf89c05a0_0 .net "prim_en", 0 0, L_0xaaaaf89a1a30;  1 drivers
v0xaaaaf89c0660_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf89c0740_0 .net "prim_sub_out", 63 0, L_0xaaaaf89d7670;  alias, 1 drivers
v0xaaaaf89c0820_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf89d7490;  1 drivers
v0xaaaaf89c0af0_0 .var "rep_base", 31 0;
v0xaaaaf89c0bd0_0 .net "rep_base_valid", 0 0, L_0xaaaaf89a1d70;  1 drivers
v0xaaaaf89c0c90_0 .net "reset", 0 0, v0xaaaaf89c6680_0;  alias, 1 drivers
v0xaaaaf89c0d50_0 .net "ub_in", 31 0, v0xaaaaf89c5790_0;  1 drivers
v0xaaaaf89c0e30_0 .var "ub_r", 31 0;
v0xaaaaf89c0f10_0 .var "ub_r_reg", 31 0;
E_0xaaaaf8950e70 .event posedge, v0xaaaaf89bffc0_0;
E_0xaaaaf89a2290/0 .event edge, v0xaaaaf89c0d50_0, v0xaaaaf89c0af0_0, v0xaaaaf89c03e0_0, v0xaaaaf89c0f10_0;
E_0xaaaaf89a2290/1 .event edge, v0xaaaaf89bf4c0_0, v0xaaaaf89bf140_0, v0xaaaaf89c0080_0;
E_0xaaaaf89a2290 .event/or E_0xaaaaf89a2290/0, E_0xaaaaf89a2290/1;
L_0xaaaaf89d6d60 .arith/mod 32, L_0xaaaaf89d69e0, L_0xffffbc218180;
L_0xaaaaf89d6ec0 .cmp/eq 32, L_0xaaaaf89d6d60, L_0xffffbc2181c8;
L_0xaaaaf89d7030 .cmp/gt 32, L_0xaaaaf89d69e0, L_0xffffbc218210;
L_0xaaaaf89d7250 .arith/div 32, L_0xaaaaf89d69e0, L_0xffffbc218258;
L_0xaaaaf89d7320 .cmp/gt 32, v0xaaaaf89c0220_0, L_0xaaaaf89d7250;
L_0xaaaaf89d7490 .cmp/eq 32, v0xaaaaf89c0660_0, L_0xffffbc2182a0;
L_0xaaaaf89d7670 .functor MUXZ 64, L_0xffffbc2182e8, v0xaaaaf89bf300_0, L_0xaaaaf89a1a30, C4<>;
S_0xaaaaf89c10f0 .scope module, "prim_calc_2" "prim_calc" 5 97, 5 108 0, S_0xaaaaf89be7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "cur_base_valid";
    .port_info 3 /INPUT 32 "cur_base_in";
    .port_info 4 /INPUT 32 "block_size_in";
    .port_info 5 /INPUT 32 "ub_in";
    .port_info 6 /OUTPUT 1 "prim_sub_out_valid";
    .port_info 7 /OUTPUT 64 "prim_sub_out";
P_0xaaaaf89c12a0 .param/l "r" 0 5 109, +C4<00000000000000000000000000000010>;
L_0xaaaaf899cc30 .functor AND 1, L_0xaaaaf89d78f0, L_0xaaaaf89d7a30, C4<1>, C4<1>;
o0xffffbc261d68 .functor BUFZ 1, C4<z>; HiZ drive
L_0xaaaaf899e840 .functor AND 1, L_0xaaaaf89d7ce0, o0xffffbc261d68, C4<1>, C4<1>;
v0xaaaaf89c1500_0 .var "BM", 31 0;
v0xaaaaf89c1600_0 .var "BM_reg", 31 0;
v0xaaaaf89c16e0_0 .var "M", 31 0;
v0xaaaaf89c17a0_0 .var "M_reg", 31 0;
v0xaaaaf89c1880_0 .var "N", 31 0;
v0xaaaaf89c19b0_0 .var "N_reg", 31 0;
v0xaaaaf89c1a90_0 .var "PS", 63 0;
v0xaaaaf89c1b70_0 .var "PS_reg", 63 0;
v0xaaaaf89c1c50_0 .var "S", 31 0;
v0xaaaaf89c1d30_0 .var "S_reg", 31 0;
L_0xffffbc218330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c1e10_0 .net/2u *"_ivl_0", 31 0, L_0xffffbc218330;  1 drivers
v0xaaaaf89c1ef0_0 .net *"_ivl_10", 0 0, L_0xaaaaf89d7a30;  1 drivers
L_0xffffbc218408 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c1fb0_0 .net/2u *"_ivl_14", 31 0, L_0xffffbc218408;  1 drivers
v0xaaaaf89c2090_0 .net *"_ivl_16", 31 0, L_0xaaaaf89d7bc0;  1 drivers
v0xaaaaf89c2170_0 .net *"_ivl_18", 0 0, L_0xaaaaf89d7ce0;  1 drivers
v0xaaaaf89c2230_0 .net *"_ivl_2", 31 0, L_0xaaaaf89d7800;  1 drivers
L_0xffffbc218450 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c2310_0 .net/2u *"_ivl_22", 31 0, L_0xffffbc218450;  1 drivers
L_0xffffbc218498 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c23f0_0 .net/2u *"_ivl_26", 63 0, L_0xffffbc218498;  1 drivers
L_0xffffbc218378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c24d0_0 .net/2u *"_ivl_4", 31 0, L_0xffffbc218378;  1 drivers
v0xaaaaf89c25b0_0 .net *"_ivl_6", 0 0, L_0xaaaaf89d78f0;  1 drivers
L_0xffffbc2183c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xaaaaf89c2670_0 .net/2u *"_ivl_8", 31 0, L_0xffffbc2183c0;  1 drivers
v0xaaaaf89c2750_0 .net "block_size_in", 31 0, L_0xaaaaf89d69e0;  alias, 1 drivers
o0xffffbc261d38 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf89c2810_0 .net "clock", 0 0, o0xffffbc261d38;  0 drivers
v0xaaaaf89c28b0_0 .net "cur_base_in", 31 0, v0xaaaaf89c4870_0;  alias, 1 drivers
v0xaaaaf89c29a0_0 .net "cur_base_valid", 0 0, o0xffffbc261d68;  0 drivers
v0xaaaaf89c2a40_0 .var/2u "k", 31 0;
v0xaaaaf89c2b20_0 .var "lb_r", 31 0;
v0xaaaaf89c2c00_0 .var "lb_r_reg", 31 0;
v0xaaaaf89c2ce0_0 .var/2u "pow_m", 31 0;
v0xaaaaf89c2dc0_0 .net "prim_en", 0 0, L_0xaaaaf899cc30;  1 drivers
v0xaaaaf89c2e80_0 .var/2u "prim_sub_cycles", 31 0;
v0xaaaaf89c2f60_0 .net "prim_sub_out", 63 0, L_0xaaaaf89d7fe0;  alias, 1 drivers
v0xaaaaf89c3040_0 .net "prim_sub_out_valid", 0 0, L_0xaaaaf89d7e50;  1 drivers
v0xaaaaf89c3310_0 .var "rep_base", 31 0;
v0xaaaaf89c33f0_0 .net "rep_base_valid", 0 0, L_0xaaaaf899e840;  1 drivers
o0xffffbc261f78 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaaf89c34b0_0 .net "reset", 0 0, o0xffffbc261f78;  0 drivers
v0xaaaaf89c3570_0 .net "ub_in", 31 0, v0xaaaaf89c5790_0;  alias, 1 drivers
v0xaaaaf89c3660_0 .var "ub_r", 31 0;
v0xaaaaf89c3720_0 .var "ub_r_reg", 31 0;
E_0xaaaaf89a22d0 .event posedge, v0xaaaaf89c2810_0;
E_0xaaaaf89c1480/0 .event edge, v0xaaaaf89c0d50_0, v0xaaaaf89c3310_0, v0xaaaaf89c2c00_0, v0xaaaaf89c3720_0;
E_0xaaaaf89c1480/1 .event edge, v0xaaaaf89c1d30_0, v0xaaaaf89c19b0_0, v0xaaaaf89c0080_0;
E_0xaaaaf89c1480 .event/or E_0xaaaaf89c1480/0, E_0xaaaaf89c1480/1;
L_0xaaaaf89d7800 .arith/mod 32, L_0xaaaaf89d69e0, L_0xffffbc218330;
L_0xaaaaf89d78f0 .cmp/eq 32, L_0xaaaaf89d7800, L_0xffffbc218378;
L_0xaaaaf89d7a30 .cmp/gt 32, L_0xaaaaf89d69e0, L_0xffffbc2183c0;
L_0xaaaaf89d7bc0 .arith/div 32, L_0xaaaaf89d69e0, L_0xffffbc218408;
L_0xaaaaf89d7ce0 .cmp/gt 32, v0xaaaaf89c2a40_0, L_0xaaaaf89d7bc0;
L_0xaaaaf89d7e50 .cmp/eq 32, v0xaaaaf89c2e80_0, L_0xffffbc218450;
L_0xaaaaf89d7fe0 .functor MUXZ 64, L_0xffffbc218498, v0xaaaaf89c1b70_0, L_0xaaaaf899cc30, C4<>;
S_0xaaaaf89c5be0 .scope module, "get_digs_0" "get_digs" 4 7, 6 3 0, S_0xaaaaf8987cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "n_in";
    .port_info 1 /OUTPUT 32 "digs_out";
v0xaaaaf89c61a0_0 .var "digs_out", 31 0;
v0xaaaaf89c6280_0 .net "n_in", 31 0, v0xaaaaf89c6590_0;  alias, 1 drivers
E_0xaaaaf89c5e20 .event edge, v0xaaaaf89c4e40_0;
S_0xaaaaf89c5ea0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 12, 6 12 0, S_0xaaaaf89c5be0;
 .timescale 0 0;
v0xaaaaf89c60a0_0 .var/2s "i", 31 0;
    .scope S_0xaaaaf89c5be0;
T_1 ;
Ewait_0 .event/or E_0xaaaaf89c5e20, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf89c61a0_0, 0, 32;
    %fork t_1, S_0xaaaaf89c5ea0;
    %jmp t_0;
    .scope S_0xaaaaf89c5ea0;
t_1 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0xaaaaf89c60a0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0xaaaaf89c60a0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0xaaaaf89c6280_0;
    %alloc S_0xaaaaf8987e60;
    %load/vec4 v0xaaaaf89c60a0_0;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v0xaaaaf89c60a0_0;
    %store/vec4 v0xaaaaf89c61a0_0, 0, 32;
T_1.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed -= operand
    %load/vec4 v0xaaaaf89c60a0_0;
    %pushi/vec4 1, 0, 32;
    %sub;
    %cast2;
    %store/vec4 v0xaaaaf89c60a0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_0xaaaaf89c5be0;
t_0 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xaaaaf89beb70;
T_2 ;
    %wait E_0xaaaaf8950e70;
    %load/vec4 v0xaaaaf89c0c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c0af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c0220_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c04c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0xaaaaf89c0220_0;
    %load/vec4 v0xaaaaf89bfee0_0;
    %pushi/vec4 1, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf89c0160_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0xaaaaf89c0220_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf89c0220_0, 0;
    %alloc S_0xaaaaf8987e60;
    %load/vec4 v0xaaaaf89c0220_0;
    %muli 1, 0, 32;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %cast2;
    %assign/vec4 v0xaaaaf89c04c0_0, 0;
    %load/vec4 v0xaaaaf89c04c0_0;
    %load/vec4 v0xaaaaf89c0af0_0;
    %add;
    %assign/vec4 v0xaaaaf89c0af0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaaf89beb70;
T_3 ;
Ewait_1 .event/or E_0xaaaaf89a2290, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0xaaaaf89c0300_0, 0, 32;
    %load/vec4 v0xaaaaf89c0d50_0;
    %load/vec4 v0xaaaaf89c0af0_0;
    %div;
    %store/vec4 v0xaaaaf89c0e30_0, 0, 32;
    %load/vec4 v0xaaaaf89c03e0_0;
    %load/vec4 v0xaaaaf89c0f10_0;
    %add;
    %store/vec4 v0xaaaaf89bf3e0_0, 0, 32;
    %load/vec4 v0xaaaaf89c0f10_0;
    %load/vec4 v0xaaaaf89c03e0_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf898ea60_0, 0, 32;
    %load/vec4 v0xaaaaf89bf4c0_0;
    %load/vec4 v0xaaaaf89bf140_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf89a0e30_0, 0, 32;
    %load/vec4 v0xaaaaf89c0080_0;
    %load/vec4 v0xaaaaf89c0af0_0;
    %mul;
    %store/vec4 v0xaaaaf899cd90_0, 0, 32;
    %load/vec4 v0xaaaaf89c03e0_0;
    %load/vec4 v0xaaaaf89c0f10_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0xaaaaf899cd90_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf89a0e30_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0xaaaaf89bf220_0, 0, 64;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xaaaaf89beb70;
T_4 ;
    %wait E_0xaaaaf8950e70;
    %load/vec4 v0xaaaaf89c0c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c0f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c03e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89bf4c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89bf140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf8997410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf899e960_0, 0;
    %load/vec4 v0xaaaaf89bf220_0;
    %assign/vec4 v0xaaaaf89bf300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c0660_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaaf89c0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0xaaaaf89c0e30_0;
    %assign/vec4 v0xaaaaf89c0f10_0, 0;
    %load/vec4 v0xaaaaf89c0300_0;
    %assign/vec4 v0xaaaaf89c03e0_0, 0;
    %load/vec4 v0xaaaaf89bf3e0_0;
    %assign/vec4 v0xaaaaf89bf4c0_0, 0;
    %load/vec4 v0xaaaaf898ea60_0;
    %assign/vec4 v0xaaaaf89bf140_0, 0;
    %load/vec4 v0xaaaaf89a0e30_0;
    %assign/vec4 v0xaaaaf8997410_0, 0;
    %load/vec4 v0xaaaaf899cd90_0;
    %assign/vec4 v0xaaaaf899e960_0, 0;
    %load/vec4 v0xaaaaf89bf220_0;
    %assign/vec4 v0xaaaaf89bf300_0, 0;
    %load/vec4 v0xaaaaf89c0660_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_4.4, 5;
    %load/vec4 v0xaaaaf89c0660_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf89c0660_0, 0;
T_4.4 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaaf89c10f0;
T_5 ;
    %wait E_0xaaaaf89a22d0;
    %load/vec4 v0xaaaaf89c34b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c3310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c2a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c2ce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0xaaaaf89c2a40_0;
    %load/vec4 v0xaaaaf89c2750_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0xaaaaf89c29a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0xaaaaf89c2a40_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf89c2a40_0, 0;
    %alloc S_0xaaaaf8987e60;
    %load/vec4 v0xaaaaf89c2a40_0;
    %muli 2, 0, 32;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %cast2;
    %assign/vec4 v0xaaaaf89c2ce0_0, 0;
    %load/vec4 v0xaaaaf89c2ce0_0;
    %load/vec4 v0xaaaaf89c3310_0;
    %add;
    %assign/vec4 v0xaaaaf89c3310_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xaaaaf89c10f0;
T_6 ;
Ewait_2 .event/or E_0xaaaaf89c1480, E_0x0;
    %wait Ewait_2;
    %alloc S_0xaaaaf8987e60;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %store/vec4 v0xaaaaf89c2b20_0, 0, 32;
    %load/vec4 v0xaaaaf89c3570_0;
    %load/vec4 v0xaaaaf89c3310_0;
    %div;
    %store/vec4 v0xaaaaf89c3660_0, 0, 32;
    %load/vec4 v0xaaaaf89c2c00_0;
    %load/vec4 v0xaaaaf89c3720_0;
    %add;
    %store/vec4 v0xaaaaf89c1c50_0, 0, 32;
    %load/vec4 v0xaaaaf89c3720_0;
    %load/vec4 v0xaaaaf89c2c00_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf89c1880_0, 0, 32;
    %load/vec4 v0xaaaaf89c1d30_0;
    %load/vec4 v0xaaaaf89c19b0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf89c16e0_0, 0, 32;
    %load/vec4 v0xaaaaf89c28b0_0;
    %load/vec4 v0xaaaaf89c3310_0;
    %mul;
    %store/vec4 v0xaaaaf89c1500_0, 0, 32;
    %load/vec4 v0xaaaaf89c2c00_0;
    %load/vec4 v0xaaaaf89c3720_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0xaaaaf89c1500_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf89c16e0_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %pushi/vec4 0, 0, 64;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0xaaaaf89c1a90_0, 0, 64;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0xaaaaf89c10f0;
T_7 ;
    %wait E_0xaaaaf89a22d0;
    %load/vec4 v0xaaaaf89c34b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c3720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c2c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c1d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c19b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c17a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c1600_0, 0;
    %load/vec4 v0xaaaaf89c1a90_0;
    %assign/vec4 v0xaaaaf89c1b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c2e80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0xaaaaf89c33f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0xaaaaf89c3660_0;
    %assign/vec4 v0xaaaaf89c3720_0, 0;
    %load/vec4 v0xaaaaf89c2b20_0;
    %assign/vec4 v0xaaaaf89c2c00_0, 0;
    %load/vec4 v0xaaaaf89c1c50_0;
    %assign/vec4 v0xaaaaf89c1d30_0, 0;
    %load/vec4 v0xaaaaf89c1880_0;
    %assign/vec4 v0xaaaaf89c19b0_0, 0;
    %load/vec4 v0xaaaaf89c16e0_0;
    %assign/vec4 v0xaaaaf89c17a0_0, 0;
    %load/vec4 v0xaaaaf89c1500_0;
    %assign/vec4 v0xaaaaf89c1600_0, 0;
    %load/vec4 v0xaaaaf89c1a90_0;
    %assign/vec4 v0xaaaaf89c1b70_0, 0;
    %load/vec4 v0xaaaaf89c2e80_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0xaaaaf89c2e80_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf89c2e80_0, 0;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaaf89be7d0;
T_8 ;
    %wait E_0xaaaaf8950e70;
    %load/vec4 v0xaaaaf89c5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c4870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c4ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c4f20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaaf89c4ac0_0;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0xaaaaf89c4ac0_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf89c4ac0_0, 0;
    %alloc S_0xaaaaf8987e60;
    %load/vec4 v0xaaaaf89c4ac0_0;
    %load/vec4 v0xaaaaf89c4650_0;
    %mul;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %cast2;
    %assign/vec4 v0xaaaaf89c4f20_0, 0;
    %load/vec4 v0xaaaaf89c4f20_0;
    %load/vec4 v0xaaaaf89c4870_0;
    %add;
    %assign/vec4 v0xaaaaf89c4870_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0xaaaaf89be7d0;
T_9 ;
Ewait_3 .event/or E_0xaaaaf89846e0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0xaaaaf89c4650_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %alloc S_0xaaaaf8987e60;
    %load/vec4 v0xaaaaf89c4650_0;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0xaaaaf89c4ba0_0, 0, 32;
    %alloc S_0xaaaaf8987e60;
    %load/vec4 v0xaaaaf89c4650_0;
    %store/vec4 v0xaaaaf89a1bd0_0, 0, 4;
    %callf/vec4 TD_$unit.pow10, S_0xaaaaf8987e60;
    %free S_0xaaaaf8987e60;
    %subi 1, 0, 32;
    %store/vec4 v0xaaaaf89c58a0_0, 0, 32;
    %load/vec4 v0xaaaaf89c4e40_0;
    %load/vec4 v0xaaaaf89c4870_0;
    %div;
    %store/vec4 v0xaaaaf89c5980_0, 0, 32;
    %load/vec4 v0xaaaaf89c58a0_0;
    %load/vec4 v0xaaaaf89c5980_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0xaaaaf89c58a0_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0xaaaaf89c5980_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0xaaaaf89c5790_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaaf89be7d0;
T_10 ;
    %wait E_0xaaaaf8950e70;
    %load/vec4 v0xaaaaf89c5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c4c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c5a60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0xaaaaf89c4ba0_0;
    %assign/vec4 v0xaaaaf89c4c80_0, 0;
    %load/vec4 v0xaaaaf89c5790_0;
    %assign/vec4 v0xaaaaf89c5a60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0xaaaaf89be7d0;
T_11 ;
Ewait_4 .event/or E_0xaaaaf8984a60, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0xaaaaf89c4c80_0;
    %load/vec4 v0xaaaaf89c5a60_0;
    %add;
    %store/vec4 v0xaaaaf89c3cb0_0, 0, 32;
    %load/vec4 v0xaaaaf89c5a60_0;
    %load/vec4 v0xaaaaf89c4c80_0;
    %sub;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaaf89c3ae0_0, 0, 32;
    %load/vec4 v0xaaaaf89c3d90_0;
    %load/vec4 v0xaaaaf89c3bd0_0;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0xaaaaf89c3900_0, 0, 32;
    %load/vec4 v0xaaaaf89c4870_0;
    %pad/u 64;
    %load/vec4 v0xaaaaf89c3a00_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0xaaaaf89c5260_0, 0, 64;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0xaaaaf89be7d0;
T_12 ;
    %wait E_0xaaaaf8950e70;
    %load/vec4 v0xaaaaf89c5190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c3d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c3bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c3a00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0xaaaaf89c5260_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xaaaaf89c5300_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0xaaaaf89c4980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0xaaaaf89c3cb0_0;
    %assign/vec4 v0xaaaaf89c3d90_0, 0;
    %load/vec4 v0xaaaaf89c3ae0_0;
    %assign/vec4 v0xaaaaf89c3bd0_0, 0;
    %load/vec4 v0xaaaaf89c3900_0;
    %assign/vec4 v0xaaaaf89c3a00_0, 0;
    %load/vec4 v0xaaaaf89c5260_0;
    %assign/vec4 v0xaaaaf89c53e0_0, 0;
    %load/vec4 v0xaaaaf89c5300_0;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v0xaaaaf89c5300_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0xaaaaf89c5300_0, 0;
T_12.4 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0xaaaaf8987cd0;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0xaaaaf89c6390_0;
    %inv;
    %store/vec4 v0xaaaaf89c6390_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0xaaaaf8987cd0;
T_14 ;
    %vpi_call/w 4 21 "$dumpfile", "aoc.vcd" {0 0 0};
    %vpi_call/w 4 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xaaaaf8987cd0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0xaaaaf8987cd0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf89c6390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaaf89c6680_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaf8984d80;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaaf89c6680_0, 0, 1;
    %wait E_0xaaaaf8984d80;
    %pushi/vec4 2843, 0, 32;
    %store/vec4 v0xaaaaf89c6590_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 20, 0, 32;
T_15.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.3, 5;
    %jmp/1 T_15.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xaaaaf8984d80;
    %jmp T_15.2;
T_15.3 ;
    %pop/vec4 1;
    %vpi_call/w 4 34 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "./rtl/common.svh";
    "rtl/tb/aoc2_tb.sv";
    "rtl/src/aoc2.sv";
    "rtl/src/aoc2_utils.sv";
