Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: CacheController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CacheController.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CacheController"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : CacheController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/k76patel/coe758/CACHE2/CACHE2/CPU_gen.vhd" in Library work.
Architecture behavioral of Entity cpu_gen is up to date.
Compiling vhdl file "/home/student2/k76patel/coe758/CACHE2/CACHE2/ipcore_dir/SRAM.vhd" in Library work.
Architecture sram_a of Entity sram is up to date.
Compiling vhdl file "/home/student2/k76patel/coe758/CACHE2/CACHE2/ipcore_dir/icon.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/student2/k76patel/coe758/CACHE2/CACHE2/ipcore_dir/ila.vhd" in Library work.
Architecture ila_a of Entity ila is up to date.
Compiling vhdl file "/home/student2/k76patel/coe758/CACHE2/CACHE2/CacheController.vhd" in Library work.
Architecture behavioral of Entity cachecontroller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <CacheController> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU_gen> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <CacheController> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student2/k76patel/coe758/CACHE2/CACHE2/CacheController.vhd" line 115: Instantiating black box module <SRAM>.
WARNING:Xst:2211 - "/home/student2/k76patel/coe758/CACHE2/CACHE2/CacheController.vhd" line 117: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student2/k76patel/coe758/CACHE2/CACHE2/CacheController.vhd" line 119: Instantiating black box module <ila>.
Entity <CacheController> analyzed. Unit <CacheController> generated.

Analyzing Entity <CPU_gen> in library <work> (Architecture <behavioral>).
Entity <CPU_gen> analyzed. Unit <CPU_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CPU_gen>.
    Related source file is "/home/student2/k76patel/coe758/CACHE2/CACHE2/CPU_gen.vhd".
    Found finite state machine <FSM_0> for signal <st1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x25-bit ROM for signal <patOut>.
WARNING:Xst:737 - Found 1-bit latch for signal <updPat>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cs>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit up counter for signal <patCtrl>.
    Found 1-bit register for signal <rReg1>.
    Found 1-bit register for signal <rReg2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <CPU_gen> synthesized.


Synthesizing Unit <CacheController>.
    Related source file is "/home/student2/k76patel/coe758/CACHE2/CACHE2/CacheController.vhd".
WARNING:Xst:647 - Input <DIN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <trig0<0>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <rw_sdram> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset_cpu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ila_data<35>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <dout_sdram> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <din_sram> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <din_sdram> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_sdram> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x8-bit single-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Found finite state machine <FSM_1> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 15                                             |
    | Inputs             | 5                                              |
    | Outputs            | 7                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | state_6                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <addr_sram>.
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$addsub0000> created at line 200.
    Found 8-bit register for signal <dbit>.
    Found 1-bit 8-to-1 multiplexer for signal <dbit$mux0000> created at line 171.
    Found 8-bit register for signal <din_cpu>.
    Found 3-bit register for signal <index_cpu>.
    Found 32-bit register for signal <offset>.
    Found 32-bit adder for signal <offset$addsub0000>.
    Found 8-bit comparator equal for signal <present_state$cmp_eq0000> created at line 135.
    Found 1-bit register for signal <sMSTRB>.
    Found 1-bit register for signal <sRDY>.
    Found 4-bit register for signal <states_code>.
    Found 1-bit register for signal <sWEN<0>>.
    Found 8-bit register for signal <tag_cpu>.
    Found 1-bit register for signal <tagEN>.
    Found 8-bit register for signal <vbit>.
    Found 1-bit 8-to-1 multiplexer for signal <vbit$mux0000> created at line 135.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred 115 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <CacheController> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port RAM                               : 1
# ROMs                                                 : 1
 8x25-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 36
 1-bit register                                        : 30
 3-bit register                                        : 1
 32-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <present_state/FSM> on signal <present_state[1:7]> with one-hot encoding.
---------------------
 State   | Encoding
---------------------
 state_6 | 0000001
 state_0 | 0000100
 state_1 | 0001000
 state_2 | 1000000
 state_3 | 0000010
 state_4 | 0100000
 state_5 | 0010000
---------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <MY_CPU_gen/st1/FSM> on signal <st1[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------

Synthesizing (advanced) Unit <CacheController>.
INFO:Xst:3231 - The small RAM <Mram_tag_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_cmp_eq0000_0> | high     |
    |     addrA          | connected to signal <index_cpu>     |          |
    |     diA            | connected to signal <tag_cpu>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <CacheController> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 1
 8x8-bit single-port distributed RAM                   : 1
# ROMs                                                 : 1
 8x25-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 117
 Flip-Flops                                            : 117
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <offset_5> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_6> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_7> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_8> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_9> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_10> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_11> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_12> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_13> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_14> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_15> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_16> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_17> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_18> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_19> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_20> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_21> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_22> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_23> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_24> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_25> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_26> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_27> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_28> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_29> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_30> of sequential type is unconnected in block <CacheController>.
WARNING:Xst:2677 - Node <offset_31> of sequential type is unconnected in block <CacheController>.

Optimizing unit <CacheController> ...

Optimizing unit <CPU_gen> ...
WARNING:Xst:1293 - FF/Latch <dbit_1> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dbit_4> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dbit_3> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dbit_5> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dbit_6> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dbit_7> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vbit_3> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vbit_1> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vbit_4> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vbit_6> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vbit_5> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vbit_7> has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_cpu_3> (without init value) has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_cpu_7> (without init value) has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_cpu_0> (without init value) has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_cpu_2> (without init value) has a constant value of 0 in block <CacheController>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2399 - RAMs <Mram_tag_mem4>, <Mram_tag_mem8> are equivalent, second RAM is removed

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <tag_cpu_0> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <tag_cpu_4> 
INFO:Xst:2261 - The FF/Latch <tag_cpu_1> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <tag_cpu_5> 
INFO:Xst:2261 - The FF/Latch <tag_cpu_2> in Unit <CacheController> is equivalent to the following FF/Latch, which will be removed : <tag_cpu_6> 
INFO:Xst:2399 - RAMs <Mram_tag_mem2>, <Mram_tag_mem6> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_tag_mem1>, <Mram_tag_mem5> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_tag_mem3>, <Mram_tag_mem7> are equivalent, second RAM is removed
Found area constraint ratio of 100 (+ 5) on block CacheController, actual ratio is 1.
Latch MY_CPU_gen/cs has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CacheController.ngr
Top Level Output File Name         : CacheController
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 242
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 35
#      LUT2                        : 7
#      LUT2_D                      : 3
#      LUT3                        : 19
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 85
#      LUT4_D                      : 2
#      LUT4_L                      : 2
#      MUXCY                       : 43
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 90
#      FD                          : 60
#      FDE                         : 7
#      FDR                         : 1
#      FDRS                        : 1
#      FDS                         : 16
#      FDSE                        : 2
#      LD                          : 3
# RAMS                             : 4
#      RAM16X1S                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      OBUF                        : 28
# Others                           : 3
#      icon                        : 1
#      ila                         : 1
#      SRAM                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       88  out of   4656     1%  
 Number of Slice Flip Flops:             89  out of   9312     0%  
 Number of 4 input LUTs:                163  out of   9312     1%  
    Number used as logic:               159
    Number used as RAMs:                  4
 Number of IOs:                          37
 Number of bonded IOBs:                  29  out of    232    12%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------+---------------------------+-------+
Clock Signal                                        | Clock buffer(FF name)     | Load  |
----------------------------------------------------+---------------------------+-------+
clk                                                 | BUFGP                     | 91    |
MY_CPU_gen/updPat_or0000(MY_CPU_gen/updPat_or0000:O)| NONE(*)(MY_CPU_gen/updPat)| 3     |
----------------------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.020ns (Maximum Frequency: 166.116MHz)
   Minimum input arrival time before clock: 1.306ns
   Maximum output required time after clock: 5.851ns
   Maximum combinational path delay: 2.546ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.020ns (frequency: 166.116MHz)
  Total number of paths / destination ports: 3487 / 123
-------------------------------------------------------------------------
Delay:               6.020ns (Levels of Logic = 11)
  Source:            counter_8 (FF)
  Destination:       addr_sram_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_8 to addr_sram_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  counter_8 (counter_8)
     LUT4:I0->O            1   0.612   0.000  _cmp_eq0000_wg_lut<0> (_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  _cmp_eq0000_wg_cy<0> (_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  _cmp_eq0000_wg_cy<1> (_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  _cmp_eq0000_wg_cy<2> (_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  _cmp_eq0000_wg_cy<3> (_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  _cmp_eq0000_wg_cy<4> (_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  _cmp_eq0000_wg_cy<5> (_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  _cmp_eq0000_wg_cy<6> (_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          52   0.399   1.081  _cmp_eq0000_wg_cy<7> (_cmp_eq0000)
     LUT4_D:I3->O          7   0.612   0.605  addr_sram_0_mux00001 (N2)
     LUT4:I3->O            1   0.612   0.000  addr_sram_0_mux0000231 (addr_sram_0_mux000023)
     FDS:D                     0.268          addr_sram_0
    ----------------------------------------
    Total                      6.020ns (3.731ns logic, 2.289ns route)
                                       (62.0% logic, 38.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.306ns (Levels of Logic = 1)
  Source:            mySRAM:douta<0> (PAD)
  Destination:       din_cpu_0 (FF)
  Destination Clock: clk rising

  Data Path: mySRAM:douta<0> to din_cpu_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    SRAM:douta<0>          1   0.000   0.426  mySRAM (dout_sram<0>)
     LUT4:I1->O            1   0.612   0.000  din_cpu_mux0000<0>1 (din_cpu_mux0000<0>)
     FD:D                      0.268          din_cpu_0
    ----------------------------------------
    Total                      1.306ns (0.880ns logic, 0.426ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MY_CPU_gen/updPat_or0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.114ns (Levels of Logic = 1)
  Source:            MY_CPU_gen/cs_1 (LATCH)
  Destination:       CS (PAD)
  Source Clock:      MY_CPU_gen/updPat_or0000 falling

  Data Path: MY_CPU_gen/cs_1 to CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.588   0.357  MY_CPU_gen/cs_1 (MY_CPU_gen/cs_1)
     OBUF:I->O                 3.169          CS_OBUF (CS)
    ----------------------------------------
    Total                      4.114ns (3.757ns logic, 0.357ns route)
                                       (91.3% logic, 8.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 98 / 64
-------------------------------------------------------------------------
Offset:              5.851ns (Levels of Logic = 2)
  Source:            MY_CPU_gen/patCtrl_2 (FF)
  Destination:       WR_RD (PAD)
  Source Clock:      clk rising

  Data Path: MY_CPU_gen/patCtrl_2 to WR_RD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.514   0.988  MY_CPU_gen/patCtrl_2 (MY_CPU_gen/patCtrl_2)
     LUT3:I0->O            6   0.612   0.569  MY_CPU_gen/patOut<4>1 (WR_RD_OBUF)
     OBUF:I->O                 3.169          WR_RD_OBUF (WR_RD)
    ----------------------------------------
    Total                      5.851ns (4.295ns logic, 1.556ns route)
                                       (73.4% logic, 26.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.546ns (Levels of Logic = 1)
  Source:            clk (PAD)
  Destination:       mySRAM:clka (PAD)

  Data Path: clk to mySRAM:clka
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           91   1.457   1.089  clk_BUFGP (clk_BUFGP)
    SRAM:clka                  0.000          mySRAM
    ----------------------------------------
    Total                      2.546ns (1.457ns logic, 1.089ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.15 secs
 
--> 


Total memory usage is 626580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :   12 (   0 filtered)

