# Copyright (c) 2020-2022 by XEPIC Co., Ltd. #
# --- timing --- #

#set_false_path -through [get_nets c0_init_calib_cmpl]



# --- priority --- #
set_property PACKAGE_PIN E22 [get_ports ddr4_en_vtt_bbox]
set_property PACKAGE_PIN F22 [get_ports ddr4_en_vddq_bbox]
set_property PACKAGE_PIN F24 [get_ports ddr4_en_vcc2v5_bbox]
set_property PACKAGE_PIN G24 [get_ports power_good_bbox]



set_property IOSTANDARD DIFF_POD12_DCI  [get_ports {c0_ddr4_dqs_c[*]}]
set_property IOSTANDARD DIFF_POD12_DCI  [get_ports {c0_ddr4_dqs_t[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ck_c[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ck_t[*]}]

set_property IOSTANDARD POD12_DCI  [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property IOSTANDARD POD12_DCI  [get_ports {c0_ddr4_dq[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[*]}]


set_property SLEW FAST [get_ports {c0_ddr4_adr[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_ba[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_bg[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_c[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_t[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_cke[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_cs_n[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_odt[*]}]


set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_bg[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_c[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_t[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cke[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cs_n[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_odt[*]}]

set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dq[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dqs_c[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dqs_t[*]}]


set_property PACKAGE_PIN N14 [get_ports  c0_sys_clk_p]
set_property PACKAGE_PIN M14 [get_ports  c0_sys_clk_n]
set_property PACKAGE_PIN L15 [get_ports {c0_ddr4_ba[1]}]
set_property PACKAGE_PIN M15 [get_ports {c0_ddr4_ba[0]}]
set_property PACKAGE_PIN L13 [get_ports {c0_ddr4_bg[1]}]
set_property PACKAGE_PIN L14 [get_ports {c0_ddr4_bg[0]}]
set_property PACKAGE_PIN K13 [get_ports {c0_ddr4_cs_n[0]}]
set_property PACKAGE_PIN L12 [get_ports {c0_ddr4_cs_n[1]}]
set_property PACKAGE_PIN K12 [get_ports {c0_ddr4_cke[0]}]
set_property PACKAGE_PIN J14 [get_ports {c0_ddr4_cke[1]}]
set_property PACKAGE_PIN J13 [get_ports {c0_ddr4_odt[0]}]
set_property PACKAGE_PIN K15 [get_ports {c0_ddr4_odt[1]}]
set_property PACKAGE_PIN J15 [get_ports  c0_ddr4_act_n]
set_property PACKAGE_PIN K16 [get_ports  c0_ddr4_reset_n]
set_property PACKAGE_PIN M16 [get_ports {c0_ddr4_adr[16]}]
set_property PACKAGE_PIN N12 [get_ports {c0_ddr4_adr[14]}]
set_property PACKAGE_PIN M12 [get_ports {c0_ddr4_adr[15]}]
set_property PACKAGE_PIN P13 [get_ports {c0_ddr4_adr[12]}]
set_property PACKAGE_PIN N13 [get_ports {c0_ddr4_adr[13]}]
set_property PACKAGE_PIN P15 [get_ports {c0_ddr4_adr[10]}]
set_property PACKAGE_PIN P14 [get_ports {c0_ddr4_adr[11]}]
set_property PACKAGE_PIN P16 [get_ports {c0_ddr4_adr[8]}]
set_property PACKAGE_PIN N16 [get_ports {c0_ddr4_adr[9]}]
set_property PACKAGE_PIN R16 [get_ports {c0_ddr4_adr[6]}]
set_property PACKAGE_PIN R15 [get_ports {c0_ddr4_adr[7]}]
set_property PACKAGE_PIN U15 [get_ports {c0_ddr4_adr[4]}]
set_property PACKAGE_PIN T15 [get_ports {c0_ddr4_adr[5]}]
set_property PACKAGE_PIN T13 [get_ports {c0_ddr4_adr[2]}]
set_property PACKAGE_PIN R13 [get_ports {c0_ddr4_adr[3]}]
set_property PACKAGE_PIN T14 [get_ports {c0_ddr4_adr[1]}]
set_property PACKAGE_PIN U14 [get_ports {c0_ddr4_adr[0]}]
set_property PACKAGE_PIN U12 [get_ports {c0_ddr4_ck_t[1]}]
set_property PACKAGE_PIN T12 [get_ports {c0_ddr4_ck_c[1]}]
set_property PACKAGE_PIN V13 [get_ports {c0_ddr4_ck_t[0]}]
set_property PACKAGE_PIN V12 [get_ports {c0_ddr4_ck_c[0]}]
set_property PACKAGE_PIN G12 [get_ports {c0_ddr4_dq[0]}]
set_property PACKAGE_PIN F12 [get_ports {c0_ddr4_dq[1]}]
set_property PACKAGE_PIN E15 [get_ports {c0_ddr4_dq[2]}]
set_property PACKAGE_PIN F15 [get_ports {c0_ddr4_dq[3]}]
set_property PACKAGE_PIN H12 [get_ports {c0_ddr4_dq[4]}]
set_property PACKAGE_PIN F14 [get_ports {c0_ddr4_dq[5]}]
set_property PACKAGE_PIN E16 [get_ports {c0_ddr4_dq[6]}]
set_property PACKAGE_PIN F13 [get_ports {c0_ddr4_dq[7]}]
set_property PACKAGE_PIN V23 [get_ports {c0_ddr4_dq[8]}]
set_property PACKAGE_PIN U22 [get_ports {c0_ddr4_dq[9]}]
set_property PACKAGE_PIN T24 [get_ports {c0_ddr4_dq[10]}]
set_property PACKAGE_PIN U24 [get_ports {c0_ddr4_dq[11]}]
set_property PACKAGE_PIN T22 [get_ports {c0_ddr4_dq[12]}]
set_property PACKAGE_PIN V22 [get_ports {c0_ddr4_dq[13]}]
set_property PACKAGE_PIN T23 [get_ports {c0_ddr4_dq[14]}]
set_property PACKAGE_PIN R23 [get_ports {c0_ddr4_dq[15]}]
set_property PACKAGE_PIN N24 [get_ports {c0_ddr4_dq[16]}]
set_property PACKAGE_PIN L25 [get_ports {c0_ddr4_dq[17]}]
set_property PACKAGE_PIN N22 [get_ports {c0_ddr4_dq[18]}]
set_property PACKAGE_PIN N23 [get_ports {c0_ddr4_dq[19]}]
set_property PACKAGE_PIN M24 [get_ports {c0_ddr4_dq[20]}]
set_property PACKAGE_PIN M25 [get_ports {c0_ddr4_dq[21]}]
set_property PACKAGE_PIN M22 [get_ports {c0_ddr4_dq[22]}]
set_property PACKAGE_PIN P23 [get_ports {c0_ddr4_dq[23]}]
set_property PACKAGE_PIN H23 [get_ports {c0_ddr4_dq[24]}]
set_property PACKAGE_PIN J23 [get_ports {c0_ddr4_dq[25]}]
set_property PACKAGE_PIN J26 [get_ports {c0_ddr4_dq[26]}]
set_property PACKAGE_PIN K22 [get_ports {c0_ddr4_dq[27]}]
set_property PACKAGE_PIN K25 [get_ports {c0_ddr4_dq[28]}]
set_property PACKAGE_PIN J25 [get_ports {c0_ddr4_dq[29]}]
set_property PACKAGE_PIN H26 [get_ports {c0_ddr4_dq[30]}]
set_property PACKAGE_PIN L22 [get_ports {c0_ddr4_dq[31]}]
set_property PACKAGE_PIN U17 [get_ports {c0_ddr4_dq[32]}]
set_property PACKAGE_PIN T17 [get_ports {c0_ddr4_dq[33]}]
set_property PACKAGE_PIN R20 [get_ports {c0_ddr4_dq[34]}]
set_property PACKAGE_PIN U20 [get_ports {c0_ddr4_dq[35]}]
set_property PACKAGE_PIN T19 [get_ports {c0_ddr4_dq[36]}]
set_property PACKAGE_PIN T18 [get_ports {c0_ddr4_dq[37]}]
set_property PACKAGE_PIN U19 [get_ports {c0_ddr4_dq[38]}]
set_property PACKAGE_PIN T20 [get_ports {c0_ddr4_dq[39]}]
set_property PACKAGE_PIN N18 [get_ports {c0_ddr4_dq[40]}]
set_property PACKAGE_PIN P19 [get_ports {c0_ddr4_dq[41]}]
set_property PACKAGE_PIN L19 [get_ports {c0_ddr4_dq[42]}]
set_property PACKAGE_PIN M19 [get_ports {c0_ddr4_dq[43]}]
set_property PACKAGE_PIN N19 [get_ports {c0_ddr4_dq[44]}]
set_property PACKAGE_PIN P18 [get_ports {c0_ddr4_dq[45]}]
set_property PACKAGE_PIN M20 [get_ports {c0_ddr4_dq[46]}]
set_property PACKAGE_PIN L20 [get_ports {c0_ddr4_dq[47]}]
set_property PACKAGE_PIN H18 [get_ports {c0_ddr4_dq[48]}]
set_property PACKAGE_PIN K18 [get_ports {c0_ddr4_dq[49]}]
set_property PACKAGE_PIN J20 [get_ports {c0_ddr4_dq[50]}]
set_property PACKAGE_PIN L18 [get_ports {c0_ddr4_dq[51]}]
set_property PACKAGE_PIN J18 [get_ports {c0_ddr4_dq[52]}]
set_property PACKAGE_PIN K20 [get_ports {c0_ddr4_dq[53]}]
set_property PACKAGE_PIN J21 [get_ports {c0_ddr4_dq[54]}]
set_property PACKAGE_PIN H21 [get_ports {c0_ddr4_dq[55]}]
set_property PACKAGE_PIN E20 [get_ports {c0_ddr4_dq[56]}]
set_property PACKAGE_PIN F17 [get_ports {c0_ddr4_dq[57]}]
set_property PACKAGE_PIN F19 [get_ports {c0_ddr4_dq[58]}]
set_property PACKAGE_PIN E18 [get_ports {c0_ddr4_dq[59]}]
set_property PACKAGE_PIN F18 [get_ports {c0_ddr4_dq[60]}]
set_property PACKAGE_PIN E21 [get_ports {c0_ddr4_dq[61]}]
set_property PACKAGE_PIN F20 [get_ports {c0_ddr4_dq[62]}]
set_property PACKAGE_PIN E17 [get_ports {c0_ddr4_dq[63]}]
set_property PACKAGE_PIN G20 [get_ports {c0_ddr4_dqs_t[7]}]
set_property PACKAGE_PIN G19 [get_ports {c0_ddr4_dqs_c[7]}]
set_property PACKAGE_PIN J19 [get_ports {c0_ddr4_dqs_t[6]}]
set_property PACKAGE_PIN H19 [get_ports {c0_ddr4_dqs_c[6]}]
set_property PACKAGE_PIN N21 [get_ports {c0_ddr4_dqs_t[5]}]
set_property PACKAGE_PIN M21 [get_ports {c0_ddr4_dqs_c[5]}]
set_property PACKAGE_PIN R18 [get_ports {c0_ddr4_dqs_t[4]}]
set_property PACKAGE_PIN R17 [get_ports {c0_ddr4_dqs_c[4]}]
set_property PACKAGE_PIN J24 [get_ports {c0_ddr4_dqs_t[3]}]
set_property PACKAGE_PIN H24 [get_ports {c0_ddr4_dqs_c[3]}]
set_property PACKAGE_PIN R21 [get_ports {c0_ddr4_dqs_t[2]}]
set_property PACKAGE_PIN P21 [get_ports {c0_ddr4_dqs_c[2]}]
set_property PACKAGE_PIN V21 [get_ports {c0_ddr4_dqs_t[1]}]
set_property PACKAGE_PIN U21 [get_ports {c0_ddr4_dqs_c[1]}]
set_property PACKAGE_PIN G15 [get_ports {c0_ddr4_dqs_t[0]}]
set_property PACKAGE_PIN G14 [get_ports {c0_ddr4_dqs_c[0]}]
set_property PACKAGE_PIN H17 [get_ports {c0_ddr4_dm_dbi_n[7]}]
set_property PACKAGE_PIN L17 [get_ports {c0_ddr4_dm_dbi_n[6]}]
set_property PACKAGE_PIN N17 [get_ports {c0_ddr4_dm_dbi_n[5]}]
set_property PACKAGE_PIN V18 [get_ports {c0_ddr4_dm_dbi_n[4]}]
set_property PACKAGE_PIN L23 [get_ports {c0_ddr4_dm_dbi_n[3]}]
set_property PACKAGE_PIN P25 [get_ports {c0_ddr4_dm_dbi_n[2]}]
set_property PACKAGE_PIN U25 [get_ports {c0_ddr4_dm_dbi_n[1]}]
set_property PACKAGE_PIN H14 [get_ports {c0_ddr4_dm_dbi_n[0]}]

set_property IOSTANDARD LVCMOS12 [get_ports ddr4_en_vtt_bbox]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_en_vddq_bbox]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_en_vcc2v5_bbox]
set_property IOSTANDARD LVCMOS12 [get_ports power_good_bbox]
set_property IOSTANDARD LVCMOS12 [get_ports c0_ddr4_reset_n]
set_property IOSTANDARD POD12_DCI  [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property IOSTANDARD POD12_DCI  [get_ports {c0_ddr4_dq[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports c0_ddr4_act_n]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports c0_sys_clk_n]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports c0_sys_clk_p]
set_property IOSTANDARD DIFF_POD12_DCI  [get_ports {c0_ddr4_dqs_c[*]}]
set_property IOSTANDARD DIFF_POD12_DCI  [get_ports {c0_ddr4_dqs_t[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ck_c[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ck_t[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[*]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_adr[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_ba[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_bg[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_c[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_ck_t[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_cke[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_cs_n[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dq[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_c[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_dqs_t[*]}]
set_property SLEW FAST [get_ports {c0_ddr4_odt[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports  c0_ddr4_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_adr[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ba[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_bg[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_c[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_ck_t[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cke[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_cs_n[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dq[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_c[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_dqs_t[*]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {c0_ddr4_odt[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dq[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dqs_c[*]}]
set_property IBUF_LOW_PWR false [get_ports {c0_ddr4_dqs_t[*]}]

set_false_path -through [get_ports c0_init_calib_complete]
