From 1a7807ce6b211556ca0e445e1beac890b1d054e8 Mon Sep 17 00:00:00 2001
From: Raymond Wong <infiwang@pm.me>
Date: Tue, 13 Dec 2022 16:59:59 +0800
Subject: [PATCH 011/156] riscv64(interp): fix bit.bswap

This is a WIP, archive only.
---
 src/vm_riscv64.dasc | 22 ++++++++++++++--------
 1 file changed, 14 insertions(+), 8 deletions(-)

diff --git a/src/vm_riscv64.dasc b/src/vm_riscv64.dasc
index 1e134d12..fb920a42 100644
--- a/src/vm_riscv64.dasc
+++ b/src/vm_riscv64.dasc
@@ -2038,14 +2038,20 @@ static void build_subroutines(BuildCtx *ctx)
   |.ffunc_bit_op bxor, xor
   |
   |.ffunc_bit bswap
-  |  srli TMP0, CRET1, 8
-  |   srli TMP1, CRET1, 24
-  |   srli TMP2,TMP0, 8
-  |  andi TMP3, TMP2, 0xff
-  |  slli TMP3, TMP3, 8
-  |   bfextri TMP1, CRET1, 31, 24
-  |  bfextri TMP3, TMP0, 23, 16
-  |   or CRET1, TMP1, TMP3
+  |  srliw CARG2, CARG1, 8
+  |   lui CARG3, 16
+  |   addiw CARG3, CARG3, -256
+  |  and CARG2, CARG2, CARG3
+  |   srliw CARG3, CARG1, 24
+  |  or CARG2, CARG2, CARG3
+  |   slli CARG3, CARG1, 8
+  |    lui CARG4, 0x00ff0
+  |   and CARG3, CARG3, CARG4
+  |  slli CARG1, CARG1, 24
+  |  or CARG1, CARG1, CARG3
+  |  or CARG1, CARG1, CARG2
+  |  slli CARG1, CARG1, 32
+  |  srli CARG1, CARG1, 32
   |  j ->fff_resi
   |
   |.ffunc_bit tobit
-- 
2.42.0

