INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/hdd/Programs/Xilinx/projects/1_basics/1_basics.srcs/sources_1/new/logic_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "/mnt/hdd/Programs/Xilinx/projects/1_basics/1_basics.srcs/sim_1/new/tb_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gates
