
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="Practice problems for VHDL entities, architectures, modeling styles, and synthesis">
      
      
        <meta name="author" content="University of Minnesota - Twin Cities">
      
      
      
        <link rel="prev" href="../quiz/">
      
      
        <link rel="next" href="../challenge/">
      
      
        
      
      
      <link rel="icon" href="../../assets/images/favicon.png">
      <meta name="generator" content="mkdocs-1.6.1, mkdocs-material-9.7.2">
    
    
      
        <title>Unit 12 Problems - Introduction to VHDL - Intelligent Textbook - Digital System Design</title>
      
    
    
      <link rel="stylesheet" href="../../assets/stylesheets/main.484c7ddc.min.css">
      
        
        <link rel="stylesheet" href="../../assets/stylesheets/palette.ab4e12ef.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../../stylesheets/extra.css?v=19">
    
      <link rel="stylesheet" href="../../stylesheets/audio-player.css?v=1">
    
      <link rel="stylesheet" href="../../stylesheets/quiz.css?v=3">
    
    <script>__md_scope=new URL("../..",location),__md_hash=e=>[...e].reduce(((e,_)=>(e<<5)-e+_.charCodeAt(0)),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      

    
    
  </head>
  
  
    
    
      
    
    
    
    
    <body dir="ltr" data-md-color-scheme="default" data-md-color-primary="deep-purple" data-md-color-accent="amber">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#end-of-unit-problems-introduction-to-vhdl" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href="../.." title="Intelligent Textbook - Digital System Design" class="md-header__button md-logo" aria-label="Intelligent Textbook - Digital System Design" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M6 4h12v1h3v2h-3v2h3v2h-3v2h3v2h-3v2h3v2h-3v1H6v-1H3v-2h3v-2H3v-2h3v-2H3V9h3V7H3V5h3zm5 11v3h1v-3zm2 0v3h1v-3zm2 0v3h1v-3z"/></svg>

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3zm0 5h18v2H3zm0 5h18v2H3z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            Intelligent Textbook - Digital System Design
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Unit 12 Problems - Introduction to VHDL
            
          </span>
        </div>
      </div>
    </div>
    
      
        <form class="md-header__option" data-md-component="palette">
  
    
    
    
    <input class="md-option" data-md-color-media="" data-md-color-scheme="default" data-md-color-primary="deep-purple" data-md-color-accent="amber"  aria-hidden="true"  type="radio" name="__palette" id="__palette_0">
    
  
</form>
      
    
    
      <script>var palette=__md_get("__palette");if(palette&&palette.color){if("(prefers-color-scheme)"===palette.color.media){var media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']");palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent")}for(var[key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      
      
        <label class="md-header__button md-icon" for="__search">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        </label>
        <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.52 6.52 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" tabindex="0" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
      
    
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../.." class="md-tabs__link">
        
  
  
    
  
  Cover

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../../home/" class="md-tabs__link">
        
  
  
    
  
  Home

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../../course-description/" class="md-tabs__link">
        
  
  
    
  
  Course Description

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../../faq/" class="md-tabs__link">
        
  
  
    
  
  FAQ

      </a>
    </li>
  

      
        
  
  
  
  
    <li class="md-tabs__item">
      <a href="../../glossary/" class="md-tabs__link">
        
  
  
    
  
  Glossary

      </a>
    </li>
  

      
        
  
  
  
    
  
  
    
    
      
  
  
  
    
  
  
    
    
      <li class="md-tabs__item md-tabs__item--active">
        <a href="../../unit1-number-systems/" class="md-tabs__link">
          
  
  
  Unit Modules

        </a>
      </li>
    
  

    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../sims/" class="md-tabs__link">
          
  
  
  MicroSims

        </a>
      </li>
    
  

      
        
  
  
  
  
    
    
      <li class="md-tabs__item">
        <a href="../../learning-graph/" class="md-tabs__link">
          
  
  
  Learning Graph

        </a>
      </li>
    
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


  

<nav class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href="../.." title="Intelligent Textbook - Digital System Design" class="md-nav__button md-logo" aria-label="Intelligent Textbook - Digital System Design" data-md-component="logo">
      
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M6 4h12v1h3v2h-3v2h3v2h-3v2h3v2h-3v2h3v2h-3v1H6v-1H3v-2h3v-2H3v-2h3v-2H3V9h3V7H3V5h3zm5 11v3h1v-3zm2 0v3h1v-3zm2 0v3h1v-3z"/></svg>

    </a>
    Intelligent Textbook - Digital System Design
  </label>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../.." class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Cover
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../home/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Home
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../course-description/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Description
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../faq/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FAQ
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../../glossary/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Glossary
  

    
  </span>
  
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    
    
    
    
      
        
        
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6" checked>
        
          
          <label class="md-nav__link" for="__nav_6" id="__nav_6_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit Modules
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_6_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_6">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit Modules
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_1" >
        
          
          <label class="md-nav__link" for="__nav_6_1" id="__nav_6_1_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 1 - Number Systems
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_1_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_1">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 1 - Number Systems
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit1-number-systems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit1-number-systems/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit1-number-systems/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit1-number-systems/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit1-number-systems/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit01-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_2" >
        
          
          <label class="md-nav__link" for="__nav_6_2" id="__nav_6_2_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 2 - Boolean Algebra
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_2_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_2">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 2 - Boolean Algebra
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit2-boolean-algebra/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit2-boolean-algebra/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit2-boolean-algebra/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit2-boolean-algebra/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit2-boolean-algebra/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit02-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_3" >
        
          
          <label class="md-nav__link" for="__nav_6_3" id="__nav_6_3_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 3 - Applications of Boolean Algebra
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_3">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 3 - Applications of Boolean Algebra
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit3-applications-boolean-algebra/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit3-applications-boolean-algebra/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit3-applications-boolean-algebra/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit3-applications-boolean-algebra/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit3-applications-boolean-algebra/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit03-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_4" >
        
          
          <label class="md-nav__link" for="__nav_6_4" id="__nav_6_4_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 4 - Minterm & Maxterm Expansions
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_4">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 4 - Minterm & Maxterm Expansions
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit4-minterm-maxterm-expansions/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit4-minterm-maxterm-expansions/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit4-minterm-maxterm-expansions/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit4-minterm-maxterm-expansions/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit4-minterm-maxterm-expansions/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit04-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_5" >
        
          
          <label class="md-nav__link" for="__nav_6_5" id="__nav_6_5_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 5 - Karnaugh Maps
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_5">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 5 - Karnaugh Maps
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit5-karnaugh-maps/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit5-karnaugh-maps/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit5-karnaugh-maps/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit5-karnaugh-maps/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit5-karnaugh-maps/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit05-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_6" >
        
          
          <label class="md-nav__link" for="__nav_6_6" id="__nav_6_6_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 6 - Quine-McCluskey Method
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_6">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 6 - Quine-McCluskey Method
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit6-quine-mccluskey/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit6-quine-mccluskey/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit6-quine-mccluskey/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit6-quine-mccluskey/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit6-quine-mccluskey/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit06-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_7" >
        
          
          <label class="md-nav__link" for="__nav_6_7" id="__nav_6_7_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 7 - Multi-Level Gate Circuits
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_7">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 7 - Multi-Level Gate Circuits
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit7-multi-level-gates/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit7-multi-level-gates/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit7-multi-level-gates/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit7-multi-level-gates/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit7-multi-level-gates/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit07-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_8" >
        
          
          <label class="md-nav__link" for="__nav_6_8" id="__nav_6_8_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 8 - Combinational Logic Modules
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_8">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 8 - Combinational Logic Modules
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit8-combinational-modules/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit8-combinational-modules/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit8-combinational-modules/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit8-combinational-modules/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit8-combinational-modules/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit08-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_9" >
        
          
          <label class="md-nav__link" for="__nav_6_9" id="__nav_6_9_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 9 - Sequential Logic Fundamentals
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_9_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_9">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 9 - Sequential Logic Fundamentals
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit9-sequential-fundamentals/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit9-sequential-fundamentals/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit9-sequential-fundamentals/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit9-sequential-fundamentals/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit9-sequential-fundamentals/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit09-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_10" >
        
          
          <label class="md-nav__link" for="__nav_6_10" id="__nav_6_10_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 10 - Sequential Circuit Design
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_10">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 10 - Sequential Circuit Design
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit10-sequential-design/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit10-sequential-design/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit10-sequential-design/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit10-sequential-design/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit10-sequential-design/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit10-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_11" >
        
          
          <label class="md-nav__link" for="__nav_6_11" id="__nav_6_11_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 11 - Programmable Logic Devices
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_11_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_11">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 11 - Programmable Logic Devices
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit11-programmable-logic/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit11-programmable-logic/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit11-programmable-logic/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit11-programmable-logic/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit11-programmable-logic/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit11-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
    
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--active md-nav__item--section md-nav__item--nested">
      
        
        
        <input class="md-nav__toggle md-toggle " type="checkbox" id="__nav_6_12" checked>
        
          
          <label class="md-nav__link" for="__nav_6_12" id="__nav_6_12_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 12 - Introduction to VHDL
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_12_label" aria-expanded="true">
          <label class="md-nav__title" for="__nav_6_12">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 12 - Introduction to VHDL
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#section-a-entity-and-architecture-4-problems" class="md-nav__link">
    <span class="md-ellipsis">
      
        Section A: Entity and Architecture (4 problems)
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Section A: Entity and Architecture (4 problems)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#problem-1" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 1
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-2" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 2
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-3" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 3
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-4" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 4
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#section-b-concurrent-statements-and-dataflow-4-problems" class="md-nav__link">
    <span class="md-ellipsis">
      
        Section B: Concurrent Statements and Dataflow (4 problems)
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Section B: Concurrent Statements and Dataflow (4 problems)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#problem-5" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 5
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-6" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 6
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-7" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 7
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-8" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 8
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#section-c-process-statements-and-behavioral-modeling-4-problems" class="md-nav__link">
    <span class="md-ellipsis">
      
        Section C: Process Statements and Behavioral Modeling (4 problems)
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Section C: Process Statements and Behavioral Modeling (4 problems)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#problem-9" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 9
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-10" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 10
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-11" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 11
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-12" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 12
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#section-d-sequential-logic-in-vhdl-4-problems" class="md-nav__link">
    <span class="md-ellipsis">
      
        Section D: Sequential Logic in VHDL (4 problems)
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Section D: Sequential Logic in VHDL (4 problems)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#problem-13" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 13
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-14" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 14
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-15" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 15
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-16" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 16
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#section-e-testbenches-and-synthesis-4-problems" class="md-nav__link">
    <span class="md-ellipsis">
      
        Section E: Testbenches and Synthesis (4 problems)
      
    </span>
  </a>
  
    <nav class="md-nav" aria-label="Section E: Testbenches and Synthesis (4 problems)">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#problem-17" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 17
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-18" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 18
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-19" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 19
      
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#problem-20" class="md-nav__link">
    <span class="md-ellipsis">
      
        Problem 20
      
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#summary" class="md-nav__link">
    <span class="md-ellipsis">
      
        Summary
      
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit12-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
          
          
        
      
    
    
    <li class="md-nav__item md-nav__item--section md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_6_13" >
        
          
          <label class="md-nav__link" for="__nav_6_13" id="__nav_6_13_label" tabindex="">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 13 - System Integration
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_6_13_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_6_13">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 13 - System Integration
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit13-system-integration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Content
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit13-system-integration/quiz/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit13-system-integration/problems/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Problems
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit13-system-integration/challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../unit13-system-integration/references/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    References
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../videos/unit13-narration/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Narration
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7" >
        
          
          <label class="md-nav__link" for="__nav_7" id="__nav_7_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    MicroSims
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7">
            <span class="md-nav__icon md-icon"></span>
            
  
    MicroSims
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Overview
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/course-structure-tree/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Structure Tree
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_3" >
        
          
          <label class="md-nav__link" for="__nav_7_3" id="__nav_7_3_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 1 - Number Systems
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_3_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_3">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 1 - Number Systems
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/base-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Base Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/analog-vs-digital-signals/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Analog vs Digital Signals
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/positional-notation-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Positional Notation Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/binary-arithmetic-practice/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Binary Arithmetic Practice
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/signed-number-comparison/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Signed Number Comparison
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/overflow-detection-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Overflow Detection Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/number-systems-concept-map/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Number Systems Concept Map
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/base-conversion-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Base Conversion Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_4" >
        
          
          <label class="md-nav__link" for="__nav_7_4" id="__nav_7_4_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 2 - Boolean Algebra
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_4_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_4">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 2 - Boolean Algebra
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/and-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    AND Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/or-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    OR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/not-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NOT Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/buffer-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Buffer Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/tri-state-buffer-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Tri-State Buffer Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/nand-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NAND Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/nor-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NOR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/xor-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    XOR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/xnor-gate-truth-table/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    XNOR Gate Truth Table
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/logic-gate-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Logic Gate Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/boolean-operations-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Operations Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/truth-table-generator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Truth Table Generator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/boolean-laws-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Laws Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/demorgans-theorem-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    De Morgan's Theorem Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/boolean-simplification-tutor/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Simplification Tutor
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/3-input-and-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input AND Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/3-input-or-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input OR Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/3-input-nand-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input NAND Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/3-input-nor-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input NOR Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/3-input-xor-gate/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    3-Input XOR Gate
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/gate-cascade-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Gate Cascade Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/circuit-analysis-synthesis/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Circuit Analysis & Synthesis
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/boolean-proof-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Boolean Proof Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_5" >
        
          
          <label class="md-nav__link" for="__nav_7_5" id="__nav_7_5_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 3 - Applications
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_5_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_5">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 3 - Applications
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/binary-adder-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Binary Adder Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/design-flow-visualization/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Design Flow Visualization
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/word-problem-translator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Word Problem Translator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/adder-subtractor-builder/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Adder-Subtractor Builder
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/parity-circuit-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Parity Circuit Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/code-converter-demo/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Code Converter Demo
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/seven-segment-decoder/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Seven Segment Decoder
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/dont-care-optimizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Don't Care Optimizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/full-adder-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Full Adder Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_6" >
        
          
          <label class="md-nav__link" for="__nav_7_6" id="__nav_7_6_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 4 - Minterms & Maxterms
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_6_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_6">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 4 - Minterms & Maxterms
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/minterm-maxterm-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Minterm/Maxterm Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/minterm-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Minterm Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/sop-pos-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    SOP-POS Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/shannon-expansion-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Shannon Expansion Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/minterm-expansion-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Minterm Expansion Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_7" >
        
          
          <label class="md-nav__link" for="__nav_7_7" id="__nav_7_7_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 5 - Karnaugh Maps
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_7_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_7">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 5 - Karnaugh Maps
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/kmap-solver/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map Solver
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/kmap-3var-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map 3-Variable Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/prime-implicant-finder/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Prime Implicant Finder
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/kmap-dont-cares/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map with Don't Cares
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/kmap-practice-challenge/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map Practice Challenge
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/kmap-simplification-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    K-Map Simplification Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_8" >
        
          
          <label class="md-nav__link" for="__nav_7_8" id="__nav_7_8_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 6 - Quine-McCluskey
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_8">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 6 - Quine-McCluskey
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/qm-grouping-visualization/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Grouping Visualization
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/qm-combination-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Combination Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/pi-chart-interactive/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PI Chart Interactive
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/qm-complexity-chart/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Complexity Chart
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/qm-complete-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Complete Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/qm-method-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    QM Method Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_9" >
        
          
          <label class="md-nav__link" for="__nav_7_9" id="__nav_7_9_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 7 - Multi-Level Gates
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_9_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_9">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 7 - Multi-Level Gates
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/universal-gate-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Universal Gate Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/bubble-pushing-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Bubble Pushing Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/nand-nor-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NAND-NOR Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/multi-level-analyzer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Multi-Level Analyzer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/nand-conversion-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    NAND Conversion Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_10" >
        
          
          <label class="md-nav__link" for="__nav_7_10" id="__nav_7_10_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 8 - Combinational Modules
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_10_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_10">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 8 - Combinational Modules
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/mux-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    MUX Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/decoder-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Decoder Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/priority-encoder-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Priority Encoder Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/binary-gray-converter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Binary-Gray Converter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/magnitude-comparator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Magnitude Comparator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/mux-function-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    MUX Function Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_11" >
        
          
          <label class="md-nav__link" for="__nav_7_11" id="__nav_7_11_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 9 - Sequential Fundamentals
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_11_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_11">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 9 - Sequential Fundamentals
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/sr-latch-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    SR Latch Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/d-flipflop-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    D Flip-Flop Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/jk-flipflop-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    JK Flip-Flop Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/timing-diagram-analyzer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Timing Diagram Analyzer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/flipflop-timing-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Flip-Flop Timing Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_12" >
        
          
          <label class="md-nav__link" for="__nav_7_12" id="__nav_7_12_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 10 - Sequential Design
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_12_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_12">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 10 - Sequential Design
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/shift-register-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Shift Register Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/counter-simulator/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Counter Simulator
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/fsm-designer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FSM Designer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/sequence-detector-demo/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Sequence Detector Demo
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/shift-register-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Shift Register Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_13" >
        
          
          <label class="md-nav__link" for="__nav_7_13" id="__nav_7_13_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 11 - Programmable Logic
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_13_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_13">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 11 - Programmable Logic
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/programmable-connections/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Programmable Connections
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/rom-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    ROM Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/pla-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLA Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/pla-vs-pal/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLA vs PAL Comparison
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/cpld-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    CPLD Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/lut-explorer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    LUT Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/clb-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    CLB Architecture
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/fpga-config-flow/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FPGA Configuration Flow
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/fpga-design-flow/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FPGA Design Flow
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/pld-selection-tree/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLD Selection Tree
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/pla-programming-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    PLA Programming Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_14" >
        
          
          <label class="md-nav__link" for="__nav_7_14" id="__nav_7_14_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 12 - VHDL
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_14_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_14">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 12 - VHDL
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/entity-architecture/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Entity-Architecture Explorer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/vhdl-modeling-styles/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL Modeling Styles
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/vhdl-flipflop-patterns/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL Flip-Flop Patterns
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/vhdl-fsm-mapper/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL FSM Mapper
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/vhdl-synthesis-inference/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL Synthesis Inference
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/vhdl-fsm-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    VHDL FSM Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
              
                
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_7_15" >
        
          
          <label class="md-nav__link" for="__nav_7_15" id="__nav_7_15_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Unit 13 - System Integration
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="2" aria-labelledby="__nav_7_15_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_7_15">
            <span class="md-nav__icon md-icon"></span>
            
  
    Unit 13 - System Integration
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/top-down-design-flow/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Top-Down Design Flow
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/datapath-controller/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Datapath-Controller Interaction
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/timing-analysis-visualizer/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Timing Analysis Visualizer
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/digital-lock-system/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Digital Lock System
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/uart-transmitter/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    UART Transmitter
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/uart-transceiver/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    UART Transceiver
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/course-integration-map/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Integration Map
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/datapath-controller-walkthrough/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Datapath-Controller Walkthrough
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/vending-machine-fsm/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Vending Machine FSM
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../sims/hierarchical-alu-design/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Hierarchical ALU Design
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
      
      
  
  
  
  
    
    
    
    
      
      
        
      
    
    
    <li class="md-nav__item md-nav__item--nested">
      
        
        
          
        
        <input class="md-nav__toggle md-toggle md-toggle--indeterminate" type="checkbox" id="__nav_8" >
        
          
          <label class="md-nav__link" for="__nav_8" id="__nav_8_label" tabindex="0">
            
  
  
  <span class="md-ellipsis">
    
  
    Learning Graph
  

    
  </span>
  
  

            <span class="md-nav__icon md-icon"></span>
          </label>
        
        <nav class="md-nav" data-md-level="1" aria-labelledby="__nav_8_label" aria-expanded="false">
          <label class="md-nav__title" for="__nav_8">
            <span class="md-nav__icon md-icon"></span>
            
  
    Learning Graph
  

          </label>
          <ul class="md-nav__list" data-md-scrollfix>
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Overview
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/concept-list/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Concept List
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/concept-taxonomy/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Concept Taxonomy
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/taxonomy-distribution/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Taxonomy Distribution
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/quality-metrics/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quality Metrics
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/book-metrics/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Book Metrics
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/chapter-metrics/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Chapter Metrics
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/course-description-assessment/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Course Description Assessment
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/glossary-quality-report/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Glossary Quality Report
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/quiz-generation-report/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    Quiz Generation Report
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
              
                
  
  
  
  
    <li class="md-nav__item">
      <a href="../../learning-graph/faq-quality-report/" class="md-nav__link">
        
  
  
  <span class="md-ellipsis">
    
  
    FAQ Quality Report
  

    
  </span>
  
  

      </a>
    </li>
  

              
            
          </ul>
        </nav>
      
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              
              <article class="md-content__inner md-typeset">
                
                  



<div class="problems-styled">
<h1 id="end-of-unit-problems-introduction-to-vhdl">End-of-Unit Problems: Introduction to VHDL</h1>
<p>Work through these problems to reinforce your understanding of VHDL entities, architectures, concurrent and sequential statements, and synthesis inference.</p>
<hr />
<h2 id="section-a-entity-and-architecture-4-problems">Section A: Entity and Architecture (4 problems)</h2>
<h3 id="problem-1">Problem 1</h3>
<p>Write a complete VHDL entity declaration for a 4-bit magnitude comparator with two 4-bit inputs <span class="arithmatex">\(A\)</span> and <span class="arithmatex">\(B\)</span>, and three single-bit outputs: <code>gt</code> (greater than), <code>eq</code> (equal), and <code>lt</code> (less than). Use <code>std_logic</code> and <code>std_logic_vector</code> types.</p>
<p><strong>Solution:</strong> <strong>Entity declaration:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">mag_compare4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">A</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">B</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">gt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">eq</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">lt</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">mag_compare4</span><span class="p">;</span>
</code></pre></div>
<p><strong>Key points:</strong></p>
<ul>
<li>The <code>library</code> and <code>use</code> statements import the <code>std_logic</code> types</li>
<li><code>std_logic_vector(3 downto 0)</code> declares a 4-bit bus with bit 3 as MSB</li>
<li>Port modes are <code>in</code> for inputs and <code>out</code> for outputs</li>
<li>The entity name (<code>mag_compare4</code>) must match the file name in most tools</li>
<li>The semicolon after the last port and after <code>end entity</code> are required</li>
</ul>
<p><strong>A matching architecture (dataflow style):</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">mag_compare4</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">gt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="n">eq</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="n">lt</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="o">&lt;</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="p">;</span>
</code></pre></div>
<p>The <code>&gt;</code>, <code>=</code>, and <code>&lt;</code> operators work on <code>std_logic_vector</code> when using the <code>IEEE.STD_LOGIC_1164</code> library, performing unsigned comparison based on bit position.</p>
<hr />
<h3 id="problem-2">Problem 2</h3>
<p>Explain the nine values of the <code>std_logic</code> type. For each value, state what real-world condition it models and whether it is synthesizable.</p>
<p><strong>Solution:</strong> <strong>The nine values of <code>std_logic</code>:</strong></p>
<table>
<thead>
<tr>
<th>Value</th>
<th>Meaning</th>
<th>Real-World Condition</th>
<th>Synthesizable?</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>'U'</code></td>
<td>Uninitialized</td>
<td>Signal has not been assigned</td>
<td>No (simulation only)</td>
</tr>
<tr>
<td><code>'X'</code></td>
<td>Forcing unknown</td>
<td>Conflict between drivers</td>
<td>No (simulation only)</td>
</tr>
<tr>
<td><code>'0'</code></td>
<td>Forcing low</td>
<td>Strong logic 0 (driven low)</td>
<td>Yes</td>
</tr>
<tr>
<td><code>'1'</code></td>
<td>Forcing high</td>
<td>Strong logic 1 (driven high)</td>
<td>Yes</td>
</tr>
<tr>
<td><code>'Z'</code></td>
<td>High impedance</td>
<td>Tri-state / disconnected</td>
<td>Yes (tri-state buffers)</td>
</tr>
<tr>
<td><code>'W'</code></td>
<td>Weak unknown</td>
<td>Conflict between weak drivers</td>
<td>No (simulation only)</td>
</tr>
<tr>
<td><code>'L'</code></td>
<td>Weak low</td>
<td>Pull-down resistor</td>
<td>Sometimes</td>
</tr>
<tr>
<td><code>'H'</code></td>
<td>Weak high</td>
<td>Pull-up resistor</td>
<td>Sometimes</td>
</tr>
<tr>
<td><code>'-'</code></td>
<td>Don't care</td>
<td>Value is irrelevant</td>
<td>Yes (optimization hint)</td>
</tr>
</tbody>
</table>
<p><strong>Resolution function:</strong></p>
<p>When multiple drivers assign different values to the same <code>std_logic</code> signal, the resolution function determines the result. Stronger drivers override weaker ones:</p>
<ul>
<li><code>'0'</code> or <code>'1'</code> (forcing) overrides <code>'L'</code>, <code>'H'</code>, or <code>'Z'</code> (weak/high-Z)</li>
<li>Two forcing drivers with different values produce <code>'X'</code></li>
<li><code>'Z'</code> against any driven value yields the driven value</li>
</ul>
<p><strong>In practice:</strong></p>
<ul>
<li>Most synthesized designs use only <code>'0'</code>, <code>'1'</code>, <code>'Z'</code>, and <code>'-'</code></li>
<li><code>'U'</code> and <code>'X'</code> are invaluable for catching simulation errors (an <code>'X'</code> in simulation means a design bug)</li>
<li><code>std_logic</code> is preferred over the simpler <code>bit</code> type (which only has <code>'0'</code> and <code>'1'</code>) because it models real hardware behavior</li>
</ul>
<hr />
<h3 id="problem-3">Problem 3</h3>
<p>Given the following VHDL code, identify and correct all syntax errors:</p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">half_adder</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span>
<span class="w">        </span><span class="n">sum</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">cout</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">    </span><span class="p">)</span>
<span class="k">end</span><span class="w"> </span><span class="nc">half_adder</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behave</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">half_addr</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">sum</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="w">    </span><span class="n">cout</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="nc">behave</span><span class="p">;</span>
</code></pre></div>
<p><strong>Solution:</strong> <strong>Errors identified and corrected:</strong></p>
<table>
<thead>
<tr>
<th>Line</th>
<th>Error</th>
<th>Correction</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>Missing semicolon after <code>ALL</code></td>
<td><code>use IEEE.STD_LOGIC_1164.ALL;</code></td>
</tr>
<tr>
<td>5</td>
<td>Missing semicolon after <code>std_logic</code> (port A, B)</td>
<td><code>A, B : in  std_logic;</code></td>
</tr>
<tr>
<td>8</td>
<td>Trailing semicolon after last port before <code>)</code></td>
<td>Remove <code>;</code> after <code>std_logic</code> on cout line</td>
</tr>
<tr>
<td>9</td>
<td>Missing semicolon after <code>)</code></td>
<td><code>);</code> is actually fine but the <code>)</code> should not have a semicolon before it on the previous line</td>
</tr>
<tr>
<td>11</td>
<td>Architecture entity name mismatch: <code>half_addr</code> instead of <code>half_adder</code></td>
<td><code>architecture behave of half_adder is</code></td>
</tr>
</tbody>
</table>
<p><strong>Corrected code:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">half_adder</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">sum</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">cout</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">half_adder</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behave</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">half_adder</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">sum</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="w">    </span><span class="n">cout</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">B</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behave</span><span class="p">;</span>
</code></pre></div>
<p><strong>Rules to remember:</strong></p>
<ul>
<li>Every <code>use</code> statement ends with a semicolon</li>
<li>Port list entries are separated by semicolons, but the <strong>last</strong> port has <strong>no</strong> trailing semicolon before the closing <code>)</code></li>
<li>The architecture name must reference the correct entity name</li>
<li>Adding <code>entity</code> and <code>architecture</code> keywords after <code>end</code> is optional but good practice</li>
</ul>
<hr />
<h3 id="problem-4">Problem 4</h3>
<p>Write an entity and architecture for a generic N-bit register with parallel load enable and asynchronous reset. Use the <code>generic</code> clause to make the width parameterizable.</p>
<p><strong>Solution:</strong> <strong>Generic N-bit register:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">reg_n</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">generic</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">N</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">8</span><span class="w">    </span><span class="c1">-- default width is 8 bits</span>
<span class="w">    </span><span class="p">);</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">                        </span><span class="c1">-- async reset</span>
<span class="w">        </span><span class="n">load</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">                        </span><span class="c1">-- load enable</span>
<span class="w">        </span><span class="n">d_in</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">N</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w">   </span><span class="c1">-- parallel data in</span>
<span class="w">        </span><span class="n">q_out</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">N</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w">    </span><span class="c1">-- parallel data out</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">reg_n</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">reg_n</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span><span class="w">    </span><span class="c1">-- clear all bits</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="n">load</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">q_out</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d_in</span><span class="p">;</span><span class="w">           </span><span class="c1">-- load new data</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">            </span><span class="c1">-- if load=&#39;0&#39;, q_out retains value (register holds)</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>Key concepts:</strong></p>
<ul>
<li><code>generic</code> declares parameterizable constants; <code>N : positive := 8</code> sets a default of 8</li>
<li><code>(others =&gt; '0')</code> is an aggregate that fills all bits with <code>'0'</code>, regardless of width</li>
<li>The <code>rising_edge(clk)</code> function detects the clock edge</li>
<li>Asynchronous reset (<code>rst</code>) appears in the sensitivity list and is checked <strong>before</strong> the clock edge</li>
<li>When <code>load = '0'</code> and no assignment occurs inside <code>elsif rising_edge(clk)</code>, the synthesizer infers a register that holds its value</li>
</ul>
<p><strong>Instantiating with a specific width:</strong></p>
<div class="highlight"><pre><span></span><code><span class="n">reg16</span><span class="o">:</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">work</span><span class="p">.</span><span class="n">reg_n</span>
<span class="w">    </span><span class="k">generic</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span><span class="n">N</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="mi">16</span><span class="p">)</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">sys_clk</span><span class="p">,</span>
<span class="w">        </span><span class="n">rst</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">sys_rst</span><span class="p">,</span>
<span class="w">        </span><span class="n">load</span><span class="w">  </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">ld_enable</span><span class="p">,</span>
<span class="w">        </span><span class="n">d_in</span><span class="w">  </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">data_bus</span><span class="p">,</span>
<span class="w">        </span><span class="n">q_out</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">reg_output</span>
<span class="w">    </span><span class="p">);</span>
</code></pre></div>
<hr />
<h2 id="section-b-concurrent-statements-and-dataflow-4-problems">Section B: Concurrent Statements and Dataflow (4 problems)</h2>
<h3 id="problem-5">Problem 5</h3>
<p>Write a VHDL dataflow architecture for a 2-to-4 decoder with an enable input. The decoder has a 2-bit input <code>sel</code>, 1-bit <code>en</code>, and 4-bit output <code>y</code>. When <code>en = '0'</code>, all outputs are <code>'0'</code>.</p>
<p><strong>Solution:</strong> <strong>Dataflow architecture using conditional signal assignment:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">sel</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">en</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">y</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0001&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">else</span>
<span class="w">         </span><span class="s">&quot;0010&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">else</span>
<span class="w">         </span><span class="s">&quot;0100&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">else</span>
<span class="w">         </span><span class="s">&quot;1000&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="p">(</span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="p">)</span><span class="w"> </span><span class="k">else</span>
<span class="w">         </span><span class="s">&quot;0000&quot;</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="p">;</span>
</code></pre></div>
<p><strong>Alternative using selected signal assignment:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow_v2</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">decoder2to4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">sel_full</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">sel_full</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">sel</span><span class="p">;</span><span class="w">   </span><span class="c1">-- concatenate enable with select</span>

<span class="w">    </span><span class="k">with</span><span class="w"> </span><span class="n">sel_full</span><span class="w"> </span><span class="k">select</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;0001&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;100&quot;</span><span class="p">,</span>
<span class="w">             </span><span class="s">&quot;0010&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;101&quot;</span><span class="p">,</span>
<span class="w">             </span><span class="s">&quot;0100&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;110&quot;</span><span class="p">,</span>
<span class="w">             </span><span class="s">&quot;1000&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;111&quot;</span><span class="p">,</span>
<span class="w">             </span><span class="s">&quot;0000&quot;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow_v2</span><span class="p">;</span>
</code></pre></div>
<p><strong>Truth table:</strong></p>
<table>
<thead>
<tr>
<th>en</th>
<th>sel(1)</th>
<th>sel(0)</th>
<th>y(3)</th>
<th>y(2)</th>
<th>y(1)</th>
<th>y(0)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>X</td>
<td>X</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
<p><strong>Key points:</strong></p>
<ul>
<li>Both versions are purely concurrent (no <code>process</code>)</li>
<li><code>when...else</code> is a conditional signal assignment (priority encoded)</li>
<li><code>with...select</code> is a selected signal assignment (like a MUX)</li>
<li>Both synthesize to identical combinational logic</li>
</ul>
<hr />
<h3 id="problem-6">Problem 6</h3>
<p>Explain why the following VHDL code contains a potential error and show how to fix it:</p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">bad</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">bad</span><span class="p">;</span>
</code></pre></div>
<p><strong>Solution:</strong> <strong>The error: multiple drivers on signal <code>y</code>.</strong></p>
<p>In VHDL, concurrent signal assignments act as independent hardware drivers. Having two concurrent assignments to the same signal <code>y</code> creates two separate drivers, which is illegal for <code>std_logic</code> resolution in synthesis and produces a multiply-driven net error.</p>
<p><strong>What happens in simulation:</strong></p>
<p>The <code>std_logic</code> resolution function resolves the two drivers:</p>
<ul>
<li>If both drive <code>'1'</code>, result is <code>'1'</code></li>
<li>If both drive <code>'0'</code>, result is <code>'0'</code></li>
<li>If one drives <code>'0'</code> and the other <code>'1'</code>, result is <code>'X'</code> (conflict)</li>
</ul>
<p>This is almost never the intended behavior.</p>
<p><strong>Fix 1: Combine into one assignment:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">fix1</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">fix1</span><span class="p">;</span>
</code></pre></div>
<p><strong>Fix 2: Use a conditional assignment (if intent is selection):</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">fix2</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="k">else</span>
<span class="w">         </span><span class="p">(</span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">fix2</span><span class="p">;</span>
</code></pre></div>
<p><strong>Fix 3: Use intermediate signals:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">fix3</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">example</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">y1</span><span class="p">,</span><span class="w"> </span><span class="n">y2</span><span class="p">,</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="n">y2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="w">    </span><span class="n">y</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">y1</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="n">y2</span><span class="p">;</span><span class="w">    </span><span class="c1">-- combine as needed</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">fix3</span><span class="p">;</span>
</code></pre></div>
<p><strong>Rule:</strong> Each signal should have exactly one driver in synthesizable VHDL (except for tri-state buses using <code>'Z'</code>).</p>
<hr />
<h3 id="problem-7">Problem 7</h3>
<p>Write a dataflow VHDL description of a 4-bit ripple carry adder using the <code>generate</code> statement. Assume a <code>full_adder</code> component is available.</p>
<p><strong>Solution:</strong> <strong>Full adder component (assumed available):</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">entity</span><span class="w"> </span><span class="nc">full_adder</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">full_adder</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">full_adder</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">sum</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">b</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>
<span class="w">    </span><span class="n">cout</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">b</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">a</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">cin</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">b</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">cin</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="p">;</span>
</code></pre></div>
<p><strong>4-bit ripple carry adder using <code>generate</code>:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">ripple_adder4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">cin</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">sum</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">cout</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">ripple_adder4</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">structural</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">ripple_adder4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">component</span><span class="w"> </span><span class="nc">full_adder</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">            </span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">cin</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">            </span><span class="n">sum</span><span class="p">,</span><span class="w"> </span><span class="n">cout</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">        </span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">component</span><span class="p">;</span>

<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">carry</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">4</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">carry</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">cin</span><span class="p">;</span>

<span class="w">    </span><span class="nc">gen_adder</span><span class="o">:</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">i</span><span class="w"> </span><span class="k">in</span><span class="w"> </span><span class="mi">0</span><span class="w"> </span><span class="k">to</span><span class="w"> </span><span class="mi">3</span><span class="w"> </span><span class="k">generate</span>
<span class="w">        </span><span class="n">FA</span><span class="o">:</span><span class="w"> </span><span class="n">full_adder</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span>
<span class="w">            </span><span class="n">a</span><span class="w">    </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">A</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
<span class="w">            </span><span class="n">b</span><span class="w">    </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">B</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
<span class="w">            </span><span class="n">cin</span><span class="w">  </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">carry</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
<span class="w">            </span><span class="n">sum</span><span class="w">  </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">sum</span><span class="p">(</span><span class="n">i</span><span class="p">),</span>
<span class="w">            </span><span class="n">cout</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">carry</span><span class="p">(</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span>
<span class="w">        </span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">generate</span><span class="w"> </span><span class="nc">gen_adder</span><span class="p">;</span>

<span class="w">    </span><span class="n">cout</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">carry</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">structural</span><span class="p">;</span>
</code></pre></div>
<p><strong>Key concepts:</strong></p>
<ul>
<li><code>for...generate</code> replicates hardware  it creates 4 full adder instances</li>
<li>The <code>carry</code> signal vector connects each stage's carry-out to the next stage's carry-in</li>
<li><code>carry(0)</code> is the external carry-in; <code>carry(4)</code> is the final carry-out</li>
<li>The generate label (<code>gen_adder</code>) is required</li>
<li>Each instance <code>FA</code> is automatically named <code>gen_adder(0).FA</code>, <code>gen_adder(1).FA</code>, etc.</li>
</ul>
<p><strong>Equivalent circuit:</strong></p>
<div class="highlight"><pre><span></span><code>A(0) B(0)    A(1) B(1)    A(2) B(2)    A(3) B(3)
  |    |       |    |       |    |       |    |
[FA0]------&gt;[FA1]------&gt;[FA2]------&gt;[FA3]----&gt; cout
  |    ^       |    ^       |    ^       |
sum(0) cin   sum(1)       sum(2)       sum(3)
</code></pre></div>
<hr />
<h3 id="problem-8">Problem 8</h3>
<p>Write VHDL concurrent signal assignments to implement the following Boolean equations. Use only basic logic operators (<code>and</code>, <code>or</code>, <code>not</code>, <code>xor</code>).</p>
<ul>
<li><span class="arithmatex">\(F_1 = A \cdot B + \overline{C} \cdot D\)</span></li>
<li><span class="arithmatex">\(F_2 = (A \oplus B) \cdot (C \oplus D)\)</span></li>
<li><span class="arithmatex">\(F_3 = \overline{A \cdot B + C \cdot D}\)</span></li>
</ul>
<p><strong>Solution:</strong> <strong>VHDL implementation:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">bool_equations</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">A</span><span class="p">,</span><span class="w"> </span><span class="n">B</span><span class="p">,</span><span class="w"> </span><span class="n">C</span><span class="p">,</span><span class="w"> </span><span class="n">D</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">F1</span><span class="p">,</span><span class="w"> </span><span class="n">F2</span><span class="p">,</span><span class="w"> </span><span class="n">F3</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">bool_equations</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">bool_equations</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">F1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="k">not</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">D</span><span class="p">);</span>
<span class="w">    </span><span class="n">F2</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="w"> </span><span class="k">xor</span><span class="w"> </span><span class="n">D</span><span class="p">);</span>
<span class="w">    </span><span class="n">F3</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="p">((</span><span class="n">A</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">(</span><span class="n">C</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">D</span><span class="p">));</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">dataflow</span><span class="p">;</span>
</code></pre></div>
<p><strong>Important operator precedence rules in VHDL:</strong></p>
<p>VHDL does <strong>not</strong> define precedence among <code>and</code>, <code>or</code>, <code>xor</code>, <code>nand</code>, <code>nor</code>, <code>xnor</code>. They are all at the same level. Parentheses are <strong>required</strong> to specify grouping.</p>
<p><strong>This would be a compile error:</strong></p>
<div class="highlight"><pre><span></span><code><span class="n">F1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">A</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">B</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="k">not</span><span class="w"> </span><span class="n">C</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">D</span><span class="p">;</span><span class="w">   </span><span class="c1">-- ERROR: ambiguous</span>
</code></pre></div>
<p><strong>Correct with parentheses:</strong></p>
<div class="highlight"><pre><span></span><code><span class="n">F1</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="n">A</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">B</span><span class="p">)</span><span class="w"> </span><span class="k">or</span><span class="w"> </span><span class="p">((</span><span class="k">not</span><span class="w"> </span><span class="n">C</span><span class="p">)</span><span class="w"> </span><span class="k">and</span><span class="w"> </span><span class="n">D</span><span class="p">);</span>
</code></pre></div>
<p><strong>Note:</strong> <code>not</code> has higher precedence than all other logical operators, so <code>not C and D</code> means <code>(not C) and D</code>. But mixing <code>and</code> with <code>or</code> without parentheses is illegal.</p>
<p><strong>Verification truth table for <span class="arithmatex">\(F_1\)</span>:</strong></p>
<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th><span class="arithmatex">\(A \cdot B\)</span></th>
<th><span class="arithmatex">\(\overline{C} \cdot D\)</span></th>
<th><span class="arithmatex">\(F_1\)</span></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
<hr />
<h2 id="section-c-process-statements-and-behavioral-modeling-4-problems">Section C: Process Statements and Behavioral Modeling (4 problems)</h2>
<h3 id="problem-9">Problem 9</h3>
<p>Write a VHDL process that implements a 4-to-1 multiplexer using an <code>if-then-else</code> statement. The inputs are <code>d0</code>, <code>d1</code>, <code>d2</code>, <code>d3</code> (all <code>std_logic</code>), <code>sel</code> is <code>std_logic_vector(1 downto 0)</code>, and the output is <code>y</code>.</p>
<p><strong>Solution:</strong> <strong>Behavioral 4-to-1 MUX using <code>if-then-else</code>:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">mux4to1</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">d0</span><span class="p">,</span><span class="w"> </span><span class="n">d1</span><span class="p">,</span><span class="w"> </span><span class="n">d2</span><span class="p">,</span><span class="w"> </span><span class="n">d3</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">sel</span><span class="w">             </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">y</span><span class="w">               </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">mux4to1</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">mux4to1</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="nc">mux_proc</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">d0</span><span class="p">,</span><span class="w"> </span><span class="n">d1</span><span class="p">,</span><span class="w"> </span><span class="n">d2</span><span class="p">,</span><span class="w"> </span><span class="n">d3</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d1</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d2</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d3</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">mux_proc</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>Alternative using <code>case</code> statement (preferred for MUX):</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral_v2</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">mux4to1</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="nc">mux_proc</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">d0</span><span class="p">,</span><span class="w"> </span><span class="n">d1</span><span class="p">,</span><span class="w"> </span><span class="n">d2</span><span class="p">,</span><span class="w"> </span><span class="n">d3</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d0</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d1</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d2</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d3</span><span class="p">;</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;X&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">mux_proc</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral_v2</span><span class="p">;</span>
</code></pre></div>
<p><strong>Key points:</strong></p>
<ul>
<li><strong>Sensitivity list</strong> includes all inputs: <code>d0, d1, d2, d3, sel</code>  if any input is omitted, simulation will not match synthesis</li>
<li>The <code>if-then-else</code> creates priority logic; <code>case</code> creates balanced MUX logic</li>
<li><code>when others</code> is required in <code>case</code> because <code>std_logic_vector</code> has more than 4 possible values (each bit has 9 values)</li>
<li>This process describes <strong>combinational</strong> logic because every path assigns a value to <code>y</code></li>
</ul>
<hr />
<h3 id="problem-10">Problem 10</h3>
<p>What is wrong with the following VHDL process? Explain what hardware it infers and how to fix it.</p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Solution:</strong> <strong>Problem: Unintended latch inference.</strong></p>
<p>The <code>if</code> statement assigns <code>y</code> when <code>sel = '1'</code> but has no <code>else</code> clause. When <code>sel = '0'</code>, <code>y</code> is not assigned, so VHDL infers that <code>y</code> must <strong>retain its previous value</strong>. This requires memory, so the synthesizer creates a <strong>latch</strong>.</p>
<p><strong>Inferred hardware:</strong></p>
<div class="highlight"><pre><span></span><code>a [D-latch] y
      |
sel  (enable)
</code></pre></div>
<p>When <code>sel = '1'</code>: latch is transparent, <code>y</code> follows <code>a</code>.
When <code>sel = '0'</code>: latch holds, <code>y</code> retains its last value.</p>
<p><strong>Why this is bad:</strong></p>
<ul>
<li>Latches are sensitive to input glitches during the entire enable period</li>
<li>Timing analysis is more difficult with latches</li>
<li>Most FPGA architectures are optimized for flip-flops, not latches</li>
<li>Synthesis tools often generate warnings about inferred latches</li>
</ul>
<p><strong>Fix 1: Add an <code>else</code> clause (combinational logic):</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">    </span><span class="c1">-- now y is always assigned</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>This synthesizes to a 2-to-1 MUX (no latch).</p>
<p><strong>Fix 2: Assign a default value before the <code>if</code>:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span><span class="w">            </span><span class="c1">-- default assignment</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span><span class="w">        </span><span class="c1">-- overrides default when sel=&#39;1&#39;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>This also synthesizes to a 2-to-1 MUX. The default value acts as the implicit <code>else</code>.</p>
<p><strong>Rule:</strong> For combinational logic, ensure every signal is assigned a value on <strong>every possible execution path</strong> through the process.</p>
<hr />
<h3 id="problem-11">Problem 11</h3>
<p>Write a VHDL process for a priority encoder with 4 inputs. Input <code>req(3)</code> has highest priority and <code>req(0)</code> has lowest. Output <code>code</code> is a 2-bit encoding of the highest active request, and <code>valid</code> indicates at least one request is active.</p>
<p><strong>Solution:</strong> <strong>Priority encoder:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">priority_enc</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">req</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">code</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">valid</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">priority_enc</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">priority_enc</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">req</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">req</span><span class="p">(</span><span class="mi">3</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">code</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="p">;</span>
<span class="w">            </span><span class="n">valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">req</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">code</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="p">;</span>
<span class="w">            </span><span class="n">valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">req</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">code</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="p">;</span>
<span class="w">            </span><span class="n">valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">req</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">code</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="p">;</span>
<span class="w">            </span><span class="n">valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">else</span>
<span class="w">            </span><span class="n">code</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="p">;</span>
<span class="w">            </span><span class="n">valid</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>Truth table (showing priority):</strong></p>
<table>
<thead>
<tr>
<th>req(3)</th>
<th>req(2)</th>
<th>req(1)</th>
<th>req(0)</th>
<th>code</th>
<th>valid</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>00</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>00</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>X</td>
<td>01</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>X</td>
<td>X</td>
<td>10</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>11</td>
<td>1</td>
</tr>
</tbody>
</table>
<p><strong>Key points:</strong></p>
<ul>
<li>The <code>if-elsif</code> chain naturally implements priority: the first matching condition wins</li>
<li>The <code>else</code> clause at the end prevents latch inference</li>
<li>Both <code>code</code> and <code>valid</code> are assigned on every path</li>
<li>Only <code>req</code> is in the sensitivity list since it is the only input</li>
<li>This is a combinational process (no clock) that synthesizes to priority logic gates</li>
</ul>
<hr />
<h3 id="problem-12">Problem 12</h3>
<p>Explain the role of the sensitivity list in a VHDL process. Show what happens when a signal is accidentally omitted from the sensitivity list.</p>
<p><strong>Solution:</strong> <strong>The sensitivity list</strong> determines when a process "wakes up" and re-evaluates. A process suspends after executing its last statement and resumes only when a signal in the sensitivity list changes.</p>
<p><strong>Rules for sensitivity lists:</strong></p>
<table>
<thead>
<tr>
<th>Process Type</th>
<th>Sensitivity List Should Contain</th>
</tr>
</thead>
<tbody>
<tr>
<td>Combinational</td>
<td>All signals read inside the process</td>
</tr>
<tr>
<td>Clocked (sync reset)</td>
<td>Clock signal only</td>
</tr>
<tr>
<td>Clocked (async reset)</td>
<td>Clock and asynchronous reset</td>
</tr>
</tbody>
</table>
<p><strong>Example of correct combinational process:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span><span class="w">       </span><span class="c1">-- all inputs listed</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Example with missing signal:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">sel</span><span class="p">)</span><span class="w">             </span><span class="c1">-- OOPS: a and b missing!</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Simulation vs. synthesis mismatch:</strong></p>
<ul>
<li><strong>In simulation:</strong> The process only re-evaluates when <code>sel</code> changes. If <code>a</code> or <code>b</code> change while <code>sel</code> is constant, <code>y</code> does <strong>not</strong> update. This is incorrect MUX behavior.</li>
<li><strong>In synthesis:</strong> The synthesizer ignores the sensitivity list and creates a combinational MUX that responds to <code>a</code>, <code>b</code>, and <code>sel</code>. The output <code>y</code> updates whenever any input changes.</li>
</ul>
<p><strong>Result:</strong> Simulation and synthesis behave differently, which is a serious verification problem.</p>
<p><strong>Timing example showing the bug:</strong></p>
<div class="highlight"><pre><span></span><code>Time:    0   10   20   30   40   50
sel:     1    1    1    0    0    0
a:       0    1    0    1    0    1
b:       1    0    1    0    1    0

y (correct):   0    1    0    0    1    0
y (buggy sim): 0    0    0    0    0    0
                    ^-- missed! a changed but process didn&#39;t wake up
</code></pre></div>
<p><strong>VHDL-2008 solution:</strong> Use <code>process(all)</code> to automatically include all read signals:</p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="k">all</span><span class="p">)</span><span class="w">             </span><span class="c1">-- includes a, b, sel automatically</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">    </span><span class="k">else</span>
<span class="w">        </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<hr />
<h2 id="section-d-sequential-logic-in-vhdl-4-problems">Section D: Sequential Logic in VHDL (4 problems)</h2>
<h3 id="problem-13">Problem 13</h3>
<p>Write a VHDL description of a D flip-flop with synchronous reset and clock enable. Explain how the synthesizer maps this to hardware.</p>
<p><strong>Solution:</strong> <strong>D flip-flop with synchronous reset and clock enable:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">dff_sr_ce</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">   </span><span class="c1">-- synchronous reset</span>
<span class="w">        </span><span class="n">ce</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">   </span><span class="c1">-- clock enable</span>
<span class="w">        </span><span class="n">d</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">q</span><span class="w">      </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">dff_sr_ce</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">dff_sr_ce</span><span class="w"> </span><span class="k">is</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w">          </span><span class="c1">-- synchronous reset</span>
<span class="w">            </span><span class="k">elsif</span><span class="w"> </span><span class="n">ce</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span><span class="w">            </span><span class="c1">-- load when enabled</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">            </span><span class="c1">-- when rst=&#39;0&#39; and ce=&#39;0&#39;, q holds (register inferred)</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>Synthesis inference:</strong></p>
<p>The synthesizer recognizes the <code>rising_edge(clk)</code> pattern and maps it to a D flip-flop:</p>
<div class="highlight"><pre><span></span><code>          
                  Priority MUX      
rst  rst=1  &#39;0&#39;             
ce  ce=1   d        [D FF] q
d  else   q (hold)        
          
                                
clk 
</code></pre></div>
<p><strong>Key synthesis patterns:</strong></p>
<table>
<thead>
<tr>
<th>VHDL Pattern</th>
<th>Inferred Hardware</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>if rising_edge(clk)</code></td>
<td>Positive-edge flip-flop</td>
</tr>
<tr>
<td><code>if falling_edge(clk)</code></td>
<td>Negative-edge flip-flop</td>
</tr>
<tr>
<td>Synchronous reset inside <code>rising_edge</code></td>
<td>MUX before D input</td>
</tr>
<tr>
<td>Async reset outside <code>rising_edge</code></td>
<td>Flip-flop with asynchronous clear</td>
</tr>
<tr>
<td>No assignment on some path inside clock</td>
<td>Register hold (enable logic)</td>
</tr>
</tbody>
</table>
<p><strong>Contrast with asynchronous reset:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span><span class="w">            </span><span class="c1">-- rst in sensitivity list</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w">        </span><span class="c1">-- checked BEFORE clock edge</span>
<span class="w">        </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">ce</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p>Asynchronous reset is independent of the clock and uses the flip-flop's built-in clear pin.</p>
<hr />
<h3 id="problem-14">Problem 14</h3>
<p>Write VHDL for a 4-bit binary up counter with synchronous reset and terminal count output. The terminal count <code>tc</code> should be <code>'1'</code> when the counter reaches its maximum value (15).</p>
<p><strong>Solution:</strong> <strong>4-bit binary up counter:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.NUMERIC_STD.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">counter4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">     </span><span class="c1">-- synchronous reset</span>
<span class="w">        </span><span class="n">en</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">     </span><span class="c1">-- count enable</span>
<span class="w">        </span><span class="n">q</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">tc</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="w">      </span><span class="c1">-- terminal count</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">counter4</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">counter4</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">unsigned</span><span class="p">(</span><span class="mi">3</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">            </span><span class="k">elsif</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                </span><span class="n">count</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">+</span><span class="w"> </span><span class="mi">1</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>

<span class="w">    </span><span class="n">q</span><span class="w">  </span><span class="o">&lt;=</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">count</span><span class="p">);</span>
<span class="w">    </span><span class="n">tc</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">count</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="mi">15</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>Key points:</strong></p>
<ul>
<li><code>IEEE.NUMERIC_STD.ALL</code> provides the <code>unsigned</code> type and arithmetic operators</li>
<li>The internal signal <code>count</code> is <code>unsigned</code> for arithmetic; the output <code>q</code> is <code>std_logic_vector</code> for compatibility</li>
<li><code>std_logic_vector(count)</code> converts from <code>unsigned</code> to <code>std_logic_vector</code></li>
<li><code>count + 1</code> automatically wraps from 1111 to 0000 (4-bit unsigned overflow)</li>
<li><code>tc</code> is a concurrent assignment outside the process (combinational output)</li>
</ul>
<p><strong>Timing diagram:</strong></p>
<div class="highlight"><pre><span></span><code>clk:  _|^|_|^|_|^|_|^|_|^|_|^|_
rst:  1  0  0  0  0  0  0  0  0
en:   0  1  1  1  1  1  1  1  1
q:    0  0  1  2  3  4 ... 14  15  0
tc:   0  0  0  0  0  0      0   1  0
</code></pre></div>
<p><strong>Synthesis result:</strong> The synthesizer creates 4 flip-flops with incrementer logic (chain of XOR gates and AND gates for carry propagation), plus a 4-input AND gate for terminal count detection (<span class="arithmatex">\(tc = Q_3 \cdot Q_2 \cdot Q_1 \cdot Q_0\)</span>).</p>
<hr />
<h3 id="problem-15">Problem 15</h3>
<p>Write VHDL for a Moore finite state machine that detects the sequence "110" on a serial input. Use enumerated types for states and include asynchronous reset.</p>
<p><strong>Solution:</strong> <strong>Moore FSM for "110" detector:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">seq_detect_110</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">     </span><span class="c1">-- asynchronous reset</span>
<span class="w">        </span><span class="n">din</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">     </span><span class="c1">-- serial input</span>
<span class="w">        </span><span class="n">det</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="w">      </span><span class="c1">-- detection output</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">seq_detect_110</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">seq_detect_110</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">type</span><span class="w"> </span><span class="n">state_type</span><span class="w"> </span><span class="k">is</span><span class="w"> </span><span class="p">(</span><span class="n">S0</span><span class="p">,</span><span class="w"> </span><span class="n">S1</span><span class="p">,</span><span class="w"> </span><span class="n">S11</span><span class="p">,</span><span class="w"> </span><span class="n">S110</span><span class="p">);</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">current_state</span><span class="p">,</span><span class="w"> </span><span class="n">next_state</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">state_type</span><span class="p">;</span>
<span class="k">begin</span>

<span class="w">    </span><span class="c1">-- State register (sequential process)</span>
<span class="w">    </span><span class="nc">state_reg</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">current_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">current_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">next_state</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">state_reg</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Next-state logic (combinational process)</span>
<span class="w">    </span><span class="nc">next_logic</span><span class="o">:</span><span class="w"> </span><span class="k">process</span><span class="p">(</span><span class="n">current_state</span><span class="p">,</span><span class="w"> </span><span class="n">din</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">case</span><span class="w"> </span><span class="n">current_state</span><span class="w"> </span><span class="k">is</span>
<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S0</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">din</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S1</span><span class="p">;</span>
<span class="w">                </span><span class="k">else</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>

<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S1</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">din</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S11</span><span class="p">;</span>
<span class="w">                </span><span class="k">else</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>

<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S11</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">din</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S110</span><span class="p">;</span>
<span class="w">                </span><span class="k">else</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S11</span><span class="p">;</span><span class="w">   </span><span class="c1">-- stay (still have &quot;1&quot;)</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>

<span class="w">            </span><span class="k">when</span><span class="w"> </span><span class="n">S110</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                </span><span class="k">if</span><span class="w"> </span><span class="n">din</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S1</span><span class="p">;</span><span class="w">    </span><span class="c1">-- overlap: &quot;0&quot; then &quot;1&quot;</span>
<span class="w">                </span><span class="k">else</span>
<span class="w">                    </span><span class="n">next_state</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">S0</span><span class="p">;</span>
<span class="w">                </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">next_logic</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Output logic (Moore: depends only on state)</span>
<span class="w">    </span><span class="n">det</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">when</span><span class="w"> </span><span class="n">current_state</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">S110</span><span class="w"> </span><span class="k">else</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>

<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>State diagram:</strong></p>
<div class="highlight"><pre><span></span><code>[S0] --1--&gt; [S1] --1--&gt; [S11] --0--&gt; [S110]
 ^   &lt;--0--  |    &lt;--0--  |  |   --1--&gt;  |
 |           |            |  ^           |
 |           v            | (1)          |
 +------0----+            +--+     0/1---+
 |                                  |
 +&lt;---------0---------&lt;-------------+
                      1 --&gt; S1
</code></pre></div>
<p><strong>State table:</strong></p>
<table>
<thead>
<tr>
<th>Current State</th>
<th>din=0</th>
<th>din=1</th>
<th>Output (det)</th>
</tr>
</thead>
<tbody>
<tr>
<td>S0</td>
<td>S0</td>
<td>S1</td>
<td>0</td>
</tr>
<tr>
<td>S1</td>
<td>S0</td>
<td>S11</td>
<td>0</td>
</tr>
<tr>
<td>S11</td>
<td>S110</td>
<td>S11</td>
<td>0</td>
</tr>
<tr>
<td>S110</td>
<td>S0</td>
<td>S1</td>
<td>1</td>
</tr>
</tbody>
</table>
<p><strong>Key design patterns:</strong></p>
<ul>
<li><strong>Two-process style:</strong> Separates sequential (state register) from combinational (next-state logic)</li>
<li><strong>Enumerated type</strong> (<code>state_type</code>): Lets the synthesizer choose optimal state encoding (binary, one-hot, etc.)</li>
<li><strong>Moore output:</strong> <code>det</code> depends only on <code>current_state</code>, so it is glitch-free and synchronized to the clock</li>
<li><strong>Overlapping detection:</strong> From S110, input <code>'1'</code> goes to S1 (the last "0" cannot start "110", but the new "1" can)</li>
</ul>
<hr />
<h3 id="problem-16">Problem 16</h3>
<p>Write VHDL for an 8-bit shift register with parallel load, serial input, and bidirectional shift capability. Include a mode select input.</p>
<p><strong>Solution:</strong> <strong>8-bit universal shift register:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">shift_reg8</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">rst</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">        </span><span class="n">mode</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="w">        </span><span class="n">si_left</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">       </span><span class="c1">-- serial input for shift left</span>
<span class="w">        </span><span class="n">si_right</span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span><span class="w">       </span><span class="c1">-- serial input for shift right</span>
<span class="w">        </span><span class="n">d_in</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span><span class="w">  </span><span class="c1">-- parallel load data</span>
<span class="w">        </span><span class="n">q</span><span class="w">       </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span>
<span class="w">    </span><span class="p">);</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">shift_reg8</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">shift_reg8</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">reg</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">rst</span><span class="p">)</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="k">case</span><span class="w"> </span><span class="n">mode</span><span class="w"> </span><span class="k">is</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="k">null</span><span class="p">;</span><span class="w">                          </span><span class="c1">-- hold</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="n">reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">si_right</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">reg</span><span class="p">(</span><span class="mi">7</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">1</span><span class="p">);</span><span class="w">  </span><span class="c1">-- shift right</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="n">reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg</span><span class="p">(</span><span class="mi">6</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">&amp;</span><span class="w"> </span><span class="n">si_left</span><span class="p">;</span><span class="w">   </span><span class="c1">-- shift left</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;11&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="n">reg</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d_in</span><span class="p">;</span><span class="w">                   </span><span class="c1">-- parallel load</span>
<span class="w">                </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">                    </span><span class="k">null</span><span class="p">;</span>
<span class="w">            </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>

<span class="w">    </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">reg</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">behavioral</span><span class="p">;</span>
</code></pre></div>
<p><strong>Mode table:</strong></p>
<table>
<thead>
<tr>
<th>mode</th>
<th>Operation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>"00"</td>
<td>Hold</td>
<td>Register retains value</td>
</tr>
<tr>
<td>"01"</td>
<td>Shift right</td>
<td>MSB gets <code>si_right</code>, bits shift toward LSB</td>
</tr>
<tr>
<td>"10"</td>
<td>Shift left</td>
<td>LSB gets <code>si_left</code>, bits shift toward MSB</td>
</tr>
<tr>
<td>"11"</td>
<td>Parallel load</td>
<td>All bits loaded from <code>d_in</code></td>
</tr>
</tbody>
</table>
<p><strong>Shift operations explained:</strong></p>
<p>For shift right (<code>mode = "01"</code>), with <code>reg = "ABCDEFGH"</code> and <code>si_right = 'S'</code>:</p>
<div class="highlight"><pre><span></span><code>Before: A B C D E F G H
After:  S A B C D E F G     (H is shifted out)
</code></pre></div>
<p>VHDL: <code>si_right &amp; reg(7 downto 1)</code> concatenates the serial input with the upper 7 bits.</p>
<p>For shift left (<code>mode = "10"</code>), with <code>reg = "ABCDEFGH"</code> and <code>si_left = 'S'</code>:</p>
<div class="highlight"><pre><span></span><code>Before: A B C D E F G H
After:  B C D E F G H S     (A is shifted out)
</code></pre></div>
<p>VHDL: <code>reg(6 downto 0) &amp; si_left</code> concatenates the lower 7 bits with the serial input.</p>
<p><strong>Key VHDL features used:</strong></p>
<ul>
<li><code>&amp;</code> is the concatenation operator</li>
<li><code>null</code> is a no-operation statement (used for "hold" mode)</li>
<li><code>when others</code> covers the remaining <code>std_logic_vector</code> values beyond "00" through "11"</li>
</ul>
<hr />
<h2 id="section-e-testbenches-and-synthesis-4-problems">Section E: Testbenches and Synthesis (4 problems)</h2>
<h3 id="problem-17">Problem 17</h3>
<p>Write a VHDL testbench for the D flip-flop from Problem 13. Include clock generation, reset stimulus, and verification of synchronous reset behavior.</p>
<p><strong>Solution:</strong> <strong>Testbench for D flip-flop:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">library</span><span class="w"> </span><span class="nn">IEEE</span><span class="p">;</span>
<span class="k">use</span><span class="w"> </span><span class="nn">IEEE.STD_LOGIC_1164.</span><span class="k">ALL</span><span class="p">;</span>

<span class="k">entity</span><span class="w"> </span><span class="nc">dff_sr_ce_tb</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="c1">-- testbench has no ports</span>
<span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">dff_sr_ce_tb</span><span class="p">;</span>

<span class="k">architecture</span><span class="w"> </span><span class="nc">sim</span><span class="w"> </span><span class="k">of</span><span class="w"> </span><span class="nc">dff_sr_ce_tb</span><span class="w"> </span><span class="k">is</span>
<span class="w">    </span><span class="c1">-- Component declaration</span>
<span class="w">    </span><span class="k">component</span><span class="w"> </span><span class="nc">dff_sr_ce</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="w">            </span><span class="n">clk</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">            </span><span class="n">rst</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">            </span><span class="n">ce</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">            </span><span class="n">d</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="w">            </span><span class="n">q</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="w">        </span><span class="p">);</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">component</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Testbench signals</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">clk_tb</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">rst_tb</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">ce_tb</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">d_tb</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">signal</span><span class="w"> </span><span class="n">q_tb</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>

<span class="w">    </span><span class="k">constant</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">time</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="mi">10</span><span class="w"> </span><span class="n">ns</span><span class="p">;</span>
<span class="k">begin</span>

<span class="w">    </span><span class="c1">-- Instantiate the Unit Under Test (UUT)</span>
<span class="w">    </span><span class="n">UUT</span><span class="o">:</span><span class="w"> </span><span class="n">dff_sr_ce</span><span class="w"> </span><span class="k">port</span><span class="w"> </span><span class="k">map</span><span class="w"> </span><span class="p">(</span>
<span class="w">        </span><span class="n">clk</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">clk_tb</span><span class="p">,</span>
<span class="w">        </span><span class="n">rst</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">rst_tb</span><span class="p">,</span>
<span class="w">        </span><span class="n">ce</span><span class="w">  </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">ce_tb</span><span class="p">,</span>
<span class="w">        </span><span class="n">d</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">d_tb</span><span class="p">,</span>
<span class="w">        </span><span class="n">q</span><span class="w">   </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">q_tb</span>
<span class="w">    </span><span class="p">);</span>

<span class="w">    </span><span class="c1">-- Clock generation (non-synthesizable)</span>
<span class="w">    </span><span class="nc">clk_proc</span><span class="o">:</span><span class="w"> </span><span class="k">process</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="n">clk_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>
<span class="w">        </span><span class="n">clk_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mi">2</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">clk_proc</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Stimulus process</span>
<span class="w">    </span><span class="nc">stim_proc</span><span class="o">:</span><span class="w"> </span><span class="k">process</span>
<span class="w">    </span><span class="k">begin</span>
<span class="w">        </span><span class="c1">-- Initialize</span>
<span class="w">        </span><span class="n">rst_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">ce_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">d_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="mi">2</span><span class="w"> </span><span class="o">*</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span>

<span class="w">        </span><span class="c1">-- Release reset</span>
<span class="w">        </span><span class="n">rst_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span>

<span class="w">        </span><span class="c1">-- Test 1: CE=0, data should not load</span>
<span class="w">        </span><span class="n">ce_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">d_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span>
<span class="w">        </span><span class="k">assert</span><span class="w"> </span><span class="n">q_tb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span>
<span class="w">            </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;FAIL: Q should remain 0 when CE=0&quot;</span>
<span class="w">            </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>

<span class="w">        </span><span class="c1">-- Test 2: CE=1, data should load</span>
<span class="w">        </span><span class="n">ce_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">d_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span>
<span class="w">        </span><span class="k">assert</span><span class="w"> </span><span class="n">q_tb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span>
<span class="w">            </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;FAIL: Q should be 1 after loading d=1&quot;</span>
<span class="w">            </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>

<span class="w">        </span><span class="c1">-- Test 3: CE=1, load 0</span>
<span class="w">        </span><span class="n">d_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span>
<span class="w">        </span><span class="k">assert</span><span class="w"> </span><span class="n">q_tb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span>
<span class="w">            </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;FAIL: Q should be 0 after loading d=0&quot;</span>
<span class="w">            </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>

<span class="w">        </span><span class="c1">-- Test 4: Synchronous reset while CE=1</span>
<span class="w">        </span><span class="n">d_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span><span class="w">      </span><span class="c1">-- q should become 1</span>
<span class="w">        </span><span class="n">rst_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="w"> </span><span class="k">for</span><span class="w"> </span><span class="n">CLK_PERIOD</span><span class="p">;</span><span class="w">      </span><span class="c1">-- sync reset clears q</span>
<span class="w">        </span><span class="k">assert</span><span class="w"> </span><span class="n">q_tb</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span>
<span class="w">            </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;FAIL: Q should be 0 after synchronous reset&quot;</span>
<span class="w">            </span><span class="k">severity</span><span class="w"> </span><span class="n">error</span><span class="p">;</span>

<span class="w">        </span><span class="c1">-- Test complete</span>
<span class="w">        </span><span class="n">rst_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w"> </span><span class="n">ce_tb</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="n">report</span><span class="w"> </span><span class="s">&quot;All tests passed!&quot;</span><span class="w"> </span><span class="k">severity</span><span class="w"> </span><span class="n">note</span><span class="p">;</span>
<span class="w">        </span><span class="k">wait</span><span class="p">;</span><span class="w">   </span><span class="c1">-- stop simulation</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="w"> </span><span class="nc">stim_proc</span><span class="p">;</span>

<span class="k">end</span><span class="w"> </span><span class="k">architecture</span><span class="w"> </span><span class="nc">sim</span><span class="p">;</span>
</code></pre></div>
<p><strong>Testbench structure:</strong></p>
<div class="highlight"><pre><span></span><code>
        Testbench            
                             
  clk_proc &gt; clk_tb    
                            
  stim_proc &gt; rst_tb [UUT]&gt; q_tb
              &gt; ce_tb     
              &gt; d_tb      
                             
  assert statements          

</code></pre></div>
<p><strong>Key testbench features:</strong></p>
<ul>
<li><strong>No ports</strong> on the testbench entity (it is a self-contained simulation)</li>
<li><strong>Clock generation</strong> uses <code>wait for</code> (non-synthesizable) in a process with no sensitivity list</li>
<li><strong><code>assert</code> statements</strong> check expected output values and report errors</li>
<li><strong><code>wait;</code></strong> at the end stops the stimulus process (clock keeps running but no more changes)</li>
<li><strong>Signal initialization</strong> (<code>'0'</code>) in declarations prevents <code>'U'</code> at time 0</li>
</ul>
<hr />
<h3 id="problem-18">Problem 18</h3>
<p>Identify whether each of the following VHDL constructs is synthesizable or non-synthesizable, and explain why.</p>
<ol>
<li><code>wait for 10 ns;</code></li>
<li><code>rising_edge(clk)</code></li>
<li><code>assert (count &lt; 10) report "overflow" severity error;</code></li>
<li><code>for i in 0 to 7 loop</code></li>
<li><code>while count &gt; 0 loop</code></li>
<li><code>after 5 ns</code></li>
</ol>
<p><strong>Solution:</strong> | # | Construct | Synthesizable? | Explanation |
|---|-----------|---------------|-------------|
| 1 | <code>wait for 10 ns;</code> | <strong>No</strong> | Absolute time delays have no hardware equivalent. Time is a simulation concept; real hardware does not have a "wait 10 ns" element. Used only in testbenches. |
| 2 | <code>rising_edge(clk)</code> | <strong>Yes</strong> | Recognized synthesis pattern for clock edge detection. Maps to the clock input of a flip-flop. |
| 3 | <code>assert ... report ... severity</code> | <strong>No</strong> | Assertion checking is a simulation/verification construct. Hardware does not print messages. Synthesis tools ignore <code>assert</code> statements. |
| 4 | <code>for i in 0 to 7 loop</code> | <strong>Yes</strong> | A <code>for</code> loop with static (compile-time known) bounds is synthesizable. It is unrolled into replicated hardware. <code>for i in 0 to 7</code> creates 8 copies of the loop body. |
| 5 | <code>while count &gt; 0 loop</code> | <strong>No</strong> | A <code>while</code> loop with a data-dependent termination condition is not synthesizable because the number of hardware copies cannot be determined at compile time. (Note: <code>while</code> with static bounds may be accepted by some tools.) |
| 6 | <code>after 5 ns</code> | <strong>No</strong> | The <code>after</code> clause specifies signal delay for simulation. Example: <code>y &lt;= a after 5 ns;</code> assigns <code>a</code> to <code>y</code> with a 5 ns delay. Synthesis tools ignore the delay and treat it as <code>y &lt;= a;</code>. |</p>
<p><strong>General rule:</strong> Constructs that require knowledge of physical time or runtime conditions are non-synthesizable. Constructs that describe static structure or have compile-time deterministic behavior are synthesizable.</p>
<p><strong>Additional non-synthesizable constructs:</strong></p>
<ul>
<li>File I/O (<code>file_open</code>, <code>read</code>, <code>write</code>)</li>
<li><code>now</code> function (returns simulation time)</li>
<li>Initial values on signals (ignored by most FPGA synthesis tools, though some support them)</li>
<li><code>wait until</code> with time expressions</li>
</ul>
<hr />
<h3 id="problem-19">Problem 19</h3>
<p>The following VHDL code is intended to describe a combinational circuit, but it infers latches. Identify all the latches and rewrite the code to be purely combinational.</p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Solution:</strong> <strong>Latch analysis:</strong></p>
<p>Checking which signals are assigned in each branch:</p>
<table>
<thead>
<tr>
<th>Branch</th>
<th><code>x</code> assigned?</th>
<th><code>y</code> assigned?</th>
</tr>
</thead>
<tbody>
<tr>
<td>"00"</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>"01"</td>
<td>Yes</td>
<td><strong>No</strong> -- latch for <code>y</code></td>
</tr>
<tr>
<td>"10"</td>
<td><strong>No</strong> -- latch for <code>x</code></td>
<td>Yes</td>
</tr>
<tr>
<td>others</td>
<td>Yes</td>
<td>Yes</td>
</tr>
</tbody>
</table>
<p><strong>Latches inferred:</strong></p>
<ul>
<li><strong><code>y</code></strong> has a latch because it is not assigned when <code>sel = "01"</code>. The synthesizer must remember the previous value of <code>y</code>.</li>
<li><strong><code>x</code></strong> has a latch because it is not assigned when <code>sel = "10"</code>. The synthesizer must remember the previous value of <code>x</code>.</li>
</ul>
<p><strong>Fix 1: Assign defaults before the <code>case</code> statement:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="c1">-- Default assignments prevent latches</span>
<span class="w">    </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>

<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">            </span><span class="c1">-- y keeps default &#39;0&#39;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="w">            </span><span class="c1">-- x keeps default &#39;0&#39;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Fix 2: Complete every branch:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">a</span><span class="p">,</span><span class="w"> </span><span class="n">b</span><span class="p">,</span><span class="w"> </span><span class="n">c</span><span class="p">,</span><span class="w"> </span><span class="n">sel</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w">      </span><span class="c1">-- added</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;10&quot;</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span><span class="w">      </span><span class="c1">-- added</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">c</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span>
<span class="w">            </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">            </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Best practice:</strong> Always assign default values to all outputs at the top of a combinational process. This guarantees no latches regardless of how complex the logic becomes:</p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="k">all</span><span class="p">)</span><span class="w">   </span><span class="c1">-- VHDL-2008: all signals in sensitivity list</span>
<span class="k">begin</span>
<span class="w">    </span><span class="c1">-- Defaults</span>
<span class="w">    </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="n">z</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>

<span class="w">    </span><span class="c1">-- Only override what changes</span>
<span class="w">    </span><span class="k">case</span><span class="w"> </span><span class="n">sel</span><span class="w"> </span><span class="k">is</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;00&quot;</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">x</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">a</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="s">&quot;01&quot;</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="n">y</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">b</span><span class="p">;</span>
<span class="w">        </span><span class="k">when</span><span class="w"> </span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="k">null</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">case</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<hr />
<h3 id="problem-20">Problem 20</h3>
<p>A designer writes the following VHDL for what they intend to be a flip-flop with enable. Explain what actually gets synthesized and write the corrected version.</p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">en</span><span class="p">,</span><span class="w"> </span><span class="n">d</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>Solution:</strong> <strong>What the designer intended:</strong> A D flip-flop that only loads when <code>en = '1'</code>.</p>
<p><strong>What actually gets synthesized:</strong> This code is problematic because the <code>rising_edge(clk)</code> check is nested inside the <code>en</code> check. Most synthesis tools will either:</p>
<ol>
<li><strong>Generate a warning</strong> and treat <code>en</code> as a clock gate (gated clock), creating:</li>
</ol>
<div class="highlight"><pre><span></span><code>en [AND]&gt; gated_clk &gt; [D FF] &gt; q
clk                   d 
</code></pre></div>
<ol>
<li><strong>Infer a latch</strong> for some synthesis tools, because when <code>en = '0'</code>, no assignment occurs and <code>q</code> must retain its value.</li>
</ol>
<p><strong>Problems with gated clocks:</strong></p>
<ul>
<li>Clock skew between gated and ungated flip-flops</li>
<li>Glitches on the <code>en</code> signal can create false clock edges</li>
<li>Timing analysis becomes more complex</li>
<li>May not work reliably on FPGAs</li>
</ul>
<p><strong>Corrected version (enable inside clock edge):</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<p><strong>This synthesizes correctly to:</strong></p>
<div class="highlight"><pre><span></span><code>          
en  2:1 MUX  D[D FF] q
d                   
q(feedback)                 
             clk
</code></pre></div>
<p>When <code>en = '1'</code>: D input gets <code>d</code> (new data loaded on clock edge).
When <code>en = '0'</code>: D input gets <code>q</code> feedback (value held).</p>
<p><strong>The critical rule:</strong> The <code>rising_edge(clk)</code> or <code>falling_edge(clk)</code> check must be the <strong>outermost</strong> condition in the process (after an optional asynchronous reset check). All synchronous logic (including enables, resets, and data paths) goes <strong>inside</strong> the clock edge check.</p>
<p><strong>Correct template for clocked process:</strong></p>
<div class="highlight"><pre><span></span><code><span class="k">process</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="w"> </span><span class="n">async_rst</span><span class="p">)</span><span class="w">        </span><span class="c1">-- only clk (and async_rst if used)</span>
<span class="k">begin</span>
<span class="w">    </span><span class="k">if</span><span class="w"> </span><span class="n">async_rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w">    </span><span class="c1">-- optional async reset (outermost)</span>
<span class="w">        </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">    </span><span class="k">elsif</span><span class="w"> </span><span class="n">rising_edge</span><span class="p">(</span><span class="n">clk</span><span class="p">)</span><span class="w"> </span><span class="k">then</span><span class="w">  </span><span class="c1">-- clock edge</span>
<span class="w">        </span><span class="k">if</span><span class="w"> </span><span class="n">sync_rst</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w">   </span><span class="c1">-- sync reset inside clock</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">;</span>
<span class="w">        </span><span class="k">elsif</span><span class="w"> </span><span class="n">en</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="sc">&#39;1&#39;</span><span class="w"> </span><span class="k">then</span><span class="w">      </span><span class="c1">-- enable inside clock</span>
<span class="w">            </span><span class="n">q</span><span class="w"> </span><span class="o">&lt;=</span><span class="w"> </span><span class="n">d</span><span class="p">;</span>
<span class="w">        </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="w">    </span><span class="k">end</span><span class="w"> </span><span class="k">if</span><span class="p">;</span>
<span class="k">end</span><span class="w"> </span><span class="k">process</span><span class="p">;</span>
</code></pre></div>
<hr />
<h2 id="summary">Summary</h2>
<table>
<thead>
<tr>
<th>Section</th>
<th>Topics Covered</th>
<th>Problem Count</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>Entity and Architecture</td>
<td>4</td>
</tr>
<tr>
<td>B</td>
<td>Concurrent Statements and Dataflow</td>
<td>4</td>
</tr>
<tr>
<td>C</td>
<td>Process Statements and Behavioral Modeling</td>
<td>4</td>
</tr>
<tr>
<td>D</td>
<td>Sequential Logic in VHDL</td>
<td>4</td>
</tr>
<tr>
<td>E</td>
<td>Testbenches and Synthesis</td>
<td>4</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td></td>
<td><strong>20</strong></td>
</tr>
</tbody>
</table>
</div>







  
  






                
              </article>
            </div>
          
          
  <script>var tabs=__md_get("__tabs");if(Array.isArray(tabs))e:for(var set of document.querySelectorAll(".tabbed-set")){var labels=set.querySelector(".tabbed-labels");for(var tab of tabs)for(var label of labels.getElementsByTagName("label"))if(label.innerText.trim()===tab){var input=document.getElementById(label.htmlFor);input.checked=!0;continue e}}</script>

<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
      </main>
      
        <footer class="md-footer">
  
    
      
      <nav class="md-footer__inner md-grid" aria-label="Footer" >
        
          
          <a href="../quiz/" class="md-footer__link md-footer__link--prev" aria-label="Previous: Quiz">
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11z"/></svg>
            </div>
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Previous
              </span>
              <div class="md-ellipsis">
                Quiz
              </div>
            </div>
          </a>
        
        
          
          <a href="../challenge/" class="md-footer__link md-footer__link--next" aria-label="Next: Challenge">
            <div class="md-footer__title">
              <span class="md-footer__direction">
                Next
              </span>
              <div class="md-ellipsis">
                Challenge
              </div>
            </div>
            <div class="md-footer__button md-icon">
              
              <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M4 11v2h12l-5.5 5.5 1.42 1.42L19.84 12l-7.92-7.92L10.5 5.5 16 11z"/></svg>
            </div>
          </a>
        
      </nav>
    
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
    
    
      
      
      <script id="__config" type="application/json">{"annotate": null, "base": "../..", "features": ["navigation.tabs", "navigation.sections", "navigation.expand", "navigation.footer", "toc.integrate", "content.tabs.link"], "search": "../../assets/javascripts/workers/search.2c215733.min.js", "tags": null, "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}, "version": null}</script>
    
    
      <script src="../../assets/javascripts/bundle.79ae519e.min.js"></script>
      
        <script src="../../javascripts/mathjax.js?v=1"></script>
      
        <script src="https://unpkg.com/mathjax@3/es5/tex-mml-chtml.js"></script>
      
        <script src="../../javascripts/tts-reader.js?v=1"></script>
      
        <script src="../../javascripts/audio-player.js?v=1"></script>
      
        <script src="../../javascripts/quiz-ui.js?v=3"></script>
      
        <script src="../../javascripts/problems-ui.js?v=4"></script>
      
        <script src="../../javascripts/diagram-wrap.js?v=1"></script>
      
    
  </body>
</html>