<stg><name>top_kernel</name>


<trans_list>

<trans id="101" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="24" op_0_bw="64">
<![CDATA[
entry:12 %col_sum = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="24" op_0_bw="64">
<![CDATA[
entry:13 %col_sum_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="24" op_0_bw="64">
<![CDATA[
entry:14 %col_sum_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_2"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="24" op_0_bw="64">
<![CDATA[
entry:15 %col_sum_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_3"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="24" op_0_bw="64">
<![CDATA[
entry:16 %col_sum_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="64">
<![CDATA[
entry:17 %col_sum_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="24" op_0_bw="64">
<![CDATA[
entry:18 %col_sum_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="24" op_0_bw="64">
<![CDATA[
entry:19 %col_sum_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="col_sum_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:45 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_40_1, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %C_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C_DRAM

]]></Node>
<StgValue><ssdm name="C_DRAM_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %A_DRAM_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A_DRAM

]]></Node>
<StgValue><ssdm name="A_DRAM_read"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24">
<![CDATA[
entry:45 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_40_1, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:46 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_DRAM_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:53 %trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %C_DRAM_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="62">
<![CDATA[
entry:47 %sext_ln46 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:48 %A_addr = getelementptr i32 %A, i64 %sext_ln46

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="48" st_id="10" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:49 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %A_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="0">
<![CDATA[
entry:50 %call_ln46 = call void @top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3, i32 %A, i62 %trunc_ln, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A

]]></Node>
<StgValue><ssdm name="call_ln46"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="50" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="0">
<![CDATA[
entry:50 %call_ln46 = call void @top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3, i32 %A, i62 %trunc_ln, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A

]]></Node>
<StgValue><ssdm name="call_ln46"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="51" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
entry:51 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="52" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
entry:51 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5, i24 %col_sum_7, i24 %col_sum_6, i24 %col_sum_5, i24 %col_sum_4, i24 %col_sum_3, i24 %col_sum_2, i24 %col_sum_1, i24 %col_sum, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %denom_row, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="53" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:52 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_80_7, i24 %col_sum, i24 %col_sum_1, i24 %col_sum_2, i24 %col_sum_3, i24 %col_sum_4, i24 %col_sum_5, i24 %col_sum_6, i24 %col_sum_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="54" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="17" op_10_bw="17" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="0" op_18_bw="0">
<![CDATA[
entry:52 %call_ln0 = call void @top_kernel_Pipeline_VITIS_LOOP_80_7, i24 %col_sum, i24 %col_sum_1, i24 %col_sum_2, i24 %col_sum_3, i24 %col_sum_4, i24 %col_sum_5, i24 %col_sum_6, i24 %col_sum_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="55" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="62">
<![CDATA[
entry:54 %sext_ln92 = sext i62 %trunc_ln4

]]></Node>
<StgValue><ssdm name="sext_ln92"/></StgValue>
</operation>

<operation id="56" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:55 %C_addr = getelementptr i32 %C, i64 %sext_ln92

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="57" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:56 %empty_32 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %C_addr, i64 16384

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="58" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="17" op_18_bw="17" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:57 %call_ln92 = call void @top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10, i32 %C, i62 %trunc_ln4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="59" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="17" op_12_bw="17" op_13_bw="17" op_14_bw="17" op_15_bw="17" op_16_bw="17" op_17_bw="17" op_18_bw="17" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:57 %call_ln92 = call void @top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10, i32 %C, i62 %trunc_ln4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem

]]></Node>
<StgValue><ssdm name="call_ln92"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="60" st_id="20" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:58 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="61" st_id="21" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:58 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="62" st_id="22" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:58 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="63" st_id="23" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:58 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="64" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln17 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln17"/></StgValue>
</operation>

<operation id="65" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="67" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_DRAM, void @empty_11, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C_DRAM, void @empty_11, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_12, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:20 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="75" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:21 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="76" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:22 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="77" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:23 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="78" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:24 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="79" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:25 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="80" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:26 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="81" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:27 %specmemcore_ln27 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln27"/></StgValue>
</operation>

<operation id="82" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:28 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="83" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:29 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="84" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:30 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="85" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:31 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="86" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:32 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="87" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:33 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="88" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:34 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="89" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:35 %specmemcore_ln28 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln28"/></StgValue>
</operation>

<operation id="90" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:36 %specmemcore_ln29 = specmemcore void @_ssdm_op_SpecMemCore, i24 %denom_row, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln29"/></StgValue>
</operation>

<operation id="91" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:37 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="92" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:38 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="93" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:39 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="94" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:40 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="95" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:41 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="96" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:42 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="97" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:43 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="98" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:44 %specmemcore_ln37 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln37"/></StgValue>
</operation>

<operation id="99" st_id="24" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:58 %empty_33 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %C_addr

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="100" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0">
<![CDATA[
entry:59 %ret_ln116 = ret

]]></Node>
<StgValue><ssdm name="ret_ln116"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="A" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="A"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="125" name="C" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="126" name="A_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_DRAM"/></StgValue>
</port>
<port id="127" name="C_DRAM" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="C_DRAM"/></StgValue>
</port>
<port id="128" name="denom_row" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="denom_row"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="129" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="132" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="133" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="134" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="135" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="140" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="141" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="142" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="143" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="144" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="145" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="146" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="147" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="148" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="149" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="150" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="151" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
<port id="152" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" dir="2" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="154" from="StgValue_153" to="col_sum" fromId="153" toId="25">
</dataflow>
<dataflow id="155" from="StgValue_153" to="col_sum_1" fromId="153" toId="26">
</dataflow>
<dataflow id="156" from="StgValue_153" to="col_sum_2" fromId="153" toId="27">
</dataflow>
<dataflow id="157" from="StgValue_153" to="col_sum_3" fromId="153" toId="28">
</dataflow>
<dataflow id="158" from="StgValue_153" to="col_sum_4" fromId="153" toId="29">
</dataflow>
<dataflow id="159" from="StgValue_153" to="col_sum_5" fromId="153" toId="30">
</dataflow>
<dataflow id="160" from="StgValue_153" to="col_sum_6" fromId="153" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_153" to="col_sum_7" fromId="153" toId="32">
</dataflow>
<dataflow id="163" from="top_kernel_Pipeline_VITIS_LOOP_40_1" to="call_ln0" fromId="162" toId="33">
</dataflow>
<dataflow id="164" from="col_sum_7" to="call_ln0" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="col_sum_6" to="call_ln0" fromId="31" toId="33">
</dataflow>
<dataflow id="166" from="col_sum_5" to="call_ln0" fromId="30" toId="33">
</dataflow>
<dataflow id="167" from="col_sum_4" to="call_ln0" fromId="29" toId="33">
</dataflow>
<dataflow id="168" from="col_sum_3" to="call_ln0" fromId="28" toId="33">
</dataflow>
<dataflow id="169" from="col_sum_2" to="call_ln0" fromId="27" toId="33">
</dataflow>
<dataflow id="170" from="col_sum_1" to="call_ln0" fromId="26" toId="33">
</dataflow>
<dataflow id="171" from="col_sum" to="call_ln0" fromId="25" toId="33">
</dataflow>
<dataflow id="173" from="_ssdm_op_Read.s_axilite.i64" to="C_DRAM_read" fromId="172" toId="34">
</dataflow>
<dataflow id="174" from="C_DRAM" to="C_DRAM_read" fromId="127" toId="34">
</dataflow>
<dataflow id="175" from="_ssdm_op_Read.s_axilite.i64" to="A_DRAM_read" fromId="172" toId="35">
</dataflow>
<dataflow id="176" from="A_DRAM" to="A_DRAM_read" fromId="126" toId="35">
</dataflow>
<dataflow id="177" from="top_kernel_Pipeline_VITIS_LOOP_40_1" to="call_ln0" fromId="162" toId="36">
</dataflow>
<dataflow id="178" from="col_sum_7" to="call_ln0" fromId="32" toId="36">
</dataflow>
<dataflow id="179" from="col_sum_6" to="call_ln0" fromId="31" toId="36">
</dataflow>
<dataflow id="180" from="col_sum_5" to="call_ln0" fromId="30" toId="36">
</dataflow>
<dataflow id="181" from="col_sum_4" to="call_ln0" fromId="29" toId="36">
</dataflow>
<dataflow id="182" from="col_sum_3" to="call_ln0" fromId="28" toId="36">
</dataflow>
<dataflow id="183" from="col_sum_2" to="call_ln0" fromId="27" toId="36">
</dataflow>
<dataflow id="184" from="col_sum_1" to="call_ln0" fromId="26" toId="36">
</dataflow>
<dataflow id="185" from="col_sum" to="call_ln0" fromId="25" toId="36">
</dataflow>
<dataflow id="187" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="186" toId="37">
</dataflow>
<dataflow id="188" from="A_DRAM_read" to="trunc_ln" fromId="35" toId="37">
</dataflow>
<dataflow id="190" from="StgValue_189" to="trunc_ln" fromId="189" toId="37">
</dataflow>
<dataflow id="192" from="StgValue_191" to="trunc_ln" fromId="191" toId="37">
</dataflow>
<dataflow id="193" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln4" fromId="186" toId="38">
</dataflow>
<dataflow id="194" from="C_DRAM_read" to="trunc_ln4" fromId="34" toId="38">
</dataflow>
<dataflow id="195" from="StgValue_189" to="trunc_ln4" fromId="189" toId="38">
</dataflow>
<dataflow id="196" from="StgValue_191" to="trunc_ln4" fromId="191" toId="38">
</dataflow>
<dataflow id="197" from="trunc_ln" to="sext_ln46" fromId="37" toId="39">
</dataflow>
<dataflow id="198" from="A" to="A_addr" fromId="124" toId="40">
</dataflow>
<dataflow id="199" from="sext_ln46" to="A_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="201" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="41">
</dataflow>
<dataflow id="202" from="A_addr" to="empty" fromId="40" toId="41">
</dataflow>
<dataflow id="204" from="StgValue_203" to="empty" fromId="203" toId="41">
</dataflow>
<dataflow id="205" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="42">
</dataflow>
<dataflow id="206" from="A_addr" to="empty" fromId="40" toId="42">
</dataflow>
<dataflow id="207" from="StgValue_203" to="empty" fromId="203" toId="42">
</dataflow>
<dataflow id="208" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="43">
</dataflow>
<dataflow id="209" from="A_addr" to="empty" fromId="40" toId="43">
</dataflow>
<dataflow id="210" from="StgValue_203" to="empty" fromId="203" toId="43">
</dataflow>
<dataflow id="211" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="44">
</dataflow>
<dataflow id="212" from="A_addr" to="empty" fromId="40" toId="44">
</dataflow>
<dataflow id="213" from="StgValue_203" to="empty" fromId="203" toId="44">
</dataflow>
<dataflow id="214" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="45">
</dataflow>
<dataflow id="215" from="A_addr" to="empty" fromId="40" toId="45">
</dataflow>
<dataflow id="216" from="StgValue_203" to="empty" fromId="203" toId="45">
</dataflow>
<dataflow id="217" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="46">
</dataflow>
<dataflow id="218" from="A_addr" to="empty" fromId="40" toId="46">
</dataflow>
<dataflow id="219" from="StgValue_203" to="empty" fromId="203" toId="46">
</dataflow>
<dataflow id="220" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="47">
</dataflow>
<dataflow id="221" from="A_addr" to="empty" fromId="40" toId="47">
</dataflow>
<dataflow id="222" from="StgValue_203" to="empty" fromId="203" toId="47">
</dataflow>
<dataflow id="223" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="200" toId="48">
</dataflow>
<dataflow id="224" from="A_addr" to="empty" fromId="40" toId="48">
</dataflow>
<dataflow id="225" from="StgValue_203" to="empty" fromId="203" toId="48">
</dataflow>
<dataflow id="227" from="top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3" to="call_ln46" fromId="226" toId="49">
</dataflow>
<dataflow id="228" from="A" to="call_ln46" fromId="124" toId="49">
</dataflow>
<dataflow id="229" from="trunc_ln" to="call_ln46" fromId="37" toId="49">
</dataflow>
<dataflow id="230" from="denom_row" to="call_ln46" fromId="128" toId="49">
</dataflow>
<dataflow id="231" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="call_ln46" fromId="129" toId="49">
</dataflow>
<dataflow id="232" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="call_ln46" fromId="130" toId="49">
</dataflow>
<dataflow id="233" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="call_ln46" fromId="131" toId="49">
</dataflow>
<dataflow id="234" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="call_ln46" fromId="132" toId="49">
</dataflow>
<dataflow id="235" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="call_ln46" fromId="133" toId="49">
</dataflow>
<dataflow id="236" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="call_ln46" fromId="134" toId="49">
</dataflow>
<dataflow id="237" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="call_ln46" fromId="135" toId="49">
</dataflow>
<dataflow id="238" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="call_ln46" fromId="136" toId="49">
</dataflow>
<dataflow id="239" from="top_kernel_Pipeline_VITIS_LOOP_46_2_VITIS_LOOP_48_3" to="call_ln46" fromId="226" toId="50">
</dataflow>
<dataflow id="240" from="A" to="call_ln46" fromId="124" toId="50">
</dataflow>
<dataflow id="241" from="trunc_ln" to="call_ln46" fromId="37" toId="50">
</dataflow>
<dataflow id="242" from="denom_row" to="call_ln46" fromId="128" toId="50">
</dataflow>
<dataflow id="243" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="call_ln46" fromId="129" toId="50">
</dataflow>
<dataflow id="244" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="call_ln46" fromId="130" toId="50">
</dataflow>
<dataflow id="245" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="call_ln46" fromId="131" toId="50">
</dataflow>
<dataflow id="246" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="call_ln46" fromId="132" toId="50">
</dataflow>
<dataflow id="247" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="call_ln46" fromId="133" toId="50">
</dataflow>
<dataflow id="248" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="call_ln46" fromId="134" toId="50">
</dataflow>
<dataflow id="249" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="call_ln46" fromId="135" toId="50">
</dataflow>
<dataflow id="250" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="call_ln46" fromId="136" toId="50">
</dataflow>
<dataflow id="252" from="top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5" to="call_ln0" fromId="251" toId="51">
</dataflow>
<dataflow id="253" from="col_sum_7" to="call_ln0" fromId="32" toId="51">
</dataflow>
<dataflow id="254" from="col_sum_6" to="call_ln0" fromId="31" toId="51">
</dataflow>
<dataflow id="255" from="col_sum_5" to="call_ln0" fromId="30" toId="51">
</dataflow>
<dataflow id="256" from="col_sum_4" to="call_ln0" fromId="29" toId="51">
</dataflow>
<dataflow id="257" from="col_sum_3" to="call_ln0" fromId="28" toId="51">
</dataflow>
<dataflow id="258" from="col_sum_2" to="call_ln0" fromId="27" toId="51">
</dataflow>
<dataflow id="259" from="col_sum_1" to="call_ln0" fromId="26" toId="51">
</dataflow>
<dataflow id="260" from="col_sum" to="call_ln0" fromId="25" toId="51">
</dataflow>
<dataflow id="261" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="call_ln0" fromId="136" toId="51">
</dataflow>
<dataflow id="262" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="call_ln0" fromId="137" toId="51">
</dataflow>
<dataflow id="263" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="call_ln0" fromId="135" toId="51">
</dataflow>
<dataflow id="264" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="call_ln0" fromId="138" toId="51">
</dataflow>
<dataflow id="265" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="call_ln0" fromId="134" toId="51">
</dataflow>
<dataflow id="266" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="call_ln0" fromId="139" toId="51">
</dataflow>
<dataflow id="267" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="call_ln0" fromId="133" toId="51">
</dataflow>
<dataflow id="268" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="call_ln0" fromId="140" toId="51">
</dataflow>
<dataflow id="269" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="call_ln0" fromId="132" toId="51">
</dataflow>
<dataflow id="270" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="call_ln0" fromId="141" toId="51">
</dataflow>
<dataflow id="271" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="call_ln0" fromId="131" toId="51">
</dataflow>
<dataflow id="272" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="call_ln0" fromId="142" toId="51">
</dataflow>
<dataflow id="273" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="call_ln0" fromId="130" toId="51">
</dataflow>
<dataflow id="274" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="call_ln0" fromId="143" toId="51">
</dataflow>
<dataflow id="275" from="denom_row" to="call_ln0" fromId="128" toId="51">
</dataflow>
<dataflow id="276" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="call_ln0" fromId="129" toId="51">
</dataflow>
<dataflow id="277" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="call_ln0" fromId="144" toId="51">
</dataflow>
<dataflow id="278" from="top_kernel_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_62_5" to="call_ln0" fromId="251" toId="52">
</dataflow>
<dataflow id="279" from="col_sum_7" to="call_ln0" fromId="32" toId="52">
</dataflow>
<dataflow id="280" from="col_sum_6" to="call_ln0" fromId="31" toId="52">
</dataflow>
<dataflow id="281" from="col_sum_5" to="call_ln0" fromId="30" toId="52">
</dataflow>
<dataflow id="282" from="col_sum_4" to="call_ln0" fromId="29" toId="52">
</dataflow>
<dataflow id="283" from="col_sum_3" to="call_ln0" fromId="28" toId="52">
</dataflow>
<dataflow id="284" from="col_sum_2" to="call_ln0" fromId="27" toId="52">
</dataflow>
<dataflow id="285" from="col_sum_1" to="call_ln0" fromId="26" toId="52">
</dataflow>
<dataflow id="286" from="col_sum" to="call_ln0" fromId="25" toId="52">
</dataflow>
<dataflow id="287" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="call_ln0" fromId="136" toId="52">
</dataflow>
<dataflow id="288" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="call_ln0" fromId="137" toId="52">
</dataflow>
<dataflow id="289" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="call_ln0" fromId="135" toId="52">
</dataflow>
<dataflow id="290" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="call_ln0" fromId="138" toId="52">
</dataflow>
<dataflow id="291" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="call_ln0" fromId="134" toId="52">
</dataflow>
<dataflow id="292" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="call_ln0" fromId="139" toId="52">
</dataflow>
<dataflow id="293" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="call_ln0" fromId="133" toId="52">
</dataflow>
<dataflow id="294" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="call_ln0" fromId="140" toId="52">
</dataflow>
<dataflow id="295" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="call_ln0" fromId="132" toId="52">
</dataflow>
<dataflow id="296" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="call_ln0" fromId="141" toId="52">
</dataflow>
<dataflow id="297" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="call_ln0" fromId="131" toId="52">
</dataflow>
<dataflow id="298" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="call_ln0" fromId="142" toId="52">
</dataflow>
<dataflow id="299" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="call_ln0" fromId="130" toId="52">
</dataflow>
<dataflow id="300" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="call_ln0" fromId="143" toId="52">
</dataflow>
<dataflow id="301" from="denom_row" to="call_ln0" fromId="128" toId="52">
</dataflow>
<dataflow id="302" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="call_ln0" fromId="129" toId="52">
</dataflow>
<dataflow id="303" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="call_ln0" fromId="144" toId="52">
</dataflow>
<dataflow id="305" from="top_kernel_Pipeline_VITIS_LOOP_80_7" to="call_ln0" fromId="304" toId="53">
</dataflow>
<dataflow id="306" from="col_sum" to="call_ln0" fromId="25" toId="53">
</dataflow>
<dataflow id="307" from="col_sum_1" to="call_ln0" fromId="26" toId="53">
</dataflow>
<dataflow id="308" from="col_sum_2" to="call_ln0" fromId="27" toId="53">
</dataflow>
<dataflow id="309" from="col_sum_3" to="call_ln0" fromId="28" toId="53">
</dataflow>
<dataflow id="310" from="col_sum_4" to="call_ln0" fromId="29" toId="53">
</dataflow>
<dataflow id="311" from="col_sum_5" to="call_ln0" fromId="30" toId="53">
</dataflow>
<dataflow id="312" from="col_sum_6" to="call_ln0" fromId="31" toId="53">
</dataflow>
<dataflow id="313" from="col_sum_7" to="call_ln0" fromId="32" toId="53">
</dataflow>
<dataflow id="314" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="call_ln0" fromId="145" toId="53">
</dataflow>
<dataflow id="315" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="call_ln0" fromId="146" toId="53">
</dataflow>
<dataflow id="316" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="call_ln0" fromId="147" toId="53">
</dataflow>
<dataflow id="317" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="call_ln0" fromId="148" toId="53">
</dataflow>
<dataflow id="318" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="call_ln0" fromId="149" toId="53">
</dataflow>
<dataflow id="319" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="call_ln0" fromId="150" toId="53">
</dataflow>
<dataflow id="320" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="call_ln0" fromId="151" toId="53">
</dataflow>
<dataflow id="321" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="call_ln0" fromId="152" toId="53">
</dataflow>
<dataflow id="322" from="top_kernel_Pipeline_VITIS_LOOP_80_7" to="call_ln0" fromId="304" toId="54">
</dataflow>
<dataflow id="323" from="col_sum" to="call_ln0" fromId="25" toId="54">
</dataflow>
<dataflow id="324" from="col_sum_1" to="call_ln0" fromId="26" toId="54">
</dataflow>
<dataflow id="325" from="col_sum_2" to="call_ln0" fromId="27" toId="54">
</dataflow>
<dataflow id="326" from="col_sum_3" to="call_ln0" fromId="28" toId="54">
</dataflow>
<dataflow id="327" from="col_sum_4" to="call_ln0" fromId="29" toId="54">
</dataflow>
<dataflow id="328" from="col_sum_5" to="call_ln0" fromId="30" toId="54">
</dataflow>
<dataflow id="329" from="col_sum_6" to="call_ln0" fromId="31" toId="54">
</dataflow>
<dataflow id="330" from="col_sum_7" to="call_ln0" fromId="32" toId="54">
</dataflow>
<dataflow id="331" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="call_ln0" fromId="145" toId="54">
</dataflow>
<dataflow id="332" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="call_ln0" fromId="146" toId="54">
</dataflow>
<dataflow id="333" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="call_ln0" fromId="147" toId="54">
</dataflow>
<dataflow id="334" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="call_ln0" fromId="148" toId="54">
</dataflow>
<dataflow id="335" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="call_ln0" fromId="149" toId="54">
</dataflow>
<dataflow id="336" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="call_ln0" fromId="150" toId="54">
</dataflow>
<dataflow id="337" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="call_ln0" fromId="151" toId="54">
</dataflow>
<dataflow id="338" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="call_ln0" fromId="152" toId="54">
</dataflow>
<dataflow id="339" from="trunc_ln4" to="sext_ln92" fromId="38" toId="55">
</dataflow>
<dataflow id="340" from="C" to="C_addr" fromId="125" toId="56">
</dataflow>
<dataflow id="341" from="sext_ln92" to="C_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="343" from="_ssdm_op_WriteReq.m_axi.p1i32" to="empty_32" fromId="342" toId="57">
</dataflow>
<dataflow id="344" from="C_addr" to="empty_32" fromId="56" toId="57">
</dataflow>
<dataflow id="345" from="StgValue_203" to="empty_32" fromId="203" toId="57">
</dataflow>
<dataflow id="347" from="top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10" to="call_ln92" fromId="346" toId="58">
</dataflow>
<dataflow id="348" from="C" to="call_ln92" fromId="125" toId="58">
</dataflow>
<dataflow id="349" from="trunc_ln4" to="call_ln92" fromId="38" toId="58">
</dataflow>
<dataflow id="350" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="call_ln92" fromId="144" toId="58">
</dataflow>
<dataflow id="351" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="call_ln92" fromId="143" toId="58">
</dataflow>
<dataflow id="352" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="call_ln92" fromId="142" toId="58">
</dataflow>
<dataflow id="353" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="call_ln92" fromId="141" toId="58">
</dataflow>
<dataflow id="354" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="call_ln92" fromId="140" toId="58">
</dataflow>
<dataflow id="355" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="call_ln92" fromId="139" toId="58">
</dataflow>
<dataflow id="356" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="call_ln92" fromId="138" toId="58">
</dataflow>
<dataflow id="357" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="call_ln92" fromId="137" toId="58">
</dataflow>
<dataflow id="358" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="call_ln92" fromId="145" toId="58">
</dataflow>
<dataflow id="359" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="call_ln92" fromId="146" toId="58">
</dataflow>
<dataflow id="360" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="call_ln92" fromId="147" toId="58">
</dataflow>
<dataflow id="361" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="call_ln92" fromId="148" toId="58">
</dataflow>
<dataflow id="362" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="call_ln92" fromId="149" toId="58">
</dataflow>
<dataflow id="363" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="call_ln92" fromId="150" toId="58">
</dataflow>
<dataflow id="364" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="call_ln92" fromId="151" toId="58">
</dataflow>
<dataflow id="365" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="call_ln92" fromId="152" toId="58">
</dataflow>
<dataflow id="366" from="top_kernel_Pipeline_VITIS_LOOP_92_9_VITIS_LOOP_95_10" to="call_ln92" fromId="346" toId="59">
</dataflow>
<dataflow id="367" from="C" to="call_ln92" fromId="125" toId="59">
</dataflow>
<dataflow id="368" from="trunc_ln4" to="call_ln92" fromId="38" toId="59">
</dataflow>
<dataflow id="369" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="call_ln92" fromId="144" toId="59">
</dataflow>
<dataflow id="370" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="call_ln92" fromId="143" toId="59">
</dataflow>
<dataflow id="371" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="call_ln92" fromId="142" toId="59">
</dataflow>
<dataflow id="372" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="call_ln92" fromId="141" toId="59">
</dataflow>
<dataflow id="373" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="call_ln92" fromId="140" toId="59">
</dataflow>
<dataflow id="374" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="call_ln92" fromId="139" toId="59">
</dataflow>
<dataflow id="375" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="call_ln92" fromId="138" toId="59">
</dataflow>
<dataflow id="376" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="call_ln92" fromId="137" toId="59">
</dataflow>
<dataflow id="377" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="call_ln92" fromId="145" toId="59">
</dataflow>
<dataflow id="378" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="call_ln92" fromId="146" toId="59">
</dataflow>
<dataflow id="379" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="call_ln92" fromId="147" toId="59">
</dataflow>
<dataflow id="380" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="call_ln92" fromId="148" toId="59">
</dataflow>
<dataflow id="381" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="call_ln92" fromId="149" toId="59">
</dataflow>
<dataflow id="382" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="call_ln92" fromId="150" toId="59">
</dataflow>
<dataflow id="383" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="call_ln92" fromId="151" toId="59">
</dataflow>
<dataflow id="384" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="call_ln92" fromId="152" toId="59">
</dataflow>
<dataflow id="386" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_33" fromId="385" toId="60">
</dataflow>
<dataflow id="387" from="C_addr" to="empty_33" fromId="56" toId="60">
</dataflow>
<dataflow id="388" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_33" fromId="385" toId="61">
</dataflow>
<dataflow id="389" from="C_addr" to="empty_33" fromId="56" toId="61">
</dataflow>
<dataflow id="390" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_33" fromId="385" toId="62">
</dataflow>
<dataflow id="391" from="C_addr" to="empty_33" fromId="56" toId="62">
</dataflow>
<dataflow id="392" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_33" fromId="385" toId="63">
</dataflow>
<dataflow id="393" from="C_addr" to="empty_33" fromId="56" toId="63">
</dataflow>
<dataflow id="395" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln17" fromId="394" toId="64">
</dataflow>
<dataflow id="397" from="empty_0" to="spectopmodule_ln17" fromId="396" toId="64">
</dataflow>
<dataflow id="399" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="65">
</dataflow>
<dataflow id="400" from="A" to="specinterface_ln0" fromId="124" toId="65">
</dataflow>
<dataflow id="402" from="empty_7" to="specinterface_ln0" fromId="401" toId="65">
</dataflow>
<dataflow id="404" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="65">
</dataflow>
<dataflow id="405" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="65">
</dataflow>
<dataflow id="407" from="empty_6" to="specinterface_ln0" fromId="406" toId="65">
</dataflow>
<dataflow id="408" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="65">
</dataflow>
<dataflow id="409" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="65">
</dataflow>
<dataflow id="411" from="empty" to="specinterface_ln0" fromId="410" toId="65">
</dataflow>
<dataflow id="413" from="empty_5" to="specinterface_ln0" fromId="412" toId="65">
</dataflow>
<dataflow id="414" from="empty_6" to="specinterface_ln0" fromId="406" toId="65">
</dataflow>
<dataflow id="416" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="65">
</dataflow>
<dataflow id="417" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="65">
</dataflow>
<dataflow id="418" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="65">
</dataflow>
<dataflow id="419" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="65">
</dataflow>
<dataflow id="420" from="empty_6" to="specinterface_ln0" fromId="406" toId="65">
</dataflow>
<dataflow id="421" from="empty_6" to="specinterface_ln0" fromId="406" toId="65">
</dataflow>
<dataflow id="423" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="65">
</dataflow>
<dataflow id="424" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="65">
</dataflow>
<dataflow id="425" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="65">
</dataflow>
<dataflow id="427" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="426" toId="66">
</dataflow>
<dataflow id="428" from="A" to="specbitsmap_ln0" fromId="124" toId="66">
</dataflow>
<dataflow id="429" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="67">
</dataflow>
<dataflow id="430" from="C" to="specinterface_ln0" fromId="125" toId="67">
</dataflow>
<dataflow id="431" from="empty_7" to="specinterface_ln0" fromId="401" toId="67">
</dataflow>
<dataflow id="432" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="67">
</dataflow>
<dataflow id="433" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="67">
</dataflow>
<dataflow id="434" from="empty_6" to="specinterface_ln0" fromId="406" toId="67">
</dataflow>
<dataflow id="435" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="67">
</dataflow>
<dataflow id="436" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="67">
</dataflow>
<dataflow id="438" from="empty_4" to="specinterface_ln0" fromId="437" toId="67">
</dataflow>
<dataflow id="439" from="empty_5" to="specinterface_ln0" fromId="412" toId="67">
</dataflow>
<dataflow id="440" from="empty_6" to="specinterface_ln0" fromId="406" toId="67">
</dataflow>
<dataflow id="441" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="67">
</dataflow>
<dataflow id="442" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="67">
</dataflow>
<dataflow id="443" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="67">
</dataflow>
<dataflow id="444" from="StgValue_415" to="specinterface_ln0" fromId="415" toId="67">
</dataflow>
<dataflow id="445" from="empty_6" to="specinterface_ln0" fromId="406" toId="67">
</dataflow>
<dataflow id="446" from="empty_6" to="specinterface_ln0" fromId="406" toId="67">
</dataflow>
<dataflow id="447" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="67">
</dataflow>
<dataflow id="448" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="67">
</dataflow>
<dataflow id="449" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="67">
</dataflow>
<dataflow id="450" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="426" toId="68">
</dataflow>
<dataflow id="451" from="C" to="specbitsmap_ln0" fromId="125" toId="68">
</dataflow>
<dataflow id="452" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="69">
</dataflow>
<dataflow id="453" from="A_DRAM" to="specinterface_ln0" fromId="126" toId="69">
</dataflow>
<dataflow id="455" from="empty_3" to="specinterface_ln0" fromId="454" toId="69">
</dataflow>
<dataflow id="456" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="457" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="458" from="empty_6" to="specinterface_ln0" fromId="406" toId="69">
</dataflow>
<dataflow id="459" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="460" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="462" from="empty_2" to="specinterface_ln0" fromId="461" toId="69">
</dataflow>
<dataflow id="464" from="empty_1" to="specinterface_ln0" fromId="463" toId="69">
</dataflow>
<dataflow id="465" from="empty_6" to="specinterface_ln0" fromId="406" toId="69">
</dataflow>
<dataflow id="466" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="467" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="468" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="469" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="470" from="empty_6" to="specinterface_ln0" fromId="406" toId="69">
</dataflow>
<dataflow id="472" from="empty_12" to="specinterface_ln0" fromId="471" toId="69">
</dataflow>
<dataflow id="473" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="69">
</dataflow>
<dataflow id="474" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="475" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="69">
</dataflow>
<dataflow id="476" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="70">
</dataflow>
<dataflow id="477" from="A_DRAM" to="specinterface_ln0" fromId="126" toId="70">
</dataflow>
<dataflow id="479" from="empty_11" to="specinterface_ln0" fromId="478" toId="70">
</dataflow>
<dataflow id="480" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="481" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="482" from="empty_6" to="specinterface_ln0" fromId="406" toId="70">
</dataflow>
<dataflow id="483" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="484" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="485" from="empty_6" to="specinterface_ln0" fromId="406" toId="70">
</dataflow>
<dataflow id="486" from="empty_6" to="specinterface_ln0" fromId="406" toId="70">
</dataflow>
<dataflow id="487" from="empty_6" to="specinterface_ln0" fromId="406" toId="70">
</dataflow>
<dataflow id="488" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="489" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="490" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="491" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="492" from="empty_6" to="specinterface_ln0" fromId="406" toId="70">
</dataflow>
<dataflow id="493" from="empty_12" to="specinterface_ln0" fromId="471" toId="70">
</dataflow>
<dataflow id="494" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="70">
</dataflow>
<dataflow id="495" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="496" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="70">
</dataflow>
<dataflow id="497" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="71">
</dataflow>
<dataflow id="498" from="C_DRAM" to="specinterface_ln0" fromId="127" toId="71">
</dataflow>
<dataflow id="499" from="empty_3" to="specinterface_ln0" fromId="454" toId="71">
</dataflow>
<dataflow id="500" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="501" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="502" from="empty_6" to="specinterface_ln0" fromId="406" toId="71">
</dataflow>
<dataflow id="503" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="504" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="505" from="empty_2" to="specinterface_ln0" fromId="461" toId="71">
</dataflow>
<dataflow id="507" from="empty_8" to="specinterface_ln0" fromId="506" toId="71">
</dataflow>
<dataflow id="508" from="empty_6" to="specinterface_ln0" fromId="406" toId="71">
</dataflow>
<dataflow id="509" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="510" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="511" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="512" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="513" from="empty_6" to="specinterface_ln0" fromId="406" toId="71">
</dataflow>
<dataflow id="514" from="empty_12" to="specinterface_ln0" fromId="471" toId="71">
</dataflow>
<dataflow id="515" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="71">
</dataflow>
<dataflow id="516" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="517" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="71">
</dataflow>
<dataflow id="518" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="72">
</dataflow>
<dataflow id="519" from="C_DRAM" to="specinterface_ln0" fromId="127" toId="72">
</dataflow>
<dataflow id="520" from="empty_11" to="specinterface_ln0" fromId="478" toId="72">
</dataflow>
<dataflow id="521" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="522" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="523" from="empty_6" to="specinterface_ln0" fromId="406" toId="72">
</dataflow>
<dataflow id="524" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="525" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="526" from="empty_6" to="specinterface_ln0" fromId="406" toId="72">
</dataflow>
<dataflow id="527" from="empty_6" to="specinterface_ln0" fromId="406" toId="72">
</dataflow>
<dataflow id="528" from="empty_6" to="specinterface_ln0" fromId="406" toId="72">
</dataflow>
<dataflow id="529" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="530" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="531" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="532" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="533" from="empty_6" to="specinterface_ln0" fromId="406" toId="72">
</dataflow>
<dataflow id="534" from="empty_12" to="specinterface_ln0" fromId="471" toId="72">
</dataflow>
<dataflow id="535" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="72">
</dataflow>
<dataflow id="536" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="537" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="72">
</dataflow>
<dataflow id="538" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="398" toId="73">
</dataflow>
<dataflow id="539" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="540" from="empty_3" to="specinterface_ln0" fromId="454" toId="73">
</dataflow>
<dataflow id="541" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="542" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="543" from="empty_6" to="specinterface_ln0" fromId="406" toId="73">
</dataflow>
<dataflow id="544" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="545" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="546" from="empty_2" to="specinterface_ln0" fromId="461" toId="73">
</dataflow>
<dataflow id="547" from="empty_6" to="specinterface_ln0" fromId="406" toId="73">
</dataflow>
<dataflow id="548" from="empty_6" to="specinterface_ln0" fromId="406" toId="73">
</dataflow>
<dataflow id="549" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="550" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="551" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="552" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="553" from="empty_6" to="specinterface_ln0" fromId="406" toId="73">
</dataflow>
<dataflow id="554" from="empty_6" to="specinterface_ln0" fromId="406" toId="73">
</dataflow>
<dataflow id="555" from="StgValue_422" to="specinterface_ln0" fromId="422" toId="73">
</dataflow>
<dataflow id="556" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="557" from="StgValue_403" to="specinterface_ln0" fromId="403" toId="73">
</dataflow>
<dataflow id="559" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="74">
</dataflow>
<dataflow id="560" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A" to="specmemcore_ln27" fromId="136" toId="74">
</dataflow>
<dataflow id="562" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="74">
</dataflow>
<dataflow id="564" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="74">
</dataflow>
<dataflow id="566" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="74">
</dataflow>
<dataflow id="567" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="75">
</dataflow>
<dataflow id="568" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1" to="specmemcore_ln27" fromId="135" toId="75">
</dataflow>
<dataflow id="569" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="75">
</dataflow>
<dataflow id="570" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="75">
</dataflow>
<dataflow id="571" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="75">
</dataflow>
<dataflow id="572" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="76">
</dataflow>
<dataflow id="573" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2" to="specmemcore_ln27" fromId="134" toId="76">
</dataflow>
<dataflow id="574" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="76">
</dataflow>
<dataflow id="575" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="76">
</dataflow>
<dataflow id="576" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="76">
</dataflow>
<dataflow id="577" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="77">
</dataflow>
<dataflow id="578" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3" to="specmemcore_ln27" fromId="133" toId="77">
</dataflow>
<dataflow id="579" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="77">
</dataflow>
<dataflow id="580" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="77">
</dataflow>
<dataflow id="581" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="77">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="78">
</dataflow>
<dataflow id="583" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4" to="specmemcore_ln27" fromId="132" toId="78">
</dataflow>
<dataflow id="584" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="78">
</dataflow>
<dataflow id="585" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="78">
</dataflow>
<dataflow id="586" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="78">
</dataflow>
<dataflow id="587" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="79">
</dataflow>
<dataflow id="588" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5" to="specmemcore_ln27" fromId="131" toId="79">
</dataflow>
<dataflow id="589" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="79">
</dataflow>
<dataflow id="590" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="79">
</dataflow>
<dataflow id="591" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="79">
</dataflow>
<dataflow id="592" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="80">
</dataflow>
<dataflow id="593" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_6" to="specmemcore_ln27" fromId="130" toId="80">
</dataflow>
<dataflow id="594" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="80">
</dataflow>
<dataflow id="595" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="80">
</dataflow>
<dataflow id="596" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="80">
</dataflow>
<dataflow id="597" from="_ssdm_op_SpecMemCore" to="specmemcore_ln27" fromId="558" toId="81">
</dataflow>
<dataflow id="598" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_7" to="specmemcore_ln27" fromId="129" toId="81">
</dataflow>
<dataflow id="599" from="StgValue_561" to="specmemcore_ln27" fromId="561" toId="81">
</dataflow>
<dataflow id="600" from="StgValue_563" to="specmemcore_ln27" fromId="563" toId="81">
</dataflow>
<dataflow id="601" from="StgValue_565" to="specmemcore_ln27" fromId="565" toId="81">
</dataflow>
<dataflow id="602" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="82">
</dataflow>
<dataflow id="603" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2" to="specmemcore_ln28" fromId="137" toId="82">
</dataflow>
<dataflow id="604" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="82">
</dataflow>
<dataflow id="605" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="82">
</dataflow>
<dataflow id="606" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="82">
</dataflow>
<dataflow id="607" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="83">
</dataflow>
<dataflow id="608" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3" to="specmemcore_ln28" fromId="138" toId="83">
</dataflow>
<dataflow id="609" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="83">
</dataflow>
<dataflow id="610" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="83">
</dataflow>
<dataflow id="611" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="83">
</dataflow>
<dataflow id="612" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="84">
</dataflow>
<dataflow id="613" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4" to="specmemcore_ln28" fromId="139" toId="84">
</dataflow>
<dataflow id="614" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="84">
</dataflow>
<dataflow id="615" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="84">
</dataflow>
<dataflow id="616" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="84">
</dataflow>
<dataflow id="617" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="85">
</dataflow>
<dataflow id="618" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5" to="specmemcore_ln28" fromId="140" toId="85">
</dataflow>
<dataflow id="619" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="85">
</dataflow>
<dataflow id="620" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="85">
</dataflow>
<dataflow id="621" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="85">
</dataflow>
<dataflow id="622" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="86">
</dataflow>
<dataflow id="623" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6" to="specmemcore_ln28" fromId="141" toId="86">
</dataflow>
<dataflow id="624" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="86">
</dataflow>
<dataflow id="625" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="86">
</dataflow>
<dataflow id="626" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="86">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="87">
</dataflow>
<dataflow id="628" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp" to="specmemcore_ln28" fromId="142" toId="87">
</dataflow>
<dataflow id="629" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="87">
</dataflow>
<dataflow id="630" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="87">
</dataflow>
<dataflow id="631" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="87">
</dataflow>
<dataflow id="632" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="88">
</dataflow>
<dataflow id="633" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1" to="specmemcore_ln28" fromId="143" toId="88">
</dataflow>
<dataflow id="634" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="88">
</dataflow>
<dataflow id="635" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="88">
</dataflow>
<dataflow id="636" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="88">
</dataflow>
<dataflow id="637" from="_ssdm_op_SpecMemCore" to="specmemcore_ln28" fromId="558" toId="89">
</dataflow>
<dataflow id="638" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7" to="specmemcore_ln28" fromId="144" toId="89">
</dataflow>
<dataflow id="639" from="StgValue_561" to="specmemcore_ln28" fromId="561" toId="89">
</dataflow>
<dataflow id="640" from="StgValue_563" to="specmemcore_ln28" fromId="563" toId="89">
</dataflow>
<dataflow id="641" from="StgValue_565" to="specmemcore_ln28" fromId="565" toId="89">
</dataflow>
<dataflow id="642" from="_ssdm_op_SpecMemCore" to="specmemcore_ln29" fromId="558" toId="90">
</dataflow>
<dataflow id="643" from="denom_row" to="specmemcore_ln29" fromId="128" toId="90">
</dataflow>
<dataflow id="644" from="StgValue_561" to="specmemcore_ln29" fromId="561" toId="90">
</dataflow>
<dataflow id="646" from="StgValue_645" to="specmemcore_ln29" fromId="645" toId="90">
</dataflow>
<dataflow id="647" from="StgValue_565" to="specmemcore_ln29" fromId="565" toId="90">
</dataflow>
<dataflow id="648" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="91">
</dataflow>
<dataflow id="649" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem" to="specmemcore_ln37" fromId="152" toId="91">
</dataflow>
<dataflow id="650" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="91">
</dataflow>
<dataflow id="651" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="91">
</dataflow>
<dataflow id="652" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="91">
</dataflow>
<dataflow id="653" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="92">
</dataflow>
<dataflow id="654" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1" to="specmemcore_ln37" fromId="151" toId="92">
</dataflow>
<dataflow id="655" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="92">
</dataflow>
<dataflow id="656" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="92">
</dataflow>
<dataflow id="657" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="92">
</dataflow>
<dataflow id="658" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="93">
</dataflow>
<dataflow id="659" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2" to="specmemcore_ln37" fromId="150" toId="93">
</dataflow>
<dataflow id="660" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="93">
</dataflow>
<dataflow id="661" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="93">
</dataflow>
<dataflow id="662" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="93">
</dataflow>
<dataflow id="663" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="94">
</dataflow>
<dataflow id="664" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3" to="specmemcore_ln37" fromId="149" toId="94">
</dataflow>
<dataflow id="665" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="94">
</dataflow>
<dataflow id="666" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="94">
</dataflow>
<dataflow id="667" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="94">
</dataflow>
<dataflow id="668" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="95">
</dataflow>
<dataflow id="669" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4" to="specmemcore_ln37" fromId="148" toId="95">
</dataflow>
<dataflow id="670" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="95">
</dataflow>
<dataflow id="671" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="95">
</dataflow>
<dataflow id="672" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="95">
</dataflow>
<dataflow id="673" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="96">
</dataflow>
<dataflow id="674" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5" to="specmemcore_ln37" fromId="147" toId="96">
</dataflow>
<dataflow id="675" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="96">
</dataflow>
<dataflow id="676" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="96">
</dataflow>
<dataflow id="677" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="96">
</dataflow>
<dataflow id="678" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="97">
</dataflow>
<dataflow id="679" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6" to="specmemcore_ln37" fromId="146" toId="97">
</dataflow>
<dataflow id="680" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="97">
</dataflow>
<dataflow id="681" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="97">
</dataflow>
<dataflow id="682" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="97">
</dataflow>
<dataflow id="683" from="_ssdm_op_SpecMemCore" to="specmemcore_ln37" fromId="558" toId="98">
</dataflow>
<dataflow id="684" from="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7" to="specmemcore_ln37" fromId="145" toId="98">
</dataflow>
<dataflow id="685" from="StgValue_561" to="specmemcore_ln37" fromId="561" toId="98">
</dataflow>
<dataflow id="686" from="StgValue_645" to="specmemcore_ln37" fromId="645" toId="98">
</dataflow>
<dataflow id="687" from="StgValue_565" to="specmemcore_ln37" fromId="565" toId="98">
</dataflow>
<dataflow id="688" from="_ssdm_op_WriteResp.m_axi.p1i32" to="empty_33" fromId="385" toId="99">
</dataflow>
<dataflow id="689" from="C_addr" to="empty_33" fromId="56" toId="99">
</dataflow>
</dataflows>


</stg>
