// Seed: 2449248019
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
  assign id_1 = -1;
  wire id_3, id_4;
  always disable id_5;
  wire id_6, id_7, id_8;
  assign module_1.id_9 = 0;
  assign id_7 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  supply0 id_8, id_9;
  assign id_2[-1'b0] = id_6;
  id_10(
      id_7, id_8, 1, id_8
  );
  module_0 modCall_1 (id_7);
endmodule
