;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB @-127, 100
	JMP -100, #1
	SUB -0, 1
	ADD 240, 60
	SLT 90, 300
	SUB -207, <-120
	CMP @121, 103
	JMP <121, 106
	CMP @121, 103
	ADD 240, 60
	SLT @130, 9
	JMP -207, @-120
	JMP -207, @-120
	JMP -100, #1
	JMN 0, <-22
	SPL 0, <-22
	JMN <127, #106
	SPL 0, <-22
	SUB 300, 90
	CMP -207, <-120
	CMP 50, -800
	SUB 50, -800
	SUB 900, <0
	SUB -207, <-120
	CMP -207, <-120
	SUB -207, <-120
	MOV #-12, @12
	SUB 50, -800
	SUB 900, <0
	SLT 91, 300
	SUB @-127, 100
	MOV -17, <-20
	JMP -17, @-20
	CMP 210, 60
	ADD #0, -2
	CMP 210, 60
	SUB @127, @106
	SUB @127, @106
	JMP -1, @-20
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -4, <-20
	CMP -0, 1
	MOV -4, <-20
	CMP -0, 1
