module module_0 (
    input logic id_1,
    input id_2,
    input logic [id_1 : id_2] id_3,
    output logic id_4,
    output [id_3 : id_1] id_5,
    output [id_2 : id_5] id_6
);
  id_7 id_8 (
      .id_4(id_5),
      .id_6(id_4),
      .id_5(1'h0)
  );
endmodule
