Timing Analyzer report for CPU_Design
Mon Aug 16 00:23:41 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clktick:inst14|tick'
 13. Slow 1200mV 85C Model Setup: 'Clock'
 14. Slow 1200mV 85C Model Hold: 'Clock'
 15. Slow 1200mV 85C Model Hold: 'clktick:inst14|tick'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clktick:inst14|tick'
 24. Slow 1200mV 0C Model Setup: 'Clock'
 25. Slow 1200mV 0C Model Hold: 'Clock'
 26. Slow 1200mV 0C Model Hold: 'clktick:inst14|tick'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clktick:inst14|tick'
 34. Fast 1200mV 0C Model Setup: 'Clock'
 35. Fast 1200mV 0C Model Hold: 'Clock'
 36. Fast 1200mV 0C Model Hold: 'clktick:inst14|tick'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Timing Analyzer                                         ;
; Revision Name         ; CPU_Design                                              ;
; Device Family         ; Cyclone 10 LP                                           ;
; Device Name           ; 10CL016YU256C8G                                         ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   2.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                   ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; clktick:inst14|tick ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clktick:inst14|tick } ;
; Clock               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock }               ;
+---------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                        ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 103.21 MHz ; 103.21 MHz      ; clktick:inst14|tick ;      ;
; 209.95 MHz ; 209.95 MHz      ; Clock               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clktick:inst14|tick ; -8.689 ; -429.280      ;
; Clock               ; -3.763 ; -240.611      ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clock               ; 0.437 ; 0.000         ;
; clktick:inst14|tick ; 0.467 ; 0.000         ;
+---------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clktick:inst14|tick ; -3.201 ; -145.226           ;
; Clock               ; -3.000 ; -135.343           ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clktick:inst14|tick'                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -8.689 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.048     ; 9.642      ;
; -8.673 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 9.196      ;
; -8.658 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 9.183      ;
; -8.598 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 9.123      ;
; -8.585 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 9.108      ;
; -8.519 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.048     ; 9.472      ;
; -8.494 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 9.019      ;
; -8.425 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 9.380      ;
; -8.385 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 9.340      ;
; -8.372 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.895      ;
; -8.369 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.894      ;
; -8.354 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.474     ; 8.881      ;
; -8.313 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 9.268      ;
; -8.294 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.474     ; 8.821      ;
; -8.281 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.806      ;
; -8.245 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.768      ;
; -8.227 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.750      ;
; -8.215 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 9.170      ;
; -8.190 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.474     ; 8.717      ;
; -8.121 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 9.078      ;
; -8.068 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.593      ;
; -8.009 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 8.966      ;
; -8.008 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.531      ;
; -7.941 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.466      ;
; -7.923 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.448      ;
; -7.918 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[10]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 8.873      ;
; -7.871 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.394      ;
; -7.809 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.332      ;
; -7.704 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.229      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.643 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 8.167      ;
; -7.614 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[10]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 8.571      ;
; -7.567 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.092      ;
; -7.545 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.070      ;
; -7.511 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 8.034      ;
; -7.506 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.472     ; 8.035      ;
; -7.496 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 8.021      ;
; -7.495 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.048     ; 8.448      ;
; -7.446 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.472     ; 7.975      ;
; -7.436 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 7.961      ;
; -7.391 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 7.914      ;
; -7.367 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 8.324      ;
; -7.360 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.462     ; 7.899      ;
; -7.357 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.048     ; 8.310      ;
; -7.353 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.462     ; 7.892      ;
; -7.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.476     ; 7.825      ;
; -7.284 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.032     ; 8.253      ;
; -7.251 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.472     ; 7.780      ;
; -7.236 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.076     ; 8.208      ;
; -7.231 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 8.186      ;
; -7.219 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.105     ; 8.162      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.475     ; 7.730      ;
; -7.184 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 8.141      ;
; -7.178 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 7.701      ;
; -7.161 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.042     ; 8.120      ;
; -7.154 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.042     ; 8.113      ;
; -7.151 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.046     ; 8.106      ;
; -7.083 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 7.606      ;
; -7.080 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.474     ; 7.607      ;
; -7.075 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.032     ; 8.044      ;
; -7.065 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 7.588      ;
; -7.055 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.049     ; 8.007      ;
; -7.003 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.462     ; 7.542      ;
; -6.989 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.472     ; 7.518      ;
; -6.989 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.474     ; 7.516      ;
; -6.974 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.472     ; 7.503      ;
; -6.963 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 7.920      ;
; -6.938 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.472     ; 7.467      ;
; -6.930 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.479     ; 7.452      ;
; -6.920 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.042     ; 7.879      ;
; -6.915 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 7.439      ;
; -6.867 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.474     ; 7.394      ;
; -6.860 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 7.384      ;
; -6.855 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.477     ; 7.379      ;
; -6.850 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.107     ; 7.791      ;
; -6.850 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.480     ; 7.371      ;
; -6.835 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 7.792      ;
; -6.814 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.478     ; 7.337      ;
; -6.791 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.047     ; 7.745      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                             ;
+--------+------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.763 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.159      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.647 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.568      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.606 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 4.002      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.595 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.991      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.565 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.486      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.499 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.420      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.492 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.069     ; 4.424      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.488 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.409      ;
; -3.482 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|rx_data[3] ; Clock        ; Clock       ; 1.000        ; -0.632     ; 3.851      ;
; -3.478 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|rx_data[4] ; Clock        ; Clock       ; 1.000        ; -0.632     ; 3.847      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.432 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.605     ; 3.828      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.429 ; uart_rx:inst4|cnt0[4]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.350      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
; -3.413 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.080     ; 4.334      ;
+--------+------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                               ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.437 ; uart_rx:inst4|rx_data[5]         ; uart_rx:inst4|rx_data[5]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; uart_rx:inst4|rx_data[6]         ; uart_rx:inst4|rx_data[6]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; uart_rx:inst4|rx_data[2]         ; uart_rx:inst4|rx_data[2]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; uart_rx:inst4|rx_data[0]         ; uart_rx:inst4|rx_data[0]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 0.746      ;
; 0.437 ; uart_rx:inst4|rx_data[1]         ; uart_rx:inst4|rx_data[1]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 0.746      ;
; 0.447 ; scan_led_hex_disp:inst2|regN[0]  ; scan_led_hex_disp:inst2|regN[0]  ; Clock        ; Clock       ; 0.000        ; 0.099      ; 0.758      ;
; 0.454 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|start_flag         ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; uart_rx:inst4|rx_data[3]         ; uart_rx:inst4|rx_data[3]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx:inst4|rx_data[7]         ; uart_rx:inst4|rx_data[7]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx:inst4|cnt1[0]            ; uart_rx:inst4|cnt1[0]            ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx:inst4|cnt1[3]            ; uart_rx:inst4|cnt1[3]            ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx:inst4|cnt1[1]            ; uart_rx:inst4|cnt1[1]            ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx:inst4|cnt1[2]            ; uart_rx:inst4|cnt1[2]            ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; uart_rx:inst4|rx_data[4]         ; uart_rx:inst4|rx_data[4]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 0.746      ;
; 0.519 ; scan_led_hex_disp:inst2|regN[17] ; scan_led_hex_disp:inst2|regN[17] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 0.811      ;
; 0.593 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.410      ;
; 0.593 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.410      ;
; 0.601 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.418      ;
; 0.610 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.427      ;
; 0.612 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.429      ;
; 0.624 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.441      ;
; 0.633 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.450      ;
; 0.709 ; uart_rx:inst4|rx1                ; uart_rx:inst4|rx2                ; Clock        ; Clock       ; 0.000        ; 0.097      ; 1.018      ;
; 0.724 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.541      ;
; 0.724 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.541      ;
; 0.733 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.550      ;
; 0.733 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.550      ;
; 0.734 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.551      ;
; 0.736 ; scan_led_hex_disp:inst2|regN[8]  ; scan_led_hex_disp:inst2|regN[8]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.028      ;
; 0.737 ; scan_led_hex_disp:inst2|regN[4]  ; scan_led_hex_disp:inst2|regN[4]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.029      ;
; 0.737 ; scan_led_hex_disp:inst2|regN[6]  ; scan_led_hex_disp:inst2|regN[6]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.029      ;
; 0.738 ; scan_led_hex_disp:inst2|regN[10] ; scan_led_hex_disp:inst2|regN[10] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; scan_led_hex_disp:inst2|regN[12] ; scan_led_hex_disp:inst2|regN[12] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; scan_led_hex_disp:inst2|regN[14] ; scan_led_hex_disp:inst2|regN[14] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.030      ;
; 0.739 ; scan_led_hex_disp:inst2|regN[2]  ; scan_led_hex_disp:inst2|regN[2]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; scan_led_hex_disp:inst2|regN[9]  ; scan_led_hex_disp:inst2|regN[9]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.032      ;
; 0.740 ; scan_led_hex_disp:inst2|regN[7]  ; scan_led_hex_disp:inst2|regN[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.032      ;
; 0.741 ; scan_led_hex_disp:inst2|regN[11] ; scan_led_hex_disp:inst2|regN[11] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; scan_led_hex_disp:inst2|regN[13] ; scan_led_hex_disp:inst2|regN[13] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; scan_led_hex_disp:inst2|regN[5]  ; scan_led_hex_disp:inst2|regN[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; scan_led_hex_disp:inst2|regN[3]  ; scan_led_hex_disp:inst2|regN[3]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.033      ;
; 0.741 ; scan_led_hex_disp:inst2|regN[15] ; scan_led_hex_disp:inst2|regN[15] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.559      ;
; 0.742 ; uart_rx:inst4|cnt0[1]            ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; uart_rx:inst4|cnt0[15]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.056      ;
; 0.744 ; uart_rx:inst4|cnt0[7]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.057      ;
; 0.745 ; uart_rx:inst4|cnt0[14]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.058      ;
; 0.746 ; uart_rx:inst4|cnt0[12]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.059      ;
; 0.746 ; uart_rx:inst4|cnt0[8]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.059      ;
; 0.751 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.568      ;
; 0.752 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.569      ;
; 0.759 ; scan_led_hex_disp:inst2|regN[1]  ; scan_led_hex_disp:inst2|regN[1]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.051      ;
; 0.762 ; clktick:inst14|count[14]         ; clktick:inst14|count[14]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.053      ;
; 0.762 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[3]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; clktick:inst14|count[18]         ; clktick:inst14|count[18]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.054      ;
; 0.763 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[5]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[13]           ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[11]           ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; clktick:inst14|count[6]          ; clktick:inst14|count[6]          ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.055      ;
; 0.764 ; clktick:inst14|count[8]          ; clktick:inst14|count[8]          ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[6]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; clktick:inst14|count[22]         ; clktick:inst14|count[22]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.056      ;
; 0.765 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[9]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; clktick:inst14|count[9]          ; clktick:inst14|count[9]          ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[4]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; clktick:inst14|count[11]         ; clktick:inst14|count[11]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; clktick:inst14|count[19]         ; clktick:inst14|count[19]         ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.058      ;
; 0.767 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[10]           ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; uart_rx:inst4|cnt0[2]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.101      ; 1.081      ;
; 0.773 ; scan_led_hex_disp:inst2|regN[16] ; scan_led_hex_disp:inst2|regN[16] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.065      ;
; 0.806 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[0]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.098      ;
; 0.856 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.673      ;
; 0.863 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.680      ;
; 0.864 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.681      ;
; 0.872 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.689      ;
; 0.874 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.691      ;
; 0.883 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.700      ;
; 0.890 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.707      ;
; 0.899 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.716      ;
; 0.902 ; uart_rx:inst4|rx_data[3]         ; uart_rx:inst4|data[3]            ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.193      ;
; 1.001 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[0]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 1.310      ;
; 1.001 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[2]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 1.310      ;
; 1.001 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[6]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 1.310      ;
; 1.002 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[5]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 1.311      ;
; 1.003 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[1]         ; Clock        ; Clock       ; 0.000        ; 0.097      ; 1.312      ;
; 1.005 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.822      ;
; 1.013 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.830      ;
; 1.016 ; uart_rx:inst4|cnt1[0]            ; uart_rx:inst4|cnt1[1]            ; Clock        ; Clock       ; 0.000        ; 0.079      ; 1.307      ;
; 1.030 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.847      ;
; 1.031 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.848      ;
; 1.044 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.861      ;
; 1.048 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[0]            ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.340      ;
; 1.053 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.605      ; 1.870      ;
; 1.090 ; scan_led_hex_disp:inst2|regN[8]  ; scan_led_hex_disp:inst2|regN[9]  ; Clock        ; Clock       ; 0.000        ; 0.081      ; 1.383      ;
; 1.092 ; scan_led_hex_disp:inst2|regN[6]  ; scan_led_hex_disp:inst2|regN[7]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; scan_led_hex_disp:inst2|regN[10] ; scan_led_hex_disp:inst2|regN[11] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.384      ;
; 1.092 ; scan_led_hex_disp:inst2|regN[4]  ; scan_led_hex_disp:inst2|regN[5]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.384      ;
; 1.093 ; scan_led_hex_disp:inst2|regN[2]  ; scan_led_hex_disp:inst2|regN[3]  ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; scan_led_hex_disp:inst2|regN[14] ; scan_led_hex_disp:inst2|regN[15] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.385      ;
; 1.093 ; scan_led_hex_disp:inst2|regN[12] ; scan_led_hex_disp:inst2|regN[13] ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.385      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clktick:inst14|tick'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.467 ; registerx3:inst|inst                                       ; registerx3:inst|inst                                                                                        ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 0.758      ;
; 0.719 ; lpm_shiftreg:acc|dffs[9]                                   ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.096      ; 1.027      ;
; 0.726 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.017      ;
; 0.734 ; lpm_shiftreg:acc|dffs[7]                                   ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.025      ;
; 0.735 ; lpm_shiftreg:acc|dffs[5]                                   ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.026      ;
; 0.735 ; lpm_shiftreg:acc|dffs[6]                                   ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.026      ;
; 0.740 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.299      ; 2.323      ;
; 0.749 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.291      ; 2.324      ;
; 0.749 ; lpm_shiftreg:acc|dffs[12]                                  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.040      ;
; 0.756 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.298      ; 2.338      ;
; 0.758 ; lpm_shiftreg:acc|dffs[2]                                   ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.049      ;
; 0.764 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.059      ;
; 0.779 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.294      ; 2.357      ;
; 0.782 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.073      ;
; 0.791 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.284      ; 2.359      ;
; 0.801 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.296      ; 2.381      ;
; 0.805 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.294      ; 2.383      ;
; 0.828 ; registerx3:inst|inst1                                      ; registerx3:inst|inst                                                                                        ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.119      ;
; 0.839 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.298      ; 2.421      ;
; 0.885 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.305      ; 2.474      ;
; 0.950 ; lpm_shiftreg:acc|dffs[15]                                  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.097      ; 1.259      ;
; 0.959 ; lpm_shiftreg:acc|dffs[1]                                   ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.250      ;
; 0.977 ; uart_rx:inst4|data[5]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.315      ; 2.576      ;
; 0.987 ; uart_rx:inst4|data[7]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.313      ; 2.584      ;
; 1.025 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[15]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.316      ;
; 1.025 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[14]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.316      ;
; 1.025 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[13]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.316      ;
; 1.028 ; uart_rx:inst4|data[4]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.305      ; 2.617      ;
; 1.030 ; uart_rx:inst4|data[1]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.301      ; 2.615      ;
; 1.052 ; uart_rx:inst4|data[3]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.301      ; 2.637      ;
; 1.057 ; uart_rx:inst4|data[0]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.301      ; 2.642      ;
; 1.076 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.303      ; 2.663      ;
; 1.093 ; lpm_ff:IR1|dffs[6]                                         ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.475      ; 1.822      ;
; 1.098 ; uart_rx:inst4|data[2]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.301      ; 2.683      ;
; 1.100 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.305      ; 2.689      ;
; 1.100 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.301      ; 2.685      ;
; 1.119 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.410      ;
; 1.119 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.411      ;
; 1.120 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.411      ;
; 1.126 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.417      ;
; 1.127 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.418      ;
; 1.127 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.418      ;
; 1.129 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.420      ;
; 1.129 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.420      ;
; 1.135 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.426      ;
; 1.136 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.427      ;
; 1.138 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.429      ;
; 1.138 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.429      ;
; 1.145 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.301      ; 2.730      ;
; 1.149 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.306      ; 2.739      ;
; 1.162 ; lpm_shiftreg:acc|dffs[14]                                  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; -0.351     ; 1.023      ;
; 1.163 ; lpm_shiftreg:acc|dffs[8]                                   ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; -0.351     ; 1.024      ;
; 1.173 ; lpm_shiftreg:acc|dffs[15]                                  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.097      ; 1.482      ;
; 1.212 ; lpm_shiftreg:acc|dffs[3]                                   ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.503      ;
; 1.250 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.541      ;
; 1.250 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.541      ;
; 1.251 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.542      ;
; 1.251 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.542      ;
; 1.253 ; uart_rx:inst4|data[6]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.303      ; 2.840      ;
; 1.259 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.550      ;
; 1.259 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.298      ; 2.841      ;
; 1.260 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.551      ;
; 1.260 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.551      ;
; 1.266 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.557      ;
; 1.267 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.558      ;
; 1.267 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.558      ;
; 1.268 ; lpm_shiftreg:acc|dffs[4]                                   ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.559      ;
; 1.269 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.560      ;
; 1.269 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.560      ;
; 1.275 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.566      ;
; 1.276 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.567      ;
; 1.278 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.569      ;
; 1.278 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.569      ;
; 1.290 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.477      ; 2.021      ;
; 1.296 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.527      ; 2.035      ;
; 1.302 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.470      ; 2.026      ;
; 1.312 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.477      ; 2.043      ;
; 1.323 ; lpm_shiftreg:acc|dffs[14]                                  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.097      ; 1.632      ;
; 1.354 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.473      ; 2.081      ;
; 1.355 ; lpm_ff:IR1|dffs[0]                                         ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.081      ; 1.648      ;
; 1.368 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.477      ; 2.099      ;
; 1.374 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.477      ; 2.105      ;
; 1.375 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.666      ;
; 1.390 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.079      ; 1.681      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                         ;
+------------+-----------------+---------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ;
+------------+-----------------+---------------------+------+
; 111.43 MHz ; 111.43 MHz      ; clktick:inst14|tick ;      ;
; 225.17 MHz ; 225.17 MHz      ; Clock               ;      ;
+------------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clktick:inst14|tick ; -7.974 ; -392.939      ;
; Clock               ; -3.441 ; -215.339      ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clock               ; 0.387 ; 0.000         ;
; clktick:inst14|tick ; 0.419 ; 0.000         ;
+---------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clktick:inst14|tick ; -3.201 ; -145.226          ;
; Clock               ; -3.000 ; -135.343          ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clktick:inst14|tick'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -7.974 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 8.554      ;
; -7.972 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.018     ; 8.956      ;
; -7.924 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 8.506      ;
; -7.873 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 8.453      ;
; -7.837 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 8.419      ;
; -7.817 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.018     ; 8.801      ;
; -7.719 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 8.301      ;
; -7.683 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 8.263      ;
; -7.660 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.016     ; 8.646      ;
; -7.598 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 8.179      ;
; -7.590 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.017     ; 8.575      ;
; -7.580 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 8.160      ;
; -7.559 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.016     ; 8.545      ;
; -7.549 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 8.129      ;
; -7.548 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 8.131      ;
; -7.491 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 8.072      ;
; -7.461 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 8.044      ;
; -7.441 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.017     ; 8.426      ;
; -7.338 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 7.918      ;
; -7.337 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.920      ;
; -7.301 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 7.882      ;
; -7.278 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.015     ; 8.265      ;
; -7.210 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 7.790      ;
; -7.204 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 7.785      ;
; -7.189 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[10]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.016     ; 8.175      ;
; -7.183 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.015     ; 8.170      ;
; -7.173 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 7.754      ;
; -7.104 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.422     ; 7.684      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -7.023 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.420     ; 7.605      ;
; -6.956 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 7.537      ;
; -6.894 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.416     ; 7.480      ;
; -6.864 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.426     ; 7.440      ;
; -6.853 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 7.434      ;
; -6.838 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.022     ; 7.818      ;
; -6.834 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.421     ; 7.415      ;
; -6.814 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.424     ; 7.392      ;
; -6.807 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[10]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.015     ; 7.794      ;
; -6.807 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.416     ; 7.393      ;
; -6.787 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.014     ; 7.775      ;
; -6.742 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.406     ; 7.338      ;
; -6.739 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.426     ; 7.315      ;
; -6.727 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.424     ; 7.305      ;
; -6.711 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.065     ; 7.685      ;
; -6.707 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.022     ; 7.687      ;
; -6.655 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.093     ; 7.601      ;
; -6.639 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.406     ; 7.235      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.616 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.419     ; 7.199      ;
; -6.609 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.416     ; 7.195      ;
; -6.585 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.424     ; 7.163      ;
; -6.580 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.002     ; 7.580      ;
; -6.551 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.014     ; 7.539      ;
; -6.550 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.012     ; 7.540      ;
; -6.549 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.426     ; 7.125      ;
; -6.529 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.012     ; 7.519      ;
; -6.526 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.020     ; 7.508      ;
; -6.470 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.426     ; 7.046      ;
; -6.464 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.002     ; 7.464      ;
; -6.462 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.014     ; 7.450      ;
; -6.452 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.418     ; 7.036      ;
; -6.449 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.020     ; 7.431      ;
; -6.439 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.426     ; 7.015      ;
; -6.438 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.021     ; 7.419      ;
; -6.416 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.406     ; 7.012      ;
; -6.397 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.418     ; 6.981      ;
; -6.361 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.098     ; 7.302      ;
; -6.357 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.425     ; 6.934      ;
; -6.347 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.416     ; 6.933      ;
; -6.307 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.423     ; 6.886      ;
; -6.298 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.416     ; 6.884      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
; -6.295 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.491     ; 6.806      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                              ;
+--------+------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.441 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.873      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.383 ; uart_rx:inst4|cnt0[11] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.315      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.302 ; uart_rx:inst4|cnt0[12] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.734      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.298 ; uart_rx:inst4|cnt0[7]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.730      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.241 ; uart_rx:inst4|cnt0[6]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.173      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.228 ; uart_rx:inst4|cnt0[3]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.160      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.206 ; uart_rx:inst4|cnt1[1]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.060     ; 4.148      ;
; -3.195 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|rx_data[3] ; Clock        ; Clock       ; 1.000        ; -0.595     ; 3.602      ;
; -3.190 ; uart_rx:inst4|cnt0[8]  ; uart_rx:inst4|rx_data[4] ; Clock        ; Clock       ; 1.000        ; -0.595     ; 3.597      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.162 ; uart_rx:inst4|cnt0[13] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.094      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.152 ; uart_rx:inst4|cnt0[9]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.070     ; 4.084      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.149 ; uart_rx:inst4|cnt0[1]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.581      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
; -3.148 ; uart_rx:inst4|cnt0[14] ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.570     ; 3.580      ;
+--------+------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.387 ; uart_rx:inst4|rx_data[5]         ; uart_rx:inst4|rx_data[5]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; uart_rx:inst4|rx_data[6]         ; uart_rx:inst4|rx_data[6]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; uart_rx:inst4|rx_data[2]         ; uart_rx:inst4|rx_data[2]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; uart_rx:inst4|rx_data[0]         ; uart_rx:inst4|rx_data[0]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 0.669      ;
; 0.387 ; uart_rx:inst4|rx_data[1]         ; uart_rx:inst4|rx_data[1]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 0.669      ;
; 0.400 ; scan_led_hex_disp:inst2|regN[0]  ; scan_led_hex_disp:inst2|regN[0]  ; Clock        ; Clock       ; 0.000        ; 0.089      ; 0.684      ;
; 0.403 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|start_flag         ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; uart_rx:inst4|rx_data[3]         ; uart_rx:inst4|rx_data[3]         ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; uart_rx:inst4|rx_data[7]         ; uart_rx:inst4|rx_data[7]         ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; uart_rx:inst4|cnt1[0]            ; uart_rx:inst4|cnt1[0]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; uart_rx:inst4|cnt1[3]            ; uart_rx:inst4|cnt1[3]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; uart_rx:inst4|cnt1[1]            ; uart_rx:inst4|cnt1[1]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; uart_rx:inst4|rx_data[4]         ; uart_rx:inst4|rx_data[4]         ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; uart_rx:inst4|cnt1[2]            ; uart_rx:inst4|cnt1[2]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.669      ;
; 0.478 ; scan_led_hex_disp:inst2|regN[17] ; scan_led_hex_disp:inst2|regN[17] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.744      ;
; 0.529 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.294      ;
; 0.530 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.295      ;
; 0.531 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.296      ;
; 0.544 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.309      ;
; 0.548 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.313      ;
; 0.552 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.317      ;
; 0.568 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.333      ;
; 0.624 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.389      ;
; 0.624 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.389      ;
; 0.652 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.417      ;
; 0.653 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.418      ;
; 0.653 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.418      ;
; 0.654 ; uart_rx:inst4|rx1                ; uart_rx:inst4|rx2                ; Clock        ; Clock       ; 0.000        ; 0.087      ; 0.936      ;
; 0.657 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.422      ;
; 0.670 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.435      ;
; 0.670 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.435      ;
; 0.685 ; scan_led_hex_disp:inst2|regN[8]  ; scan_led_hex_disp:inst2|regN[8]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; scan_led_hex_disp:inst2|regN[6]  ; scan_led_hex_disp:inst2|regN[6]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; scan_led_hex_disp:inst2|regN[4]  ; scan_led_hex_disp:inst2|regN[4]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.952      ;
; 0.686 ; scan_led_hex_disp:inst2|regN[12] ; scan_led_hex_disp:inst2|regN[12] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; scan_led_hex_disp:inst2|regN[14] ; scan_led_hex_disp:inst2|regN[14] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; uart_rx:inst4|cnt0[1]            ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.091      ; 0.974      ;
; 0.688 ; scan_led_hex_disp:inst2|regN[10] ; scan_led_hex_disp:inst2|regN[10] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; uart_rx:inst4|cnt0[15]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.091      ; 0.975      ;
; 0.689 ; scan_led_hex_disp:inst2|regN[2]  ; scan_led_hex_disp:inst2|regN[2]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; scan_led_hex_disp:inst2|regN[15] ; scan_led_hex_disp:inst2|regN[15] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; uart_rx:inst4|cnt0[7]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.091      ; 0.976      ;
; 0.690 ; scan_led_hex_disp:inst2|regN[9]  ; scan_led_hex_disp:inst2|regN[9]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; scan_led_hex_disp:inst2|regN[11] ; scan_led_hex_disp:inst2|regN[11] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; scan_led_hex_disp:inst2|regN[5]  ; scan_led_hex_disp:inst2|regN[5]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; scan_led_hex_disp:inst2|regN[7]  ; scan_led_hex_disp:inst2|regN[7]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; scan_led_hex_disp:inst2|regN[13] ; scan_led_hex_disp:inst2|regN[13] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; scan_led_hex_disp:inst2|regN[3]  ; scan_led_hex_disp:inst2|regN[3]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; uart_rx:inst4|cnt0[12]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.091      ; 0.979      ;
; 0.693 ; uart_rx:inst4|cnt0[14]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.091      ; 0.979      ;
; 0.694 ; uart_rx:inst4|cnt0[8]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.091      ; 0.980      ;
; 0.705 ; clktick:inst14|count[14]         ; clktick:inst14|count[14]         ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.971      ;
; 0.706 ; clktick:inst14|count[18]         ; clktick:inst14|count[18]         ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.972      ;
; 0.708 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[5]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[3]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.973      ;
; 0.708 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[13]           ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.973      ;
; 0.709 ; clktick:inst14|count[6]          ; clktick:inst14|count[6]          ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; clktick:inst14|count[8]          ; clktick:inst14|count[8]          ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.975      ;
; 0.709 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[11]           ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[6]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.975      ;
; 0.710 ; clktick:inst14|count[22]         ; clktick:inst14|count[22]         ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[9]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; scan_led_hex_disp:inst2|regN[1]  ; scan_led_hex_disp:inst2|regN[1]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.977      ;
; 0.712 ; clktick:inst14|count[9]          ; clktick:inst14|count[9]          ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; clktick:inst14|count[19]         ; clktick:inst14|count[19]         ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.978      ;
; 0.712 ; clktick:inst14|count[11]         ; clktick:inst14|count[11]         ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.978      ;
; 0.714 ; uart_rx:inst4|cnt0[2]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.091      ; 1.000      ;
; 0.714 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[10]           ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.979      ;
; 0.714 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[4]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 0.979      ;
; 0.719 ; scan_led_hex_disp:inst2|regN[16] ; scan_led_hex_disp:inst2|regN[16] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 0.985      ;
; 0.737 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.502      ;
; 0.745 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.510      ;
; 0.746 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.511      ;
; 0.753 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[0]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 1.018      ;
; 0.774 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.539      ;
; 0.776 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.541      ;
; 0.779 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.544      ;
; 0.788 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.553      ;
; 0.834 ; uart_rx:inst4|rx_data[3]         ; uart_rx:inst4|data[3]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 1.099      ;
; 0.835 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.600      ;
; 0.874 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.639      ;
; 0.896 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.661      ;
; 0.910 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.675      ;
; 0.914 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.679      ;
; 0.918 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.683      ;
; 0.925 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[2]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.207      ;
; 0.926 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[0]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.208      ;
; 0.926 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[5]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.208      ;
; 0.926 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[6]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.208      ;
; 0.927 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[1]         ; Clock        ; Clock       ; 0.000        ; 0.087      ; 1.209      ;
; 0.933 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[0]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 1.198      ;
; 0.934 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.570      ; 1.699      ;
; 0.954 ; uart_rx:inst4|cnt1[0]            ; uart_rx:inst4|cnt1[1]            ; Clock        ; Clock       ; 0.000        ; 0.070      ; 1.219      ;
; 1.006 ; scan_led_hex_disp:inst2|regN[8]  ; scan_led_hex_disp:inst2|regN[9]  ; Clock        ; Clock       ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; scan_led_hex_disp:inst2|regN[7]  ; scan_led_hex_disp:inst2|regN[8]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; scan_led_hex_disp:inst2|regN[9]  ; scan_led_hex_disp:inst2|regN[10] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; scan_led_hex_disp:inst2|regN[6]  ; scan_led_hex_disp:inst2|regN[7]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; scan_led_hex_disp:inst2|regN[5]  ; scan_led_hex_disp:inst2|regN[6]  ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; scan_led_hex_disp:inst2|regN[15] ; scan_led_hex_disp:inst2|regN[16] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; scan_led_hex_disp:inst2|regN[11] ; scan_led_hex_disp:inst2|regN[12] ; Clock        ; Clock       ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clktick:inst14|tick'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.419 ; registerx3:inst|inst                                       ; registerx3:inst|inst                                                                                        ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.684      ;
; 0.639 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.194      ; 2.093      ;
; 0.649 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.185      ; 2.094      ;
; 0.652 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.195      ; 2.107      ;
; 0.663 ; lpm_shiftreg:acc|dffs[9]                                   ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.087      ; 0.945      ;
; 0.669 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.934      ;
; 0.674 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.187      ; 2.121      ;
; 0.678 ; lpm_shiftreg:acc|dffs[6]                                   ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.943      ;
; 0.678 ; lpm_shiftreg:acc|dffs[7]                                   ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.943      ;
; 0.679 ; lpm_shiftreg:acc|dffs[5]                                   ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.944      ;
; 0.688 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.177      ; 2.125      ;
; 0.691 ; lpm_shiftreg:acc|dffs[12]                                  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.956      ;
; 0.694 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.190      ; 2.144      ;
; 0.701 ; lpm_shiftreg:acc|dffs[2]                                   ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.966      ;
; 0.705 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.187      ; 2.152      ;
; 0.709 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.974      ;
; 0.710 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.975      ;
; 0.711 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.976      ;
; 0.711 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.976      ;
; 0.712 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.977      ;
; 0.712 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.977      ;
; 0.713 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.978      ;
; 0.715 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.980      ;
; 0.715 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.980      ;
; 0.723 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.191      ; 2.174      ;
; 0.731 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 0.996      ;
; 0.771 ; registerx3:inst|inst1                                      ; registerx3:inst|inst                                                                                        ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.036      ;
; 0.855 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.201      ; 2.316      ;
; 0.862 ; uart_rx:inst4|data[5]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.207      ; 2.329      ;
; 0.868 ; uart_rx:inst4|data[7]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.206      ; 2.334      ;
; 0.882 ; lpm_shiftreg:acc|dffs[1]                                   ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.147      ;
; 0.882 ; lpm_shiftreg:acc|dffs[15]                                  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.087      ; 1.164      ;
; 0.906 ; uart_rx:inst4|data[1]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.193      ; 2.359      ;
; 0.906 ; uart_rx:inst4|data[4]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.197      ; 2.363      ;
; 0.927 ; uart_rx:inst4|data[3]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.193      ; 2.380      ;
; 0.929 ; uart_rx:inst4|data[0]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.193      ; 2.382      ;
; 0.936 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.196      ; 2.392      ;
; 0.955 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[15]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.220      ;
; 0.955 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[14]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.220      ;
; 0.955 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[13]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.220      ;
; 0.971 ; uart_rx:inst4|data[2]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.193      ; 2.424      ;
; 0.985 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.193      ; 2.438      ;
; 0.987 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.197      ; 2.444      ;
; 1.029 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.294      ;
; 1.029 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.294      ;
; 1.030 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.295      ;
; 1.030 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.295      ;
; 1.031 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.296      ;
; 1.033 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.298      ;
; 1.033 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.298      ;
; 1.035 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.300      ;
; 1.035 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.300      ;
; 1.036 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.301      ;
; 1.036 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.301      ;
; 1.044 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.309      ;
; 1.044 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.309      ;
; 1.045 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.310      ;
; 1.046 ; lpm_ff:IR1|dffs[6]                                         ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.418      ; 1.694      ;
; 1.049 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.314      ;
; 1.049 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.314      ;
; 1.081 ; lpm_shiftreg:acc|dffs[14]                                  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; -0.334     ; 0.942      ;
; 1.081 ; lpm_shiftreg:acc|dffs[8]                                   ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; -0.334     ; 0.942      ;
; 1.083 ; lpm_shiftreg:acc|dffs[15]                                  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.087      ; 1.365      ;
; 1.083 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.193      ; 2.536      ;
; 1.093 ; lpm_shiftreg:acc|dffs[3]                                   ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.358      ;
; 1.101 ; uart_rx:inst4|data[6]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.196      ; 2.557      ;
; 1.103 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.200      ; 2.563      ;
; 1.124 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.389      ;
; 1.130 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.395      ;
; 1.130 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.395      ;
; 1.131 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.396      ;
; 1.131 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.396      ;
; 1.151 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.416      ;
; 1.151 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.416      ;
; 1.152 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.417      ;
; 1.153 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.418      ;
; 1.153 ; lpm_shiftreg:acc|dffs[4]                                   ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.418      ;
; 1.155 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.420      ;
; 1.155 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.420      ;
; 1.157 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.422      ;
; 1.158 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.423      ;
; 1.158 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.423      ;
; 1.166 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.431      ;
; 1.166 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.431      ;
; 1.171 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.436      ;
; 1.171 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.436      ;
; 1.175 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.420      ; 1.825      ;
; 1.182 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 1.191      ; 2.633      ;
; 1.187 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.414      ; 1.831      ;
; 1.191 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.420      ; 1.841      ;
; 1.196 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.491      ; 1.882      ;
; 1.206 ; lpm_shiftreg:acc|dffs[14]                                  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.087      ; 1.488      ;
; 1.226 ; lpm_ff:IR1|dffs[0]                                         ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.072      ; 1.493      ;
; 1.237 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.416      ; 1.883      ;
; 1.238 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.503      ;
; 1.238 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.420      ; 1.888      ;
; 1.245 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.420      ; 1.895      ;
; 1.246 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.070      ; 1.511      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clktick:inst14|tick ; -3.013 ; -135.682      ;
; Clock               ; -1.015 ; -54.968       ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; Clock               ; 0.180 ; 0.000         ;
; clktick:inst14|tick ; 0.194 ; 0.000         ;
+---------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; Clock               ; -3.000 ; -119.798          ;
; clktick:inst14|tick ; -1.000 ; -70.000           ;
+---------------------+--------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clktick:inst14|tick'                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; -3.013 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.049     ; 3.951      ;
; -2.972 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.736      ;
; -2.961 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.723      ;
; -2.958 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.722      ;
; -2.948 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.710      ;
; -2.939 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.703      ;
; -2.927 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.049     ; 3.865      ;
; -2.911 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.047     ; 3.851      ;
; -2.852 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.614      ;
; -2.848 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.047     ; 3.788      ;
; -2.841 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.047     ; 3.781      ;
; -2.802 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.564      ;
; -2.793 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.221     ; 3.559      ;
; -2.782 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.546      ;
; -2.779 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.221     ; 3.545      ;
; -2.776 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.540      ;
; -2.771 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.533      ;
; -2.767 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.221     ; 3.533      ;
; -2.748 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.047     ; 3.688      ;
; -2.739 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.045     ; 3.681      ;
; -2.696 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[10]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.047     ; 3.636      ;
; -2.694 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.456      ;
; -2.680 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.444      ;
; -2.669 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.045     ; 3.611      ;
; -2.624 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.386      ;
; -2.623 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.387      ;
; -2.621 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.383      ;
; -2.592 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.356      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.546 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.224     ; 3.309      ;
; -2.524 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[10]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.045     ; 3.466      ;
; -2.522 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.286      ;
; -2.506 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.051     ; 3.442      ;
; -2.477 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.214     ; 3.250      ;
; -2.473 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.214     ; 3.246      ;
; -2.473 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.044     ; 3.438      ;
; -2.468 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.230      ;
; -2.457 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.227     ; 3.217      ;
; -2.454 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.216      ;
; -2.445 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.038     ; 3.394      ;
; -2.442 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.206      ;
; -2.441 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.227     ; 3.201      ;
; -2.432 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.225     ; 3.194      ;
; -2.432 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.223     ; 3.196      ;
; -2.423 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.051     ; 3.359      ;
; -2.406 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.060     ; 3.355      ;
; -2.404 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.049     ; 3.342      ;
; -2.396 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.219     ; 3.164      ;
; -2.382 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.219     ; 3.150      ;
; -2.374 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.219     ; 3.142      ;
; -2.367 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.038     ; 3.316      ;
; -2.351 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[9]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.045     ; 3.293      ;
; -2.350 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.064     ; 3.295      ;
; -2.346 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.043     ; 3.290      ;
; -2.345 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.227     ; 3.105      ;
; -2.344 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.049     ; 3.282      ;
; -2.328 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.045     ; 3.270      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.315 ; lpm_shiftreg:acc|dffs[14]                                                                             ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.220     ; 3.082      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.300 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.222     ; 3.065      ;
; -2.298 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.214     ; 3.071      ;
; -2.298 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.227     ; 3.058      ;
; -2.289 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.050     ; 3.226      ;
; -2.287 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.063     ; 3.233      ;
; -2.280 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.045     ; 3.222      ;
; -2.272 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.219     ; 3.040      ;
; -2.272 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.043     ; 3.216      ;
; -2.267 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg  ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.227     ; 3.027      ;
; -2.263 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg  ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 1.000        ; -0.221     ; 3.029      ;
+--------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                               ;
+--------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -1.015 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.967      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.959 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.703      ;
; -0.928 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt1[1]    ; Clock        ; Clock       ; 1.000        ; -0.259     ; 1.656      ;
; -0.928 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt1[2]    ; Clock        ; Clock       ; 1.000        ; -0.259     ; 1.656      ;
; -0.927 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|rx_data[3] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 1.863      ;
; -0.926 ; uart_rx:inst4|cnt0[11]  ; uart_rx:inst4|rx_data[4] ; Clock        ; Clock       ; 1.000        ; -0.051     ; 1.862      ;
; -0.925 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt1[0]    ; Clock        ; Clock       ; 1.000        ; -0.259     ; 1.653      ;
; -0.925 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt1[3]    ; Clock        ; Clock       ; 1.000        ; -0.259     ; 1.653      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.912 ; uart_rx:inst4|cnt0[3]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.864      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.909 ; uart_rx:inst4|cnt0[9]   ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.861      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.898 ; uart_rx:inst4|cnt0[12]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.642      ;
; -0.894 ; clktick:inst14|count[1] ; clktick:inst14|count[29] ; Clock        ; Clock       ; 1.000        ; 0.165      ; 2.046      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.893 ; uart_rx:inst4|cnt0[6]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.845      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.886 ; uart_rx:inst4|cnt0[7]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.630      ;
; -0.881 ; clktick:inst14|count[1] ; clktick:inst14|count[28] ; Clock        ; Clock       ; 1.000        ; 0.165      ; 2.033      ;
; -0.880 ; clktick:inst14|count[0] ; clktick:inst14|count[29] ; Clock        ; Clock       ; 1.000        ; 0.165      ; 2.032      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.879 ; uart_rx:inst4|cnt1[3]   ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.029     ; 1.837      ;
; -0.871 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|rx_data[3] ; Clock        ; Clock       ; 1.000        ; -0.259     ; 1.599      ;
; -0.870 ; uart_rx:inst4|cnt0[8]   ; uart_rx:inst4|rx_data[4] ; Clock        ; Clock       ; 1.000        ; -0.259     ; 1.598      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.866 ; uart_rx:inst4|cnt0[13]  ; uart_rx:inst4|cnt0[0]    ; Clock        ; Clock       ; 1.000        ; -0.035     ; 1.818      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[5]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[3]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[13]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[11]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[4]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[6]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[10]   ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
; -0.852 ; uart_rx:inst4|cnt0[1]   ; uart_rx:inst4|cnt0[9]    ; Clock        ; Clock       ; 1.000        ; -0.243     ; 1.596      ;
+--------+-------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; uart_rx:inst4|rx_data[5]         ; uart_rx:inst4|rx_data[5]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst4|rx_data[6]         ; uart_rx:inst4|rx_data[6]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst4|rx_data[2]         ; uart_rx:inst4|rx_data[2]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst4|rx_data[0]         ; uart_rx:inst4|rx_data[0]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; uart_rx:inst4|rx_data[1]         ; uart_rx:inst4|rx_data[1]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; scan_led_hex_disp:inst2|regN[0]  ; scan_led_hex_disp:inst2|regN[0]  ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|start_flag         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|rx_data[3]         ; uart_rx:inst4|rx_data[3]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|rx_data[7]         ; uart_rx:inst4|rx_data[7]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|cnt1[0]            ; uart_rx:inst4|cnt1[0]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|cnt1[3]            ; uart_rx:inst4|cnt1[3]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|cnt1[1]            ; uart_rx:inst4|cnt1[1]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|cnt1[2]            ; uart_rx:inst4|cnt1[2]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; uart_rx:inst4|rx_data[4]         ; uart_rx:inst4|rx_data[4]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.307      ;
; 0.209 ; scan_led_hex_disp:inst2|regN[17] ; scan_led_hex_disp:inst2|regN[17] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.328      ;
; 0.247 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.574      ;
; 0.247 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.574      ;
; 0.257 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.584      ;
; 0.260 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.587      ;
; 0.262 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.589      ;
; 0.268 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.595      ;
; 0.271 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.598      ;
; 0.273 ; uart_rx:inst4|rx1                ; uart_rx:inst4|rx2                ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.400      ;
; 0.292 ; scan_led_hex_disp:inst2|regN[8]  ; scan_led_hex_disp:inst2|regN[8]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; scan_led_hex_disp:inst2|regN[6]  ; scan_led_hex_disp:inst2|regN[6]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; scan_led_hex_disp:inst2|regN[4]  ; scan_led_hex_disp:inst2|regN[4]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; scan_led_hex_disp:inst2|regN[10] ; scan_led_hex_disp:inst2|regN[10] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; scan_led_hex_disp:inst2|regN[12] ; scan_led_hex_disp:inst2|regN[12] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; scan_led_hex_disp:inst2|regN[7]  ; scan_led_hex_disp:inst2|regN[7]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; scan_led_hex_disp:inst2|regN[2]  ; scan_led_hex_disp:inst2|regN[2]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; scan_led_hex_disp:inst2|regN[14] ; scan_led_hex_disp:inst2|regN[14] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.414      ;
; 0.296 ; scan_led_hex_disp:inst2|regN[5]  ; scan_led_hex_disp:inst2|regN[5]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; scan_led_hex_disp:inst2|regN[9]  ; scan_led_hex_disp:inst2|regN[9]  ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; scan_led_hex_disp:inst2|regN[3]  ; scan_led_hex_disp:inst2|regN[3]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; scan_led_hex_disp:inst2|regN[15] ; scan_led_hex_disp:inst2|regN[15] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; uart_rx:inst4|cnt0[15]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; uart_rx:inst4|cnt0[1]            ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; scan_led_hex_disp:inst2|regN[11] ; scan_led_hex_disp:inst2|regN[11] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.416      ;
; 0.297 ; scan_led_hex_disp:inst2|regN[13] ; scan_led_hex_disp:inst2|regN[13] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; uart_rx:inst4|cnt0[7]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; uart_rx:inst4|cnt0[8]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; uart_rx:inst4|cnt0[14]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.427      ;
; 0.300 ; uart_rx:inst4|cnt0[12]           ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.428      ;
; 0.300 ; scan_led_hex_disp:inst2|regN[1]  ; scan_led_hex_disp:inst2|regN[1]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; clktick:inst14|count[14]         ; clktick:inst14|count[14]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; clktick:inst14|count[18]         ; clktick:inst14|count[18]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; clktick:inst14|count[6]          ; clktick:inst14|count[6]          ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; clktick:inst14|count[8]          ; clktick:inst14|count[8]          ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[5]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[3]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[13]           ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[11]           ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[6]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; clktick:inst14|count[22]         ; clktick:inst14|count[22]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[9]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; clktick:inst14|count[9]          ; clktick:inst14|count[9]          ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; clktick:inst14|count[19]         ; clktick:inst14|count[19]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[4]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; clktick:inst14|count[11]         ; clktick:inst14|count[11]         ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[10]           ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.637      ;
; 0.310 ; uart_rx:inst4|cnt0[13]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.637      ;
; 0.310 ; uart_rx:inst4|cnt0[2]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.438      ;
; 0.312 ; scan_led_hex_disp:inst2|regN[16] ; scan_led_hex_disp:inst2|regN[16] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.640      ;
; 0.313 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.640      ;
; 0.314 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.641      ;
; 0.323 ; uart_rx:inst4|cnt0[0]            ; uart_rx:inst4|cnt0[0]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.442      ;
; 0.324 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.651      ;
; 0.327 ; uart_rx:inst4|cnt0[4]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.654      ;
; 0.328 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.655      ;
; 0.336 ; uart_rx:inst4|rx_data[3]         ; uart_rx:inst4|data[3]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.455      ;
; 0.358 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[1]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.685      ;
; 0.361 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.688      ;
; 0.376 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[7]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.703      ;
; 0.376 ; uart_rx:inst4|cnt0[11]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.703      ;
; 0.379 ; uart_rx:inst4|cnt0[3]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.706      ;
; 0.380 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[14]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.707      ;
; 0.391 ; uart_rx:inst4|cnt0[10]           ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.718      ;
; 0.392 ; uart_rx:inst4|cnt0[6]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.719      ;
; 0.392 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[0]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.519      ;
; 0.393 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[5]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.520      ;
; 0.393 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[2]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.520      ;
; 0.393 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[6]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.520      ;
; 0.394 ; uart_rx:inst4|rx2                ; uart_rx:inst4|rx_data[1]         ; Clock        ; Clock       ; 0.000        ; 0.043      ; 0.521      ;
; 0.398 ; uart_rx:inst4|cnt1[0]            ; uart_rx:inst4|cnt1[1]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.517      ;
; 0.414 ; uart_rx:inst4|start_flag         ; uart_rx:inst4|cnt0[0]            ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.533      ;
; 0.441 ; scan_led_hex_disp:inst2|regN[8]  ; scan_led_hex_disp:inst2|regN[9]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; scan_led_hex_disp:inst2|regN[6]  ; scan_led_hex_disp:inst2|regN[7]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; uart_rx:inst4|cnt0[9]            ; uart_rx:inst4|cnt0[15]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.770      ;
; 0.443 ; scan_led_hex_disp:inst2|regN[4]  ; scan_led_hex_disp:inst2|regN[5]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; scan_led_hex_disp:inst2|regN[10] ; scan_led_hex_disp:inst2|regN[11] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; scan_led_hex_disp:inst2|regN[2]  ; scan_led_hex_disp:inst2|regN[3]  ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; scan_led_hex_disp:inst2|regN[12] ; scan_led_hex_disp:inst2|regN[13] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; scan_led_hex_disp:inst2|regN[14] ; scan_led_hex_disp:inst2|regN[15] ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; uart_rx:inst4|rx_data[5]         ; uart_rx:inst4|data[5]            ; Clock        ; Clock       ; 0.000        ; -0.141     ; 0.387      ;
; 0.444 ; uart_rx:inst4|rx_data[2]         ; uart_rx:inst4|data[2]            ; Clock        ; Clock       ; 0.000        ; -0.141     ; 0.387      ;
; 0.445 ; uart_rx:inst4|cnt0[5]            ; uart_rx:inst4|cnt0[12]           ; Clock        ; Clock       ; 0.000        ; 0.243      ; 0.772      ;
; 0.446 ; uart_rx:inst4|cnt0[1]            ; uart_rx:inst4|cnt0[2]            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.574      ;
; 0.447 ; uart_rx:inst4|cnt0[7]            ; uart_rx:inst4|cnt0[8]            ; Clock        ; Clock       ; 0.000        ; 0.044      ; 0.575      ;
+-------+----------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clktick:inst14|tick'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.194 ; registerx3:inst|inst                                       ; registerx3:inst|inst                                                                                        ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.314      ;
; 0.278 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[12]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; lpm_shiftreg:acc|dffs[9]                                   ; lpm_shiftreg:acc|dffs[8]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.043      ; 0.406      ;
; 0.284 ; lpm_shiftreg:acc|dffs[7]                                   ; lpm_shiftreg:acc|dffs[6]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; lpm_shiftreg:acc|dffs[5]                                   ; lpm_shiftreg:acc|dffs[4]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; lpm_shiftreg:acc|dffs[6]                                   ; lpm_shiftreg:acc|dffs[5]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.405      ;
; 0.289 ; lpm_shiftreg:acc|dffs[12]                                  ; lpm_shiftreg:acc|dffs[11]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.409      ;
; 0.290 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.624      ; 1.048      ;
; 0.296 ; lpm_shiftreg:acc|dffs[2]                                   ; lpm_shiftreg:acc|dffs[1]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.617      ; 1.048      ;
; 0.299 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.625      ; 1.058      ;
; 0.305 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.619      ; 1.063      ;
; 0.314 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.614      ; 1.062      ;
; 0.315 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a0~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.627      ; 1.079      ;
; 0.324 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.621      ; 1.079      ;
; 0.328 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_we_reg       ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.623      ; 1.085      ;
; 0.335 ; registerx3:inst|inst1                                      ; registerx3:inst|inst                                                                                        ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_we_reg        ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.619      ; 1.089      ;
; 0.358 ; lpm_shiftreg:acc|dffs[15]                                  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.043      ; 0.485      ;
; 0.359 ; lpm_shiftreg:acc|dffs[1]                                   ; lpm_shiftreg:acc|dffs[0]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.479      ;
; 0.363 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.623      ; 1.120      ;
; 0.366 ; uart_rx:inst4|data[5]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.631      ; 1.131      ;
; 0.371 ; uart_rx:inst4|data[7]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.629      ; 1.134      ;
; 0.376 ; uart_rx:inst4|data[1]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.621      ; 1.131      ;
; 0.379 ; uart_rx:inst4|data[4]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.625      ; 1.138      ;
; 0.387 ; uart_rx:inst4|data[0]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.621      ; 1.142      ;
; 0.394 ; lpm_ff:IR1|dffs[6]                                         ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.222      ; 0.720      ;
; 0.401 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a8~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.621      ; 1.156      ;
; 0.402 ; uart_rx:inst4|data[3]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.622      ; 1.158      ;
; 0.406 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.625      ; 1.165      ;
; 0.419 ; uart_rx:inst4|data[2]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a10~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.622      ; 1.175      ;
; 0.420 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[15]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.540      ;
; 0.420 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[14]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.540      ;
; 0.420 ; registerx3:inst|inst                                       ; lpm_ff:IR1|dffs[13]                                                                                         ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.540      ;
; 0.426 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a6~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.626      ; 1.186      ;
; 0.436 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.621      ; 1.191      ;
; 0.454 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; lpm_shiftreg:acc|dffs[14]                                  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; -0.140     ; 0.403      ;
; 0.459 ; lpm_shiftreg:acc|dffs[8]                                   ; lpm_shiftreg:acc|dffs[7]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; -0.140     ; 0.403      ;
; 0.460 ; lpm_shiftreg:acc|dffs[3]                                   ; lpm_shiftreg:acc|dffs[2]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; uart_rx:inst4|data[6]                                      ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a14~porta_datain_reg0  ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.623      ; 1.218      ;
; 0.464 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; lpm_shiftreg:acc|dffs[15]                                  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.043      ; 0.591      ;
; 0.465 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.585      ;
; 0.467 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.588      ;
; 0.482 ; uart_rx:inst4|uart_rx_done                                 ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_datain_reg0   ; Clock               ; clktick:inst14|tick ; 0.000        ; 0.619      ; 1.235      ;
; 0.485 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.224      ; 0.813      ;
; 0.486 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.224      ; 0.814      ;
; 0.488 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a4~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.218      ; 0.810      ;
; 0.491 ; lpm_shiftreg:acc|dffs[4]                                   ; lpm_shiftreg:acc|dffs[3]                                                                                    ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.611      ;
; 0.511 ; lpm_ff:IR1|dffs[0]                                         ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.038      ; 0.633      ;
; 0.513 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[15]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.219      ; 0.816      ;
; 0.514 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.224      ; 0.842      ;
; 0.515 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a2~porta_address_reg0  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.220      ; 0.839      ;
; 0.517 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10] ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.224      ; 0.846      ;
; 0.519 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.639      ;
; 0.520 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[1]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.642      ;
; 0.528 ; lpm_shiftreg:acc|dffs[14]                                  ; lpm_shiftreg:acc|dffs[14]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.043      ; 0.655      ;
; 0.530 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[5]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[3]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[11]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[9]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[7]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.651      ;
; 0.533 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[2]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[0]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[4]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[8]                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[6]  ; lpm_counter:PC|cntr_7nh:auto_generated|counter_reg_bit[10]                                                  ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; lpm_ff:IR1|dffs[3]                                         ; CPU_RAM:RAM|altsyncram:altsyncram_component|altsyncram_fti1:auto_generated|ram_block1a12~porta_address_reg0 ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.219      ; 0.857      ;
; 0.535 ; lpm_shiftreg:acc|dffs[13]                                  ; lpm_shiftreg:acc|dffs[13]                                                                                   ; clktick:inst14|tick ; clktick:inst14|tick ; 0.000        ; 0.036      ; 0.655      ;
+-------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -8.689   ; 0.180 ; N/A      ; N/A     ; -3.201              ;
;  Clock               ; -3.763   ; 0.180 ; N/A      ; N/A     ; -3.000              ;
;  clktick:inst14|tick ; -8.689   ; 0.194 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS      ; -669.891 ; 0.0   ; 0.0      ; 0.0     ; -280.569            ;
;  Clock               ; -240.611 ; 0.000 ; N/A      ; N/A     ; -135.343            ;
;  clktick:inst14|tick ; -429.280 ; 0.000 ; N/A      ; N/A     ; -145.226            ;
+----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; an[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; an[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; an[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; an[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sseg[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; uart_rx                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; an[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; an[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; an[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; an[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sseg[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sseg[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sseg[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sseg[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sseg[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sseg[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sseg[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; an[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; an[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; an[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; an[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sseg[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sseg[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sseg[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sseg[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sseg[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sseg[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sseg[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; an[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; an[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; an[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; an[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sseg[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sseg[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sseg[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sseg[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sseg[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sseg[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sseg[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clktick:inst14|tick ; clktick:inst14|tick ; 5905     ; 0        ; 0        ; 0        ;
; Clock               ; clktick:inst14|tick ; 32       ; 0        ; 0        ; 0        ;
; Clock               ; Clock               ; 2626     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; clktick:inst14|tick ; clktick:inst14|tick ; 5905     ; 0        ; 0        ; 0        ;
; Clock               ; clktick:inst14|tick ; 32       ; 0        ; 0        ; 0        ;
; Clock               ; Clock               ; 2626     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 134   ; 134  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; Clock               ; Clock               ; Base ; Constrained ;
; clktick:inst14|tick ; clktick:inst14|tick ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; an[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; an[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; an[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; an[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rx    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; an[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; an[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; an[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; an[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sseg[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Aug 16 00:23:36 2021
Info: Command: quartus_sta CPU_Design -c CPU_Design
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CPU_Design.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
    Info (332105): create_clock -period 1.000 -name clktick:inst14|tick clktick:inst14|tick
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.689
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.689            -429.280 clktick:inst14|tick 
    Info (332119):    -3.763            -240.611 Clock 
Info (332146): Worst-case hold slack is 0.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.437               0.000 Clock 
    Info (332119):     0.467               0.000 clktick:inst14|tick 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -145.226 clktick:inst14|tick 
    Info (332119):    -3.000            -135.343 Clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.974            -392.939 clktick:inst14|tick 
    Info (332119):    -3.441            -215.339 Clock 
Info (332146): Worst-case hold slack is 0.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.387               0.000 Clock 
    Info (332119):     0.419               0.000 clktick:inst14|tick 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -145.226 clktick:inst14|tick 
    Info (332119):    -3.000            -135.343 Clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.013            -135.682 clktick:inst14|tick 
    Info (332119):    -1.015             -54.968 Clock 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 Clock 
    Info (332119):     0.194               0.000 clktick:inst14|tick 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.798 Clock 
    Info (332119):    -1.000             -70.000 clktick:inst14|tick 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4786 megabytes
    Info: Processing ended: Mon Aug 16 00:23:41 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


