;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP 0, 0
	SUB @121, 103
	SUB @121, 103
	SUB 130, 9
	ADD 210, 60
	SUB 0, 0
	ADD 210, 60
	SUB #612, -200
	SUB @121, 101
	SUB @121, 101
	SUB @121, 101
	SUB 0, 0
	SPL <127, 106
	SUB #200, -0
	DJN 210, 60
	MOV -1, <-20
	SUB @0, @2
	SUB @121, 103
	SLT -1, <-20
	SLT -1, <-20
	CMP -207, <-120
	SUB @121, -106
	SUB @121, -106
	ADD 130, 9
	SLT -1, <-20
	DJN -1, @-20
	SLT -1, <-20
	SUB -207, <-120
	SUB @121, 101
	SUB @121, 101
	SPL -700, -600
	SPL -700, -600
	ADD 210, @65
	DJN -1, @-20
	SLT -101, <-20
	ADD 210, @65
	MOV -1, <-20
	ADD 210, @65
	MOV -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	SUB -1, <-20
	MOV -1, <-20
	MOV -1, <-20
