


ARM Macro Assembler    Page 1 


    1 00000000                 INCLUDE          reg_def.s
    1 00000000         ;AREA    |.text|, CODE, READONLY
    2 00000000         
    3 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
    4 00000000 50004000 
                       GP_BA   EQU              0x50004000  ;
    5 00000000 00000080 
                       GPIOC_PMD
                               EQU              0x080       ;  R/W  GPIO Port C
                                                             Pin I/O Mode Contr
                                                            ol  0xFFFF_FFFF
    6 00000000 00000084 
                       GPIOC_OFFD
                               EQU              0x084       ;  R/W  GPIO Port C
                                                             Pin Digital Input 
                                                            Path Disable Contro
                                                            l  0x0000_0000 
    7 00000000 00000088 
                       GPIOC_DOUT
                               EQU              0x088       ;  R/W  GPIO Port C
                                                             Data Output Value 
                                                             0x0000_FFFF
    8 00000000 0000008C 
                       GPIOC_DMASK
                               EQU              0x08C       ;  R/W  GPIO Port C
                                                             Data Output Write 
                                                            Mask  0x0000_0000 
    9 00000000 00000090 
                       GPIOC_PIN
                               EQU              0x090       ;  R    GPIO Port C
                                                             Pin Value  0x0000_
                                                            XXXX
   10 00000000 00000094 
                       GPIOC_DBEN
                               EQU              0x094       ;  R/W  GPIO Port C
                                                             De-bounce Enable  
                                                            0x0000_0000 
   11 00000000 00000098 
                       GPIOC_IMD
                               EQU              0x098       ;  R/W  GPIO Port C
                                                             Interrupt Mode Con
                                                            trol  0x0000_0000
   12 00000000 0000009C 
                       GPIOC_IEN
                               EQU              0x09C       ;  R/W  GPIO Port C
                                                             Interrupt Enable  
                                                            0x0000_0000 
   13 00000000 000000A0 
                       GPIOC_ISRC
                               EQU              0x0A0       ;  R/W  GPIO Port C
                                                             Interrupt Source F
                                                            lag  0xXXXX_XXXX
   14 00000000         
   15 00000000 50000200 
                       CLK_BA  EQU              0x50000200  ;
   16 00000000         ;PWRCON   EQU  0x00;  R/W  System Power Down Control Reg
                       ister  0x0000_001X
   17 00000000         ;AHBCLK   EQU  0x04;  R/W  AHB Devices Clock Enable Cont
                       rol Register  0x0000_000D



ARM Macro Assembler    Page 2 


   18 00000000 00000008 
                       APBCLK  EQU              0x08        ;  R/W  APB Devices
                                                             Clock Enable Contr
                                                            ol Register  0x0000
                                                            _000X
   19 00000000 0000000C 
                       CLKSTATUS
                               EQU              0x0C        ;  R/W  Clock statu
                                                            s monitor Register 
                                                             0x0000_00XX
   20 00000000 00000010 
                       CLKSEL0 EQU              0x10        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 0  0x0000_00
                                                            3X
   21 00000000 00000014 
                       CLKSEL1 EQU              0x14        ;  R/W  Clock Sourc
                                                            e SelectControl Reg
                                                            ister 1  0xFFFF_FFF
                                                            F
   22 00000000 0000001C 
                       CLKSEL2 EQU              0x1C        ;  R/W  Clock Sourc
                                                            e Select Control Re
                                                            gister 2  0x0000_00
                                                            FF
   23 00000000 00000018 
                       CLKDIV  EQU              0x18        ;  R/W  Clock Divid
                                                            erNumber Register  
                                                            0x0000_0000 
   24 00000000 00000020 
                       PLLCON  EQU              0x20        ;  R/W  PLL Control
                                                             Register  0x0005_C
                                                            22E
   25 00000000 00000024 
                       FRQDIV  EQU              0x24        ;  R/W  Frequency D
                                                            ivider Control Regi
                                                            ster  0x0000_0000
   26 00000000         
   27 00000000 E000E000 
                       SCS_BA  EQU              0xE000E000  ;
   28 00000000 00000010 
                       SYST_CSR
                               EQU              0x10        ;  R/W  SysTick Con
                                                            trol and Status Reg
                                                            ister  0x0000_0000
   29 00000000 00000014 
                       SYST_RVR
                               EQU              0x14        ;  R/W  SysTick Rel
                                                            oad value Register 
                                                             0xXXXX_XXXX
   30 00000000 00000018 
                       SYST_CVR
                               EQU              0x18        ;  R/W  SysTick Cur
                                                            rent value Register
                                                              0xXXXX_XXXX
   31 00000000         
   32 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   33 00000000         
   34 00000000 40050000 



ARM Macro Assembler    Page 3 


                       UART0_BA
                               EQU              0x40050000  ;
   35 00000000 00000000 
                       UA_RBR  EQU              0x00        ;
   36 00000000 00000000 
                       UA_THR  EQU              0x00        ; W UART Transmit H
                                                            olding Register Und
                                                            efined
   37 00000000 00000004 
                       UA_IER  EQU              0x04        ; R/W UART Interrup
                                                            t Enable Register 0
                                                            x0000_0000
   38 00000000 00000008 
                       UA_FCR  EQU              0x08        ; R/W UART FIFO Con
                                                            trol Register 0x000
                                                            0_01 01
   39 00000000 0000000C 
                       UA_LCR  EQU              0x0C        ; R/W UART Line Con
                                                            trol Register 0x000
                                                            0_0000
   40 00000000 00000010 
                       UA_MCR  EQU              0x10        ; R/W UART Modem Co
                                                            ntrol Register UART
                                                            2: Reserved 0x0000_
                                                            0200
   41 00000000 00000014 
                       UA_MSR  EQU              0x14        ; R/W UART Modem St
                                                            atus Register UART2
                                                            : Reserved 0x0000_0
                                                            11 0
   42 00000000 00000018 
                       UA_FSR  EQU              0x18        ; R/W UART FIFO Sta
                                                            tus Register 0x1040
                                                            _4000
   43 00000000 0000001C 
                       UA_ISR  EQU              0x1C        ; R/W UART Interrup
                                                            t Status Register 0
                                                            x0000_0002
   44 00000000 00000020 
                       UA_TOR  EQU              0x20        ; R/W UART Time Out
                                                             Register 0x0000_00
                                                            00
   45 00000000 00000024 
                       UA_BAUD EQU              0x24        ; R/W UART Baud Rat
                                                            e Divisor Register 
                                                            0x0F00_0000
   46 00000000 00000028 
                       UA_IRCR EQU              0x28        ; R/W UART IrDA Con
                                                            trol Register 0x000
                                                            0_0040
   47 00000000 0000002C 
                       UA_ALT_CSR
                               EQU              0x2C        ; R/W UART Alternat
                                                            e Control/Status Re
                                                            gister 0x0000_0000
   48 00000000 00000030 
                       UA_FUN_SEL
                               EQU              0x30        ; R/W UART Function
                                                             Select Register



ARM Macro Assembler    Page 4 


   49 00000000         
   50 00000000         ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
   51 00000000         
   52 00000000 50000000 
                       GCR_BA  EQU              0x50000000  ;
   53 00000000 00000034 
                       GPB_MFP EQU              0x34        ; R/W GPIOB Multipl
                                                            e Function and Inpu
                                                            t Type Control Regi
                                                            ster
   54 00000000 00000008 
                       IPRSTC1 EQU              0x08        ; R/W IP Reset Cont
                                                            rol Register1 0x000
                                                            0_0000
   55 00000000 0000000C 
                       IPRSTC2 EQU              0x0C        ; R/W IP Reset Cont
                                                            rol Register2
   56 00000000         
   57 00000000         
   58 00000000                 END
    2 00000000                 AREA             |.text|, CODE, READONLY
    3 00000000         
    4 00000000         SystemInit
                               PROC
    5 00000000                 EXPORT           SystemInit             [WEAK]
    6 00000000         ;IMPORT  ref_def
    7 00000000 481E            LDR              R0, =0x50000100
    8 00000002         ; Unlock Register                
    9 00000002 491F            LDR              R1, =0x59
   10 00000004 6001            STR              R1, [R0]
   11 00000006 491F            LDR              R1, =0x16
   12 00000008 6001            STR              R1, [R0]
   13 0000000A 491F            LDR              R1, =0x88
   14 0000000C 6001            STR              R1, [R0]
   15 0000000E         
   16 0000000E         ;Init Clock Gen for 48 MHz
   17 0000000E 481F            LDR              R0, =CLK_BA
   18 00000010 491F            LDR              R1, =0x1D   ; Enable external 4
                                                            ~24 MHz high speed 
                                                            crystal
   19 00000012 6001            STR              R1, [R0]    ; XTL12M_EN = 1
   20 00000014         
   21 00000014 491F            LDR              R1, =0x0000C22E ; IN_DV = 0x1, 
                                                            OUT_DV = 0x3, FB_DV
                                                             = 0x2E
   22 00000016 6201            STR              R1, [R0, #PLLCON] ; PLLFOUT = 4
                                                            8 MHz from PLL  
   23 00000018         
   24 00000018 2103            MOVS             R1, #0x3    ; SysTick clock sou
                                                            rce select HCLK/2 
   25 0000001A 00C9            LSLS             R1, R1, #3
   26 0000001C 2202            MOVS             R2, #0x2
   27 0000001E 4311            ORRS             R1, R2      ; CLK SRC for CPUCL
                                                            K, HCLK, PCLK - PLL
                                                            FOUT
   28 00000020 6101            STR              R1, [R0, #CLKSEL0]
   29 00000022         
   30 00000022 2100            MOVS             R1, #0      ; HCLK_N = 0, divid
                                                            e by 1  



ARM Macro Assembler    Page 5 


   31 00000024 6181            STR              R1, [R0, #CLKDIV] ; PLLFOUT = 4
                                                            8 MHz from PLL 
   32 00000026         
   33 00000026         ;Init GPIO for LED's
   34 00000026 481C            LDR              R0, =GP_BA
   35 00000028 491C            LDR              R1, =0x55000000
   36 0000002A 4A1D            LDR              R2, =GPIOC_PMD
   37 0000002C 5081            STR              R1, [R0, R2]
   38 0000002E         
   39 0000002E 491D            LDR              R1, =0x0000F000
   40 00000030 4A15            LDR              R2, =GPIOC_DOUT
   41 00000032 5081            STR              R1, [R0, R2]
   42 00000034         
   43 00000034         ;Init UART0
   44 00000034         ;ÐšÐ¾Ð½Ñ„Ñ–Ð³ÑƒÑ€Ð°Ñ†Ñ–Ñ Ð²Ð¸Ð²Ð¾Ð´Ñ–Ð² ÐœÐš Ð´Ð»Ñ Ñ€Ð
                       ¾Ð±Ð¾Ñ‚Ð¸ Ð· UART
   45 00000034 481C            LDR              R0, =GCR_BA
   46 00000036         ; PB.0 & PB.1 Pin Function Selection
   47 00000036 2203            MOVS             R2, #0x3    ; 1-UART0 TXD & RXD
                                                            
   48 00000038 6342            STR              R2, [R0, #GPB_MFP] ; Ð’Ð¸Ð·Ð½Ð°
                                                            Ñ‡ÐµÐ½Ð½Ñ Ñ€ÐµÐ¶Ð¸
                                                            Ð¼Ñƒ Ñ€Ð¾Ð±Ð¾Ñ‚Ð¸ Ð
                                                            ¼Ð¾Ð´ÑƒÐ»Ñ UART0
   49 0000003A 481C            LDR              R0, =UART0_BA
   50 0000003C 2200            MOVS             R2, #0
   51 0000003E 6302            STR              R2, [R0, #UA_FUN_SEL] ; Ð¡Ð¸Ð³Ð
                                                            ½Ð°Ð» Reset Ð´Ð»Ñ 
                                                            UART0
   52 00000040 4819            LDR              R0, =GCR_BA ; SYS->IPRSTC2.UART
                                                            0_RST = 1;
   53 00000042 2201            MOVS             R2, #0x1    ; SYS->IPRSTC2.UART
                                                            0_RST = 0;
   54 00000044 0412            LSLS             R2, #16
   55 00000046 60C2            STR              R2, [R0, #IPRSTC2]
   56 00000048 2200            MOVS             R2, #0x0
   57 0000004A 60C2            STR              R2, [R0, #IPRSTC2] ; Ð’Ð²Ñ–Ð¼Ðº
                                                            Ð½ÐµÐ½Ð½Ñ UART0
   58 0000004C 480F            LDR              R0, =CLK_BA ; SYSCLK->APBCLK.UA
                                                            RT0_EN = 1;
   59 0000004E 2201            MOVS             R2, #0x1    ;
   60 00000050 0412            LSLS             R2, #16
   61 00000052 6082            STR              R2, [R0, #APBCLK] ; Ð¡Ð¸Ð³Ð½Ð°Ð
                                                            » ÑÐºÐ¸Ð´Ð°Ð½Ð½Ñ 
                                                            Ð´Ð»Ñ Ð±ÑƒÑ„ÐµÑ€Ñ–
                                                            Ð² Tx Ñ‚Ð° Rx FIFO
   62 00000054 4815            LDR              R0, =UART0_BA ; Set Rx Trigger 
                                                            Level (FCR.RFITL)
   63 00000056 2206            MOVS             R2, #0x6    ;
   64 00000058 6082            STR              R2, [R0, #UA_FCR] ; Ð¤Ð¾Ð¼Ð°Ñ‚ 
                                                            Ð´Ð°Ð½Ð¸Ñ…: Ðº-Ñ‚ÑŒ
                                                             Ñ€Ð¾Ð·Ñ€. Ð´Ð°Ð½Ð¸
                                                            Ñ…, ÑÑ‚Ð¾Ð¿Ð¾Ð²Ð¸Ñ
                                                            … Ð±Ñ–Ñ‚,
   65 0000005A 4814            LDR              R0, =UART0_BA ; Ð¿ÐµÑ€ÐµÐ²Ñ–Ñ€Ð
                                                            ºÐ° Ð½Ð° Ð¿Ð°Ñ€Ð½Ñ–
                                                            ÑÑ‚ÑŒ
   66 0000005C 2203            MOVS             R2, #0x3    ; 1 StopBits; No Pa
                                                            rity;



ARM Macro Assembler    Page 6 


   67 0000005E 60C2            STR              R2, [R0, #UA_LCR] ; Set Time-Ou
                                                            t (TOR.TOIC)
   68 00000060 4812            LDR              R0, =UART0_BA
   69 00000062 2201            MOVS             R2, #0x1    ;
   70 00000064 0312            LSLS             R2, #12     ; TX Delay Time Val
                                                            ue
   71 00000066 6202            STR              R2, [R0, #UA_TOR] ;ÐÐ°Ð»Ð°ÑˆÑ‚
                                                            ÑƒÐ²Ð°Ð½Ð½Ñ Ñ‚Ð°Ðº
                                                            Ñ‚Ð¾Ð²Ð¾Ð³Ð¾ ÑÐ¸Ð³
                                                            Ð½Ð°Ð»Ñƒ Ð´Ð»Ñ Ð¼Ð
                                                            ¾Ð´ÑƒÐ»Ñ UART0
   72 00000068 4808            LDR              R0, =CLK_BA ; SYSCLK->CLKSEL1.U
                                                            ART_S = 0;
   73 0000006A 4911            LDR              R1, =0x00000000 
                                                            ; XTL12M to UART
   74 0000006C 6141            STR              R1, [R0, #CLKSEL1] ; Mode 2, Ba
                                                            ud rate = UART_CLK 
                                                            / (A+2), A must >=3
                                                            
   75 0000006E 480F            LDR              R0, =UART0_BA 
                                                            ;Baud rate =115200
   76 00000070 4A10            LDR              R2, =0x3f000066 ; DIV_X_EN=1 ; 
                                                            DIV_X_ONE=1 ;A=0x66
                                                            
   77 00000072 6242            STR              R2, [R0, #UA_BAUD]
   78 00000074         
   79 00000074         ;SysTick Timer Init to form 1 ms      
   80 00000074         ; LDR  R0, =SCS_BA
   81 00000074         ; LDR  R1, =47999
   82 00000074         ; STR  R1, [R0, #SYST_RVR]
   83 00000074         ; MOVS  R1, #0
   84 00000074         ; STR  R1, [R0, #SYST_CVR]
   85 00000074         ; MOVS  R1, #5
   86 00000074         ; STR  R1, [R0, #SYST_CSR]
   87 00000074         
   88 00000074         
   89 00000074         ; Lock register
   90 00000074 4801            LDR              R0, =0x50000100
   91 00000076 2100            MOVS             R1, #0
   92 00000078 6001            STR              R1, [R0]
   93 0000007A         
   94 0000007A 4770            BX               LR
   95 0000007C                 ENDP
   96 0000007C         
   97 0000007C         
   98 0000007C                 END
              50000100 
              00000059 
              00000016 
              00000088 
              50000200 
              0000001D 
              0000C22E 
              50004000 
              55000000 
              00000080 
              0000F000 
              50000000 
              40050000 



ARM Macro Assembler    Page 7 


              00000000 
              3F000066 
Command Line: --debug --xref --cpu=Cortex-M0 --apcs=interwork --depend=.\system
init.d -o.\systeminit.o -IC:\Keil_v5\ARM\RV31\INC -IC:\Keil_v5\ARM\PACK\ARM\CMS
IS\4.1.0\CMSIS\Include --predefine="__EVAL SETA 1" --list=.\systeminit.lst Syst
emInit.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 2 in file SystemInit.s
   Uses
      None
Comment: .text unused
SystemInit 00000000

Symbol: SystemInit
   Definitions
      At line 4 in file SystemInit.s
   Uses
      At line 5 in file SystemInit.s
Comment: SystemInit used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

APBCLK 00000008

Symbol: APBCLK
   Definitions
      At line 18 in file reg_def.s
   Uses
      At line 61 in file SystemInit.s
Comment: APBCLK used once
CLKDIV 00000018

Symbol: CLKDIV
   Definitions
      At line 23 in file reg_def.s
   Uses
      At line 31 in file SystemInit.s
Comment: CLKDIV used once
CLKSEL0 00000010

Symbol: CLKSEL0
   Definitions
      At line 20 in file reg_def.s
   Uses
      At line 28 in file SystemInit.s
Comment: CLKSEL0 used once
CLKSEL1 00000014

Symbol: CLKSEL1
   Definitions
      At line 21 in file reg_def.s
   Uses
      At line 74 in file SystemInit.s
Comment: CLKSEL1 used once
CLKSEL2 0000001C

Symbol: CLKSEL2
   Definitions
      At line 22 in file reg_def.s
   Uses
      None
Comment: CLKSEL2 unused
CLKSTATUS 0000000C

Symbol: CLKSTATUS
   Definitions
      At line 19 in file reg_def.s
   Uses
      None
Comment: CLKSTATUS unused
CLK_BA 50000200

Symbol: CLK_BA
   Definitions
      At line 15 in file reg_def.s
   Uses
      At line 17 in file SystemInit.s
      At line 58 in file SystemInit.s
      At line 72 in file SystemInit.s

FRQDIV 00000024



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


Symbol: FRQDIV
   Definitions
      At line 25 in file reg_def.s
   Uses
      None
Comment: FRQDIV unused
GCR_BA 50000000

Symbol: GCR_BA
   Definitions
      At line 52 in file reg_def.s
   Uses
      At line 45 in file SystemInit.s
      At line 52 in file SystemInit.s

GPB_MFP 00000034

Symbol: GPB_MFP
   Definitions
      At line 53 in file reg_def.s
   Uses
      At line 48 in file SystemInit.s
Comment: GPB_MFP used once
GPIOC_DBEN 00000094

Symbol: GPIOC_DBEN
   Definitions
      At line 10 in file reg_def.s
   Uses
      None
Comment: GPIOC_DBEN unused
GPIOC_DMASK 0000008C

Symbol: GPIOC_DMASK
   Definitions
      At line 8 in file reg_def.s
   Uses
      None
Comment: GPIOC_DMASK unused
GPIOC_DOUT 00000088

Symbol: GPIOC_DOUT
   Definitions
      At line 7 in file reg_def.s
   Uses
      At line 40 in file SystemInit.s
Comment: GPIOC_DOUT used once
GPIOC_IEN 0000009C

Symbol: GPIOC_IEN
   Definitions
      At line 12 in file reg_def.s
   Uses
      None
Comment: GPIOC_IEN unused
GPIOC_IMD 00000098

Symbol: GPIOC_IMD



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Definitions
      At line 11 in file reg_def.s
   Uses
      None
Comment: GPIOC_IMD unused
GPIOC_ISRC 000000A0

Symbol: GPIOC_ISRC
   Definitions
      At line 13 in file reg_def.s
   Uses
      None
Comment: GPIOC_ISRC unused
GPIOC_OFFD 00000084

Symbol: GPIOC_OFFD
   Definitions
      At line 6 in file reg_def.s
   Uses
      None
Comment: GPIOC_OFFD unused
GPIOC_PIN 00000090

Symbol: GPIOC_PIN
   Definitions
      At line 9 in file reg_def.s
   Uses
      None
Comment: GPIOC_PIN unused
GPIOC_PMD 00000080

Symbol: GPIOC_PMD
   Definitions
      At line 5 in file reg_def.s
   Uses
      At line 36 in file SystemInit.s
Comment: GPIOC_PMD used once
GP_BA 50004000

Symbol: GP_BA
   Definitions
      At line 4 in file reg_def.s
   Uses
      At line 34 in file SystemInit.s
Comment: GP_BA used once
IPRSTC1 00000008

Symbol: IPRSTC1
   Definitions
      At line 54 in file reg_def.s
   Uses
      None
Comment: IPRSTC1 unused
IPRSTC2 0000000C

Symbol: IPRSTC2
   Definitions
      At line 55 in file reg_def.s
   Uses



ARM Macro Assembler    Page 4 Alphabetic symbol ordering
Absolute symbols

      At line 55 in file SystemInit.s
      At line 57 in file SystemInit.s

PLLCON 00000020

Symbol: PLLCON
   Definitions
      At line 24 in file reg_def.s
   Uses
      At line 22 in file SystemInit.s
Comment: PLLCON used once
SCS_BA E000E000

Symbol: SCS_BA
   Definitions
      At line 27 in file reg_def.s
   Uses
      None
Comment: SCS_BA unused
SYST_CSR 00000010

Symbol: SYST_CSR
   Definitions
      At line 28 in file reg_def.s
   Uses
      None
Comment: SYST_CSR unused
SYST_CVR 00000018

Symbol: SYST_CVR
   Definitions
      At line 30 in file reg_def.s
   Uses
      None
Comment: SYST_CVR unused
SYST_RVR 00000014

Symbol: SYST_RVR
   Definitions
      At line 29 in file reg_def.s
   Uses
      None
Comment: SYST_RVR unused
UART0_BA 40050000

Symbol: UART0_BA
   Definitions
      At line 34 in file reg_def.s
   Uses
      At line 49 in file SystemInit.s
      At line 62 in file SystemInit.s
      At line 65 in file SystemInit.s
      At line 68 in file SystemInit.s
      At line 75 in file SystemInit.s

UA_ALT_CSR 0000002C

Symbol: UA_ALT_CSR
   Definitions



ARM Macro Assembler    Page 5 Alphabetic symbol ordering
Absolute symbols

      At line 47 in file reg_def.s
   Uses
      None
Comment: UA_ALT_CSR unused
UA_BAUD 00000024

Symbol: UA_BAUD
   Definitions
      At line 45 in file reg_def.s
   Uses
      At line 77 in file SystemInit.s
Comment: UA_BAUD used once
UA_FCR 00000008

Symbol: UA_FCR
   Definitions
      At line 38 in file reg_def.s
   Uses
      At line 64 in file SystemInit.s
Comment: UA_FCR used once
UA_FSR 00000018

Symbol: UA_FSR
   Definitions
      At line 42 in file reg_def.s
   Uses
      None
Comment: UA_FSR unused
UA_FUN_SEL 00000030

Symbol: UA_FUN_SEL
   Definitions
      At line 48 in file reg_def.s
   Uses
      At line 51 in file SystemInit.s
Comment: UA_FUN_SEL used once
UA_IER 00000004

Symbol: UA_IER
   Definitions
      At line 37 in file reg_def.s
   Uses
      None
Comment: UA_IER unused
UA_IRCR 00000028

Symbol: UA_IRCR
   Definitions
      At line 46 in file reg_def.s
   Uses
      None
Comment: UA_IRCR unused
UA_ISR 0000001C

Symbol: UA_ISR
   Definitions
      At line 43 in file reg_def.s
   Uses
      None



ARM Macro Assembler    Page 6 Alphabetic symbol ordering
Absolute symbols

Comment: UA_ISR unused
UA_LCR 0000000C

Symbol: UA_LCR
   Definitions
      At line 39 in file reg_def.s
   Uses
      At line 67 in file SystemInit.s
Comment: UA_LCR used once
UA_MCR 00000010

Symbol: UA_MCR
   Definitions
      At line 40 in file reg_def.s
   Uses
      None
Comment: UA_MCR unused
UA_MSR 00000014

Symbol: UA_MSR
   Definitions
      At line 41 in file reg_def.s
   Uses
      None
Comment: UA_MSR unused
UA_RBR 00000000

Symbol: UA_RBR
   Definitions
      At line 35 in file reg_def.s
   Uses
      None
Comment: UA_RBR unused
UA_THR 00000000

Symbol: UA_THR
   Definitions
      At line 36 in file reg_def.s
   Uses
      None
Comment: UA_THR unused
UA_TOR 00000020

Symbol: UA_TOR
   Definitions
      At line 44 in file reg_def.s
   Uses
      At line 71 in file SystemInit.s
Comment: UA_TOR used once
42 symbols
377 symbols in table
