\hypertarget{group___r_c_c___r_t_c___clock___source}{}\doxysection{RTC Clock Source}
\label{group___r_c_c___r_t_c___clock___source}\index{RTC Clock Source@{RTC Clock Source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}{RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}\label{group___r_c_c___r_t_c___clock___source_ga070b819c6eca00d4b89cbf35216c3a92}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_HSE\_DIV32@{RCC\_RTCCLKSOURCE\_HSE\_DIV32}}
\index{RCC\_RTCCLKSOURCE\_HSE\_DIV32@{RCC\_RTCCLKSOURCE\_HSE\_DIV32}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_RTCCLKSOURCE\_HSE\_DIV32}{RCC\_RTCCLKSOURCE\_HSE\_DIV32}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+HSE\+\_\+\+DIV32~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9db61bfa161573b4225c147d4ea0c3e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+HSE}}}

HSE oscillator clock divided by 32 used as RTC clock 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00448}{448}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}\label{group___r_c_c___r_t_c___clock___source_ga5dca8d63f250a20bd6bc005670d0c150}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_LSE@{RCC\_RTCCLKSOURCE\_LSE}}
\index{RCC\_RTCCLKSOURCE\_LSE@{RCC\_RTCCLKSOURCE\_LSE}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_RTCCLKSOURCE\_LSE}{RCC\_RTCCLKSOURCE\_LSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f6cd2e581dabf6d442145603033205}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSE}}}

LSE oscillator clock used as RTC clock 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00446}{446}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}\label{group___r_c_c___r_t_c___clock___source_gab47a1afb8b5eef9f20f4772961d0a5f4}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_LSI@{RCC\_RTCCLKSOURCE\_LSI}}
\index{RCC\_RTCCLKSOURCE\_LSI@{RCC\_RTCCLKSOURCE\_LSI}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_RTCCLKSOURCE\_LSI}{RCC\_RTCCLKSOURCE\_LSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+LSI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66773d3ffb98fb0c7a72e39a224f1cfd}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+LSI}}}

LSI oscillator clock used as RTC clock 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00447}{447}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}\label{group___r_c_c___r_t_c___clock___source_gacce0b2f54d103340d8c3a218e86e295d}} 
\index{RTC Clock Source@{RTC Clock Source}!RCC\_RTCCLKSOURCE\_NO\_CLK@{RCC\_RTCCLKSOURCE\_NO\_CLK}}
\index{RCC\_RTCCLKSOURCE\_NO\_CLK@{RCC\_RTCCLKSOURCE\_NO\_CLK}!RTC Clock Source@{RTC Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_RTCCLKSOURCE\_NO\_CLK}{RCC\_RTCCLKSOURCE\_NO\_CLK}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK~(0x00000000U)}

No clock 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00445}{445}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

