

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 instances converted, 24 sequential instances remain driven by gated/generated clocks

================================================================ Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element           Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
--------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       cto1.Qaux[19:0].Q[19]     dffr                   4                      cto2.Qaux[3:0]      Derived clock on input (not legal for GCC)
@KP:ckid0_2       cto3.OSCInst0.OSC         OSCH                   20                     cto1.Qaux[19:0]     Black box on clock path                   
========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

