m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1/modelsim_ase/win32aloem
Eltc2145
Z0 w1728261618
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 6
Z4 dC:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/Simulate
Z5 8C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145.vhd
Z6 FC:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145.vhd
l0
L37 1
V0CTkeX:CZ>eUOfNSEO6EU1
!s100 JFRLdO41YO<QXobM^n;T42
Z7 OV;C;2020.1;71
32
Z8 !s110 1728428878
!i10b 1
Z9 !s108 1728428878.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145.vhd|
Z11 !s107 C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Altc2145_arch
R1
R2
R3
DEx4 work 7 ltc2145 0 22 0CTkeX:CZ>eUOfNSEO6EU1
!i122 6
l69
L64 66
VOJR3MZgeAjYYS3JMIQl_A1
!s100 ?5Uh5m2Y4SKl3ORi_JXcG2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eltc2145_tb
Z14 w1728428871
R2
R3
!i122 7
R4
Z15 8C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145_tb.vhd
Z16 FC:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145_tb.vhd
l0
L4 1
VhUff`0Geo>91KK:3P^l<E1
!s100 GTfP]EFl:QfPLKZ8=G=L>2
R7
32
Z17 !s110 1728428879
!i10b 1
R9
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145_tb.vhd|
!s107 C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145_tb.vhd|
!i113 1
R12
R13
Altc2145_tb_arch
R2
R3
DEx4 work 10 ltc2145_tb 0 22 hUff`0Geo>91KK:3P^l<E1
!i122 7
l62
L8 122
V2NKO48Lh6hk3?8JPGD1i33
!s100 :H92m>9`JTFCDaX2X4CeA2
R7
32
R17
!i10b 1
R9
R18
Z19 !s107 C:/Users/mpaur/MESE/MyS/Practica/TPFmys/LTC2145/src/LTC2145_tb.vhd|
!i113 1
R12
R13
