Source Block: hdl/library/axi_dmac/axi_dmac_reset_manager.v@256:266@HdlStmAssign

endgenerate

/* De-assertions in the opposite direction of the data flow: dest, src, request */
assign dest_resetn = ~reset_sync_chain[1];
assign src_resetn = ~reset_sync_chain[2];
assign req_resetn = ~reset_sync_chain[3];

sync_bits #(
  .NUM_OF_BITS (1),
  .ASYNC_CLK (ASYNC_CLK_DEST_REQ)

Diff Content:
- 261 assign src_resetn = ~reset_sync_chain[2];

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_dmac/axi_dmac_reset_manager.v@255:265
end

endgenerate

/* De-assertions in the opposite direction of the data flow: dest, src, request */
assign dest_resetn = ~reset_sync_chain[1];
assign src_resetn = ~reset_sync_chain[2];
assign req_resetn = ~reset_sync_chain[3];

sync_bits #(
  .NUM_OF_BITS (1),

Clone Blocks 2:
hdl/library/axi_dmac/axi_dmac_reset_manager.v@257:267
endgenerate

/* De-assertions in the opposite direction of the data flow: dest, src, request */
assign dest_resetn = ~reset_sync_chain[1];
assign src_resetn = ~reset_sync_chain[2];
assign req_resetn = ~reset_sync_chain[3];

sync_bits #(
  .NUM_OF_BITS (1),
  .ASYNC_CLK (ASYNC_CLK_DEST_REQ)
) i_sync_control_dest (

