// Seed: 1880859390
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = (id_3[-1]) - -1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0
);
  supply0 id_2;
  assign id_3 = -1;
  wand id_4;
  assign id_3 = id_0.id_0;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign id_2 = -1'b0;
  id_5(
      1 | id_4.id_3
  );
  uwire id_6;
  wire  id_7;
  assign id_6 = -1'b0;
  wire id_8, id_9;
endmodule
