

================================================================
== Vivado HLS Report for 'math_accel_Block_ZrsILi32ELb0EE11ap_int_1'
================================================================
* Date:           Sun Sep  4 20:47:50 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        math_accel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      1.66|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      3|
|Register         |        -|      -|      3|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      3|      4|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_48     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_sig_ioackin_out_stream_TREADY  |   1|          2|    1|          2|
    |out_stream_TDATA_blk_n            |   1|          2|    1|          2|
    |tmp_last_V_2_reload_blk_n         |   1|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |   3|          6|    3|          6|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_reg_ioackin_out_stream_TREADY  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  3|   0|    3|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | math_accel_Block__ZrsILi32ELb0EE11ap_int_.1 | return value |
|sqrt_res                     |  in |   32|   ap_none  |                   sqrt_res                  |    pointer   |
|tmp_last_V_2_reload_dout     |  in |    1|   ap_fifo  |             tmp_last_V_2_reload             |    pointer   |
|tmp_last_V_2_reload_empty_n  |  in |    1|   ap_fifo  |             tmp_last_V_2_reload             |    pointer   |
|tmp_last_V_2_reload_read     | out |    1|   ap_fifo  |             tmp_last_V_2_reload             |    pointer   |
|out_stream_TDATA             | out |   32|    axis    |             out_stream_V_data_V             |    pointer   |
|out_stream_TVALID            | out |    1|    axis    |             out_stream_V_dest_V             |    pointer   |
|out_stream_TREADY            |  in |    1|    axis    |             out_stream_V_dest_V             |    pointer   |
|out_stream_TDEST             | out |    1|    axis    |             out_stream_V_dest_V             |    pointer   |
|out_stream_TKEEP             | out |    4|    axis    |             out_stream_V_keep_V             |    pointer   |
|out_stream_TSTRB             | out |    4|    axis    |             out_stream_V_strb_V             |    pointer   |
|out_stream_TUSER             | out |    1|    axis    |             out_stream_V_user_V             |    pointer   |
|out_stream_TLAST             | out |    1|    axis    |             out_stream_V_last_V             |    pointer   |
|out_stream_TID               | out |    1|    axis    |              out_stream_V_id_V              |    pointer   |
+-----------------------------+-----+-----+------------+---------------------------------------------+--------------+

