/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [24:0] _00_;
  reg [6:0] _01_;
  reg [8:0] _02_;
  wire [8:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [12:0] celloutsig_0_13z;
  wire [33:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [25:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [20:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire [16:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire [20:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [2:0] celloutsig_0_67z;
  reg [6:0] celloutsig_0_69z;
  wire [15:0] celloutsig_0_6z;
  wire [15:0] celloutsig_0_70z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [7:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [34:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  reg [28:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [31:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_0z[2] | ~(in_data[81]);
  assign celloutsig_0_20z = in_data[35] | ~(celloutsig_0_18z);
  assign celloutsig_1_8z = { in_data[121:116], celloutsig_1_7z } + { in_data[129:125], celloutsig_1_3z, celloutsig_1_2z };
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 25'h0000000;
    else _00_ <= { celloutsig_0_38z[14:13], celloutsig_0_41z, celloutsig_0_33z, celloutsig_0_27z, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_7z, celloutsig_0_20z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_34z[19:18], celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_47z };
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_25z[24:18], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[68:60] & in_data[66:58];
  assign celloutsig_0_7z = { celloutsig_0_6z[13:6], celloutsig_0_5z } & celloutsig_0_1z[8:0];
  assign celloutsig_0_70z = { celloutsig_0_38z[16:4], celloutsig_0_67z } & { celloutsig_0_40z, celloutsig_0_20z, celloutsig_0_43z, celloutsig_0_32z, celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_62z };
  assign celloutsig_1_17z = { celloutsig_1_4z[25:3], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_16z, celloutsig_1_2z } & { celloutsig_1_6z[6:4], celloutsig_1_6z };
  assign celloutsig_0_21z = celloutsig_0_12z & { celloutsig_0_0z[3], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_14z[14:6], celloutsig_0_16z } & { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_12z };
  assign celloutsig_1_18z = celloutsig_1_9z[8:6] / { 1'h1, celloutsig_1_11z, celloutsig_1_5z };
  assign celloutsig_1_19z = celloutsig_1_17z[34:32] / { 1'h1, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_1_10z = { in_data[134:111], celloutsig_1_5z } == { celloutsig_1_1z[25:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_12z = celloutsig_1_1z[26:24] == { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_17z = { celloutsig_0_6z[13], celloutsig_0_9z, celloutsig_0_9z } >= { celloutsig_0_15z[1:0], celloutsig_0_8z };
  assign celloutsig_0_32z = in_data[92:81] <= { celloutsig_0_15z[2], celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_29z, celloutsig_0_21z };
  assign celloutsig_0_37z = { celloutsig_0_6z[9:5], celloutsig_0_31z } <= celloutsig_0_1z[8:3];
  assign celloutsig_0_27z = celloutsig_0_25z[23:9] <= { in_data[38:32], celloutsig_0_10z, celloutsig_0_20z };
  assign celloutsig_0_43z = { _00_[14:11], celloutsig_0_17z } && celloutsig_0_11z;
  assign celloutsig_0_47z = { celloutsig_0_0z, celloutsig_0_9z } && { celloutsig_0_38z[2:0], celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_1_3z = { in_data[185:178], celloutsig_1_2z } && celloutsig_1_1z[21:13];
  assign celloutsig_0_8z = celloutsig_0_0z[8:3] && { celloutsig_0_7z[5:3], celloutsig_0_3z };
  assign celloutsig_1_5z = { celloutsig_1_4z[18:16], celloutsig_1_1z, celloutsig_1_3z } && { in_data[149:120], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_9z = celloutsig_0_1z[3:1] && celloutsig_0_0z[2:0];
  assign celloutsig_1_16z = { celloutsig_1_1z[17:10], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_10z } && { celloutsig_1_14z[6:3], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_15z };
  assign celloutsig_0_31z = { celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_15z } && { celloutsig_0_25z[24:16], celloutsig_0_17z };
  assign celloutsig_0_10z = in_data[29:23] % { 1'h1, in_data[28:24], in_data[0] };
  assign celloutsig_0_14z = { celloutsig_0_6z[7:3], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z } % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_1_6z = { celloutsig_1_1z[18:17], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_6z[15:7] % { 1'h1, in_data[121:114] };
  assign celloutsig_0_34z = celloutsig_0_22z[3] ? { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_12z } : { celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_23z };
  assign celloutsig_0_12z = celloutsig_0_3z[1] ? { in_data[62:61], celloutsig_0_8z } : celloutsig_0_2z[2:0];
  assign celloutsig_0_16z = celloutsig_0_4z ? { celloutsig_0_10z[2], 1'h1, celloutsig_0_11z, 1'h1, celloutsig_0_7z } : { celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_1_15z = { celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_6z[11], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] | celloutsig_0_0z[4:1];
  assign celloutsig_0_29z = { celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_8z } | { celloutsig_0_6z[3], celloutsig_0_27z, celloutsig_0_2z };
  assign celloutsig_0_18z = celloutsig_0_5z & celloutsig_0_12z[0];
  assign celloutsig_0_46z = | { celloutsig_0_37z, celloutsig_0_6z[4:2] };
  assign celloutsig_0_62z = | celloutsig_0_44z[11:9];
  assign celloutsig_0_33z = ^ celloutsig_0_26z;
  assign celloutsig_0_4z = ^ { celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = ^ in_data[148:141];
  assign celloutsig_1_7z = ^ { in_data[144], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_41z = _02_ << { celloutsig_0_16z[10:5], celloutsig_0_3z };
  assign celloutsig_0_44z = { celloutsig_0_13z[6:0], celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_17z } << { celloutsig_0_25z[14:13], celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_38z = { celloutsig_0_26z[4], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_37z } >> { celloutsig_0_31z, celloutsig_0_6z };
  assign celloutsig_0_6z = { in_data[52:50], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_67z = celloutsig_0_52z[4:2] >> _01_[2:0];
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_4z } >> { celloutsig_0_3z[1], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[7:6], celloutsig_0_0z } >> in_data[48:38];
  assign celloutsig_0_13z = { celloutsig_0_6z[5], celloutsig_0_7z, celloutsig_0_3z } >> { celloutsig_0_11z[3:1], celloutsig_0_0z, celloutsig_0_8z };
  assign celloutsig_0_22z = { celloutsig_0_13z[11:9], celloutsig_0_5z } >> celloutsig_0_7z[6:3];
  assign celloutsig_0_15z = celloutsig_0_14z[18:15] <<< celloutsig_0_14z[16:13];
  assign celloutsig_0_3z = celloutsig_0_0z[2:0] - celloutsig_0_1z[5:3];
  assign celloutsig_0_19z = celloutsig_0_0z - { celloutsig_0_7z[8:1], celloutsig_0_18z };
  assign celloutsig_0_52z = { celloutsig_0_10z[6], celloutsig_0_46z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_46z } ~^ { celloutsig_0_2z, celloutsig_0_32z };
  assign celloutsig_1_4z = in_data[165:138] ~^ celloutsig_1_1z[28:1];
  assign celloutsig_0_26z = celloutsig_0_6z[5:0] ~^ celloutsig_0_0z[6:1];
  assign celloutsig_0_40z = ~((celloutsig_0_16z[11] & celloutsig_0_22z[3]) | celloutsig_0_32z);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_0z) | celloutsig_1_0z);
  assign celloutsig_1_11z = ~((celloutsig_1_8z[5] & celloutsig_1_9z[6]) | celloutsig_1_8z[6]);
  assign celloutsig_0_23z = ~((celloutsig_0_15z[0] & celloutsig_0_3z[2]) | celloutsig_0_20z);
  always_latch
    if (clkin_data[0]) celloutsig_0_69z = 7'h00;
    else if (!clkin_data[128]) celloutsig_0_69z = _02_[8:2];
  always_latch
    if (clkin_data[64]) celloutsig_1_1z = 29'h00000000;
    else if (!clkin_data[160]) celloutsig_1_1z = in_data[143:115];
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 8'h00;
    else if (!clkin_data[160]) celloutsig_1_14z = { celloutsig_1_4z[20:17], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z };
  assign { out_data[130:128], out_data[98:96], out_data[38:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
