[2025-09-17 00:34:56] START suite=qualcomm_srv trace=srv217_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv217_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2817760 heartbeat IPC: 3.549 cumulative IPC: 3.549 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5448166 heartbeat IPC: 3.802 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5448166 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5448166 cumulative IPC: 3.671 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 11101437 heartbeat IPC: 1.769 cumulative IPC: 1.769 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 16701045 heartbeat IPC: 1.786 cumulative IPC: 1.777 (Simulation time: 00 hr 03 min 11 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 22335631 heartbeat IPC: 1.775 cumulative IPC: 1.776 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 27885759 heartbeat IPC: 1.802 cumulative IPC: 1.783 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 33425361 heartbeat IPC: 1.805 cumulative IPC: 1.787 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 38934260 heartbeat IPC: 1.815 cumulative IPC: 1.792 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 44433508 heartbeat IPC: 1.818 cumulative IPC: 1.796 (Simulation time: 00 hr 07 min 53 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 49956401 heartbeat IPC: 1.811 cumulative IPC: 1.797 (Simulation time: 00 hr 08 min 51 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv217_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 55463664 heartbeat IPC: 1.816 cumulative IPC: 1.799 (Simulation time: 00 hr 09 min 50 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 55561737 cumulative IPC: 1.8 (Simulation time: 00 hr 10 min 47 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 55561737 cumulative IPC: 1.8 (Simulation time: 00 hr 10 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv217_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.8 instructions: 100000001 cycles: 55561737
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.275 Average ROB Occupancy at Mispredict: 70.95
Branch type MPKI
BRANCH_DIRECT_JUMP: 8e-05
BRANCH_INDIRECT: 0.06056
BRANCH_CONDITIONAL: 4.892
BRANCH_DIRECT_CALL: 0.00028
BRANCH_INDIRECT_CALL: 0.3027
BRANCH_RETURN: 0.01989


====Backend Stall Breakdown====
ROB_STALL: 485790
LQ_STALL: 0
SQ_STALL: 65132


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 154.59871
REPLAY_LOAD: 49.060936
NON_REPLAY_LOAD: 25.056692

== Total ==
ADDR_TRANS: 47771
REPLAY_LOAD: 31399
NON_REPLAY_LOAD: 406620

== Counts ==
ADDR_TRANS: 309
REPLAY_LOAD: 640
NON_REPLAY_LOAD: 16228

cpu0->cpu0_STLB TOTAL        ACCESS:    2194736 HIT:    2183653 MISS:      11083 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2194736 HIT:    2183653 MISS:      11083 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 256.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9013391 HIT:    8663257 MISS:     350134 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8435722 HIT:    8159299 MISS:     276423 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     106357 HIT:      56002 MISS:      50355 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     446785 HIT:     445550 MISS:       1235 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      24527 HIT:       2406 MISS:      22121 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.61 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17234479 HIT:    6363647 MISS:   10870832 MSHR_MERGE:    3172219
cpu0->cpu0_L1I LOAD         ACCESS:   17234479 HIT:    6363647 MISS:   10870832 MSHR_MERGE:    3172219
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.29 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26866153 HIT:   25397361 MISS:    1468792 MSHR_MERGE:     600794
cpu0->cpu0_L1D LOAD         ACCESS:   14644876 HIT:   13498242 MISS:    1146634 MSHR_MERGE:     409520
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12195238 HIT:   11898390 MISS:     296848 MSHR_MERGE:     190491
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26039 HIT:        729 MISS:      25310 MSHR_MERGE:        783
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 27.91 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13869007 HIT:   11172858 MISS:    2696149 MSHR_MERGE:    1490891
cpu0->cpu0_ITLB LOAD         ACCESS:   13869007 HIT:   11172858 MISS:    2696149 MSHR_MERGE:    1490891
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25107468 HIT:   23582170 MISS:    1525298 MSHR_MERGE:     535820
cpu0->cpu0_DTLB LOAD         ACCESS:   25107468 HIT:   23582170 MISS:    1525298 MSHR_MERGE:     535820
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.827 cycles
cpu0->LLC TOTAL        ACCESS:     546166 HIT:     493034 MISS:      53132 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     276423 HIT:     246437 MISS:      29986 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      50355 HIT:      39612 MISS:      10743 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     197267 HIT:     196823 MISS:        444 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22121 HIT:      10162 MISS:      11959 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 84.98 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        914
  ROW_BUFFER_MISS:      51750
  AVG DBUS CONGESTED CYCLE: 5.265
Channel 0 WQ ROW_BUFFER_HIT:       1079
  ROW_BUFFER_MISS:      13248
  FULL:          0
Channel 0 REFRESHES ISSUED:       4630

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1027223       156942        69637        12526
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          143          451          434
  STLB miss resolved @ L2C                0           33          185         1036         2654
  STLB miss resolved @ LLC                0          125          848         2801         7700
  STLB miss resolved @ MEM                0            0          878         5555        10999

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             254954        42903      1782379         6083           60
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           81           43           11
  STLB miss resolved @ L2C                0           52          127           62            0
  STLB miss resolved @ LLC                0           11          129          184           28
  STLB miss resolved @ MEM                0            3           18           49           21
[2025-09-17 00:45:43] END   suite=qualcomm_srv trace=srv217_ap (rc=0)
