<stg><name>loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5</name>


<trans_list>

<trans id="67" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %rhs = alloca i32 1

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %e = alloca i32 1

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %wide_trip_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %wide_trip_count

]]></Node>
<StgValue><ssdm name="wide_trip_count_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %sext_ln83_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln83

]]></Node>
<StgValue><ssdm name="sext_ln83_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %wide_trip_count_cast = sext i32 %wide_trip_count_read

]]></Node>
<StgValue><ssdm name="wide_trip_count_cast"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %sext_ln83_cast = sext i32 %sext_ln83_read

]]></Node>
<StgValue><ssdm name="sext_ln83_cast"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %store_ln83 = store i64 %sext_ln83_cast, i64 %e

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln81 = store i64 0, i64 %rhs

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc67:0 %e_1 = load i64 %e

]]></Node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67:1 %icmp_ln83 = icmp_slt  i64 %e_1, i64 %wide_trip_count_cast

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc67:2 %br_ln83 = br i1 %icmp_ln83, void %for.inc82.loopexit.exitStub, void %for.inc67.split

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67.split:3 %input_data_value_addr = getelementptr i64 %input_data_value, i64 0, i64 %e_1

]]></Node>
<StgValue><ssdm name="input_data_value_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="15">
<![CDATA[
for.inc67.split:4 %input_data_value_load = load i15 %input_data_value_addr

]]></Node>
<StgValue><ssdm name="input_data_value_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="15" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67.split:5 %input_data_colIndex_addr = getelementptr i15 %input_data_colIndex, i64 0, i64 %e_1

]]></Node>
<StgValue><ssdm name="input_data_colIndex_addr"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15">
<![CDATA[
for.inc67.split:6 %input_data_colIndex_load = load i15 %input_data_colIndex_addr

]]></Node>
<StgValue><ssdm name="input_data_colIndex_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="15">
<![CDATA[
for.inc67.split:4 %input_data_value_load = load i15 %input_data_value_addr

]]></Node>
<StgValue><ssdm name="input_data_value_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="15" op_0_bw="15">
<![CDATA[
for.inc67.split:6 %input_data_colIndex_load = load i15 %input_data_colIndex_addr

]]></Node>
<StgValue><ssdm name="input_data_colIndex_load"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="15">
<![CDATA[
for.inc67.split:7 %zext_ln84 = zext i15 %input_data_colIndex_load

]]></Node>
<StgValue><ssdm name="zext_ln84"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="15" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc67.split:8 %integral_addr = getelementptr i64 %integral, i64 0, i64 %zext_ln84

]]></Node>
<StgValue><ssdm name="integral_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="15">
<![CDATA[
for.inc67.split:9 %integral_load = load i15 %integral_addr

]]></Node>
<StgValue><ssdm name="integral_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="15">
<![CDATA[
for.inc67.split:9 %integral_load = load i15 %integral_addr

]]></Node>
<StgValue><ssdm name="integral_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="7" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="6" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="5" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="4" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:12 %add_ln83 = add i64 %e_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67.split:13 %store_ln83 = store i64 %add_ln83, i64 %e

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="3" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="50" st_id="10" stage="2" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="51" st_id="11" stage="1" lat="7">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:10 %mul1 = dmul i64 %input_data_value_load, i64 %integral_load

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc67.split:0 %rhs_load = load i64 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="7" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="64" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc82.loopexit.exitStub:0 %rhs_load_1 = load i64 %rhs

]]></Node>
<StgValue><ssdm name="rhs_load_1"/></StgValue>
</operation>

<operation id="65" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc82.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %rhs_out, i64 %rhs_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
for.inc82.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="54" st_id="13" stage="6" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="55" st_id="14" stage="5" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="56" st_id="15" stage="4" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="57" st_id="16" stage="3" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="58" st_id="17" stage="2" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="59" st_id="18" stage="1" lat="7">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc67.split:11 %rhs_1 = dadd i64 %rhs_load, i64 %mul1

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="60" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc67.split:1 %specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="61" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc67.split:2 %specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln83"/></StgValue>
</operation>

<operation id="62" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc67.split:14 %store_ln81 = store i64 %rhs_1, i64 %rhs

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="63" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc67.split:15 %br_ln83 = br void %for.inc67

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="109" name="sext_ln83" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln83"/></StgValue>
</port>
<port id="110" name="wide_trip_count" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wide_trip_count"/></StgValue>
</port>
<port id="111" name="input_data_value" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_data_value"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="input_data_colIndex" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_data_colIndex"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="integral" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="integral"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="114" name="rhs_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="rhs_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="116" from="StgValue_115" to="rhs" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="StgValue_115" to="e" fromId="115" toId="22">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.ap_auto.i32" to="wide_trip_count_read" fromId="118" toId="23">
</dataflow>
<dataflow id="120" from="wide_trip_count" to="wide_trip_count_read" fromId="110" toId="23">
</dataflow>
<dataflow id="121" from="_ssdm_op_Read.ap_auto.i32" to="sext_ln83_read" fromId="118" toId="24">
</dataflow>
<dataflow id="122" from="sext_ln83" to="sext_ln83_read" fromId="109" toId="24">
</dataflow>
<dataflow id="123" from="wide_trip_count_read" to="wide_trip_count_cast" fromId="23" toId="25">
</dataflow>
<dataflow id="124" from="sext_ln83_read" to="sext_ln83_cast" fromId="24" toId="26">
</dataflow>
<dataflow id="125" from="sext_ln83_cast" to="store_ln83" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="e" to="store_ln83" fromId="22" toId="27">
</dataflow>
<dataflow id="128" from="StgValue_127" to="store_ln81" fromId="127" toId="28">
</dataflow>
<dataflow id="129" from="rhs" to="store_ln81" fromId="21" toId="28">
</dataflow>
<dataflow id="130" from="e" to="e_1" fromId="22" toId="30">
</dataflow>
<dataflow id="131" from="e_1" to="icmp_ln83" fromId="30" toId="31">
</dataflow>
<dataflow id="132" from="wide_trip_count_cast" to="icmp_ln83" fromId="25" toId="31">
</dataflow>
<dataflow id="133" from="icmp_ln83" to="br_ln83" fromId="31" toId="32">
</dataflow>
<dataflow id="134" from="input_data_value" to="input_data_value_addr" fromId="111" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_135" to="input_data_value_addr" fromId="135" toId="33">
</dataflow>
<dataflow id="137" from="e_1" to="input_data_value_addr" fromId="30" toId="33">
</dataflow>
<dataflow id="138" from="input_data_value_addr" to="input_data_value_load" fromId="33" toId="34">
</dataflow>
<dataflow id="139" from="input_data_colIndex" to="input_data_colIndex_addr" fromId="112" toId="35">
</dataflow>
<dataflow id="140" from="StgValue_135" to="input_data_colIndex_addr" fromId="135" toId="35">
</dataflow>
<dataflow id="141" from="e_1" to="input_data_colIndex_addr" fromId="30" toId="35">
</dataflow>
<dataflow id="142" from="input_data_colIndex_addr" to="input_data_colIndex_load" fromId="35" toId="36">
</dataflow>
<dataflow id="143" from="input_data_value_addr" to="input_data_value_load" fromId="33" toId="37">
</dataflow>
<dataflow id="144" from="input_data_colIndex_addr" to="input_data_colIndex_load" fromId="35" toId="38">
</dataflow>
<dataflow id="145" from="input_data_colIndex_load" to="zext_ln84" fromId="38" toId="39">
</dataflow>
<dataflow id="146" from="integral" to="integral_addr" fromId="113" toId="40">
</dataflow>
<dataflow id="147" from="StgValue_135" to="integral_addr" fromId="135" toId="40">
</dataflow>
<dataflow id="148" from="zext_ln84" to="integral_addr" fromId="39" toId="40">
</dataflow>
<dataflow id="149" from="integral_addr" to="integral_load" fromId="40" toId="41">
</dataflow>
<dataflow id="150" from="integral_addr" to="integral_load" fromId="40" toId="42">
</dataflow>
<dataflow id="151" from="input_data_value_load" to="mul1" fromId="37" toId="43">
</dataflow>
<dataflow id="152" from="integral_load" to="mul1" fromId="42" toId="43">
</dataflow>
<dataflow id="153" from="input_data_value_load" to="mul1" fromId="37" toId="44">
</dataflow>
<dataflow id="154" from="integral_load" to="mul1" fromId="42" toId="44">
</dataflow>
<dataflow id="155" from="input_data_value_load" to="mul1" fromId="37" toId="45">
</dataflow>
<dataflow id="156" from="integral_load" to="mul1" fromId="42" toId="45">
</dataflow>
<dataflow id="157" from="input_data_value_load" to="mul1" fromId="37" toId="46">
</dataflow>
<dataflow id="158" from="integral_load" to="mul1" fromId="42" toId="46">
</dataflow>
<dataflow id="159" from="e_1" to="add_ln83" fromId="30" toId="47">
</dataflow>
<dataflow id="161" from="StgValue_160" to="add_ln83" fromId="160" toId="47">
</dataflow>
<dataflow id="162" from="add_ln83" to="store_ln83" fromId="47" toId="48">
</dataflow>
<dataflow id="163" from="e" to="store_ln83" fromId="22" toId="48">
</dataflow>
<dataflow id="164" from="input_data_value_load" to="mul1" fromId="37" toId="49">
</dataflow>
<dataflow id="165" from="integral_load" to="mul1" fromId="42" toId="49">
</dataflow>
<dataflow id="166" from="input_data_value_load" to="mul1" fromId="37" toId="50">
</dataflow>
<dataflow id="167" from="integral_load" to="mul1" fromId="42" toId="50">
</dataflow>
<dataflow id="168" from="input_data_value_load" to="mul1" fromId="37" toId="51">
</dataflow>
<dataflow id="169" from="integral_load" to="mul1" fromId="42" toId="51">
</dataflow>
<dataflow id="170" from="rhs" to="rhs_load" fromId="21" toId="52">
</dataflow>
<dataflow id="171" from="rhs_load" to="rhs_1" fromId="52" toId="53">
</dataflow>
<dataflow id="172" from="mul1" to="rhs_1" fromId="51" toId="53">
</dataflow>
<dataflow id="173" from="rhs_load" to="rhs_1" fromId="52" toId="54">
</dataflow>
<dataflow id="174" from="mul1" to="rhs_1" fromId="51" toId="54">
</dataflow>
<dataflow id="175" from="rhs_load" to="rhs_1" fromId="52" toId="55">
</dataflow>
<dataflow id="176" from="mul1" to="rhs_1" fromId="51" toId="55">
</dataflow>
<dataflow id="177" from="rhs_load" to="rhs_1" fromId="52" toId="56">
</dataflow>
<dataflow id="178" from="mul1" to="rhs_1" fromId="51" toId="56">
</dataflow>
<dataflow id="179" from="rhs_load" to="rhs_1" fromId="52" toId="57">
</dataflow>
<dataflow id="180" from="mul1" to="rhs_1" fromId="51" toId="57">
</dataflow>
<dataflow id="181" from="rhs_load" to="rhs_1" fromId="52" toId="58">
</dataflow>
<dataflow id="182" from="mul1" to="rhs_1" fromId="51" toId="58">
</dataflow>
<dataflow id="183" from="rhs_load" to="rhs_1" fromId="52" toId="59">
</dataflow>
<dataflow id="184" from="mul1" to="rhs_1" fromId="51" toId="59">
</dataflow>
<dataflow id="186" from="_ssdm_op_SpecPipeline" to="specpipeline_ln81" fromId="185" toId="60">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specpipeline_ln81" fromId="187" toId="60">
</dataflow>
<dataflow id="190" from="StgValue_189" to="specpipeline_ln81" fromId="189" toId="60">
</dataflow>
<dataflow id="191" from="StgValue_189" to="specpipeline_ln81" fromId="189" toId="60">
</dataflow>
<dataflow id="192" from="StgValue_189" to="specpipeline_ln81" fromId="189" toId="60">
</dataflow>
<dataflow id="194" from="empty" to="specpipeline_ln81" fromId="193" toId="60">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopName" to="specloopname_ln83" fromId="195" toId="61">
</dataflow>
<dataflow id="198" from="empty_4" to="specloopname_ln83" fromId="197" toId="61">
</dataflow>
<dataflow id="199" from="rhs_1" to="store_ln81" fromId="59" toId="62">
</dataflow>
<dataflow id="200" from="rhs" to="store_ln81" fromId="21" toId="62">
</dataflow>
<dataflow id="201" from="rhs" to="rhs_load_1" fromId="21" toId="64">
</dataflow>
<dataflow id="203" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="202" toId="65">
</dataflow>
<dataflow id="204" from="rhs_out" to="write_ln0" fromId="114" toId="65">
</dataflow>
<dataflow id="205" from="rhs_load_1" to="write_ln0" fromId="64" toId="65">
</dataflow>
<dataflow id="206" from="icmp_ln83" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="207" from="icmp_ln83" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="208" from="icmp_ln83" to="StgValue_4" fromId="31" toId="4">
</dataflow>
<dataflow id="209" from="icmp_ln83" to="StgValue_5" fromId="31" toId="5">
</dataflow>
<dataflow id="210" from="icmp_ln83" to="StgValue_6" fromId="31" toId="6">
</dataflow>
<dataflow id="211" from="icmp_ln83" to="StgValue_7" fromId="31" toId="7">
</dataflow>
<dataflow id="212" from="icmp_ln83" to="StgValue_8" fromId="31" toId="8">
</dataflow>
<dataflow id="213" from="icmp_ln83" to="StgValue_12" fromId="31" toId="12">
</dataflow>
</dataflows>


</stg>
