Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Sat Jun 22 18:28:02 2024
| Host              : LAPTOP-UQD20HRI running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Main_Counter_timing_summary_routed.rpt -pb Main_Counter_timing_summary_routed.pb -rpx Main_Counter_timing_summary_routed.rpx -warn_on_violation
| Design            : Main_Counter
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   60          inf        0.000                      0                   60           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.101ns  (logic 1.029ns (33.174%)  route 2.072ns (66.826%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  counter_reg[9]/C
    SLICE_X23Y211        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  counter_reg[9]/Q
                         net (fo=1, routed)           2.072     2.186    counter_OBUF[9]
    C3                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.915     3.101 r  counter_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.101    counter[9]
    C3                                                                r  counter[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 1.021ns (44.175%)  route 1.290ns (55.825%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  counter_reg[11]/C
    SLICE_X23Y211        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  counter_reg[11]/Q
                         net (fo=1, routed)           1.290     1.404    counter_OBUF[11]
    D4                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.907     2.311 r  counter_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.311    counter[11]
    D4                                                                r  counter[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_integer_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.667ns (29.359%)  route 1.604ns (70.641%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.530     0.530 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    rst_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.530 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.085     1.615    rst_IBUF
    SLICE_X23Y211        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137     1.752 r  counter_integer[11]_i_1/O
                         net (fo=12, routed)          0.519     2.270    counter_integer[11]_i_1_n_0
    SLICE_X22Y211        FDRE                                         r  counter_integer_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            counter_integer_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.270ns  (logic 0.667ns (29.359%)  route 1.604ns (70.641%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst_IBUF_inst/I
    C4                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.530     0.530 r  rst_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.530    rst_IBUF_inst/OUT
    C4                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.530 r  rst_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=13, routed)          1.085     1.615    rst_IBUF
    SLICE_X23Y211        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.137     1.752 r  counter_integer[11]_i_1/O
                         net (fo=12, routed)          0.519     2.270    counter_integer[11]_i_1_n_0
    SLICE_X22Y211        FDRE                                         r  counter_integer_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.258ns  (logic 1.017ns (45.047%)  route 1.241ns (54.953%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X23Y211        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  counter_reg[6]/Q
                         net (fo=1, routed)           1.241     1.357    counter_OBUF[6]
    D5                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.901     2.258 r  counter_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.258    counter[6]
    D5                                                                r  counter[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.203ns  (logic 1.000ns (45.385%)  route 1.203ns (54.615%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X23Y214        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.113     0.113 r  counter_reg[2]/Q
                         net (fo=1, routed)           1.203     1.316    counter_OBUF[2]
    G8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     2.203 r  counter_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.203    counter[2]
    G8                                                                r  counter[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.197ns  (logic 1.002ns (45.614%)  route 1.195ns (54.386%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X23Y214        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  counter_reg[1]/Q
                         net (fo=1, routed)           1.195     1.311    counter_OBUF[1]
    E8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     2.197 r  counter_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.197    counter[1]
    E8                                                                r  counter[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.151ns  (logic 1.003ns (46.617%)  route 1.148ns (53.383%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_reg[5]/C
    SLICE_X23Y214        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  counter_reg[5]/Q
                         net (fo=1, routed)           1.148     1.264    counter_OBUF[5]
    F6                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.887     2.151 r  counter_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.151    counter[5]
    F6                                                                r  counter[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 1.003ns (46.738%)  route 1.143ns (53.262%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_reg[3]/C
    SLICE_X23Y214        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  counter_reg[3]/Q
                         net (fo=1, routed)           1.143     1.260    counter_OBUF[3]
    F7                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.886     2.146 r  counter_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.146    counter[3]
    F7                                                                r  counter[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.146ns  (logic 1.001ns (46.636%)  route 1.145ns (53.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X23Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  counter_reg[0]/Q
                         net (fo=1, routed)           1.145     1.259    counter_OBUF[0]
    F8                   OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.887     2.146 r  counter_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.146    counter[0]
    F8                                                                r  counter[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_integer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.146ns  (logic 0.084ns (57.425%)  route 0.062ns (42.575%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  counter_integer_reg[8]/C
    SLICE_X23Y211        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[8]/Q
                         net (fo=6, routed)           0.062     0.146    counter_integer_reg[8]
    SLICE_X23Y211        FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_integer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.153ns  (logic 0.121ns (79.090%)  route 0.032ns (20.910%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_integer_reg[1]/C
    SLICE_X23Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[1]/Q
                         net (fo=7, routed)           0.025     0.109    counter_integer_reg[1]
    SLICE_X23Y214        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     0.146 r  counter_integer[2]_i_1/O
                         net (fo=1, routed)           0.007     0.153    counter_integer[2]_i_1_n_0
    SLICE_X23Y214        FDRE                                         r  counter_integer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_integer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.121ns (78.248%)  route 0.034ns (21.752%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y211        FDRE                         0.000     0.000 r  counter_integer_reg[6]/C
    SLICE_X22Y211        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[6]/Q
                         net (fo=8, routed)           0.027     0.111    counter_integer_reg[6]
    SLICE_X22Y211        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.037     0.148 r  counter_integer[7]_i_1/O
                         net (fo=1, routed)           0.007     0.155    counter_integer[7]_i_1_n_0
    SLICE_X22Y211        FDRE                                         r  counter_integer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_integer_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.155ns  (logic 0.105ns (67.844%)  route 0.050ns (32.156%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  counter_integer_reg[8]/C
    SLICE_X23Y211        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[8]/Q
                         net (fo=6, routed)           0.032     0.116    counter_integer_reg[8]
    SLICE_X23Y211        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.021     0.137 r  counter_integer[11]_i_2/O
                         net (fo=1, routed)           0.018     0.155    counter_integer[11]_i_2_n_0
    SLICE_X23Y211        FDRE                                         r  counter_integer_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_integer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.166ns  (logic 0.122ns (73.655%)  route 0.044ns (26.345%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_integer_reg[5]/C
    SLICE_X23Y214        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[5]/Q
                         net (fo=3, routed)           0.027     0.111    counter_integer_reg[5]
    SLICE_X23Y214        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.038     0.149 r  counter_integer[5]_i_1/O
                         net (fo=1, routed)           0.017     0.166    counter_integer[5]_i_1_n_0
    SLICE_X23Y214        FDRE                                         r  counter_integer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.170ns  (logic 0.084ns (49.359%)  route 0.086ns (50.641%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_integer_reg[5]/C
    SLICE_X23Y214        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[5]/Q
                         net (fo=3, routed)           0.086     0.170    counter_integer_reg[5]
    SLICE_X23Y214        FDRE                                         r  counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.171ns  (logic 0.084ns (49.116%)  route 0.087ns (50.884%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_integer_reg[3]/C
    SLICE_X23Y214        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[3]/Q
                         net (fo=5, routed)           0.087     0.171    counter_integer_reg[3]
    SLICE_X23Y214        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.174ns  (logic 0.084ns (48.190%)  route 0.090ns (51.810%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y211        FDRE                         0.000     0.000 r  counter_integer_reg[11]/C
    SLICE_X23Y211        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[11]/Q
                         net (fo=3, routed)           0.090     0.174    counter_integer_reg[11]
    SLICE_X23Y211        FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.176ns  (logic 0.085ns (48.303%)  route 0.091ns (51.697%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_integer_reg[0]/C
    SLICE_X23Y214        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.085     0.085 r  counter_integer_reg[0]/Q
                         net (fo=8, routed)           0.091     0.176    counter_integer_reg[0]
    SLICE_X23Y214        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_integer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.177ns  (logic 0.084ns (47.405%)  route 0.093ns (52.595%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y214        FDRE                         0.000     0.000 r  counter_integer_reg[1]/C
    SLICE_X23Y214        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     0.084 r  counter_integer_reg[1]/Q
                         net (fo=7, routed)           0.093     0.177    counter_integer_reg[1]
    SLICE_X23Y214        FDRE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





