static const ARMCPRegInfo vmsa_cp_reginfo[] = {<BR>&nbsp;&nbsp;&nbsp; { .name = "ESR_EL1", .state = ARM_CP_STATE_AA64,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc0 = 3, .crn = 5, .crm = 2, .opc1 = 0, .opc2 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .fieldoffset = offsetof(CPUARMState, cp15.esr_el[1]), .resetvalue = 0, },<BR>&nbsp;&nbsp;&nbsp; { .name = "TTBR0_EL1", .state = ARM_CP_STATE_BOTH,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc0 = 3, .opc1 = 0, .crn = 2, .crm = 0, .opc2 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .writefn = vmsa_ttbr_write, .resetvalue = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .bank_fieldoffsets = { offsetof(CPUARMState, cp15.ttbr0_s),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; offsetof(CPUARMState, cp15.ttbr0_ns) } },<BR>&nbsp;&nbsp;&nbsp; { .name = "TTBR1_EL1", .state = ARM_CP_STATE_BOTH,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc0 = 3, .opc1 = 0, .crn = 2, .crm = 0, .opc2 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .writefn = vmsa_ttbr_write, .resetvalue = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .bank_fieldoffsets = { offsetof(CPUARMState, cp15.ttbr1_s),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; offsetof(CPUARMState, cp15.ttbr1_ns) } },<BR>&nbsp;&nbsp;&nbsp; { .name = "TCR_EL1", .state = ARM_CP_STATE_AA64,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .opc0 = 3, .crn = 2, .crm = 0, .opc1 = 0, .opc2 = 2,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .writefn = vmsa_tcr_el1_write,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetfn = vmsa_ttbcr_reset, .raw_writefn = raw_write,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .fieldoffset = offsetof(CPUARMState, cp15.tcr_el[1]) },<BR>&nbsp;&nbsp;&nbsp; { .name = "TTBCR", .cp = 15, .crn = 2, .crm = 0, .opc1 = 0, .opc2 = 2,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_RW, .type = ARM_CP_ALIAS, .writefn = vmsa_ttbcr_write,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .raw_writefn = vmsa_ttbcr_raw_write,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .bank_fieldoffsets = { offsetoflow32(CPUARMState, cp15.tcr_el[3]),<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; offsetoflow32(CPUARMState, cp15.tcr_el[1])} },<BR>&nbsp;&nbsp;&nbsp; REGINFO_SENTINEL<BR>};