
<!DOCTYPE html>
<html lang="zh">
<head>
  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="HandheldFriendly" content="True" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="robots" content="index, follow" />

  <link href="https://fonts.googleapis.com/css?family=Source+Code+Pro|Source+Sans+Pro:300,400,400i,700" rel="stylesheet">

    <link rel="stylesheet/less" type="text/css" href="http://guqian110.github.io/theme/stylesheet/style.less">
    <script src="//cdnjs.cloudflare.com/ajax/libs/less.js/2.5.1/less.min.js" type="text/javascript"></script>

  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/pygments/monokai.min.css">
  <link rel="stylesheet" type="text/css" href="http://guqian110.github.io/theme/font-awesome/css/font-awesome.min.css">

    <link href="http://guqian110.github.io/static/custom.css" rel="stylesheet">

    <link href="http://guqian110.github.io/feeds/all.atom.xml" type="application/atom+xml" rel="alternate" title="Qian's Blog Atom">


    <link rel="shortcut icon" href="images/favicon.png" type="image/x-icon">
    <link rel="icon" href="images/favicon.png" type="image/x-icon">


    <!-- Chrome, Firefox OS and Opera -->
    <meta name="theme-color" content="#333333">
    <!-- Windows Phone -->
    <meta name="msapplication-navbutton-color" content="#333333">
    <!-- iOS Safari -->
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <!-- Microsoft EDGE -->
    <meta name="msapplication-TileColor" content="#333333">

<meta name="author" content="Qian Gu" />
<meta name="description" content="总结 Verilog 模块化建模的技术" />
<meta name="keywords" content="parameterization">

<meta property="og:site_name" content="Qian's Blog"/>
<meta property="og:title" content="Verilog 中的参数化建模"/>
<meta property="og:description" content="总结 Verilog 模块化建模的技术"/>
<meta property="og:locale" content="zh_CN"/>
<meta property="og:url" content="http://guqian110.github.io/posts/ic/parameterization_modeling_in_veriog.html"/>
<meta property="og:type" content="article"/>
<meta property="article:published_time" content="2014-07-09 23:03:00+08:00"/>
<meta property="article:modified_time" content=""/>
<meta property="article:author" content="http://guqian110.github.io/author/qian-gu.html">
<meta property="article:section" content="IC"/>
<meta property="article:tag" content="parameterization"/>
<meta property="og:image" content="images/logo.png">

  <title>Qian's Blog &ndash; Verilog 中的参数化建模</title>

</head>
<body>
  <aside>
    <div>
      <a href="http://guqian110.github.io">
        <img src="images/logo.png" alt="Qian Gu" title="Qian Gu">
      </a>
      <h1><a href="http://guqian110.github.io">Qian Gu</a></h1>

<p>Stay hungry. Stay foolish.</p>

      <ul class="social">
        <li><a class="sc-envelope-o" href="mailto:guqian110@163.com" target="_blank"><i class="fa fa-envelope-o"></i></a></li>
        <li><a class="sc-github" href="https://github.com/guqian110" target="_blank"><i class="fa fa-github"></i></a></li>
        <li><a class="sc-rss" href="/feeds/all.atom.xml" target="_blank"><i class="fa fa-rss"></i></a></li>
      </ul>
    </div>


  </aside>
  <main>

    <nav>
      <a href="http://guqian110.github.io">Home</a>

      <a href="/authors.html">Authors</a>
      <a href="/archives.html">Archives</a>
      <a href="/categories.html">Categories</a>
      <a href="/tags.html">Tags</a>

      <a href="http://guqian110.github.io/feeds/all.atom.xml">Atom</a>

    </nav>

<article class="single">
  <header>
      
    <h1 id="parameterization_modeling_in_veriog">Verilog 中的参数化建模</h1>
    <p>
      Posted on 2014-07-09 23:03 in <a href="http://guqian110.github.io/category/ic.html">IC</a>

    </p>
  </header>


  <div>
    <p>和写软件程序一样，我们也希望 Verilog 的模块也可以重利用。要使模块可以重复利用，关键就在于避免硬编码(hard literal)，使模块参数化。</p>
<p>参数化建模的好处是可以使代码清晰，便于后续维护和修改。</p>
<p>Verilog 的参数化建模是有一定限制的，它的参数值是编译时计算的，不会引入任何实际的硬件电路。参数必须在编译时确定值。也就是说只能达到动态编译，固态运行，而非软件的动态编译，动态运行。</p>
<p>这主要是因为它是描述(Description)硬件的语言，而非软件设计(Design)语言。</p>
<p>比如一个计数器，我们可以设置一个参数来指定它的计数周期(动态编译)，但是这个计数周期在综合之后就是固定值了(固态运行)，不能在运行的时候动态地改为另外一个值(除非电路综合时同时产生了多个计数器，这种情况不算真正意义上的动态运行，而且也达不到真正意义上的动态运行，因为不可能把所有可能的计数器都实现了备用，耗费资源而且没有实际意义)。</p>
<p>参数化建模的主要目的是：</p>
<p><strong>提高模块的通用性，只需要修改参数，不用修改其他代码就可以适用于不同的环境中。</strong></p>
<p>总结一下我找到的资料，具体的参数化建模方法一共就 3 种：</p>
<ol>
<li>
<p><code>`define</code> 宏定义</p>
</li>
<li>
<p><code>parameter</code> 模块参数化</p>
</li>
<li>
<p><code>`ifdef</code> 等 条件编译</p>
</li>
</ol>
<p>下面详细说明</p>
<p><br></p>
<h2>Define Macro Substitution</h2>
<hr>
<p><code>`define</code> 是编译器指令，功能是全局宏定义的文本代替。它类似于 C 语言中的 <code>#define</code>，用法如下：</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">// define</span>
<span class="cp">`define     WORD_REG    reg     [31:0]</span>

<span class="c1">// using</span>
<span class="no">`WORD_REG</span>   <span class="n">reg32</span><span class="p">;</span>
</pre></div>
</td></tr></table>

<p><strong>Problem</strong></p>
<p>`define 定义的宏的作用域是全局的，这种机制会导致两个问题</p>
<ol>
<li>
<p>可能会有在不同文件中发生重定义的问题</p>
</li>
<li>
<p>编译顺序有要求 file-order dependent，必须确保使用前，宏定义有效，所以每个使用到宏定义的源文件必须包含这个头文件，这会导致多重包含的问题。</p>
</li>
</ol>
<p><strong>Solution</strong></p>
<ol>
<li>
<p>对于第一个问题，尽可能把所有的宏定义放在同一个头文件中，比如 "global_define.vh"</p>
</li>
<li>
<p>对于第二个问题，和 C++ 类似，头文件应该使用头文件保护符。</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">// global_define.vh head file</span>
<span class="no">`ifndef</span> <span class="no">GLOBAL_DEFINE_VH</span>
<span class="cp">    `define     MAX = 8</span>
<span class="cp">    `define     SIZE = 4</span>
    <span class="c1">// ...</span>
<span class="no">`enif</span>
</pre></div>
</td></tr></table>

</li>
</ol>
<h3>Guideline</h3>
<ol>
<li>
<p>只有那些要求有全局作用域、并且在其他地方不会被修改的常量才用 define 来定义</p>
</li>
<li>
<p>对于那些只限于模块内的常量，不要使用 define</p>
</li>
<li>
<p>尽可能将所有的 define 都放在同一个文件中，然后在编译时先读取这个文件</p>
</li>
<li>
<p>不要使用 <code>`undef</code> </p>
</li>
</ol>
<h2>Parameter</h2>
<hr>
<h3>Parameter</h3>
<p>应该避免硬编码设计 <code>hard literal</code>，使用参数 <code>parameter</code> 来代替。举个例子</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6
7
8</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">// use parameter</span>
<span class="k">parameter</span>   <span class="no">SIZE</span> <span class="o">=</span> <span class="mh">8</span><span class="p">,</span>
            <span class="no">MAX</span> <span class="o">=</span> <span class="mh">10</span><span class="p">;</span>

<span class="kt">reg</span>     <span class="p">[</span><span class="no">SIZE</span> <span class="o">-</span> <span class="mh">1</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span>      <span class="n">din_r</span><span class="p">;</span>

<span class="c1">// DO NOT use hard literal</span>
<span class="kt">reg</span>     <span class="p">[</span><span class="mh">7</span> <span class="o">:</span> <span class="mh">0</span><span class="p">]</span>     <span class="n">din_r</span><span class="p">;</span>
</pre></div>
</td></tr></table>

<h3>Localparam</h3>
<p>Verilog-2001 中添加了一个新的关键字 <code>localparam</code>，用来定义模块内部的、不能被其他模块修改的局部常量，概念类似于 C++ 中 class 的 protect 成员。</p>
<p>虽然 localparam 不能被外部模块修改，但是它可以用 parameter 来初始化。</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">parameter</span>  <span class="no">N</span> <span class="o">=</span> <span class="mh">8</span><span class="p">;</span>
<span class="k">localparam</span> <span class="no">N1</span> <span class="o">=</span> <span class="no">N</span> <span class="o">-</span> <span class="mh">1</span><span class="p">;</span>
</pre></div>
</td></tr></table>

<h3>Parameter Redefinition</h3>
<p>在 Verilog-2001 出现之前，Verilog-1995 中只有两种方法实现参数重定义：</p>
<ol>
<li>使用 # 符号，顺序列表重定义</li>
<li>使用 defparam</li>
</ol>
<p>逐个讨论</p>
<h4>1. Uisng <code>#</code></h4>
<p><strong>Syntax</strong></p>
<p>举个栗子，模块 myreg</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">module</span> <span class="n">myreg</span> <span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">);</span>
    <span class="k">parameter</span>   <span class="n">Trst</span> <span class="o">=</span> <span class="mh">1</span><span class="p">,</span>
                <span class="n">Tclk</span> <span class="o">=</span> <span class="mh">1</span><span class="p">,</span>
                <span class="no">SIZE</span> <span class="o">=</span> <span class="mh">4</span><span class="p">;</span>
    <span class="c1">// ...</span>
<span class="k">endmodule</span>
</pre></div>
</td></tr></table>

<p>在上一层的模块中传递参数例化这个模块</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">module</span>  <span class="n">bad_warpper</span> <span class="p">(</span><span class="n">q</span><span class="p">,</span> <span class="n">d</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span> <span class="n">rst</span><span class="p">)</span>
    <span class="c1">// legal parameter passing</span>
    <span class="n">myreg</span>   <span class="p">#(</span><span class="mh">1</span><span class="p">,</span> <span class="mh">1</span><span class="p">,</span> <span class="mh">8</span><span class="p">)</span> <span class="n">r1</span><span class="p">(.</span><span class="n">q</span><span class="p">(</span><span class="n">q</span><span class="p">),</span> <span class="p">.</span><span class="n">d</span><span class="p">(</span><span class="n">d</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="p">);</span>
    <span class="c1">// illegal parameter passing</span>
    <span class="c1">// myreg #(,,8) r1(.q(q), .d(d), .clk(clk), .rst(rst) );</span>
<span class="k">endmodule</span>
</pre></div>
</td></tr></table>

<p><strong>Pro</strong></p>
<p>虽然每次例化都要说明所有的参数值，但是比第二种方法好</p>
<p><strong>Con</strong></p>
<p>每次例化都要说明所有的参数值。</p>
<h4>2. Using <code>defparam</code></h4>
<p><strong>Syntax</strong></p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">defparam</span> <span class="n">path</span><span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
</pre></div>
</td></tr></table>

<p>比如在上面的例子中</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="k">defparam</span>    <span class="n">r1</span><span class="p">.</span><span class="no">SIZE</span> <span class="o">=</span> <span class="mh">8</span><span class="p">;</span>
</pre></div>
</td></tr></table>

<p><strong>Pro</strong></p>
<p>可以放在任何文件的任何地方，不用再重复没有修改的参数值</p>
<p><strong>Con</strong></p>
<p>因为 defparam 有这么 "强" 的功能，反而会导致一系列的问题</p>
<ol>
<li>
<p>Hierarchical deparam. </p>
<p>比如顶层模块使用 defparam 修改子模块的参数，子模块中又使用 defparam 修改顶层模块要传递进来的参数，形成一个环，这样子可能导致综合时不提示错误，但是结果与预期不符。</p>
</li>
<li>
<p>Multiple defparams</p>
<p>在 单个文件 / 多个文件 中重复定义 defparam，会有微妙的问题，Verilog-1995 中没有定义这种现象，实际结果依赖于使用的综合工具。</p>
</li>
</ol>
<p>因为 defparam 有这么多缺点，所以在 2001 年之前，Synopsys 是不支持 defparam 的，网上很多转载的博客都说 defparam 是不可综合的，实际上在后来，Synopsys 在压力之下添加了对其的支持。而我用 XST 也证明是支持 defparam 可综合。</p>
<p>综上原因，Verilog Standards Group (VSG) 倡议大家抵制使用 defparam，大神 Clifford E. Cummings 在论文中建议综合工具如果用户坚持使用 defparam 语句，必须添加以一个参数 <code>+Iamstupid</code>...</p>
<blockquote>
<p>"The Verilog compiler found a defparam statement in the source code at
(file_name/line#).
To use defparam statements in the Verilog source code, you must include the switch
+Iamstupid on the command line which will degrade compiler performance and introduce
potential problems but is bug-compatible with Verilog-1995 implementations.
Defparam statements can be replaced with named parameter redefinition as define by
the IEEE Verilog-2001 standard."</p>
</blockquote>
<p><em>总结一下，可以发现 Verilog-1995 中的两种方法都不怎么好，显然 VSG 也发现了这个问题，所以在 Verilog-2001 中，出现了第三种方法，并且墙裂推荐使用这种新方法。</em></p>
<h4>3. Using named parameter redefinition</h4>
<p><strong>Syntax</strong></p>
<p>类似于模块例化时端口连接的方式，比如上例中只想改变 SIZE 的值</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="n">myreg</span>   <span class="p">#(.</span><span class="no">SIZE</span><span class="p">(</span><span class="mh">8</span><span class="p">))</span> <span class="n">r1</span><span class="p">(.</span><span class="n">q</span><span class="p">(</span><span class="n">q</span><span class="p">),</span> <span class="p">.</span><span class="n">d</span><span class="p">(</span><span class="n">d</span><span class="p">),</span> <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span> <span class="p">.</span><span class="n">rst</span><span class="p">(</span><span class="n">rst</span><span class="p">)</span> <span class="p">);</span>
</pre></div>
</td></tr></table>

<p><strong>Pro</strong></p>
<p>结合了前两种方法的有点，既显示说明了哪个参数值改变了，也将参数传递放在了实例化的语句中。这种方法是最干净的 (cleanest) 方法，不依赖于任何综合工具。</p>
<p><strong>Con</strong></p>
<p>貌似没有～</p>
<h3>Guideline</h3>
<ol>
<li>不要使用 defparam，应该使用 named parameter redefinition。</li>
</ol>
<h3>Example</h3>
<ol>
<li>
<p>clock cycle definition</p>
<p>因为时钟是一个设计中最基本的常量，它不会在随着模块变化，所以应该用 <code>`define</code> 来定义，并且将它放在顶层的头文件中。</p>
</li>
<li>
<p>FSM</p>
<p>在一个设计中可能有不止一个 FSM，而通常 FSM 有一些共同的状态名字，比如 IDLE、READY、READ、WRITE、ERROR、DONE 等，所以应该用 <code>localparam</code> 来定义这些常量。</p>
</li>
</ol>
<p><br></p>
<h2>Conditional Compilation</h2>
<hr>
<p>Verilog 的条件编译和 C 也十分类似。前面介绍 define 时，已经用到了条件编译中的 <code>`ifdef</code>。条件编译一共有 5 个关键字，分别是：</p>
<div class="highlight"><pre><span></span>`<span class="nv">ifdef</span>  `<span class="k">else</span>   `<span class="nv">elsif</span>  `<span class="k">endif</span>  `<span class="nv">ifndef</span>
</pre></div>


<p>条件编译一般在以下情况中使用</p>
<ol>
<li>
<p>选择一个模块的不同部分</p>
</li>
<li>
<p>选择不同的时序和结构</p>
</li>
<li>
<p>选择不同的仿真激励</p>
</li>
</ol>
<p><strong>Syntax</strong></p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre> 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="c1">// example1</span>
<span class="no">`ifdef</span> <span class="n">text_macro</span>
    <span class="c1">// do something</span>
<span class="no">`endif</span>

<span class="c1">// example2</span>
<span class="no">`ifdef</span> <span class="n">text_macro</span>
    <span class="c1">// do something</span>
<span class="no">`else</span>
    <span class="c1">// do something</span>
<span class="no">`endif</span>

<span class="c1">// example3</span>
<span class="no">`ifdef</span> <span class="n">text_macro</span>
    <span class="c1">// do something</span>
<span class="no">`elsif</span>
    <span class="c1">// do something</span>
<span class="no">`else</span>
    <span class="c1">// do something</span>
<span class="no">`endif</span>

<span class="c1">// example4</span>
<span class="no">`ifndef</span> <span class="n">text_macro</span>
    <span class="c1">// do something</span>
<span class="no">`else</span>
    <span class="c1">// do something</span>
<span class="no">`endif</span>
</pre></div>
</td></tr></table>

<p>条件编译是一个非常好的技术，它可以帮助我们更好的管理代码。</p>
<p>举个栗子，比如我们写了一个程序，在 debug 阶段，在程序中添加了很多显示中间变量的语句，到最后 release 时，当然要去掉这些语句。最差的方法当然是删掉这些代码，但是如果以后我们还想 debug 时，又得手动写，而且时间长了，我们自己都记不清该加哪些语句了。稍微好点的方法是把它们注释起来，但是同样，时间长了，哪些该注释，那些不该注释又混淆了。最好的方法就是用条件编译。我们可以定义一个宏 DEBUG</p>
<table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>1
2
3
4
5
6
7
8</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="cp">`define DEBUG</span>

<span class="c1">// conditional compilation</span>
<span class="no">`ifdef</span> <span class="no">DEBUG</span>
    <span class="c1">// debug</span>
<span class="no">`else</span>
    <span class="c1">// release</span>
<span class="no">`endif</span>
</pre></div>
</td></tr></table>

<p>这样，我们只需要选择是否注释第一行的宏定义就可快速在 debug 和 release 之间切换。</p>
<p>再比如在 Verilog 的模块中，针对不同的应用环境，我们要实现不同的模块，这时候也可以使用条件编译选择具体综合哪段代码。</p>
<p><br></p>
<h2>Summary</h2>
<hr>
<p>总结一下，就是一下几点</p>
<p><strong>Guideline</strong></p>
<ol>
<li>
<p>只有那些要求有全局作用域、并且在其他地方不会被修改的常量才用 define 来定义</p>
</li>
<li>
<p>对于那些只限于模块内的常量，不要使用 define</p>
</li>
<li>
<p>尽可能将所有的 define 都放在同一个文件中，然后在编译时先读取这个文件</p>
</li>
<li>
<p>不要使用 <code>`undef</code> </p>
</li>
<li>
<p>不要使用 defparam，应该使用 named parameter redefinition。</p>
</li>
<li>
<p>需要时使用条件编译</p>
</li>
</ol>
<p><br></p>
<h2>Reference</h2>
<p>IEEE Std 1364-1995</p>
<p>IEEE Std 1364-2001</p>
<p><a href="http://www.sunburst-design.com/papers/CummingsHDLCON2002_Parameters_rev1_2.pdf">New Verilog-2001 Techniques for Creating Parameterized Models</a></p>
<p><a href="http://www.cnblogs.com/oomusou/archive/2008/07/09/verilog_parameter.html">(原创) 如何使用参数式模组? (SOC) (Verilog) (C/C++) (template)</a></p>
<p><a href="http://blog.chinaaet.com/detail/14875">艾米电子 - 参数与常量，Verilog</a></p>
<p><a href="http://www.eefocus.com/ilove314/blog/2012-03/231583_52a1d.html">Verilog代码可移植性设计</a></p>
  </div>
  <div class="tag-cloud">
    <p>
      <a href="http://guqian110.github.io/tag/parameterization.html">parameterization</a>
    </p>
  </div>


  <div class="neighbors">
    <a class="btn float-left" href="http://guqian110.github.io/posts/ic/fpga_digital_processing_basic_2.html" title="FPGA 数字处理基础 (2)">
      <i class="fa fa-angle-left"></i> Previous Post
    </a>
    <a class="btn float-right" href="http://guqian110.github.io/posts/ic/the_clock_design_in_fpga_1_summary_of_clock_resource.html" title="FPGA 时钟设计 1 —— 时钟资源总结">
      Next Post <i class="fa fa-angle-right"></i>
    </a>
  </div>



</article>

    <footer>
<p>
  &copy;  2020 - This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>
</p>
<p>Powered by <a href="http://getpelican.com" target="_blank">Pelican</a> - <a href="https://github.com/alexandrevicenzi/flex" target="_blank">Flex</a> theme by <a href="http://alexandrevicenzi.com" target="_blank">Alexandre Vicenzi</a></p><p>
  <a rel="license"
     href="http://creativecommons.org/licenses/by-sa/4.0/"
     target="_blank">
    <img alt="Creative Commons License"
         title="Creative Commons License"
         style="border-width:0"
           src="https://i.creativecommons.org/l/by-sa/4.0/80x15.png"
         width="80"
         height="15"/>
  </a>
</p>    </footer>
  </main>




<script type="application/ld+json">
{
  "@context" : "http://schema.org",
  "@type" : "Blog",
  "name": " Qian's Blog ",
  "url" : "http://guqian110.github.io",
  "image": "images/logo.png",
  "description": "Qian's Thoughts and Writings"
}
</script>

<a href="https://github.com/guqian110/guqian110.github.io" class="github-corner" aria-label="View source on Github">
    <svg width="80"
         height="80"
         viewBox="0 0 250 250"
         style="fill:#151513; color:#fff; position: absolute; top: 0; border: 0; right: 0;"
         aria-hidden="true">
        <path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path>
        <path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2"
              fill="currentColor"
              style="transform-origin: 130px 106px;"
              class="octo-arm">
        </path>
        <path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z"
              fill="currentColor"
              class="octo-body">
        </path>
    </svg>
</a>
<style>.github-corner:hover .octo-arm{animation:octocat-wave 560ms ease-in-out}@keyframes octocat-wave{0%,100%{transform:rotate(0)}20%,60%{transform:rotate(-25deg)}40%,80%{transform:rotate(10deg)}}@media (max-width:500px){.github-corner:hover .octo-arm{animation:none}.github-corner .octo-arm{animation:octocat-wave 560ms ease-in-out}}</style></body>
</html>