#ifndef DEVICE_IRQ_HH
#define DEVICE_IRQ_HH

#include "lib/types.hh"

namespace hal {
    enum struct irq_dev_n_t : lib::s32 {
        WWDG = 0,
        PVD = 1,
        TAMP_stamp = 2,
        RTC_wkup = 3,
        FLASH = 4,
        RCC = 5,
        EXTI0 = 6,
        EXTI1 = 7,
        EXTI2 = 8,
        EXTI3 = 9,
        EXTI4 = 10,
        DMA1_channel1 = 11,
        DMA1_channel2 = 12,
        DMA1_channel3 = 13,
        DMA1_channel4 = 14,
        DMA1_channel5 = 15,
        DMA1_channel6 = 16,
        DMA1_channel7 = 17,
        ADC = 18,
        CAN1_TX = 19,
        CAN1_RX0 = 20,
        CAN1_RX1 = 21,
        CAN1_SCE = 22,
        EXTI9_5 = 23,
        TIM1_BRK_TIM9 = 24,
        TIM1_UP_TIM10 = 25,
        TIM1_TRG_COM_TIM11 = 26,
        TIM1_CC = 27,
        TIM2 = 28,
        TIM3 = 29,
        TIM4 = 30,
        I2C1_EV = 31,
        I2C1_ER = 32,
        I2C2_EV = 33,
        I2C2_ER = 34,
        SPI1 = 35,
        SPI2 = 36,
        USART1 = 37,
        USART2 = 38,
        USART3 = 39,
        EXTI15_10 = 40,
        RTC_Alarm = 41,
        OTG_FS_wkup = 42,
        TIM8_BRK_TIM12 = 43,
        TIM8_UP_TIM13 = 44,
        TIM8_TRG_COM_TIM14 = 45,
        TIM8_CC = 46,
        DMA1_channel8 = 47,
        FSMC = 48,
        SDIO = 49,
        TIM5 = 50,
        SPI3 = 51,
        UART4 = 52,
        UART5 = 53,
        TIM6_DAC = 54,
        TIM7 = 55,
        DMA2_channel1 = 56,
        DMA2_channel2 = 57,
        DMA2_channel3 = 58,
        DMA2_channel4 = 59,
        DMA2_channel5 = 60,
        ETH = 61,
        ETH_wkup = 62,
        CAN2_TX = 63,
        CAN2_RX0 = 64,
        CAN2_RX1 = 65,
        CAN2_SCE = 66,
        OTG_FS = 67,
        DMA2_channel6 = 68,
        DMA2_channel7 = 69,
        DMA2_channel8 = 70,
        USART6 = 71,
        I2C3_EV = 72,
        I2C3_ER = 73,
        OTG_HS_EP1_OUT = 74,
        OTG_HS_EP1_IN = 75,
        OTG_HS_WKUP = 76,
        OTG_HS = 77,
        DCMI = 78,
        CRYP = 79,
        HASH_RNG = 80,
        FPU = 81,
    };
}

#endif // DEVICE_IRQ_HH
