Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 990590b0725c4266bea611a3f5275aa3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullSubstract_sim_behav xil_defaultlib.FullSubstract_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port I1 [C:/Users/10341/ass3_1/ass3_1.srcs/sources_1/new/Full_Subtracter.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.four_one_MUX
Compiling module xil_defaultlib.Full_Subtracter
Compiling module xil_defaultlib.FullSubstract_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot FullSubstract_sim_behav
