#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12772ed80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x127704180 .scope module, "GumnutCore" "GumnutCore" 3 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "clkEn_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 1 "int_req_i";
    .port_info 4 /INPUT 1 "inst_ack_i";
    .port_info 5 /OUTPUT 12 "inst_addr_o";
    .port_info 6 /INPUT 18 "inst_dat_i";
    .port_info 7 /INPUT 8 "data_dat_i";
    .port_info 8 /INPUT 8 "port_dat_i";
    .port_info 9 /OUTPUT 8 "port_data_o";
    .port_info 10 /OUTPUT 8 "dat_o";
    .port_info 11 /OUTPUT 8 "addr_o";
    .port_info 12 /OUTPUT 1 "we_o";
    .port_info 13 /OUTPUT 1 "stb_o";
    .port_info 14 /OUTPUT 1 "cyc_o";
    .port_info 15 /INPUT 1 "data_ack_i";
    .port_info 16 /INPUT 1 "port_ack_i";
    .port_info 17 /OUTPUT 1 "int_ack_o";
v0x127767300_0 .net "ALUEn_c", 0 0, L_0x12776b510;  1 drivers
v0x127760800_0 .net "ALUFR_c", 0 0, L_0x12776b8e0;  1 drivers
v0x1277673d0_0 .net "ALUOp_c", 3 0, v0x127759300_0;  1 drivers
v0x127767460_0 .net "PCEn_c", 0 0, L_0x12776ba00;  1 drivers
v0x1277674f0_0 .net "PCoper_c", 3 0, v0x127759420_0;  1 drivers
v0x127767580_0 .net "RegMux_c", 1 0, v0x127759510_0;  1 drivers
v0x127767620_0 .net "RegWrt_c", 0 0, L_0x12776bad0;  1 drivers
v0x1277676b0_0 .net "StmMux_c", 0 0, L_0x12776be10;  1 drivers
v0x127767740_0 .net "addr_e", 11 0, L_0x12776dde0;  1 drivers
v0x1277678d0_0 .net "addr_o", 7 0, L_0x12776e2e0;  1 drivers
v0x127767960_0 .net "ccC_e", 0 0, v0x1277626f0_0;  1 drivers
v0x1277679f0_0 .net "ccZ_e", 0 0, v0x127762eb0_0;  1 drivers
o0x1080198a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127767a80_0 .net "clkEn_i", 0 0, o0x1080198a0;  0 drivers
o0x108018e20 .functor BUFZ 1, C4<z>; HiZ drive
v0x127767b10_0 .net "clk_i", 0 0, o0x108018e20;  0 drivers
v0x127767ba0_0 .var "cyc_o", 0 0;
v0x127767c30_0 .var "dat_o", 7 0;
o0x108018eb0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127767cc0_0 .net "data_ack_i", 0 0, o0x108018eb0;  0 drivers
v0x127767e50_0 .net "data_cyc_c", 0 0, L_0x12776c410;  1 drivers
o0x10801b130 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x127767ee0_0 .net "data_dat_i", 7 0, o0x10801b130;  0 drivers
v0x127767f70_0 .net "data_stb_c", 0 0, L_0x12776cdc0;  1 drivers
v0x127768000_0 .net "data_we_c", 0 0, L_0x12776c5b0;  1 drivers
v0x127768090_0 .net "disp_e", 7 0, L_0x12776df90;  1 drivers
v0x1277681a0_0 .net "func_e", 2 0, L_0x12776d7b0;  1 drivers
o0x108018fd0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127768230_0 .net "inst_ack_i", 0 0, o0x108018fd0;  0 drivers
v0x1277682c0_0 .net "inst_addr_o", 11 0, L_0x12776cb80;  1 drivers
v0x127768350_0 .net "inst_cyc_c", 0 0, L_0x12776bd10;  1 drivers
o0x10801ad70 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1277683e0_0 .net "inst_dat_i", 17 0, o0x10801ad70;  0 drivers
v0x1277684b0_0 .net "inst_stb_c", 0 0, L_0x12776c300;  1 drivers
v0x127768540_0 .var "int_ack_o", 0 0;
v0x1277685d0_0 .net "int_c", 0 0, L_0x12776c0e0;  1 drivers
o0x108019030 .functor BUFZ 1, C4<z>; HiZ drive
v0x127768660_0 .net "int_req_i", 0 0, o0x108019030;  0 drivers
v0x1277686f0_0 .net "intc_e", 0 0, v0x12775e060_0;  1 drivers
v0x127768800_0 .net "intz_e", 0 0, v0x12775e130_0;  1 drivers
v0x127768a90_0 .net "op2_c", 0 0, L_0x12776b640;  1 drivers
v0x127768b20_0 .net "op_e", 6 0, L_0x12776d4b0;  1 drivers
L_0x108050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127768bb0_0 .net "pop_c", 0 0, L_0x108050688;  1 drivers
o0x108019210 .functor BUFZ 1, C4<z>; HiZ drive
v0x127768c40_0 .net "port_ack_i", 0 0, o0x108019210;  0 drivers
o0x10801b160 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x127768cd0_0 .net "port_dat_i", 7 0, o0x10801b160;  0 drivers
v0x127768d60_0 .var "port_data_o", 7 0;
v0x127768df0_0 .net "port_we_c", 0 0, L_0x12776c240;  1 drivers
L_0x1080506d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x127768e80_0 .net "push_c", 0 0, L_0x1080506d0;  1 drivers
v0x127768f10_0 .net "reti_c", 0 0, L_0x12776bc30;  1 drivers
o0x1080199c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x127768fa0_0 .net "rst_i", 0 0, o0x1080199c0;  0 drivers
v0x127769030_0 .var "stb_o", 0 0;
v0x1277690c0_0 .var "we_o", 0 0;
S_0x1277042f0 .scope module, "control_unit" "CtrlUnit" 3 40, 4 1 0, S_0x127704180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "int_req";
    .port_info 2 /INPUT 1 "inst_ack_i";
    .port_info 3 /INPUT 1 "data_ack_i";
    .port_info 4 /INPUT 1 "port_ack_i";
    .port_info 5 /INPUT 7 "op_i";
    .port_info 6 /INPUT 3 "func_i";
    .port_info 7 /OUTPUT 1 "op2_o";
    .port_info 8 /OUTPUT 4 "ALUOp_o";
    .port_info 9 /OUTPUT 1 "ALUFR_o";
    .port_info 10 /OUTPUT 1 "ALUEn_o";
    .port_info 11 /OUTPUT 1 "RegWrt_o";
    .port_info 12 /OUTPUT 2 "RegMux_o";
    .port_info 13 /OUTPUT 1 "PCEn_o";
    .port_info 14 /OUTPUT 4 "PCoper_o";
    .port_info 15 /OUTPUT 1 "ret_o";
    .port_info 16 /OUTPUT 1 "jsb_o";
    .port_info 17 /OUTPUT 1 "StmMux_o";
    .port_info 18 /OUTPUT 1 "reti_o";
    .port_info 19 /OUTPUT 1 "int_o";
    .port_info 20 /OUTPUT 1 "stb_o";
    .port_info 21 /OUTPUT 1 "cyc";
    .port_info 22 /OUTPUT 1 "port_we_o";
    .port_info 23 /OUTPUT 1 "data_we_o";
    .port_info 24 /OUTPUT 1 "data_stb_o";
    .port_info 25 /OUTPUT 1 "data_cyc_o";
enum0x127704d20 .enum4 (3)
   "fetch_state" 3'b000,
   "decode_state" 3'b001,
   "execute_state" 3'b010,
   "mem_state" 3'b011,
   "write_back_state" 3'b100,
   "int_state" 3'b101
 ;
L_0x127769b80 .functor AND 1, L_0x127769980, L_0x127769aa0, C4<1>, C4<1>;
L_0x127769da0 .functor AND 1, L_0x127769b80, L_0x127769c70, C4<1>, C4<1>;
L_0x127769f30 .functor AND 1, L_0x127769da0, L_0x127769e50, C4<1>, C4<1>;
L_0x12776a160 .functor AND 1, L_0x127769f30, L_0x12776a020, C4<1>, C4<1>;
L_0x12776a480 .functor AND 1, L_0x12776a210, L_0x12776a2f0, C4<1>, C4<1>;
L_0x12776a410 .functor AND 1, L_0x12776a620, L_0x12776a6c0, C4<1>, C4<1>;
L_0x12776aaf0 .functor AND 1, L_0x12776a8a0, L_0x12776a980, C4<1>, C4<1>;
L_0x12776ae40 .functor AND 1, L_0x12776abe0, L_0x12776acc0, C4<1>, C4<1>;
L_0x12776a390 .functor AND 1, L_0x12776aed0, L_0x12776afb0, C4<1>, C4<1>;
L_0x12776b5d0 .functor AND 1, L_0x12776b3d0, L_0x12776b470, C4<1>, C4<1>;
L_0x12776c300 .functor BUFZ 1, L_0x12776b5d0, C4<0>, C4<0>, C4<0>;
L_0x12776bd10 .functor OR 1, L_0x12776c370, L_0x12776c510, C4<0>, C4<0>;
L_0x12776c5b0 .functor OR 1, L_0x12776c740, L_0x12776b2c0, C4<0>, C4<0>;
L_0x12776cdc0 .functor OR 1, L_0x12776cbf0, L_0x12776c820, C4<0>, C4<0>;
L_0x12776c410 .functor OR 1, L_0x12776ceb0, L_0x12776cc90, C4<0>, C4<0>;
v0x12773e9e0_0 .net "ALUEn_o", 0 0, L_0x12776b510;  alias, 1 drivers
v0x127759260_0 .net "ALUFR_o", 0 0, L_0x12776b8e0;  alias, 1 drivers
v0x127759300_0 .var "ALUOp_o", 3 0;
v0x127759390_0 .net "PCEn_o", 0 0, L_0x12776ba00;  alias, 1 drivers
v0x127759420_0 .var "PCoper_o", 3 0;
v0x127759510_0 .var "RegMux_o", 1 0;
v0x1277595c0_0 .net "RegWrt_o", 0 0, L_0x12776bad0;  alias, 1 drivers
v0x127759660_0 .net "StmMux_o", 0 0, L_0x12776be10;  alias, 1 drivers
L_0x108050010 .functor BUFT 1, C4<0000110>, C4<0>, C4<0>, C4<0>;
v0x127759700_0 .net/2u *"_ivl_0", 6 0, L_0x108050010;  1 drivers
L_0x108050520 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x127759810_0 .net/2u *"_ivl_102", 6 0, L_0x108050520;  1 drivers
L_0x108050568 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x1277598c0_0 .net/2u *"_ivl_106", 2 0, L_0x108050568;  1 drivers
L_0x1080505b0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x127759970_0 .net/2u *"_ivl_110", 2 0, L_0x1080505b0;  1 drivers
L_0x1080505f8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x127759a20_0 .net/2u *"_ivl_114", 2 0, L_0x1080505f8;  1 drivers
L_0x108050640 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x127759ad0_0 .net/2u *"_ivl_118", 2 0, L_0x108050640;  1 drivers
L_0x1080500e8 .functor BUFT 1, C4<0011110>, C4<0>, C4<0>, C4<0>;
v0x127759b80_0 .net/2u *"_ivl_12", 6 0, L_0x1080500e8;  1 drivers
L_0x108050718 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x127759c30_0 .net/2u *"_ivl_126", 2 0, L_0x108050718;  1 drivers
L_0x108050760 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x127759ce0_0 .net/2u *"_ivl_130", 2 0, L_0x108050760;  1 drivers
L_0x1080507a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x127759e70_0 .net/2u *"_ivl_134", 2 0, L_0x1080507a8;  1 drivers
L_0x1080507f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x127759f00_0 .net/2u *"_ivl_140", 2 0, L_0x1080507f0;  1 drivers
v0x127759fb0_0 .net *"_ivl_142", 0 0, L_0x12776c370;  1 drivers
L_0x108050838 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12775a050_0 .net/2u *"_ivl_144", 2 0, L_0x108050838;  1 drivers
v0x12775a100_0 .net *"_ivl_146", 0 0, L_0x12776c510;  1 drivers
L_0x108050880 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x12775a1a0_0 .net/2u *"_ivl_150", 2 0, L_0x108050880;  1 drivers
L_0x1080508c8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12775a250_0 .net/2u *"_ivl_154", 2 0, L_0x1080508c8;  1 drivers
v0x12775a300_0 .net *"_ivl_156", 0 0, L_0x12776c740;  1 drivers
L_0x108050910 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x12775a3a0_0 .net/2u *"_ivl_158", 2 0, L_0x108050910;  1 drivers
L_0x108050130 .functor BUFT 1, C4<1111110>, C4<0>, C4<0>, C4<0>;
v0x12775a450_0 .net/2u *"_ivl_16", 6 0, L_0x108050130;  1 drivers
v0x12775a500_0 .net *"_ivl_160", 0 0, L_0x12776b2c0;  1 drivers
L_0x108050958 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12775a5a0_0 .net/2u *"_ivl_164", 2 0, L_0x108050958;  1 drivers
v0x12775a650_0 .net *"_ivl_166", 0 0, L_0x12776cbf0;  1 drivers
L_0x1080509a0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x12775a6f0_0 .net/2u *"_ivl_168", 2 0, L_0x1080509a0;  1 drivers
v0x12775a7a0_0 .net *"_ivl_170", 0 0, L_0x12776c820;  1 drivers
L_0x1080509e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12775a840_0 .net/2u *"_ivl_174", 2 0, L_0x1080509e8;  1 drivers
v0x127759d90_0 .net *"_ivl_176", 0 0, L_0x12776ceb0;  1 drivers
L_0x108050a30 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x12775aad0_0 .net/2u *"_ivl_178", 2 0, L_0x108050a30;  1 drivers
v0x12775ab60_0 .net *"_ivl_180", 0 0, L_0x12776cc90;  1 drivers
L_0x108050178 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x12775abf0_0 .net/2u *"_ivl_20", 6 0, L_0x108050178;  1 drivers
v0x12775ac90_0 .net *"_ivl_25", 0 0, L_0x127769980;  1 drivers
v0x12775ad30_0 .net *"_ivl_27", 0 0, L_0x127769aa0;  1 drivers
v0x12775add0_0 .net *"_ivl_28", 0 0, L_0x127769b80;  1 drivers
v0x12775ae80_0 .net *"_ivl_31", 0 0, L_0x127769c70;  1 drivers
v0x12775af20_0 .net *"_ivl_32", 0 0, L_0x127769da0;  1 drivers
v0x12775afd0_0 .net *"_ivl_35", 0 0, L_0x127769e50;  1 drivers
v0x12775b070_0 .net *"_ivl_36", 0 0, L_0x127769f30;  1 drivers
v0x12775b120_0 .net *"_ivl_39", 0 0, L_0x12776a020;  1 drivers
L_0x108050058 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x12775b1c0_0 .net/2u *"_ivl_4", 6 0, L_0x108050058;  1 drivers
L_0x1080501c0 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x12775b270_0 .net/2u *"_ivl_42", 6 0, L_0x1080501c0;  1 drivers
v0x12775b320_0 .net *"_ivl_44", 0 0, L_0x12776a210;  1 drivers
L_0x108050208 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x12775b3c0_0 .net/2u *"_ivl_46", 2 0, L_0x108050208;  1 drivers
v0x12775b470_0 .net *"_ivl_48", 0 0, L_0x12776a2f0;  1 drivers
L_0x108050250 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x12775b510_0 .net/2u *"_ivl_52", 6 0, L_0x108050250;  1 drivers
v0x12775b5c0_0 .net *"_ivl_54", 0 0, L_0x12776a620;  1 drivers
L_0x108050298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12775b660_0 .net/2u *"_ivl_56", 2 0, L_0x108050298;  1 drivers
v0x12775b710_0 .net *"_ivl_58", 0 0, L_0x12776a6c0;  1 drivers
L_0x1080502e0 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x12775b7b0_0 .net/2u *"_ivl_62", 6 0, L_0x1080502e0;  1 drivers
v0x12775b860_0 .net *"_ivl_64", 0 0, L_0x12776a8a0;  1 drivers
L_0x108050328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x12775b900_0 .net/2u *"_ivl_66", 2 0, L_0x108050328;  1 drivers
v0x12775b9b0_0 .net *"_ivl_68", 0 0, L_0x12776a980;  1 drivers
L_0x108050370 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v0x12775ba50_0 .net/2u *"_ivl_72", 6 0, L_0x108050370;  1 drivers
v0x12775bb00_0 .net *"_ivl_74", 0 0, L_0x12776abe0;  1 drivers
L_0x1080503b8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x12775bba0_0 .net/2u *"_ivl_76", 2 0, L_0x1080503b8;  1 drivers
v0x12775bc50_0 .net *"_ivl_78", 0 0, L_0x12776acc0;  1 drivers
L_0x1080500a0 .functor BUFT 1, C4<0111110>, C4<0>, C4<0>, C4<0>;
v0x12775bcf0_0 .net/2u *"_ivl_8", 6 0, L_0x1080500a0;  1 drivers
L_0x108050400 .functor BUFT 1, C4<1111110>, C4<0>, C4<0>, C4<0>;
v0x12775bda0_0 .net/2u *"_ivl_82", 6 0, L_0x108050400;  1 drivers
v0x12775be50_0 .net *"_ivl_84", 0 0, L_0x12776aed0;  1 drivers
L_0x108050448 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12775a8e0_0 .net/2u *"_ivl_86", 2 0, L_0x108050448;  1 drivers
v0x12775a990_0 .net *"_ivl_88", 0 0, L_0x12776afb0;  1 drivers
L_0x108050490 .functor BUFT 1, C4<1111110>, C4<0>, C4<0>, C4<0>;
v0x12775aa30_0 .net/2u *"_ivl_92", 6 0, L_0x108050490;  1 drivers
v0x12775bef0_0 .net *"_ivl_94", 0 0, L_0x12776b3d0;  1 drivers
L_0x1080504d8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12775bf90_0 .net/2u *"_ivl_96", 2 0, L_0x1080504d8;  1 drivers
v0x12775c040_0 .net *"_ivl_98", 0 0, L_0x12776b470;  1 drivers
v0x12775c0e0_0 .net "_wait", 0 0, L_0x12776a390;  1 drivers
v0x12775c180_0 .net "alu_immed", 0 0, L_0x1277698e0;  1 drivers
v0x12775c220_0 .net "alu_reg", 0 0, L_0x12776a160;  1 drivers
v0x12775c2c0_0 .net "branch", 0 0, L_0x1277694a0;  1 drivers
v0x12775c360_0 .net "clk", 0 0, o0x108018e20;  alias, 0 drivers
v0x12775c400_0 .var "currentState", 2 0;
v0x12775c4b0_0 .net "cyc", 0 0, L_0x12776bd10;  alias, 1 drivers
v0x12775c550_0 .net "data_ack_i", 0 0, o0x108018eb0;  alias, 0 drivers
v0x12775c5f0_0 .net "data_cyc_o", 0 0, L_0x12776c410;  alias, 1 drivers
v0x12775c690_0 .net "data_stb_o", 0 0, L_0x12776cdc0;  alias, 1 drivers
v0x12775c730_0 .net "data_we_o", 0 0, L_0x12776c5b0;  alias, 1 drivers
v0x12775c7d0_0 .net "func_i", 2 0, L_0x12776d7b0;  alias, 1 drivers
v0x12775c880_0 .net "inp", 0 0, L_0x12776aaf0;  1 drivers
v0x12775c920_0 .net "inst_ack_i", 0 0, o0x108018fd0;  alias, 0 drivers
v0x12775c9c0_0 .net "int_o", 0 0, L_0x12776c0e0;  alias, 1 drivers
v0x12775ca60_0 .net "int_req", 0 0, o0x108019030;  alias, 0 drivers
v0x12775cb00_0 .net "jsb_o", 0 0, L_0x1080506d0;  alias, 1 drivers
v0x12775cba0_0 .net "jump", 0 0, L_0x1277695c0;  1 drivers
v0x12775cc40_0 .net "ldm", 0 0, L_0x12776a410;  1 drivers
v0x12775cce0_0 .net "mem", 0 0, L_0x127769380;  1 drivers
v0x12775cd80_0 .net "misc", 0 0, L_0x127769700;  1 drivers
v0x12775ce20_0 .var "nextState", 2 0;
v0x12775ced0_0 .net "op2_o", 0 0, L_0x12776b640;  alias, 1 drivers
v0x12775cf70_0 .net "op_i", 6 0, L_0x12776d4b0;  alias, 1 drivers
v0x12775d020_0 .net "out", 0 0, L_0x12776ae40;  1 drivers
v0x12775d0c0_0 .net "port_ack_i", 0 0, o0x108019210;  alias, 0 drivers
v0x12775d160_0 .net "port_we_o", 0 0, L_0x12776c240;  alias, 1 drivers
v0x12775d200_0 .net "ret_o", 0 0, L_0x108050688;  alias, 1 drivers
v0x12775d2a0_0 .net "reti_o", 0 0, L_0x12776bc30;  alias, 1 drivers
v0x12775d340_0 .net "shift", 0 0, L_0x1277692c0;  1 drivers
v0x12775d3e0_0 .net "stb_o", 0 0, L_0x12776c300;  alias, 1 drivers
v0x12775d480_0 .net "stby", 0 0, L_0x12776b5d0;  1 drivers
v0x12775d520_0 .net "stm", 0 0, L_0x12776a480;  1 drivers
E_0x127744830 .event edge, v0x12775c400_0, v0x12775c2c0_0, v0x12775c7d0_0, v0x12775cba0_0;
E_0x127740fc0 .event edge, v0x12775cce0_0, v0x12775c7d0_0;
E_0x127743c40/0 .event edge, v0x12775d340_0, v0x12775cce0_0, v0x12775c2c0_0, v0x12775cba0_0;
E_0x127743c40/1 .event edge, v0x12775c7d0_0;
E_0x127743c40 .event/or E_0x127743c40/0, E_0x127743c40/1;
E_0x1277423c0 .event edge, v0x12775c400_0;
E_0x1277427b0 .event edge, v0x12775c400_0, v0x12775ca60_0;
E_0x127741fc0/0 .event edge, v0x12775c400_0, v0x12775cc40_0, v0x12775d520_0, v0x12775c550_0;
E_0x127741fc0/1 .event edge, v0x12775c880_0, v0x12775d020_0, v0x12775d0c0_0, v0x12775ca60_0;
E_0x127741fc0 .event/or E_0x127741fc0/0, E_0x127741fc0/1;
E_0x127741f00/0 .event edge, v0x12775c400_0, v0x12775cce0_0, v0x12775cc40_0, v0x12775d520_0;
E_0x127741f00/1 .event edge, v0x12775c550_0, v0x12775c880_0, v0x12775d020_0, v0x12775d0c0_0;
E_0x127741f00/2 .event edge, v0x12775ca60_0;
E_0x127741f00 .event/or E_0x127741f00/0, E_0x127741f00/1, E_0x127741f00/2;
E_0x1277420d0/0 .event edge, v0x12775c400_0, v0x12775c2c0_0, v0x12775ca60_0, v0x12775cba0_0;
E_0x1277420d0/1 .event edge, v0x12775cd80_0, v0x12775c0e0_0, v0x12775d480_0, v0x12775c180_0;
E_0x1277420d0/2 .event edge, v0x12775c220_0, v0x12775d340_0, v0x12775cce0_0;
E_0x1277420d0 .event/or E_0x1277420d0/0, E_0x1277420d0/1, E_0x1277420d0/2;
E_0x12773eb60 .event edge, v0x12775c400_0, v0x12775c920_0;
E_0x12773e450 .event posedge, v0x12775c360_0;
L_0x1277692c0 .cmp/eeq 7, L_0x12776d4b0, L_0x108050010;
L_0x127769380 .cmp/eeq 7, L_0x12776d4b0, L_0x108050058;
L_0x1277694a0 .cmp/eeq 7, L_0x12776d4b0, L_0x1080500a0;
L_0x1277695c0 .cmp/eeq 7, L_0x12776d4b0, L_0x1080500e8;
L_0x127769700 .cmp/eeq 7, L_0x12776d4b0, L_0x108050130;
L_0x1277698e0 .cmp/eeq 7, L_0x12776d4b0, L_0x108050178;
L_0x127769980 .reduce/nor L_0x1277692c0;
L_0x127769aa0 .reduce/nor L_0x127769380;
L_0x127769c70 .reduce/nor L_0x1277694a0;
L_0x127769e50 .reduce/nor L_0x1277695c0;
L_0x12776a020 .reduce/nor L_0x127769700;
L_0x12776a210 .cmp/eeq 7, L_0x12776d4b0, L_0x1080501c0;
L_0x12776a2f0 .cmp/eeq 3, L_0x12776d7b0, L_0x108050208;
L_0x12776a620 .cmp/eeq 7, L_0x12776d4b0, L_0x108050250;
L_0x12776a6c0 .cmp/eeq 3, L_0x12776d7b0, L_0x108050298;
L_0x12776a8a0 .cmp/eeq 7, L_0x12776d4b0, L_0x1080502e0;
L_0x12776a980 .cmp/eeq 3, L_0x12776d7b0, L_0x108050328;
L_0x12776abe0 .cmp/eeq 7, L_0x12776d4b0, L_0x108050370;
L_0x12776acc0 .cmp/eeq 3, L_0x12776d7b0, L_0x1080503b8;
L_0x12776aed0 .cmp/eeq 7, L_0x12776d4b0, L_0x108050400;
L_0x12776afb0 .cmp/eeq 3, L_0x12776d7b0, L_0x108050448;
L_0x12776b3d0 .cmp/eeq 7, L_0x12776d4b0, L_0x108050490;
L_0x12776b470 .cmp/eeq 3, L_0x12776d7b0, L_0x1080504d8;
L_0x12776b640 .cmp/eeq 7, L_0x12776d4b0, L_0x108050520;
L_0x12776b8e0 .cmp/eeq 3, v0x12775c400_0, L_0x108050568;
L_0x12776b510 .cmp/eeq 3, v0x12775c400_0, L_0x1080505b0;
L_0x12776bad0 .cmp/eeq 3, v0x12775c400_0, L_0x1080505f8;
L_0x12776ba00 .cmp/eeq 3, v0x12775c400_0, L_0x108050640;
L_0x12776be10 .cmp/eeq 3, v0x12775c400_0, L_0x108050718;
L_0x12776bc30 .cmp/eeq 3, v0x12775c400_0, L_0x108050760;
L_0x12776c0e0 .cmp/eeq 3, v0x12775c400_0, L_0x1080507a8;
L_0x12776c370 .cmp/eeq 3, v0x12775c400_0, L_0x1080507f0;
L_0x12776c510 .cmp/eeq 3, v0x12775c400_0, L_0x108050838;
L_0x12776c240 .cmp/eeq 3, v0x12775c400_0, L_0x108050880;
L_0x12776c740 .cmp/eeq 3, v0x12775c400_0, L_0x1080508c8;
L_0x12776b2c0 .cmp/eeq 3, v0x12775c400_0, L_0x108050910;
L_0x12776cbf0 .cmp/eeq 3, v0x12775c400_0, L_0x108050958;
L_0x12776c820 .cmp/eeq 3, v0x12775c400_0, L_0x1080509a0;
L_0x12776ceb0 .cmp/eeq 3, v0x12775c400_0, L_0x1080509e8;
L_0x12776cc90 .cmp/eeq 3, v0x12775c400_0, L_0x108050a30;
S_0x12774be80 .scope begin, "PCOperBlock" "PCOperBlock" 4 155, 4 155 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774bff0 .scope begin, "RegMuxBlock" "RegMuxBlock" 4 147, 4 147 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774c160 .scope begin, "aluBlock" "aluBlock" 4 129, 4 129 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774c2d0 .scope begin, "decodeBlock" "decodeBlock" 4 76, 4 76 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774c440 .scope begin, "executeBlock" "executeBlock" 4 87, 4 87 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774c5b0 .scope begin, "fetchBlock" "fetchBlock" 4 70, 4 70 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774c720 .scope begin, "intBlock" "intBlock" 4 120, 4 120 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774c890 .scope begin, "memBlock" "memBlock" 4 101, 4 101 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12774ca00 .scope begin, "writeBackBlock" "writeBackBlock" 4 114, 4 114 0, S_0x1277042f0;
 .timescale 0 0;
S_0x12775d830 .scope module, "pc_unit" "pcunit" 3 70, 5 5 0, S_0x127704180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "ClkEn_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 4 "PCoper_c_i";
    .port_info 4 /INPUT 12 "addr_e_i";
    .port_info 5 /INPUT 8 "disp_e_i";
    .port_info 6 /INPUT 1 "int_c_i";
    .port_info 7 /INPUT 1 "PCEn_c_i";
    .port_info 8 /INPUT 1 "ccC_e_i";
    .port_info 9 /INPUT 1 "ccZ_e_i";
    .port_info 10 /OUTPUT 12 "inst_addr_o";
    .port_info 11 /OUTPUT 1 "intc_o";
    .port_info 12 /OUTPUT 1 "intz_o";
L_0x12776cb80 .functor BUFZ 12, v0x12775f400_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x12775f8b0_0 .net "ClkEn_i", 0 0, o0x1080198a0;  alias, 0 drivers
v0x12775f970_0 .net "PCEn_c_i", 0 0, L_0x12776ba00;  alias, 1 drivers
v0x12775fa40_0 .net "PC_e", 11 0, v0x12775f400_0;  1 drivers
o0x108019e70 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v0x12775fad0_0 .net "PCnew_e", 11 0, o0x108019e70;  0 drivers
v0x12775fb60_0 .net "PCoper_c_i", 3 0, v0x127759420_0;  alias, 1 drivers
v0x12775fc70_0 .net "addr_e_i", 11 0, L_0x12776dde0;  alias, 1 drivers
v0x12775fd00_0 .net "ccC_e_i", 0 0, v0x1277626f0_0;  alias, 1 drivers
v0x12775fdd0_0 .net "ccZ_e_i", 0 0, v0x127762eb0_0;  alias, 1 drivers
o0x108019ea0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12775fea0_0 .net "clkEn_i", 0 0, o0x108019ea0;  0 drivers
v0x12775ffb0_0 .net "clk_i", 0 0, o0x108018e20;  alias, 0 drivers
v0x127760040_0 .net "disp_e_i", 7 0, L_0x12776df90;  alias, 1 drivers
v0x1277600d0_0 .net "inst_addr_o", 11 0, L_0x12776cb80;  alias, 1 drivers
v0x127760160_0 .net "intPC_e", 11 0, v0x12775e280_0;  1 drivers
v0x1277601f0_0 .net "int_c_i", 0 0, L_0x12776c0e0;  alias, 1 drivers
v0x1277602c0_0 .net "intc_o", 0 0, v0x12775e060_0;  alias, 1 drivers
v0x127760350_0 .net "intz_o", 0 0, v0x12775e130_0;  alias, 1 drivers
v0x1277603e0_0 .net "rst_i", 0 0, o0x1080199c0;  alias, 0 drivers
S_0x12775dae0 .scope module, "int_reg" "IntReg" 5 37, 6 1 0, S_0x12775d830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 12 "pc_o";
    .port_info 1 /INPUT 1 "c_i";
    .port_info 2 /INPUT 1 "z_i";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "cen";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /OUTPUT 1 "intc_o";
    .port_info 8 /OUTPUT 1 "intz_o";
    .port_info 9 /INPUT 12 "pc_i";
v0x12775ddc0_0 .net "c_i", 0 0, v0x1277626f0_0;  alias, 1 drivers
v0x12775de60_0 .net "cen", 0 0, o0x1080198a0;  alias, 0 drivers
v0x12775df00_0 .net "clk", 0 0, o0x108018e20;  alias, 0 drivers
v0x12775dfd0_0 .var "gClk", 0 0;
v0x12775e060_0 .var "intc_o", 0 0;
v0x12775e130_0 .var "intz_o", 0 0;
v0x12775e1d0_0 .net "pc_i", 11 0, v0x12775f400_0;  alias, 1 drivers
v0x12775e280_0 .var "pc_o", 11 0;
v0x12775e330_0 .net "rst", 0 0, o0x1080199c0;  alias, 0 drivers
v0x12775e440_0 .net "we", 0 0, L_0x12776c0e0;  alias, 1 drivers
v0x12775e4f0_0 .net "z_i", 0 0, v0x127762eb0_0;  alias, 1 drivers
E_0x12775dd90 .event posedge, v0x12775dfd0_0;
S_0x12775e620 .scope module, "new_pc" "NewPC" 5 25, 7 1 0, S_0x12775d830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "PCoper_i";
    .port_info 1 /INPUT 1 "carry_i";
    .port_info 2 /INPUT 1 "zero_i";
    .port_info 3 /INPUT 12 "stackaddr_i";
    .port_info 4 /INPUT 12 "intPC_i";
    .port_info 5 /INPUT 12 "PC_i";
    .port_info 6 /INPUT 8 "offset_i";
    .port_info 7 /INPUT 12 "addr_i";
    .port_info 8 /OUTPUT 12 "PC_o";
v0x12775e940_0 .net "PC_i", 11 0, v0x12775f400_0;  alias, 1 drivers
v0x12775ea10_0 .var "PC_o", 11 0;
v0x12775eab0_0 .net "PCoper_i", 3 0, v0x127759420_0;  alias, 1 drivers
v0x12775eb80_0 .net "addr_i", 11 0, L_0x12776dde0;  alias, 1 drivers
v0x12775ec20_0 .net "carry_i", 0 0, v0x1277626f0_0;  alias, 1 drivers
v0x12775ecf0_0 .net "intPC_i", 11 0, v0x12775e280_0;  alias, 1 drivers
v0x12775eda0_0 .net "offset_i", 7 0, L_0x12776df90;  alias, 1 drivers
L_0x108050a78 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x12775ee40_0 .net "stackaddr_i", 11 0, L_0x108050a78;  1 drivers
v0x12775eef0_0 .net "zero_i", 0 0, v0x127762eb0_0;  alias, 1 drivers
E_0x12775e8d0/0 .event edge, v0x127759420_0, v0x12775e1d0_0, v0x12775e4f0_0, v0x12775eda0_0;
E_0x12775e8d0/1 .event edge, v0x12775ddc0_0, v0x12775eb80_0, v0x12775e280_0, v0x12775ee40_0;
E_0x12775e8d0 .event/or E_0x12775e8d0/0, E_0x12775e8d0/1;
S_0x12775f0b0 .scope module, "prog_counter" "ProgCounter" 5 50, 8 1 0, S_0x12775d830;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "PC_i";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "cen";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 12 "PC_o";
v0x12775f340_0 .net "PC_i", 11 0, o0x108019e70;  alias, 0 drivers
v0x12775f400_0 .var "PC_o", 11 0;
v0x12775f4e0_0 .net "cen", 0 0, o0x108019ea0;  alias, 0 drivers
v0x12775f570_0 .net "clk", 0 0, o0x108018e20;  alias, 0 drivers
v0x12775f640_0 .var "gclk", 0 0;
v0x12775f710_0 .net "rst", 0 0, o0x1080199c0;  alias, 0 drivers
v0x12775f7a0_0 .net "we", 0 0, L_0x12776ba00;  alias, 1 drivers
E_0x12775f300 .event posedge, v0x12775f640_0;
S_0x127760640 .scope module, "processing_unit" "punit" 3 87, 9 9 0, S_0x127704180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "ClkEn_i";
    .port_info 2 /INPUT 1 "rst_i";
    .port_info 3 /INPUT 18 "inst_dat_i";
    .port_info 4 /INPUT 1 "inst_ack_i";
    .port_info 5 /INPUT 8 "data_dat_i";
    .port_info 6 /INPUT 8 "port_data_i";
    .port_info 7 /INPUT 2 "RegMux_c_i";
    .port_info 8 /INPUT 1 "RegWrt_c_i";
    .port_info 9 /INPUT 1 "op2_c_i";
    .port_info 10 /INPUT 4 "ALUOp_c_i";
    .port_info 11 /INPUT 1 "stm_mux_i";
    .port_info 12 /INPUT 1 "ALUFR_c_i";
    .port_info 13 /INPUT 1 "ALUEn_c_i";
    .port_info 14 /INPUT 1 "reti_c_i";
    .port_info 15 /INPUT 1 "intc_i";
    .port_info 16 /INPUT 1 "intz_i";
    .port_info 17 /INPUT 1 "ccC_e_i";
    .port_info 18 /OUTPUT 7 "op_o";
    .port_info 19 /OUTPUT 3 "func_o";
    .port_info 20 /OUTPUT 12 "addr_o";
    .port_info 21 /OUTPUT 8 "disp_o";
    .port_info 22 /OUTPUT 8 "res_o";
    .port_info 23 /OUTPUT 1 "ccC_e_o";
    .port_info 24 /OUTPUT 1 "ccZ_e_o";
L_0x12776e2e0 .functor BUFZ 8, v0x127761180_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x1277653c0_0 .net "ALUEn_c_i", 0 0, L_0x12776b510;  alias, 1 drivers
v0x127765460_0 .net "ALUFR_c_i", 0 0, L_0x12776b8e0;  alias, 1 drivers
v0x127765530_0 .net "ALUOp_c_i", 3 0, v0x127759300_0;  alias, 1 drivers
v0x127765600_0 .net "ALU_e", 7 0, v0x127761180_0;  1 drivers
v0x127765690_0 .net "ClkEn_i", 0 0, o0x1080198a0;  alias, 0 drivers
v0x1277657e0_0 .net "RegMux_c_i", 1 0, v0x127759510_0;  alias, 1 drivers
v0x127765870_0 .net "RegWrt_c_i", 0 0, L_0x12776bad0;  alias, 1 drivers
L_0x108050b08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x127765940_0 .net/2u *"_ivl_0", 7 0, L_0x108050b08;  1 drivers
v0x1277659d0_0 .net "addr_o", 11 0, L_0x12776dde0;  alias, 1 drivers
v0x127765ae0_0 .net "carry_e", 0 0, v0x127760f40_0;  1 drivers
v0x127765b70_0 .net "ccC_e_i", 0 0, v0x1277626f0_0;  alias, 1 drivers
v0x127765c00_0 .net "ccC_e_o", 0 0, v0x1277626f0_0;  alias, 1 drivers
v0x127765c90_0 .net "ccZ_e_o", 0 0, v0x127762eb0_0;  alias, 1 drivers
v0x127765da0_0 .net "clk_i", 0 0, o0x108018e20;  alias, 0 drivers
v0x127765e30_0 .net "count_e", 2 0, L_0x12776dce0;  1 drivers
v0x127765ec0_0 .net "dat_e", 7 0, v0x127764b90_0;  1 drivers
v0x127765f90_0 .net "data_dat_i", 7 0, o0x10801b130;  alias, 0 drivers
v0x127766120_0 .net "disp_o", 7 0, L_0x12776df90;  alias, 1 drivers
v0x1277661b0_0 .net "func_o", 2 0, L_0x12776d7b0;  alias, 1 drivers
v0x127766240_0 .net "immed_e", 7 0, L_0x12776dc40;  1 drivers
v0x1277662d0_0 .net "inst_ack_i", 0 0, o0x108018fd0;  alias, 0 drivers
v0x1277663a0_0 .net "inst_dat_i", 17 0, o0x10801ad70;  alias, 0 drivers
v0x127766430_0 .net "intc_i", 0 0, v0x12775e060_0;  alias, 1 drivers
v0x1277664c0_0 .net "intz_i", 0 0, v0x12775e130_0;  alias, 1 drivers
v0x127766550_0 .net "op2_c_i", 0 0, L_0x12776b640;  alias, 1 drivers
v0x127766620_0 .net "op2_e", 7 0, v0x127764430_0;  1 drivers
v0x1277666f0_0 .net "op_o", 6 0, L_0x12776d4b0;  alias, 1 drivers
v0x1277667c0_0 .net "port_data_i", 7 0, o0x10801b160;  alias, 0 drivers
v0x127766850_0 .net "rd_e", 2 0, L_0x12776db50;  1 drivers
v0x1277668e0_0 .net "res_o", 7 0, L_0x12776e2e0;  alias, 1 drivers
v0x127766970_0 .net "reti_c_i", 0 0, L_0x12776bc30;  alias, 1 drivers
v0x127766a40_0 .net "rs2_br_e", 2 0, L_0x12776e0a0;  1 drivers
v0x127766b10_0 .net "rs2_e", 2 0, L_0x12776d9b0;  1 drivers
v0x127766060_0 .net "rs_e", 2 0, L_0x12776d8d0;  1 drivers
v0x127766de0_0 .net "rsr2_e", 7 0, v0x127761ea0_0;  1 drivers
v0x127766eb0_0 .net "rsr_e", 7 0, v0x127762060_0;  1 drivers
v0x127766f80_0 .net "rst_i", 0 0, o0x1080199c0;  alias, 0 drivers
v0x127767010_0 .net "stm_mux_i", 0 0, L_0x12776be10;  alias, 1 drivers
v0x1277670e0_0 .net "zero_e", 0 0, v0x1277612e0_0;  1 drivers
L_0x12776e1c0 .functor MUXZ 8, L_0x108050b08, v0x127761180_0, L_0x12776b510, C4<>;
S_0x127760b30 .scope module, "alu" "ALU" 9 116, 10 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "carry_i";
    .port_info 1 /INPUT 3 "count_i";
    .port_info 2 /INPUT 4 "ALUOp_i";
    .port_info 3 /INPUT 8 "rs_i";
    .port_info 4 /INPUT 8 "op2_i";
    .port_info 5 /OUTPUT 1 "carry_o";
    .port_info 6 /OUTPUT 1 "zero_o";
    .port_info 7 /OUTPUT 8 "res_o";
v0x127760df0_0 .net "ALUOp_i", 3 0, v0x127759300_0;  alias, 1 drivers
v0x127760eb0_0 .net "carry_i", 0 0, v0x1277626f0_0;  alias, 1 drivers
v0x127760f40_0 .var "carry_o", 0 0;
v0x127760ff0_0 .net "count_i", 2 0, L_0x12776dce0;  alias, 1 drivers
v0x127761090_0 .net "op2_i", 7 0, v0x127764430_0;  alias, 1 drivers
v0x127761180_0 .var "res_o", 7 0;
v0x127761230_0 .net "rs_i", 7 0, v0x127762060_0;  alias, 1 drivers
v0x1277612e0_0 .var "zero_o", 0 0;
E_0x127760da0 .event edge, v0x127759300_0, v0x127761230_0, v0x127761090_0, v0x12775ddc0_0;
S_0x127761440 .scope module, "bank_register" "BankRegister" 9 92, 11 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "cen";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 3 "rs_i";
    .port_info 5 /INPUT 3 "rs2_i";
    .port_info 6 /INPUT 3 "rd_i";
    .port_info 7 /INPUT 8 "dat_i";
    .port_info 8 /OUTPUT 8 "rs_o";
    .port_info 9 /OUTPUT 8 "rs2_o";
v0x127761810_0 .net "cen", 0 0, o0x1080198a0;  alias, 0 drivers
v0x1277618e0_0 .net "clk", 0 0, o0x108018e20;  alias, 0 drivers
v0x127761a00_0 .var "clkg", 0 0;
v0x127761a90_0 .net "dat_i", 7 0, v0x127764b90_0;  alias, 1 drivers
v0x127761b20_0 .var/i "i", 31 0;
v0x127761bf0 .array "mem", 0 7, 7 0;
v0x127761d40_0 .net "rd_i", 2 0, L_0x12776db50;  alias, 1 drivers
v0x127761df0_0 .net "rs2_i", 2 0, L_0x12776e0a0;  alias, 1 drivers
v0x127761ea0_0 .var "rs2_o", 7 0;
v0x127761fb0_0 .net "rs_i", 2 0, L_0x12776d8d0;  alias, 1 drivers
v0x127762060_0 .var "rs_o", 7 0;
v0x127762120_0 .net "rst", 0 0, o0x1080199c0;  alias, 0 drivers
v0x1277621b0_0 .net "we", 0 0, L_0x12776bad0;  alias, 1 drivers
v0x127761bf0_0 .array/port v0x127761bf0, 0;
v0x127761bf0_1 .array/port v0x127761bf0, 1;
v0x127761bf0_2 .array/port v0x127761bf0, 2;
E_0x127760ca0/0 .event edge, v0x127761fb0_0, v0x127761bf0_0, v0x127761bf0_1, v0x127761bf0_2;
v0x127761bf0_3 .array/port v0x127761bf0, 3;
v0x127761bf0_4 .array/port v0x127761bf0, 4;
v0x127761bf0_5 .array/port v0x127761bf0, 5;
v0x127761bf0_6 .array/port v0x127761bf0, 6;
E_0x127760ca0/1 .event edge, v0x127761bf0_3, v0x127761bf0_4, v0x127761bf0_5, v0x127761bf0_6;
v0x127761bf0_7 .array/port v0x127761bf0, 7;
E_0x127760ca0/2 .event edge, v0x127761bf0_7, v0x127761df0_0;
E_0x127760ca0 .event/or E_0x127760ca0/0, E_0x127760ca0/1, E_0x127760ca0/2;
E_0x127761790 .event posedge, v0x12775e330_0, v0x127761a00_0;
E_0x1277617c0 .event edge, v0x12775c360_0, v0x12775de60_0;
S_0x1277622f0 .scope module, "flag_reg" "FlagReg" 9 75, 12 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "cen";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "iwe";
    .port_info 5 /INPUT 1 "c_i";
    .port_info 6 /INPUT 1 "z_i";
    .port_info 7 /INPUT 1 "intc_i";
    .port_info 8 /INPUT 1 "intz_i";
    .port_info 9 /OUTPUT 1 "c_o";
    .port_info 10 /OUTPUT 1 "z_o";
v0x127762630_0 .net "c_i", 0 0, v0x127760f40_0;  alias, 1 drivers
v0x1277626f0_0 .var "c_o", 0 0;
v0x127762800_0 .net "cen", 0 0, o0x1080198a0;  alias, 0 drivers
v0x1277628b0_0 .net "clk", 0 0, o0x108018e20;  alias, 0 drivers
v0x127762940_0 .var "gClk", 0 0;
v0x1277629d0_0 .net "intc_i", 0 0, v0x12775e060_0;  alias, 1 drivers
v0x127762aa0_0 .net "intz_i", 0 0, v0x12775e130_0;  alias, 1 drivers
v0x127762b70_0 .net "iwe", 0 0, L_0x12776bc30;  alias, 1 drivers
v0x127762c00_0 .net "rst", 0 0, o0x1080199c0;  alias, 0 drivers
v0x127762d90_0 .net "we", 0 0, L_0x12776b8e0;  alias, 1 drivers
v0x127762e20_0 .net "z_i", 0 0, v0x1277612e0_0;  alias, 1 drivers
v0x127762eb0_0 .var "z_o", 0 0;
E_0x1277625f0 .event posedge, v0x127762940_0;
S_0x127762fa0 .scope module, "instruction_register" "IR" 9 44, 13 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ack_i";
    .port_info 1 /INPUT 18 "inst_i";
    .port_info 2 /OUTPUT 3 "func_o";
    .port_info 3 /OUTPUT 3 "rs_o";
    .port_info 4 /OUTPUT 3 "rs2_o";
    .port_info 5 /OUTPUT 3 "rd_o";
    .port_info 6 /OUTPUT 3 "count_o";
    .port_info 7 /OUTPUT 7 "op_o";
    .port_info 8 /OUTPUT 8 "disp_o";
    .port_info 9 /OUTPUT 8 "offset_o";
    .port_info 10 /OUTPUT 8 "immed_o";
    .port_info 11 /OUTPUT 12 "addr_o";
L_0x108050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x127763280_0 .net/2u *"_ivl_0", 2 0, L_0x108050ac0;  1 drivers
v0x127763330_0 .net *"_ivl_11", 2 0, L_0x12776d710;  1 drivers
v0x1277633e0_0 .net *"_ivl_3", 3 0, L_0x12776d410;  1 drivers
v0x1277634a0_0 .net *"_ivl_7", 0 0, L_0x12776d550;  1 drivers
v0x127763550_0 .net *"_ivl_9", 2 0, L_0x12776d670;  1 drivers
v0x127763640_0 .net "ack_i", 0 0, o0x108018fd0;  alias, 0 drivers
v0x1277636d0_0 .net "addr_o", 11 0, L_0x12776dde0;  alias, 1 drivers
v0x1277637a0_0 .net "count_o", 2 0, L_0x12776dce0;  alias, 1 drivers
v0x127763840_0 .net "disp_o", 7 0, L_0x12776df90;  alias, 1 drivers
v0x127763950_0 .net "func_o", 2 0, L_0x12776d7b0;  alias, 1 drivers
v0x1277639f0_0 .net "immed_o", 7 0, L_0x12776dc40;  alias, 1 drivers
v0x127763a90_0 .net "inst_i", 17 0, o0x10801ad70;  alias, 0 drivers
v0x127763b40_0 .net "offset_o", 7 0, L_0x12776de80;  1 drivers
v0x127763bf0_0 .net "op_o", 6 0, L_0x12776d4b0;  alias, 1 drivers
v0x127763cb0_0 .net "rd_o", 2 0, L_0x12776db50;  alias, 1 drivers
v0x127763d60_0 .net "rs2_o", 2 0, L_0x12776d9b0;  alias, 1 drivers
v0x127763e00_0 .net "rs_o", 2 0, L_0x12776d8d0;  alias, 1 drivers
L_0x12776d410 .part o0x10801ad70, 14, 4;
L_0x12776d4b0 .concat [ 4 3 0 0], L_0x12776d410, L_0x108050ac0;
L_0x12776d550 .part o0x10801ad70, 17, 1;
L_0x12776d670 .part o0x10801ad70, 0, 3;
L_0x12776d710 .part o0x10801ad70, 14, 3;
L_0x12776d7b0 .functor MUXZ 3, L_0x12776d710, L_0x12776d670, L_0x12776d550, C4<>;
L_0x12776d8d0 .part o0x10801ad70, 8, 3;
L_0x12776d9b0 .part o0x10801ad70, 5, 3;
L_0x12776db50 .part o0x10801ad70, 11, 3;
L_0x12776dc40 .part o0x10801ad70, 0, 8;
L_0x12776dce0 .part o0x10801ad70, 5, 3;
L_0x12776dde0 .part o0x10801ad70, 0, 12;
L_0x12776de80 .part o0x10801ad70, 0, 8;
L_0x12776df90 .part o0x10801ad70, 0, 8;
S_0x127764050 .scope module, "mux2" "Mux2to1" 9 107, 14 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ina";
    .port_info 1 /INPUT 8 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 8 "m";
v0x1277642b0_0 .net "ina", 7 0, v0x127761ea0_0;  alias, 1 drivers
v0x127764380_0 .net "inb", 7 0, L_0x12776dc40;  alias, 1 drivers
v0x127764430_0 .var "m", 7 0;
v0x127764500_0 .net "sel", 0 0, L_0x12776b640;  alias, 1 drivers
E_0x127764250 .event edge, v0x12775ced0_0, v0x127761ea0_0, v0x1277639f0_0;
S_0x1277645e0 .scope module, "mux4" "Mux4to1" 9 67, 15 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "A_i";
    .port_info 1 /INPUT 8 "B_i";
    .port_info 2 /INPUT 8 "C_i";
    .port_info 3 /INPUT 8 "D_i";
    .port_info 4 /INPUT 2 "Sel";
    .port_info 5 /OUTPUT 8 "M";
v0x1277648d0_0 .net "A_i", 7 0, L_0x12776e1c0;  1 drivers
v0x127764990_0 .net "B_i", 7 0, o0x10801b130;  alias, 0 drivers
v0x127764a30_0 .net "C_i", 7 0, o0x10801b160;  alias, 0 drivers
o0x10801b190 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x127764ae0_0 .net "D_i", 7 0, o0x10801b190;  0 drivers
v0x127764b90_0 .var "M", 7 0;
v0x127764c70_0 .net "Sel", 1 0, v0x127759510_0;  alias, 1 drivers
E_0x127764860/0 .event edge, v0x127759510_0, v0x1277648d0_0, v0x127764990_0, v0x127764a30_0;
E_0x127764860/1 .event edge, v0x127764ae0_0;
E_0x127764860 .event/or E_0x127764860/0, E_0x127764860/1;
S_0x127764da0 .scope module, "stm_mux" "StmMux_c" 9 58, 16 1 0, S_0x127760640;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "rs2_i";
    .port_info 1 /INPUT 3 "rd_i";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 3 "rs2_o";
L_0x12776e030 .functor NOT 1, L_0x12776be10, C4<0>, C4<0>, C4<0>;
v0x127764fe0_0 .net *"_ivl_0", 0 0, L_0x12776e030;  1 drivers
v0x1277650a0_0 .net "rd_i", 2 0, L_0x12776db50;  alias, 1 drivers
v0x127765180_0 .net "rs2_i", 2 0, L_0x12776d9b0;  alias, 1 drivers
v0x127765210_0 .net "rs2_o", 2 0, L_0x12776e0a0;  alias, 1 drivers
v0x1277652c0_0 .net "sel", 0 0, L_0x12776be10;  alias, 1 drivers
L_0x12776e0a0 .functor MUXZ 3, L_0x12776db50, L_0x12776d9b0, L_0x12776e030, C4<>;
    .scope S_0x1277042f0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775c400_0, 0, 3;
    %end;
    .thread T_0, $init;
    .scope S_0x1277042f0;
T_1 ;
    %wait E_0x12773e450;
    %load/vec4 v0x12775ce20_0;
    %assign/vec4 v0x12775c400_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1277042f0;
T_2 ;
Ewait_0 .event/or E_0x12773eb60, E_0x0;
    %wait Ewait_0;
    %fork t_1, S_0x12774c5b0;
    %jmp t_0;
    .scope S_0x12774c5b0;
t_1 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x12775c920_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x12775ce20_0, 0, 3;
T_2.0 ;
    %end;
    .scope S_0x1277042f0;
t_0 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1277042f0;
T_3 ;
Ewait_1 .event/or E_0x1277420d0, E_0x0;
    %wait Ewait_1;
    %fork t_3, S_0x12774c2d0;
    %jmp t_2;
    .scope S_0x12774c2d0;
t_3 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x12775c2c0_0;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x12775cba0_0;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x12775cd80_0;
    %load/vec4 v0x12775c0e0_0;
    %load/vec4 v0x12775d480_0;
    %or;
    %nor/r;
    %and;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x12775cd80_0;
    %load/vec4 v0x12775c0e0_0;
    %load/vec4 v0x12775d480_0;
    %or;
    %and;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x12775c180_0;
    %load/vec4 v0x12775c220_0;
    %or;
    %load/vec4 v0x12775d340_0;
    %or;
    %load/vec4 v0x12775cce0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.0 ;
    %end;
    .scope S_0x1277042f0;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1277042f0;
T_4 ;
Ewait_2 .event/or E_0x127741f00, E_0x0;
    %wait Ewait_2;
    %fork t_5, S_0x12774c440;
    %jmp t_4;
    .scope S_0x12774c440;
t_5 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775cc40_0;
    %load/vec4 v0x12775d520_0;
    %or;
    %and;
    %load/vec4 v0x12775c550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775c880_0;
    %load/vec4 v0x12775d020_0;
    %or;
    %and;
    %load/vec4 v0x12775d0c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775cc40_0;
    %and;
    %load/vec4 v0x12775c550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775c880_0;
    %and;
    %load/vec4 v0x12775d0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x12775cce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775d520_0;
    %and;
    %load/vec4 v0x12775c550_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775d020_0;
    %and;
    %load/vec4 v0x12775d0c0_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775d520_0;
    %and;
    %load/vec4 v0x12775c550_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_4.17;
T_4.16 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775d020_0;
    %and;
    %load/vec4 v0x12775d0c0_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
T_4.18 ;
T_4.17 ;
T_4.15 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.0 ;
    %end;
    .scope S_0x1277042f0;
t_4 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1277042f0;
T_5 ;
Ewait_3 .event/or E_0x127741fc0, E_0x0;
    %wait Ewait_3;
    %fork t_7, S_0x12774c890;
    %jmp t_6;
    .scope S_0x12774c890;
t_7 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x12775cc40_0;
    %load/vec4 v0x12775d520_0;
    %or;
    %load/vec4 v0x12775c550_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12775c880_0;
    %load/vec4 v0x12775d020_0;
    %or;
    %load/vec4 v0x12775d0c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12775cc40_0;
    %load/vec4 v0x12775c550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x12775c880_0;
    %load/vec4 v0x12775d0c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x12775d520_0;
    %load/vec4 v0x12775c550_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x12775d020_0;
    %load/vec4 v0x12775d0c0_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x12775d520_0;
    %load/vec4 v0x12775c550_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
    %jmp T_5.15;
T_5.14 ;
    %load/vec4 v0x12775d020_0;
    %load/vec4 v0x12775d0c0_0;
    %and;
    %load/vec4 v0x12775ca60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.16, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
T_5.16 ;
T_5.15 ;
T_5.13 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.0 ;
    %end;
    .scope S_0x1277042f0;
t_6 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1277042f0;
T_6 ;
Ewait_4 .event/or E_0x1277427b0, E_0x0;
    %wait Ewait_4;
    %fork t_9, S_0x12774ca00;
    %jmp t_8;
    .scope S_0x12774ca00;
t_9 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12775ca60_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x12775ce20_0, 0, 3;
T_6.0 ;
    %end;
    .scope S_0x1277042f0;
t_8 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1277042f0;
T_7 ;
Ewait_5 .event/or E_0x1277423c0, E_0x0;
    %wait Ewait_5;
    %fork t_11, S_0x12774c720;
    %jmp t_10;
    .scope S_0x12774c720;
t_11 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12775ce20_0, 0, 3;
T_7.0 ;
    %end;
    .scope S_0x1277042f0;
t_10 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1277042f0;
T_8 ;
Ewait_6 .event/or E_0x127743c40, E_0x0;
    %wait Ewait_6;
    %fork t_13, S_0x12774c160;
    %jmp t_12;
    .scope S_0x12774c160;
t_13 ;
    %load/vec4 v0x12775d340_0;
    %nor/r;
    %load/vec4 v0x12775cce0_0;
    %nor/r;
    %and;
    %load/vec4 v0x12775c2c0_0;
    %nor/r;
    %and;
    %load/vec4 v0x12775cba0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x127759300_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x127759300_0, 0, 4;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12775c7d0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_8.6, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x127759300_0, 0, 4;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x12775c7d0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.8, 6;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x127759300_0, 0, 4;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x12775c7d0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.10, 6;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x127759300_0, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x12775c7d0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 6;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x127759300_0, 0, 4;
T_8.12 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x127759300_0, 0, 4;
T_8.1 ;
    %end;
    .scope S_0x1277042f0;
t_12 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1277042f0;
T_9 ;
Ewait_7 .event/or E_0x127740fc0, E_0x0;
    %wait Ewait_7;
    %fork t_15, S_0x12774bff0;
    %jmp t_14;
    .scope S_0x12774bff0;
t_15 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x127759510_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x12775cce0_0;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x127759510_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x127759510_0, 0, 2;
T_9.3 ;
T_9.1 ;
    %end;
    .scope S_0x1277042f0;
t_14 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1277042f0;
T_10 ;
Ewait_8 .event/or E_0x127744830, E_0x0;
    %wait Ewait_8;
    %fork t_17, S_0x12774be80;
    %jmp t_16;
    .scope S_0x12774be80;
t_17 ;
    %load/vec4 v0x12775c400_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_10.0, 6;
    %load/vec4 v0x12775c2c0_0;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x127759420_0, 0, 4;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x12775c2c0_0;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x127759420_0, 0, 4;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x12775c2c0_0;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x127759420_0, 0, 4;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x12775c2c0_0;
    %load/vec4 v0x12775c7d0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x127759420_0, 0, 4;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x12775cba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x127759420_0, 0, 4;
T_10.10 ;
T_10.9 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x127759420_0, 0, 4;
T_10.1 ;
    %end;
    .scope S_0x1277042f0;
t_16 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12775e620;
T_11 ;
Ewait_9 .event/or E_0x12775e8d0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x12775eab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x12775e940_0;
    %addi 1, 0, 12;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x12775eef0_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.9, 8;
    %load/vec4 v0x12775e940_0;
    %load/vec4 v0x12775eda0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_11.10, 8;
T_11.9 ; End of true expr.
    %load/vec4 v0x12775e940_0;
    %addi 1, 0, 12;
    %jmp/0 T_11.10, 8;
 ; End of false expr.
    %blend;
T_11.10;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x12775eef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_11.11, 8;
    %load/vec4 v0x12775e940_0;
    %load/vec4 v0x12775eda0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %load/vec4 v0x12775e940_0;
    %addi 1, 0, 12;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x12775ec20_0;
    %flag_set/vec4 8;
    %jmp/0 T_11.13, 8;
    %load/vec4 v0x12775e940_0;
    %load/vec4 v0x12775eda0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_11.14, 8;
T_11.13 ; End of true expr.
    %load/vec4 v0x12775e940_0;
    %addi 1, 0, 12;
    %jmp/0 T_11.14, 8;
 ; End of false expr.
    %blend;
T_11.14;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x12775ec20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_11.15, 8;
    %load/vec4 v0x12775e940_0;
    %load/vec4 v0x12775eda0_0;
    %pad/u 12;
    %add;
    %jmp/1 T_11.16, 8;
T_11.15 ; End of true expr.
    %load/vec4 v0x12775e940_0;
    %addi 1, 0, 12;
    %jmp/0 T_11.16, 8;
 ; End of false expr.
    %blend;
T_11.16;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x12775eb80_0;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x12775ecf0_0;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x12775ee40_0;
    %store/vec4 v0x12775ea10_0, 0, 12;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x12775dae0;
T_12 ;
    %load/vec4 v0x12775df00_0;
    %load/vec4 v0x12775de60_0;
    %and;
    %store/vec4 v0x12775dfd0_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x12775dae0;
T_13 ;
    %wait E_0x12775dd90;
    %load/vec4 v0x12775e330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x12775e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12775e060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12775e130_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12775e330_0;
    %nor/r;
    %load/vec4 v0x12775e440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12775e1d0_0;
    %assign/vec4 v0x12775e280_0, 0;
    %load/vec4 v0x12775ddc0_0;
    %assign/vec4 v0x12775e060_0, 0;
    %load/vec4 v0x12775e4f0_0;
    %assign/vec4 v0x12775e130_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12775f0b0;
T_14 ;
    %load/vec4 v0x12775f570_0;
    %load/vec4 v0x12775f4e0_0;
    %and;
    %store/vec4 v0x12775f640_0, 0, 1;
    %end;
    .thread T_14, $init;
    .scope S_0x12775f0b0;
T_15 ;
    %wait E_0x12775f300;
    %load/vec4 v0x12775f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x12775f400_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x12775f710_0;
    %nor/r;
    %load/vec4 v0x12775f7a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x12775f340_0;
    %assign/vec4 v0x12775f400_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1277645e0;
T_16 ;
Ewait_10 .event/or E_0x127764860, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x127764c70_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 6;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x1277648d0_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x127764c70_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 6;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x127764990_0;
    %jmp/1 T_16.3, 9;
T_16.2 ; End of true expr.
    %load/vec4 v0x127764c70_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 6;
    %jmp/0 T_16.4, 10;
    %load/vec4 v0x127764a30_0;
    %jmp/1 T_16.5, 10;
T_16.4 ; End of true expr.
    %load/vec4 v0x127764c70_0;
    %cmpi/e 3, 0, 2;
    %flag_mov 11, 6;
    %jmp/0 T_16.6, 11;
    %load/vec4 v0x127764ae0_0;
    %jmp/1 T_16.7, 11;
T_16.6 ; End of true expr.
    %pushi/vec4 255, 255, 8;
    %jmp/0 T_16.7, 11;
 ; End of false expr.
    %blend;
T_16.7;
    %jmp/0 T_16.5, 10;
 ; End of false expr.
    %blend;
T_16.5;
    %jmp/0 T_16.3, 9;
 ; End of false expr.
    %blend;
T_16.3;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x127764b90_0, 0, 8;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1277622f0;
T_17 ;
    %load/vec4 v0x1277628b0_0;
    %load/vec4 v0x127762800_0;
    %and;
    %store/vec4 v0x127762940_0, 0, 1;
    %end;
    .thread T_17, $init;
    .scope S_0x1277622f0;
T_18 ;
    %wait E_0x1277625f0;
    %load/vec4 v0x127762d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x127762630_0;
    %assign/vec4 v0x1277626f0_0, 0;
    %load/vec4 v0x127762e20_0;
    %assign/vec4 v0x127762eb0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x127762b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1277629d0_0;
    %assign/vec4 v0x1277626f0_0, 0;
    %load/vec4 v0x127762aa0_0;
    %assign/vec4 v0x127762eb0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x127762c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277626f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127762eb0_0, 0, 1;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x127761440;
T_19 ;
Ewait_11 .event/or E_0x1277617c0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x1277618e0_0;
    %load/vec4 v0x127761810_0;
    %and;
    %store/vec4 v0x127761a00_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x127761440;
T_20 ;
    %wait E_0x127761790;
    %load/vec4 v0x127762120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127761b20_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x127761b20_0;
    %cmpi/s 7, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_20.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x127761b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127761bf0, 0, 4;
    %load/vec4 v0x127761b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127761b20_0, 0, 32;
    %jmp T_20.2;
T_20.3 ;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1277621b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x127761a90_0;
    %load/vec4 v0x127761d40_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x127761bf0, 0, 4;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x127761440;
T_21 ;
Ewait_12 .event/or E_0x127760ca0, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x127761fb0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127761bf0, 4;
    %store/vec4 v0x127762060_0, 0, 8;
    %load/vec4 v0x127761df0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x127761bf0, 4;
    %store/vec4 v0x127761ea0_0, 0, 8;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x127764050;
T_22 ;
Ewait_13 .event/or E_0x127764250, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x127764500_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_22.0, 8;
    %load/vec4 v0x1277642b0_0;
    %jmp/1 T_22.1, 8;
T_22.0 ; End of true expr.
    %load/vec4 v0x127764500_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 9, 6;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0x127764380_0;
    %jmp/1 T_22.3, 9;
T_22.2 ; End of true expr.
    %pushi/vec4 255, 255, 8;
    %jmp/0 T_22.3, 9;
 ; End of false expr.
    %blend;
T_22.3;
    %jmp/0 T_22.1, 8;
 ; End of false expr.
    %blend;
T_22.1;
    %store/vec4 v0x127764430_0, 0, 8;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x127760b30;
T_23 ;
Ewait_14 .event/or E_0x127760da0, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x127760df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %jmp T_23.12;
T_23.0 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.1 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x127760eb0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.2 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.3 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x127760eb0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.4 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %and;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.5 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %or;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.6 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %xor;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.7 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %inv;
    %and;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.8 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %inv;
    %and;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %inv;
    %and;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.10 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %inv;
    %and;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.11 ;
    %load/vec4 v0x127761230_0;
    %pad/u 9;
    %load/vec4 v0x127761090_0;
    %pad/u 9;
    %inv;
    %and;
    %split/vec4 8;
    %store/vec4 v0x127761180_0, 0, 8;
    %store/vec4 v0x127760f40_0, 0, 1;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
    %load/vec4 v0x127761180_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 6;
    %store/vec4 v0x1277612e0_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "GumnutCore.sv";
    "././CtrlUnit.sv";
    "././pcunit.sv";
    "./IntReg.sv";
    "./NewPC.sv";
    "./ProgCounter.sv";
    "././punit.sv";
    "././ALU.sv";
    "././BankRegister.sv";
    "././FlagReg.sv";
    "././IR.sv";
    "././Mux2to1.sv";
    "././Mux4to1.sv";
    "././StmMux_c.sv";
