<stg><name>convolution</name>


<trans_list>

<trans id="1037" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1459" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1258" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1261" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1262" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1263" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1264" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1265" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1266" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1267" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1268" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1269" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1270" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1271" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1272" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1273" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1274" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1275" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1276" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1277" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1278" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1279" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1280" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1281" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1282" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1283" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="177" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="202" to="203">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1450" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1452" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
entry:0 %pc = alloca i32 1

]]></Node>
<StgValue><ssdm name="pc"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
entry:1 %pr = alloca i32 1

]]></Node>
<StgValue><ssdm name="pr"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:3 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="7" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten11"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:5 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="32">
<![CDATA[
entry:6 %indvar_flatten31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten31"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:8 %filter_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %filter

]]></Node>
<StgValue><ssdm name="filter_read"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:9 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.00711548, i32 0.0023813, i32 0.0820738, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:10 %w = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.369465, i32 -0.0652928, i32 -0.683408, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:11 %w_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.315878, i32 -0.355687, i32 -0.622519, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_1"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:12 %w_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0279522, i32 -0.135759, i32 0.0163114, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_2"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:13 %w_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.180339, i32 0.150171, i32 -0.066694, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_3"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:14 %w_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.209319, i32 0.239181, i32 0.125832, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:15 %w_5 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.318266, i32 -0.0870934, i32 0.692489, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:16 %w_6 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0330583, i32 0.148082, i32 0.608712, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_6"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:17 %w_7 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.376626, i32 -3.3749e-05, i32 -0.242871, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_7"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:18 %w_8 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0681463, i32 -0.0262942, i32 -0.323695, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_8"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:19 %w_9 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.17074, i32 -0.36931, i32 -0.0799976, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_9"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:20 %w_48 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.00519895, i32 -0.163164, i32 -0.670814, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_48"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:21 %w_10 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.268227, i32 0.201667, i32 -0.768202, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_10"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:22 %w_11 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0706121, i32 0.43245, i32 -0.131181, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_11"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:23 %w_12 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.349173, i32 0.380933, i32 0.675689, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_12"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:24 %w_13 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.50561, i32 -0.0167338, i32 -0.484977, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_13"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:25 %w_14 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.225695, i32 -0.418777, i32 -0.204038, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_14"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:26 %w_15 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.340319, i32 -0.706621, i32 -0.335461, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_15"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:27 %w_16 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.428678, i32 -0.655676, i32 -0.510361, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_16"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:28 %w_17 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.454618, i32 -0.248312, i32 -1.06699, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_17"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:29 %w_18 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.350113, i32 0.239075, i32 -0.747001, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_18"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:30 %w_19 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0130406, i32 0.260184, i32 0.196123, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_19"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:31 %w_20 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.530474, i32 0.848871, i32 -0.170207, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_20"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:32 %w_21 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.498908, i32 -0.182349, i32 0.160588, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_21"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:33 %w_22 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.32292, i32 -0.680559, i32 0.187922, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_22"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:34 %w_23 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.34234, i32 -0.766299, i32 -0.501209, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_23"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:35 %w_24 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.141424, i32 -0.112118, i32 -0.557134, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_24"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:36 %w_25 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.192951, i32 0.299025, i32 -0.532941, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_25"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:37 %w_26 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.44751, i32 0.569389, i32 -0.517533, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_26"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:38 %w_27 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0468639, i32 0.515166, i32 0.54985, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_27"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:39 %w_28 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0613528, i32 -0.334002, i32 0.492958, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_28"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:40 %w_29 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.206926, i32 -0.261453, i32 0.0104843, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_29"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:41 %w_30 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.329988, i32 -0.726336, i32 -0.171847, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_30"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:42 %w_31 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.124204, i32 -0.443818, i32 -0.240651, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_31"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:43 %w_32 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.229138, i32 0.382891, i32 -0.231, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_32"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:44 %w_33 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.159034, i32 0.477933, i32 -0.590035, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_33"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:45 %w_34 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.03971, i32 0.832957, i32 0.156188, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_34"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:46 %w_35 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.868609, i32 -0.440546, i32 0.247458, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_35"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:47 %w_36 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.774369, i32 -0.545615, i32 0.605935, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_36"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:48 %w_37 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.469448, i32 -0.578013, i32 0.150692, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_37"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:49 %w_38 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.691998, i32 -0.0548336, i32 0.242584, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_38"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:50 %w_39 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0709571, i32 0.417543, i32 0.237246, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_39"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:51 %w_40 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0.0907233, i32 0.558541, i32 -0.030029, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_40"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:52 %w_41 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.00939, i32 0.148136, i32 0.347489, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_41"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:53 %w_42 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.505232, i32 -0.859222, i32 0.377069, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_42"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:54 %w_43 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.558439, i32 -0.607999, i32 0.258395, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_43"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:55 %w_44 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.28424, i32 -0.615854, i32 0.25085, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_44"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:56 %w_45 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.12878, i32 0.447026, i32 0.250405, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_45"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:57 %w_46 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0194673, i32 0.398585, i32 0.268055, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_46"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
entry:58 %w_47 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.365663, i32 0.239688, i32 0.21705, i32 <undef>, i2 %filter_read

]]></Node>
<StgValue><ssdm name="w_47"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:59 %store_ln0 = store i10 0, i10 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:60 %store_ln25 = store i5 0, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:61 %store_ln0 = store i7 0, i7 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:62 %store_ln28 = store i5 0, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:63 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:64 %store_ln33 = store i2 0, i2 %pr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:65 %store_ln36 = store i2 0, i2 %pc

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
entry:66 %br_ln25 = br void %krn_for_rows

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
krn_for_rows:0 %indvar_flatten31_load = load i10 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="indvar_flatten31_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
krn_for_rows:1 %icmp_ln25 = icmp_eq  i10 %indvar_flatten31_load, i10 784

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
krn_for_rows:2 %add_ln25_2 = add i10 %indvar_flatten31_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
krn_for_rows:3 %br_ln25 = br i1 %icmp_ln25, void %for.inc48, void %for.end50

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc48:0 %pc_load = load i2 %pc

]]></Node>
<StgValue><ssdm name="pc_load"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc48:1 %pr_load = load i2 %pr

]]></Node>
<StgValue><ssdm name="pr_load"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc48:2 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc48:3 %c_load = load i5 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc48:4 %indvar_flatten11_load = load i7 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="indvar_flatten11_load"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc48:5 %r_load = load i5 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:6 %add_ln25 = add i5 %r_load, i5 2

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc48:9 %icmp_ln28 = icmp_eq  i7 %indvar_flatten11_load, i7 56

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:10 %select_ln25 = select i1 %icmp_ln28, i5 0, i5 %c_load

]]></Node>
<StgValue><ssdm name="select_ln25"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:11 %xor_ln25 = xor i1 %icmp_ln28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc48:12 %icmp_ln36 = icmp_eq  i2 %pc_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48:13 %icmp_ln33 = icmp_eq  i4 %indvar_flatten_load, i4 4

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:14 %and_ln25_2 = and i1 %icmp_ln33, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25_2"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:15 %select_ln25_2 = select i1 %icmp_ln28, i5 %add_ln25, i5 %r_load

]]></Node>
<StgValue><ssdm name="select_ln25_2"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:16 %add_ln28 = add i5 %select_ln25, i5 2

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:17 %or_ln28 = or i1 %and_ln25_2, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln28"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc48:18 %select_ln28 = select i1 %or_ln28, i2 0, i2 %pr_load

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:19 %xor_ln28 = xor i1 %icmp_ln33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln28"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:20 %or_ln28_2 = or i1 %icmp_ln28, i1 %xor_ln28

]]></Node>
<StgValue><ssdm name="or_ln28_2"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:21 %and_ln25 = and i1 %or_ln28_2, i1 %xor_ln25

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:22 %and_ln28 = and i1 %and_ln25, i1 %icmp_ln36

]]></Node>
<StgValue><ssdm name="and_ln28"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:23 %select_ln28_3 = select i1 %and_ln25_2, i5 %add_ln28, i5 %select_ln25

]]></Node>
<StgValue><ssdm name="select_ln28_3"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc48:24 %add_ln33 = add i2 %select_ln28, i2 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:25 %or_ln33 = or i1 %and_ln28, i1 %and_ln25_2

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:26 %or_ln33_2 = or i1 %or_ln33, i1 %icmp_ln28

]]></Node>
<StgValue><ssdm name="or_ln33_2"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc48:27 %select_ln33 = select i1 %or_ln33_2, i2 0, i2 %pc_load

]]></Node>
<StgValue><ssdm name="select_ln33"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc48:28 %select_ln33_3 = select i1 %and_ln28, i2 %add_ln33, i2 %select_ln28

]]></Node>
<StgValue><ssdm name="select_ln33_3"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:398 %store_ln25 = store i10 %add_ln25_2, i10 %indvar_flatten31

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:399 %store_ln25 = store i5 %select_ln25_2, i5 %r

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:401 %store_ln28 = store i5 %select_ln28_3, i5 %c

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="2">
<![CDATA[
for.inc48:29 %zext_ln33 = zext i2 %select_ln33_3

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:30 %empty = add i5 %zext_ln33, i5 %select_ln25_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:31 %tmp_358 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="10">
<![CDATA[
for.inc48:32 %zext_ln49 = zext i10 %tmp_358

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc48:33 %tmp_359 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty, i1 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:34 %zext_ln49_64 = zext i6 %tmp_359

]]></Node>
<StgValue><ssdm name="zext_ln49_64"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:35 %add_ln49_56 = add i11 %zext_ln49, i11 %zext_ln49_64

]]></Node>
<StgValue><ssdm name="add_ln49_56"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="2">
<![CDATA[
for.inc48:37 %zext_ln36_1 = zext i2 %select_ln33

]]></Node>
<StgValue><ssdm name="zext_ln36_1"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:39 %empty_45 = add i5 %zext_ln36_1, i5 %select_ln28_3

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="5">
<![CDATA[
for.inc48:40 %zext_ln49_65 = zext i5 %empty_45

]]></Node>
<StgValue><ssdm name="zext_ln49_65"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:41 %add_ln49_57 = add i11 %add_ln49_56, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_57"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:42 %zext_ln49_66 = zext i11 %add_ln49_57

]]></Node>
<StgValue><ssdm name="zext_ln49_66"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:43 %pad_img_addr = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_66

]]></Node>
<StgValue><ssdm name="pad_img_addr"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:45 %pixel = load i11 %pad_img_addr

]]></Node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:48 %add_ln49 = add i5 %empty_45, i5 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="5">
<![CDATA[
for.inc48:49 %zext_ln49_67 = zext i5 %add_ln49

]]></Node>
<StgValue><ssdm name="zext_ln49_67"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:50 %add_ln49_58 = add i11 %add_ln49_56, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_58"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:51 %zext_ln49_68 = zext i11 %add_ln49_58

]]></Node>
<StgValue><ssdm name="zext_ln49_68"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:52 %pad_img_addr_1 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_68

]]></Node>
<StgValue><ssdm name="pad_img_addr_1"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:53 %pixel_49 = load i11 %pad_img_addr_1

]]></Node>
<StgValue><ssdm name="pixel_49"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:403 %store_ln33 = store i2 %select_ln33_3, i2 %pr

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="334" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:45 %pixel = load i11 %pad_img_addr

]]></Node>
<StgValue><ssdm name="pixel"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:46 %mul = fmul i32 %w, i32 %pixel

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:53 %pixel_49 = load i11 %pad_img_addr_1

]]></Node>
<StgValue><ssdm name="pixel_49"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:54 %mul_s = fmul i32 %w_1, i32 %pixel_49

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:56 %add_ln49_1 = add i5 %empty_45, i5 2

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="5">
<![CDATA[
for.inc48:57 %zext_ln49_69 = zext i5 %add_ln49_1

]]></Node>
<StgValue><ssdm name="zext_ln49_69"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:58 %add_ln49_59 = add i11 %add_ln49_56, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_59"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:59 %zext_ln49_70 = zext i11 %add_ln49_59

]]></Node>
<StgValue><ssdm name="zext_ln49_70"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:60 %pad_img_addr_2 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_70

]]></Node>
<StgValue><ssdm name="pad_img_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:61 %pixel_50 = load i11 %pad_img_addr_2

]]></Node>
<StgValue><ssdm name="pixel_50"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:64 %add_ln49_2 = add i5 %empty_45, i5 3

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="5">
<![CDATA[
for.inc48:65 %zext_ln49_71 = zext i5 %add_ln49_2

]]></Node>
<StgValue><ssdm name="zext_ln49_71"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:66 %add_ln49_60 = add i11 %add_ln49_56, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_60"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:67 %zext_ln49_72 = zext i11 %add_ln49_60

]]></Node>
<StgValue><ssdm name="zext_ln49_72"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:68 %pad_img_addr_3 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_72

]]></Node>
<StgValue><ssdm name="pad_img_addr_3"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:69 %pixel_51 = load i11 %pad_img_addr_3

]]></Node>
<StgValue><ssdm name="pixel_51"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="5">
<![CDATA[
for.inc48:44 %zext_ln48_4 = zext i5 %empty_45

]]></Node>
<StgValue><ssdm name="zext_ln48_4"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:46 %mul = fmul i32 %w, i32 %pixel

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:54 %mul_s = fmul i32 %w_1, i32 %pixel_49

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:61 %pixel_50 = load i11 %pad_img_addr_2

]]></Node>
<StgValue><ssdm name="pixel_50"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:62 %mul_12 = fmul i32 %w_2, i32 %pixel_50

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:69 %pixel_51 = load i11 %pad_img_addr_3

]]></Node>
<StgValue><ssdm name="pixel_51"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:70 %mul_13 = fmul i32 %w_3, i32 %pixel_51

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48:72 %add_ln49_3 = add i6 %zext_ln48_4, i6 4

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:73 %zext_ln49_73 = zext i6 %add_ln49_3

]]></Node>
<StgValue><ssdm name="zext_ln49_73"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:74 %add_ln49_61 = add i11 %add_ln49_56, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_61"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:75 %zext_ln49_74 = zext i11 %add_ln49_61

]]></Node>
<StgValue><ssdm name="zext_ln49_74"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:76 %pad_img_addr_4 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_74

]]></Node>
<StgValue><ssdm name="pad_img_addr_4"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:77 %pixel_52 = load i11 %pad_img_addr_4

]]></Node>
<StgValue><ssdm name="pixel_52"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48:80 %add_ln49_4 = add i6 %zext_ln48_4, i6 5

]]></Node>
<StgValue><ssdm name="add_ln49_4"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:81 %zext_ln49_75 = zext i6 %add_ln49_4

]]></Node>
<StgValue><ssdm name="zext_ln49_75"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:82 %add_ln49_62 = add i11 %add_ln49_56, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_62"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:83 %zext_ln49_76 = zext i11 %add_ln49_62

]]></Node>
<StgValue><ssdm name="zext_ln49_76"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:84 %pad_img_addr_5 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_76

]]></Node>
<StgValue><ssdm name="pad_img_addr_5"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:85 %pixel_53 = load i11 %pad_img_addr_5

]]></Node>
<StgValue><ssdm name="pixel_53"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48:88 %add_ln49_5 = add i6 %zext_ln48_4, i6 6

]]></Node>
<StgValue><ssdm name="add_ln49_5"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc48:393 %add_ln36 = add i2 %select_ln33, i2 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:404 %store_ln36 = store i2 %add_ln36, i2 %pc

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="372" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:46 %mul = fmul i32 %w, i32 %pixel

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:54 %mul_s = fmul i32 %w_1, i32 %pixel_49

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:62 %mul_12 = fmul i32 %w_2, i32 %pixel_50

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:70 %mul_13 = fmul i32 %w_3, i32 %pixel_51

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:77 %pixel_52 = load i11 %pad_img_addr_4

]]></Node>
<StgValue><ssdm name="pixel_52"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:78 %mul_14 = fmul i32 %w_4, i32 %pixel_52

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:85 %pixel_53 = load i11 %pad_img_addr_5

]]></Node>
<StgValue><ssdm name="pixel_53"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:86 %mul_15 = fmul i32 %w_5, i32 %pixel_53

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:89 %zext_ln49_77 = zext i6 %add_ln49_5

]]></Node>
<StgValue><ssdm name="zext_ln49_77"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:90 %add_ln49_63 = add i11 %add_ln49_56, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_63"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:91 %zext_ln49_78 = zext i11 %add_ln49_63

]]></Node>
<StgValue><ssdm name="zext_ln49_78"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:92 %pad_img_addr_6 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_78

]]></Node>
<StgValue><ssdm name="pad_img_addr_6"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:93 %pixel_54 = load i11 %pad_img_addr_6

]]></Node>
<StgValue><ssdm name="pixel_54"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:96 %empty_46 = add i5 %empty, i5 1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:97 %tmp_360 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_46, i5 0

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="11" op_0_bw="10">
<![CDATA[
for.inc48:98 %zext_ln49_79 = zext i10 %tmp_360

]]></Node>
<StgValue><ssdm name="zext_ln49_79"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc48:99 %tmp_361 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_46, i1 0

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:100 %zext_ln49_80 = zext i6 %tmp_361

]]></Node>
<StgValue><ssdm name="zext_ln49_80"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:101 %add_ln49_64 = add i11 %zext_ln49_79, i11 %zext_ln49_80

]]></Node>
<StgValue><ssdm name="add_ln49_64"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:102 %add_ln49_65 = add i11 %add_ln49_64, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_65"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:103 %zext_ln49_81 = zext i11 %add_ln49_65

]]></Node>
<StgValue><ssdm name="zext_ln49_81"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:104 %pad_img_addr_7 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_81

]]></Node>
<StgValue><ssdm name="pad_img_addr_7"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:123 %pixel_55 = load i11 %pad_img_addr_7

]]></Node>
<StgValue><ssdm name="pixel_55"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="395" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:46 %mul = fmul i32 %w, i32 %pixel

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="396" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:54 %mul_s = fmul i32 %w_1, i32 %pixel_49

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="397" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:62 %mul_12 = fmul i32 %w_2, i32 %pixel_50

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="398" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:70 %mul_13 = fmul i32 %w_3, i32 %pixel_51

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="399" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:78 %mul_14 = fmul i32 %w_4, i32 %pixel_52

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="400" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:86 %mul_15 = fmul i32 %w_5, i32 %pixel_53

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="401" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:93 %pixel_54 = load i11 %pad_img_addr_6

]]></Node>
<StgValue><ssdm name="pixel_54"/></StgValue>
</operation>

<operation id="402" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:94 %mul_16 = fmul i32 %w_6, i32 %pixel_54

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="403" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:105 %add_ln49_66 = add i11 %add_ln49_64, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_66"/></StgValue>
</operation>

<operation id="404" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:106 %zext_ln49_82 = zext i11 %add_ln49_66

]]></Node>
<StgValue><ssdm name="zext_ln49_82"/></StgValue>
</operation>

<operation id="405" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:107 %pad_img_addr_8 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_82

]]></Node>
<StgValue><ssdm name="pad_img_addr_8"/></StgValue>
</operation>

<operation id="406" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:108 %add_ln49_67 = add i11 %add_ln49_64, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_67"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:109 %zext_ln49_83 = zext i11 %add_ln49_67

]]></Node>
<StgValue><ssdm name="zext_ln49_83"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:110 %pad_img_addr_9 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_83

]]></Node>
<StgValue><ssdm name="pad_img_addr_9"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:123 %pixel_55 = load i11 %pad_img_addr_7

]]></Node>
<StgValue><ssdm name="pixel_55"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:124 %mul_1 = fmul i32 %w_7, i32 %pixel_55

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:126 %pixel_56 = load i11 %pad_img_addr_8

]]></Node>
<StgValue><ssdm name="pixel_56"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:129 %pixel_57 = load i11 %pad_img_addr_9

]]></Node>
<StgValue><ssdm name="pixel_57"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="413" st_id="8" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:47 %w_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:62 %mul_12 = fmul i32 %w_2, i32 %pixel_50

]]></Node>
<StgValue><ssdm name="mul_12"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:70 %mul_13 = fmul i32 %w_3, i32 %pixel_51

]]></Node>
<StgValue><ssdm name="mul_13"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:78 %mul_14 = fmul i32 %w_4, i32 %pixel_52

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:86 %mul_15 = fmul i32 %w_5, i32 %pixel_53

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:94 %mul_16 = fmul i32 %w_6, i32 %pixel_54

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:111 %add_ln49_68 = add i11 %add_ln49_64, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_68"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:112 %zext_ln49_84 = zext i11 %add_ln49_68

]]></Node>
<StgValue><ssdm name="zext_ln49_84"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:113 %pad_img_addr_10 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_84

]]></Node>
<StgValue><ssdm name="pad_img_addr_10"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:114 %add_ln49_69 = add i11 %add_ln49_64, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_69"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:115 %zext_ln49_85 = zext i11 %add_ln49_69

]]></Node>
<StgValue><ssdm name="zext_ln49_85"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:116 %pad_img_addr_11 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_85

]]></Node>
<StgValue><ssdm name="pad_img_addr_11"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:124 %mul_1 = fmul i32 %w_7, i32 %pixel_55

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:126 %pixel_56 = load i11 %pad_img_addr_8

]]></Node>
<StgValue><ssdm name="pixel_56"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:127 %mul_1_1 = fmul i32 %w_8, i32 %pixel_56

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:129 %pixel_57 = load i11 %pad_img_addr_9

]]></Node>
<StgValue><ssdm name="pixel_57"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:130 %mul_1_2 = fmul i32 %w_9, i32 %pixel_57

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:132 %pixel_58 = load i11 %pad_img_addr_10

]]></Node>
<StgValue><ssdm name="pixel_58"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:135 %pixel_59 = load i11 %pad_img_addr_11

]]></Node>
<StgValue><ssdm name="pixel_59"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="432" st_id="9" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:47 %w_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="433" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:78 %mul_14 = fmul i32 %w_4, i32 %pixel_52

]]></Node>
<StgValue><ssdm name="mul_14"/></StgValue>
</operation>

<operation id="434" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:86 %mul_15 = fmul i32 %w_5, i32 %pixel_53

]]></Node>
<StgValue><ssdm name="mul_15"/></StgValue>
</operation>

<operation id="435" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:94 %mul_16 = fmul i32 %w_6, i32 %pixel_54

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="436" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:117 %add_ln49_70 = add i11 %add_ln49_64, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_70"/></StgValue>
</operation>

<operation id="437" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:118 %zext_ln49_86 = zext i11 %add_ln49_70

]]></Node>
<StgValue><ssdm name="zext_ln49_86"/></StgValue>
</operation>

<operation id="438" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:119 %pad_img_addr_12 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_86

]]></Node>
<StgValue><ssdm name="pad_img_addr_12"/></StgValue>
</operation>

<operation id="439" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:120 %add_ln49_71 = add i11 %add_ln49_64, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_71"/></StgValue>
</operation>

<operation id="440" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:121 %zext_ln49_87 = zext i11 %add_ln49_71

]]></Node>
<StgValue><ssdm name="zext_ln49_87"/></StgValue>
</operation>

<operation id="441" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:122 %pad_img_addr_13 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_87

]]></Node>
<StgValue><ssdm name="pad_img_addr_13"/></StgValue>
</operation>

<operation id="442" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:124 %mul_1 = fmul i32 %w_7, i32 %pixel_55

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="443" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:127 %mul_1_1 = fmul i32 %w_8, i32 %pixel_56

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="444" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:130 %mul_1_2 = fmul i32 %w_9, i32 %pixel_57

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="445" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:132 %pixel_58 = load i11 %pad_img_addr_10

]]></Node>
<StgValue><ssdm name="pixel_58"/></StgValue>
</operation>

<operation id="446" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:133 %mul_1_3 = fmul i32 %w_48, i32 %pixel_58

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="447" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:135 %pixel_59 = load i11 %pad_img_addr_11

]]></Node>
<StgValue><ssdm name="pixel_59"/></StgValue>
</operation>

<operation id="448" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:136 %mul_1_4 = fmul i32 %w_10, i32 %pixel_59

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="449" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:138 %pixel_60 = load i11 %pad_img_addr_12

]]></Node>
<StgValue><ssdm name="pixel_60"/></StgValue>
</operation>

<operation id="450" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:141 %pixel_61 = load i11 %pad_img_addr_13

]]></Node>
<StgValue><ssdm name="pixel_61"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="451" st_id="10" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:47 %w_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="452" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:94 %mul_16 = fmul i32 %w_6, i32 %pixel_54

]]></Node>
<StgValue><ssdm name="mul_16"/></StgValue>
</operation>

<operation id="453" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:124 %mul_1 = fmul i32 %w_7, i32 %pixel_55

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="454" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:127 %mul_1_1 = fmul i32 %w_8, i32 %pixel_56

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="455" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:130 %mul_1_2 = fmul i32 %w_9, i32 %pixel_57

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="456" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:133 %mul_1_3 = fmul i32 %w_48, i32 %pixel_58

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="457" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:136 %mul_1_4 = fmul i32 %w_10, i32 %pixel_59

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="458" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:138 %pixel_60 = load i11 %pad_img_addr_12

]]></Node>
<StgValue><ssdm name="pixel_60"/></StgValue>
</operation>

<operation id="459" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:139 %mul_1_5 = fmul i32 %w_11, i32 %pixel_60

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="460" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:141 %pixel_61 = load i11 %pad_img_addr_13

]]></Node>
<StgValue><ssdm name="pixel_61"/></StgValue>
</operation>

<operation id="461" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:142 %mul_1_6 = fmul i32 %w_12, i32 %pixel_61

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="462" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:144 %empty_47 = add i5 %empty, i5 2

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="463" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:145 %tmp_362 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_47, i5 0

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="464" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="10">
<![CDATA[
for.inc48:146 %zext_ln49_88 = zext i10 %tmp_362

]]></Node>
<StgValue><ssdm name="zext_ln49_88"/></StgValue>
</operation>

<operation id="465" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc48:147 %tmp_363 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_47, i1 0

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="466" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:148 %zext_ln49_89 = zext i6 %tmp_363

]]></Node>
<StgValue><ssdm name="zext_ln49_89"/></StgValue>
</operation>

<operation id="467" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:149 %add_ln49_72 = add i11 %zext_ln49_88, i11 %zext_ln49_89

]]></Node>
<StgValue><ssdm name="add_ln49_72"/></StgValue>
</operation>

<operation id="468" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:150 %add_ln49_73 = add i11 %add_ln49_72, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_73"/></StgValue>
</operation>

<operation id="469" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:151 %zext_ln49_90 = zext i11 %add_ln49_73

]]></Node>
<StgValue><ssdm name="zext_ln49_90"/></StgValue>
</operation>

<operation id="470" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:152 %pad_img_addr_14 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_90

]]></Node>
<StgValue><ssdm name="pad_img_addr_14"/></StgValue>
</operation>

<operation id="471" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:153 %add_ln49_74 = add i11 %add_ln49_72, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_74"/></StgValue>
</operation>

<operation id="472" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:154 %zext_ln49_91 = zext i11 %add_ln49_74

]]></Node>
<StgValue><ssdm name="zext_ln49_91"/></StgValue>
</operation>

<operation id="473" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:155 %pad_img_addr_15 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_91

]]></Node>
<StgValue><ssdm name="pad_img_addr_15"/></StgValue>
</operation>

<operation id="474" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:171 %pixel_62 = load i11 %pad_img_addr_14

]]></Node>
<StgValue><ssdm name="pixel_62"/></StgValue>
</operation>

<operation id="475" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:174 %pixel_63 = load i11 %pad_img_addr_15

]]></Node>
<StgValue><ssdm name="pixel_63"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="476" st_id="11" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:47 %w_sum = fadd i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:127 %mul_1_1 = fmul i32 %w_8, i32 %pixel_56

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:130 %mul_1_2 = fmul i32 %w_9, i32 %pixel_57

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:133 %mul_1_3 = fmul i32 %w_48, i32 %pixel_58

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:136 %mul_1_4 = fmul i32 %w_10, i32 %pixel_59

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:139 %mul_1_5 = fmul i32 %w_11, i32 %pixel_60

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:142 %mul_1_6 = fmul i32 %w_12, i32 %pixel_61

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:156 %add_ln49_75 = add i11 %add_ln49_72, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_75"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:157 %zext_ln49_92 = zext i11 %add_ln49_75

]]></Node>
<StgValue><ssdm name="zext_ln49_92"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:158 %pad_img_addr_16 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_92

]]></Node>
<StgValue><ssdm name="pad_img_addr_16"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:159 %add_ln49_76 = add i11 %add_ln49_72, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_76"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:160 %zext_ln49_93 = zext i11 %add_ln49_76

]]></Node>
<StgValue><ssdm name="zext_ln49_93"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:161 %pad_img_addr_17 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_93

]]></Node>
<StgValue><ssdm name="pad_img_addr_17"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:171 %pixel_62 = load i11 %pad_img_addr_14

]]></Node>
<StgValue><ssdm name="pixel_62"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:172 %mul_2 = fmul i32 %w_13, i32 %pixel_62

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:174 %pixel_63 = load i11 %pad_img_addr_15

]]></Node>
<StgValue><ssdm name="pixel_63"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:175 %mul_2_1 = fmul i32 %w_14, i32 %pixel_63

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="493" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:177 %pixel_64 = load i11 %pad_img_addr_16

]]></Node>
<StgValue><ssdm name="pixel_64"/></StgValue>
</operation>

<operation id="494" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:180 %pixel_65 = load i11 %pad_img_addr_17

]]></Node>
<StgValue><ssdm name="pixel_65"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="495" st_id="12" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:55 %w_sum_49 = fadd i32 %w_sum, i32 %mul_s

]]></Node>
<StgValue><ssdm name="w_sum_49"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:133 %mul_1_3 = fmul i32 %w_48, i32 %pixel_58

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:136 %mul_1_4 = fmul i32 %w_10, i32 %pixel_59

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:139 %mul_1_5 = fmul i32 %w_11, i32 %pixel_60

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:142 %mul_1_6 = fmul i32 %w_12, i32 %pixel_61

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:162 %add_ln49_77 = add i11 %add_ln49_72, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_77"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:163 %zext_ln49_94 = zext i11 %add_ln49_77

]]></Node>
<StgValue><ssdm name="zext_ln49_94"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:164 %pad_img_addr_18 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_94

]]></Node>
<StgValue><ssdm name="pad_img_addr_18"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:165 %add_ln49_78 = add i11 %add_ln49_72, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_78"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:166 %zext_ln49_95 = zext i11 %add_ln49_78

]]></Node>
<StgValue><ssdm name="zext_ln49_95"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:167 %pad_img_addr_19 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_95

]]></Node>
<StgValue><ssdm name="pad_img_addr_19"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:172 %mul_2 = fmul i32 %w_13, i32 %pixel_62

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:175 %mul_2_1 = fmul i32 %w_14, i32 %pixel_63

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:177 %pixel_64 = load i11 %pad_img_addr_16

]]></Node>
<StgValue><ssdm name="pixel_64"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:178 %mul_2_2 = fmul i32 %w_15, i32 %pixel_64

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:180 %pixel_65 = load i11 %pad_img_addr_17

]]></Node>
<StgValue><ssdm name="pixel_65"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:181 %mul_2_3 = fmul i32 %w_16, i32 %pixel_65

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:183 %pixel_66 = load i11 %pad_img_addr_18

]]></Node>
<StgValue><ssdm name="pixel_66"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:186 %pixel_67 = load i11 %pad_img_addr_19

]]></Node>
<StgValue><ssdm name="pixel_67"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="514" st_id="13" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:55 %w_sum_49 = fadd i32 %w_sum, i32 %mul_s

]]></Node>
<StgValue><ssdm name="w_sum_49"/></StgValue>
</operation>

<operation id="515" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:139 %mul_1_5 = fmul i32 %w_11, i32 %pixel_60

]]></Node>
<StgValue><ssdm name="mul_1_5"/></StgValue>
</operation>

<operation id="516" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:142 %mul_1_6 = fmul i32 %w_12, i32 %pixel_61

]]></Node>
<StgValue><ssdm name="mul_1_6"/></StgValue>
</operation>

<operation id="517" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:168 %add_ln49_79 = add i11 %add_ln49_72, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_79"/></StgValue>
</operation>

<operation id="518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:169 %zext_ln49_96 = zext i11 %add_ln49_79

]]></Node>
<StgValue><ssdm name="zext_ln49_96"/></StgValue>
</operation>

<operation id="519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:170 %pad_img_addr_20 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_96

]]></Node>
<StgValue><ssdm name="pad_img_addr_20"/></StgValue>
</operation>

<operation id="520" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:172 %mul_2 = fmul i32 %w_13, i32 %pixel_62

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="521" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:175 %mul_2_1 = fmul i32 %w_14, i32 %pixel_63

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="522" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:178 %mul_2_2 = fmul i32 %w_15, i32 %pixel_64

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="523" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:181 %mul_2_3 = fmul i32 %w_16, i32 %pixel_65

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="524" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:183 %pixel_66 = load i11 %pad_img_addr_18

]]></Node>
<StgValue><ssdm name="pixel_66"/></StgValue>
</operation>

<operation id="525" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:184 %mul_2_4 = fmul i32 %w_17, i32 %pixel_66

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="526" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:186 %pixel_67 = load i11 %pad_img_addr_19

]]></Node>
<StgValue><ssdm name="pixel_67"/></StgValue>
</operation>

<operation id="527" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:187 %mul_2_5 = fmul i32 %w_18, i32 %pixel_67

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="528" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:189 %pixel_68 = load i11 %pad_img_addr_20

]]></Node>
<StgValue><ssdm name="pixel_68"/></StgValue>
</operation>

<operation id="529" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:192 %empty_48 = add i5 %empty, i5 3

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:193 %tmp_364 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_48, i5 0

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="531" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="10">
<![CDATA[
for.inc48:194 %zext_ln49_97 = zext i10 %tmp_364

]]></Node>
<StgValue><ssdm name="zext_ln49_97"/></StgValue>
</operation>

<operation id="532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc48:195 %tmp_365 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_48, i1 0

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:196 %zext_ln49_98 = zext i6 %tmp_365

]]></Node>
<StgValue><ssdm name="zext_ln49_98"/></StgValue>
</operation>

<operation id="534" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:197 %add_ln49_80 = add i11 %zext_ln49_97, i11 %zext_ln49_98

]]></Node>
<StgValue><ssdm name="add_ln49_80"/></StgValue>
</operation>

<operation id="535" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:198 %add_ln49_81 = add i11 %add_ln49_80, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_81"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:199 %zext_ln49_99 = zext i11 %add_ln49_81

]]></Node>
<StgValue><ssdm name="zext_ln49_99"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:200 %pad_img_addr_21 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_99

]]></Node>
<StgValue><ssdm name="pad_img_addr_21"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:219 %pixel_69 = load i11 %pad_img_addr_21

]]></Node>
<StgValue><ssdm name="pixel_69"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="539" st_id="14" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:55 %w_sum_49 = fadd i32 %w_sum, i32 %mul_s

]]></Node>
<StgValue><ssdm name="w_sum_49"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:172 %mul_2 = fmul i32 %w_13, i32 %pixel_62

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:175 %mul_2_1 = fmul i32 %w_14, i32 %pixel_63

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:178 %mul_2_2 = fmul i32 %w_15, i32 %pixel_64

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:181 %mul_2_3 = fmul i32 %w_16, i32 %pixel_65

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="544" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:184 %mul_2_4 = fmul i32 %w_17, i32 %pixel_66

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="545" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:187 %mul_2_5 = fmul i32 %w_18, i32 %pixel_67

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="546" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:189 %pixel_68 = load i11 %pad_img_addr_20

]]></Node>
<StgValue><ssdm name="pixel_68"/></StgValue>
</operation>

<operation id="547" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:190 %mul_2_6 = fmul i32 %w_19, i32 %pixel_68

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="548" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:201 %add_ln49_82 = add i11 %add_ln49_80, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_82"/></StgValue>
</operation>

<operation id="549" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:202 %zext_ln49_100 = zext i11 %add_ln49_82

]]></Node>
<StgValue><ssdm name="zext_ln49_100"/></StgValue>
</operation>

<operation id="550" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:203 %pad_img_addr_22 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_100

]]></Node>
<StgValue><ssdm name="pad_img_addr_22"/></StgValue>
</operation>

<operation id="551" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:204 %add_ln49_83 = add i11 %add_ln49_80, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_83"/></StgValue>
</operation>

<operation id="552" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:205 %zext_ln49_101 = zext i11 %add_ln49_83

]]></Node>
<StgValue><ssdm name="zext_ln49_101"/></StgValue>
</operation>

<operation id="553" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:206 %pad_img_addr_23 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_101

]]></Node>
<StgValue><ssdm name="pad_img_addr_23"/></StgValue>
</operation>

<operation id="554" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:219 %pixel_69 = load i11 %pad_img_addr_21

]]></Node>
<StgValue><ssdm name="pixel_69"/></StgValue>
</operation>

<operation id="555" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:220 %mul_3 = fmul i32 %w_20, i32 %pixel_69

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="556" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:222 %pixel_70 = load i11 %pad_img_addr_22

]]></Node>
<StgValue><ssdm name="pixel_70"/></StgValue>
</operation>

<operation id="557" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:225 %pixel_71 = load i11 %pad_img_addr_23

]]></Node>
<StgValue><ssdm name="pixel_71"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="558" st_id="15" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:55 %w_sum_49 = fadd i32 %w_sum, i32 %mul_s

]]></Node>
<StgValue><ssdm name="w_sum_49"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:178 %mul_2_2 = fmul i32 %w_15, i32 %pixel_64

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:181 %mul_2_3 = fmul i32 %w_16, i32 %pixel_65

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:184 %mul_2_4 = fmul i32 %w_17, i32 %pixel_66

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:187 %mul_2_5 = fmul i32 %w_18, i32 %pixel_67

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:190 %mul_2_6 = fmul i32 %w_19, i32 %pixel_68

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:207 %add_ln49_84 = add i11 %add_ln49_80, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_84"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:208 %zext_ln49_102 = zext i11 %add_ln49_84

]]></Node>
<StgValue><ssdm name="zext_ln49_102"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:209 %pad_img_addr_24 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_102

]]></Node>
<StgValue><ssdm name="pad_img_addr_24"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:210 %add_ln49_85 = add i11 %add_ln49_80, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_85"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:211 %zext_ln49_103 = zext i11 %add_ln49_85

]]></Node>
<StgValue><ssdm name="zext_ln49_103"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:212 %pad_img_addr_25 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_103

]]></Node>
<StgValue><ssdm name="pad_img_addr_25"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:220 %mul_3 = fmul i32 %w_20, i32 %pixel_69

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:222 %pixel_70 = load i11 %pad_img_addr_22

]]></Node>
<StgValue><ssdm name="pixel_70"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:223 %mul_3_1 = fmul i32 %w_21, i32 %pixel_70

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:225 %pixel_71 = load i11 %pad_img_addr_23

]]></Node>
<StgValue><ssdm name="pixel_71"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:226 %mul_3_2 = fmul i32 %w_22, i32 %pixel_71

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:228 %pixel_72 = load i11 %pad_img_addr_24

]]></Node>
<StgValue><ssdm name="pixel_72"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:231 %pixel_73 = load i11 %pad_img_addr_25

]]></Node>
<StgValue><ssdm name="pixel_73"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="577" st_id="16" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:63 %w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12

]]></Node>
<StgValue><ssdm name="w_sum_50"/></StgValue>
</operation>

<operation id="578" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:184 %mul_2_4 = fmul i32 %w_17, i32 %pixel_66

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:187 %mul_2_5 = fmul i32 %w_18, i32 %pixel_67

]]></Node>
<StgValue><ssdm name="mul_2_5"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:190 %mul_2_6 = fmul i32 %w_19, i32 %pixel_68

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:213 %add_ln49_86 = add i11 %add_ln49_80, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_86"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:214 %zext_ln49_104 = zext i11 %add_ln49_86

]]></Node>
<StgValue><ssdm name="zext_ln49_104"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:215 %pad_img_addr_26 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_104

]]></Node>
<StgValue><ssdm name="pad_img_addr_26"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:216 %add_ln49_87 = add i11 %add_ln49_80, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_87"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:217 %zext_ln49_105 = zext i11 %add_ln49_87

]]></Node>
<StgValue><ssdm name="zext_ln49_105"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:218 %pad_img_addr_27 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_105

]]></Node>
<StgValue><ssdm name="pad_img_addr_27"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:220 %mul_3 = fmul i32 %w_20, i32 %pixel_69

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:223 %mul_3_1 = fmul i32 %w_21, i32 %pixel_70

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:226 %mul_3_2 = fmul i32 %w_22, i32 %pixel_71

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:228 %pixel_72 = load i11 %pad_img_addr_24

]]></Node>
<StgValue><ssdm name="pixel_72"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:229 %mul_3_3 = fmul i32 %w_23, i32 %pixel_72

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:231 %pixel_73 = load i11 %pad_img_addr_25

]]></Node>
<StgValue><ssdm name="pixel_73"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:232 %mul_3_4 = fmul i32 %w_24, i32 %pixel_73

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:234 %pixel_74 = load i11 %pad_img_addr_26

]]></Node>
<StgValue><ssdm name="pixel_74"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:237 %pixel_75 = load i11 %pad_img_addr_27

]]></Node>
<StgValue><ssdm name="pixel_75"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="596" st_id="17" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:63 %w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12

]]></Node>
<StgValue><ssdm name="w_sum_50"/></StgValue>
</operation>

<operation id="597" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:190 %mul_2_6 = fmul i32 %w_19, i32 %pixel_68

]]></Node>
<StgValue><ssdm name="mul_2_6"/></StgValue>
</operation>

<operation id="598" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:220 %mul_3 = fmul i32 %w_20, i32 %pixel_69

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="599" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:223 %mul_3_1 = fmul i32 %w_21, i32 %pixel_70

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:226 %mul_3_2 = fmul i32 %w_22, i32 %pixel_71

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:229 %mul_3_3 = fmul i32 %w_23, i32 %pixel_72

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:232 %mul_3_4 = fmul i32 %w_24, i32 %pixel_73

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:234 %pixel_74 = load i11 %pad_img_addr_26

]]></Node>
<StgValue><ssdm name="pixel_74"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:235 %mul_3_5 = fmul i32 %w_25, i32 %pixel_74

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:237 %pixel_75 = load i11 %pad_img_addr_27

]]></Node>
<StgValue><ssdm name="pixel_75"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:238 %mul_3_6 = fmul i32 %w_26, i32 %pixel_75

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="607" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc48:240 %empty_49 = add i5 %empty, i5 4

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="608" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc48:241 %tmp_366 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_49, i5 0

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="609" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="11" op_0_bw="10">
<![CDATA[
for.inc48:242 %zext_ln49_106 = zext i10 %tmp_366

]]></Node>
<StgValue><ssdm name="zext_ln49_106"/></StgValue>
</operation>

<operation id="610" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
for.inc48:243 %tmp_367 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_49, i1 0

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="611" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="6">
<![CDATA[
for.inc48:244 %zext_ln49_107 = zext i6 %tmp_367

]]></Node>
<StgValue><ssdm name="zext_ln49_107"/></StgValue>
</operation>

<operation id="612" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:245 %add_ln49_88 = add i11 %zext_ln49_106, i11 %zext_ln49_107

]]></Node>
<StgValue><ssdm name="add_ln49_88"/></StgValue>
</operation>

<operation id="613" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:246 %add_ln49_89 = add i11 %add_ln49_88, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_89"/></StgValue>
</operation>

<operation id="614" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:247 %zext_ln49_108 = zext i11 %add_ln49_89

]]></Node>
<StgValue><ssdm name="zext_ln49_108"/></StgValue>
</operation>

<operation id="615" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:248 %pad_img_addr_28 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_108

]]></Node>
<StgValue><ssdm name="pad_img_addr_28"/></StgValue>
</operation>

<operation id="616" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:249 %add_ln49_90 = add i11 %add_ln49_88, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_90"/></StgValue>
</operation>

<operation id="617" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:250 %zext_ln49_109 = zext i11 %add_ln49_90

]]></Node>
<StgValue><ssdm name="zext_ln49_109"/></StgValue>
</operation>

<operation id="618" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:251 %pad_img_addr_29 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_109

]]></Node>
<StgValue><ssdm name="pad_img_addr_29"/></StgValue>
</operation>

<operation id="619" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:267 %pixel_76 = load i11 %pad_img_addr_28

]]></Node>
<StgValue><ssdm name="pixel_76"/></StgValue>
</operation>

<operation id="620" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:270 %pixel_77 = load i11 %pad_img_addr_29

]]></Node>
<StgValue><ssdm name="pixel_77"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="621" st_id="18" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:63 %w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12

]]></Node>
<StgValue><ssdm name="w_sum_50"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:223 %mul_3_1 = fmul i32 %w_21, i32 %pixel_70

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:226 %mul_3_2 = fmul i32 %w_22, i32 %pixel_71

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:229 %mul_3_3 = fmul i32 %w_23, i32 %pixel_72

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:232 %mul_3_4 = fmul i32 %w_24, i32 %pixel_73

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:235 %mul_3_5 = fmul i32 %w_25, i32 %pixel_74

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:238 %mul_3_6 = fmul i32 %w_26, i32 %pixel_75

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:252 %add_ln49_91 = add i11 %add_ln49_88, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_91"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:253 %zext_ln49_110 = zext i11 %add_ln49_91

]]></Node>
<StgValue><ssdm name="zext_ln49_110"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:254 %pad_img_addr_30 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_110

]]></Node>
<StgValue><ssdm name="pad_img_addr_30"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:255 %add_ln49_92 = add i11 %add_ln49_88, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_92"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:256 %zext_ln49_111 = zext i11 %add_ln49_92

]]></Node>
<StgValue><ssdm name="zext_ln49_111"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:257 %pad_img_addr_31 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_111

]]></Node>
<StgValue><ssdm name="pad_img_addr_31"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:267 %pixel_76 = load i11 %pad_img_addr_28

]]></Node>
<StgValue><ssdm name="pixel_76"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:268 %mul_4 = fmul i32 %w_27, i32 %pixel_76

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:270 %pixel_77 = load i11 %pad_img_addr_29

]]></Node>
<StgValue><ssdm name="pixel_77"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:271 %mul_4_1 = fmul i32 %w_28, i32 %pixel_77

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:273 %pixel_78 = load i11 %pad_img_addr_30

]]></Node>
<StgValue><ssdm name="pixel_78"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:276 %pixel_79 = load i11 %pad_img_addr_31

]]></Node>
<StgValue><ssdm name="pixel_79"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="640" st_id="19" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:63 %w_sum_50 = fadd i32 %w_sum_49, i32 %mul_12

]]></Node>
<StgValue><ssdm name="w_sum_50"/></StgValue>
</operation>

<operation id="641" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:229 %mul_3_3 = fmul i32 %w_23, i32 %pixel_72

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="642" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:232 %mul_3_4 = fmul i32 %w_24, i32 %pixel_73

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="643" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:235 %mul_3_5 = fmul i32 %w_25, i32 %pixel_74

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="644" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:238 %mul_3_6 = fmul i32 %w_26, i32 %pixel_75

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="645" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:258 %add_ln49_93 = add i11 %add_ln49_88, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_93"/></StgValue>
</operation>

<operation id="646" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:259 %zext_ln49_112 = zext i11 %add_ln49_93

]]></Node>
<StgValue><ssdm name="zext_ln49_112"/></StgValue>
</operation>

<operation id="647" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:260 %pad_img_addr_32 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_112

]]></Node>
<StgValue><ssdm name="pad_img_addr_32"/></StgValue>
</operation>

<operation id="648" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:261 %add_ln49_94 = add i11 %add_ln49_88, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_94"/></StgValue>
</operation>

<operation id="649" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:262 %zext_ln49_113 = zext i11 %add_ln49_94

]]></Node>
<StgValue><ssdm name="zext_ln49_113"/></StgValue>
</operation>

<operation id="650" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:263 %pad_img_addr_33 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_113

]]></Node>
<StgValue><ssdm name="pad_img_addr_33"/></StgValue>
</operation>

<operation id="651" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:268 %mul_4 = fmul i32 %w_27, i32 %pixel_76

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="652" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:271 %mul_4_1 = fmul i32 %w_28, i32 %pixel_77

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="653" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:273 %pixel_78 = load i11 %pad_img_addr_30

]]></Node>
<StgValue><ssdm name="pixel_78"/></StgValue>
</operation>

<operation id="654" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:274 %mul_4_2 = fmul i32 %w_29, i32 %pixel_78

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="655" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:276 %pixel_79 = load i11 %pad_img_addr_31

]]></Node>
<StgValue><ssdm name="pixel_79"/></StgValue>
</operation>

<operation id="656" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:277 %mul_4_3 = fmul i32 %w_30, i32 %pixel_79

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="657" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:279 %pixel_80 = load i11 %pad_img_addr_32

]]></Node>
<StgValue><ssdm name="pixel_80"/></StgValue>
</operation>

<operation id="658" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:282 %pixel_81 = load i11 %pad_img_addr_33

]]></Node>
<StgValue><ssdm name="pixel_81"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="659" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="5">
<![CDATA[
for.inc48:36 %zext_ln36 = zext i5 %empty

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="660" st_id="20" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:71 %w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13

]]></Node>
<StgValue><ssdm name="w_sum_51"/></StgValue>
</operation>

<operation id="661" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:235 %mul_3_5 = fmul i32 %w_25, i32 %pixel_74

]]></Node>
<StgValue><ssdm name="mul_3_5"/></StgValue>
</operation>

<operation id="662" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:238 %mul_3_6 = fmul i32 %w_26, i32 %pixel_75

]]></Node>
<StgValue><ssdm name="mul_3_6"/></StgValue>
</operation>

<operation id="663" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:264 %add_ln49_95 = add i11 %add_ln49_88, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_95"/></StgValue>
</operation>

<operation id="664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:265 %zext_ln49_114 = zext i11 %add_ln49_95

]]></Node>
<StgValue><ssdm name="zext_ln49_114"/></StgValue>
</operation>

<operation id="665" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:266 %pad_img_addr_34 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_114

]]></Node>
<StgValue><ssdm name="pad_img_addr_34"/></StgValue>
</operation>

<operation id="666" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:268 %mul_4 = fmul i32 %w_27, i32 %pixel_76

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="667" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:271 %mul_4_1 = fmul i32 %w_28, i32 %pixel_77

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="668" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:274 %mul_4_2 = fmul i32 %w_29, i32 %pixel_78

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="669" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:277 %mul_4_3 = fmul i32 %w_30, i32 %pixel_79

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="670" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:279 %pixel_80 = load i11 %pad_img_addr_32

]]></Node>
<StgValue><ssdm name="pixel_80"/></StgValue>
</operation>

<operation id="671" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:280 %mul_4_4 = fmul i32 %w_31, i32 %pixel_80

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="672" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:282 %pixel_81 = load i11 %pad_img_addr_33

]]></Node>
<StgValue><ssdm name="pixel_81"/></StgValue>
</operation>

<operation id="673" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:283 %mul_4_5 = fmul i32 %w_32, i32 %pixel_81

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="674" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:285 %pixel_82 = load i11 %pad_img_addr_34

]]></Node>
<StgValue><ssdm name="pixel_82"/></StgValue>
</operation>

<operation id="675" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48:288 %empty_50 = add i6 %zext_ln36, i6 5

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc48:289 %tmp_368 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_50, i5 0

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc48:290 %tmp_369 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_50, i1 0

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="11" op_0_bw="7">
<![CDATA[
for.inc48:291 %zext_ln49_115 = zext i7 %tmp_369

]]></Node>
<StgValue><ssdm name="zext_ln49_115"/></StgValue>
</operation>

<operation id="679" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:292 %add_ln49_96 = add i11 %tmp_368, i11 %zext_ln49_115

]]></Node>
<StgValue><ssdm name="add_ln49_96"/></StgValue>
</operation>

<operation id="680" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:293 %add_ln49_97 = add i11 %add_ln49_96, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_97"/></StgValue>
</operation>

<operation id="681" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:294 %zext_ln49_116 = zext i11 %add_ln49_97

]]></Node>
<StgValue><ssdm name="zext_ln49_116"/></StgValue>
</operation>

<operation id="682" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:295 %pad_img_addr_35 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_116

]]></Node>
<StgValue><ssdm name="pad_img_addr_35"/></StgValue>
</operation>

<operation id="683" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:314 %pixel_83 = load i11 %pad_img_addr_35

]]></Node>
<StgValue><ssdm name="pixel_83"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="684" st_id="21" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:71 %w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13

]]></Node>
<StgValue><ssdm name="w_sum_51"/></StgValue>
</operation>

<operation id="685" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:268 %mul_4 = fmul i32 %w_27, i32 %pixel_76

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="686" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:271 %mul_4_1 = fmul i32 %w_28, i32 %pixel_77

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="687" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:274 %mul_4_2 = fmul i32 %w_29, i32 %pixel_78

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="688" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:277 %mul_4_3 = fmul i32 %w_30, i32 %pixel_79

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="689" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:280 %mul_4_4 = fmul i32 %w_31, i32 %pixel_80

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="690" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:283 %mul_4_5 = fmul i32 %w_32, i32 %pixel_81

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="691" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:285 %pixel_82 = load i11 %pad_img_addr_34

]]></Node>
<StgValue><ssdm name="pixel_82"/></StgValue>
</operation>

<operation id="692" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:286 %mul_4_6 = fmul i32 %w_33, i32 %pixel_82

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="693" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:296 %add_ln49_98 = add i11 %add_ln49_96, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_98"/></StgValue>
</operation>

<operation id="694" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:297 %zext_ln49_117 = zext i11 %add_ln49_98

]]></Node>
<StgValue><ssdm name="zext_ln49_117"/></StgValue>
</operation>

<operation id="695" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:298 %pad_img_addr_36 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_117

]]></Node>
<StgValue><ssdm name="pad_img_addr_36"/></StgValue>
</operation>

<operation id="696" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:299 %add_ln49_99 = add i11 %add_ln49_96, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_99"/></StgValue>
</operation>

<operation id="697" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:300 %zext_ln49_118 = zext i11 %add_ln49_99

]]></Node>
<StgValue><ssdm name="zext_ln49_118"/></StgValue>
</operation>

<operation id="698" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:301 %pad_img_addr_37 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_118

]]></Node>
<StgValue><ssdm name="pad_img_addr_37"/></StgValue>
</operation>

<operation id="699" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:314 %pixel_83 = load i11 %pad_img_addr_35

]]></Node>
<StgValue><ssdm name="pixel_83"/></StgValue>
</operation>

<operation id="700" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:315 %mul_5 = fmul i32 %w_34, i32 %pixel_83

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="701" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:317 %pixel_84 = load i11 %pad_img_addr_36

]]></Node>
<StgValue><ssdm name="pixel_84"/></StgValue>
</operation>

<operation id="702" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:320 %pixel_85 = load i11 %pad_img_addr_37

]]></Node>
<StgValue><ssdm name="pixel_85"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="703" st_id="22" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:71 %w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13

]]></Node>
<StgValue><ssdm name="w_sum_51"/></StgValue>
</operation>

<operation id="704" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:274 %mul_4_2 = fmul i32 %w_29, i32 %pixel_78

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="705" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:277 %mul_4_3 = fmul i32 %w_30, i32 %pixel_79

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="706" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:280 %mul_4_4 = fmul i32 %w_31, i32 %pixel_80

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="707" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:283 %mul_4_5 = fmul i32 %w_32, i32 %pixel_81

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="708" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:286 %mul_4_6 = fmul i32 %w_33, i32 %pixel_82

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="709" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:302 %add_ln49_100 = add i11 %add_ln49_96, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_100"/></StgValue>
</operation>

<operation id="710" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:303 %zext_ln49_119 = zext i11 %add_ln49_100

]]></Node>
<StgValue><ssdm name="zext_ln49_119"/></StgValue>
</operation>

<operation id="711" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:304 %pad_img_addr_38 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_119

]]></Node>
<StgValue><ssdm name="pad_img_addr_38"/></StgValue>
</operation>

<operation id="712" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:305 %add_ln49_101 = add i11 %add_ln49_96, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_101"/></StgValue>
</operation>

<operation id="713" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:306 %zext_ln49_120 = zext i11 %add_ln49_101

]]></Node>
<StgValue><ssdm name="zext_ln49_120"/></StgValue>
</operation>

<operation id="714" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:307 %pad_img_addr_39 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_120

]]></Node>
<StgValue><ssdm name="pad_img_addr_39"/></StgValue>
</operation>

<operation id="715" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:308 %add_ln49_102 = add i11 %add_ln49_96, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_102"/></StgValue>
</operation>

<operation id="716" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:311 %add_ln49_103 = add i11 %add_ln49_96, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_103"/></StgValue>
</operation>

<operation id="717" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:315 %mul_5 = fmul i32 %w_34, i32 %pixel_83

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="718" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:317 %pixel_84 = load i11 %pad_img_addr_36

]]></Node>
<StgValue><ssdm name="pixel_84"/></StgValue>
</operation>

<operation id="719" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:318 %mul_5_1 = fmul i32 %w_35, i32 %pixel_84

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="720" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:320 %pixel_85 = load i11 %pad_img_addr_37

]]></Node>
<StgValue><ssdm name="pixel_85"/></StgValue>
</operation>

<operation id="721" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:321 %mul_5_2 = fmul i32 %w_36, i32 %pixel_85

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="722" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:323 %pixel_86 = load i11 %pad_img_addr_38

]]></Node>
<StgValue><ssdm name="pixel_86"/></StgValue>
</operation>

<operation id="723" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:326 %pixel_87 = load i11 %pad_img_addr_39

]]></Node>
<StgValue><ssdm name="pixel_87"/></StgValue>
</operation>

<operation id="724" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc48:335 %empty_51 = add i6 %zext_ln36, i6 6

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="725" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc48:336 %tmp_370 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %empty_51, i5 0

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="726" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.inc48:337 %tmp_371 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %empty_51, i1 0

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="727" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="7">
<![CDATA[
for.inc48:338 %zext_ln49_123 = zext i7 %tmp_371

]]></Node>
<StgValue><ssdm name="zext_ln49_123"/></StgValue>
</operation>

<operation id="728" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:339 %add_ln49_104 = add i11 %tmp_370, i11 %zext_ln49_123

]]></Node>
<StgValue><ssdm name="add_ln49_104"/></StgValue>
</operation>

<operation id="729" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:340 %add_ln49_105 = add i11 %add_ln49_104, i11 %zext_ln49_65

]]></Node>
<StgValue><ssdm name="add_ln49_105"/></StgValue>
</operation>

<operation id="730" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:343 %add_ln49_106 = add i11 %add_ln49_104, i11 %zext_ln49_67

]]></Node>
<StgValue><ssdm name="add_ln49_106"/></StgValue>
</operation>

<operation id="731" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:346 %add_ln49_107 = add i11 %add_ln49_104, i11 %zext_ln49_69

]]></Node>
<StgValue><ssdm name="add_ln49_107"/></StgValue>
</operation>

<operation id="732" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:349 %add_ln49_108 = add i11 %add_ln49_104, i11 %zext_ln49_71

]]></Node>
<StgValue><ssdm name="add_ln49_108"/></StgValue>
</operation>

<operation id="733" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:352 %add_ln49_109 = add i11 %add_ln49_104, i11 %zext_ln49_73

]]></Node>
<StgValue><ssdm name="add_ln49_109"/></StgValue>
</operation>

<operation id="734" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:355 %add_ln49_110 = add i11 %add_ln49_104, i11 %zext_ln49_75

]]></Node>
<StgValue><ssdm name="add_ln49_110"/></StgValue>
</operation>

<operation id="735" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc48:358 %add_ln49_111 = add i11 %add_ln49_104, i11 %zext_ln49_77

]]></Node>
<StgValue><ssdm name="add_ln49_111"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="736" st_id="23" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:71 %w_sum_51 = fadd i32 %w_sum_50, i32 %mul_13

]]></Node>
<StgValue><ssdm name="w_sum_51"/></StgValue>
</operation>

<operation id="737" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:280 %mul_4_4 = fmul i32 %w_31, i32 %pixel_80

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>

<operation id="738" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:283 %mul_4_5 = fmul i32 %w_32, i32 %pixel_81

]]></Node>
<StgValue><ssdm name="mul_4_5"/></StgValue>
</operation>

<operation id="739" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:286 %mul_4_6 = fmul i32 %w_33, i32 %pixel_82

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="740" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:309 %zext_ln49_121 = zext i11 %add_ln49_102

]]></Node>
<StgValue><ssdm name="zext_ln49_121"/></StgValue>
</operation>

<operation id="741" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:310 %pad_img_addr_40 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_121

]]></Node>
<StgValue><ssdm name="pad_img_addr_40"/></StgValue>
</operation>

<operation id="742" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:312 %zext_ln49_122 = zext i11 %add_ln49_103

]]></Node>
<StgValue><ssdm name="zext_ln49_122"/></StgValue>
</operation>

<operation id="743" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:313 %pad_img_addr_41 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_122

]]></Node>
<StgValue><ssdm name="pad_img_addr_41"/></StgValue>
</operation>

<operation id="744" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:315 %mul_5 = fmul i32 %w_34, i32 %pixel_83

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="745" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:318 %mul_5_1 = fmul i32 %w_35, i32 %pixel_84

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="746" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:321 %mul_5_2 = fmul i32 %w_36, i32 %pixel_85

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="747" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:323 %pixel_86 = load i11 %pad_img_addr_38

]]></Node>
<StgValue><ssdm name="pixel_86"/></StgValue>
</operation>

<operation id="748" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:324 %mul_5_3 = fmul i32 %w_37, i32 %pixel_86

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="749" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:326 %pixel_87 = load i11 %pad_img_addr_39

]]></Node>
<StgValue><ssdm name="pixel_87"/></StgValue>
</operation>

<operation id="750" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:327 %mul_5_4 = fmul i32 %w_38, i32 %pixel_87

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="751" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:329 %pixel_88 = load i11 %pad_img_addr_40

]]></Node>
<StgValue><ssdm name="pixel_88"/></StgValue>
</operation>

<operation id="752" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:332 %pixel_89 = load i11 %pad_img_addr_41

]]></Node>
<StgValue><ssdm name="pixel_89"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="753" st_id="24" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:79 %w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14

]]></Node>
<StgValue><ssdm name="w_sum_52"/></StgValue>
</operation>

<operation id="754" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:286 %mul_4_6 = fmul i32 %w_33, i32 %pixel_82

]]></Node>
<StgValue><ssdm name="mul_4_6"/></StgValue>
</operation>

<operation id="755" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:315 %mul_5 = fmul i32 %w_34, i32 %pixel_83

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="756" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:318 %mul_5_1 = fmul i32 %w_35, i32 %pixel_84

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="757" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:321 %mul_5_2 = fmul i32 %w_36, i32 %pixel_85

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="758" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:324 %mul_5_3 = fmul i32 %w_37, i32 %pixel_86

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="759" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:327 %mul_5_4 = fmul i32 %w_38, i32 %pixel_87

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="760" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:329 %pixel_88 = load i11 %pad_img_addr_40

]]></Node>
<StgValue><ssdm name="pixel_88"/></StgValue>
</operation>

<operation id="761" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:330 %mul_5_5 = fmul i32 %w_39, i32 %pixel_88

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="762" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:332 %pixel_89 = load i11 %pad_img_addr_41

]]></Node>
<StgValue><ssdm name="pixel_89"/></StgValue>
</operation>

<operation id="763" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:333 %mul_5_6 = fmul i32 %w_40, i32 %pixel_89

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="764" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:341 %zext_ln49_124 = zext i11 %add_ln49_105

]]></Node>
<StgValue><ssdm name="zext_ln49_124"/></StgValue>
</operation>

<operation id="765" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:342 %pad_img_addr_42 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_124

]]></Node>
<StgValue><ssdm name="pad_img_addr_42"/></StgValue>
</operation>

<operation id="766" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:344 %zext_ln49_125 = zext i11 %add_ln49_106

]]></Node>
<StgValue><ssdm name="zext_ln49_125"/></StgValue>
</operation>

<operation id="767" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:345 %pad_img_addr_43 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_125

]]></Node>
<StgValue><ssdm name="pad_img_addr_43"/></StgValue>
</operation>

<operation id="768" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:361 %pixel_90 = load i11 %pad_img_addr_42

]]></Node>
<StgValue><ssdm name="pixel_90"/></StgValue>
</operation>

<operation id="769" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:364 %pixel_91 = load i11 %pad_img_addr_43

]]></Node>
<StgValue><ssdm name="pixel_91"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="770" st_id="25" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:79 %w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14

]]></Node>
<StgValue><ssdm name="w_sum_52"/></StgValue>
</operation>

<operation id="771" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:318 %mul_5_1 = fmul i32 %w_35, i32 %pixel_84

]]></Node>
<StgValue><ssdm name="mul_5_1"/></StgValue>
</operation>

<operation id="772" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:321 %mul_5_2 = fmul i32 %w_36, i32 %pixel_85

]]></Node>
<StgValue><ssdm name="mul_5_2"/></StgValue>
</operation>

<operation id="773" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:324 %mul_5_3 = fmul i32 %w_37, i32 %pixel_86

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="774" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:327 %mul_5_4 = fmul i32 %w_38, i32 %pixel_87

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="775" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:330 %mul_5_5 = fmul i32 %w_39, i32 %pixel_88

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="776" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:333 %mul_5_6 = fmul i32 %w_40, i32 %pixel_89

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="777" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:347 %zext_ln49_126 = zext i11 %add_ln49_107

]]></Node>
<StgValue><ssdm name="zext_ln49_126"/></StgValue>
</operation>

<operation id="778" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:348 %pad_img_addr_44 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_126

]]></Node>
<StgValue><ssdm name="pad_img_addr_44"/></StgValue>
</operation>

<operation id="779" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:350 %zext_ln49_127 = zext i11 %add_ln49_108

]]></Node>
<StgValue><ssdm name="zext_ln49_127"/></StgValue>
</operation>

<operation id="780" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:351 %pad_img_addr_45 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_127

]]></Node>
<StgValue><ssdm name="pad_img_addr_45"/></StgValue>
</operation>

<operation id="781" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:361 %pixel_90 = load i11 %pad_img_addr_42

]]></Node>
<StgValue><ssdm name="pixel_90"/></StgValue>
</operation>

<operation id="782" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:362 %mul_6 = fmul i32 %w_41, i32 %pixel_90

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="783" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:364 %pixel_91 = load i11 %pad_img_addr_43

]]></Node>
<StgValue><ssdm name="pixel_91"/></StgValue>
</operation>

<operation id="784" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:365 %mul_6_1 = fmul i32 %w_42, i32 %pixel_91

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="785" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:367 %pixel_92 = load i11 %pad_img_addr_44

]]></Node>
<StgValue><ssdm name="pixel_92"/></StgValue>
</operation>

<operation id="786" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:370 %pixel_93 = load i11 %pad_img_addr_45

]]></Node>
<StgValue><ssdm name="pixel_93"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="787" st_id="26" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:79 %w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14

]]></Node>
<StgValue><ssdm name="w_sum_52"/></StgValue>
</operation>

<operation id="788" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:324 %mul_5_3 = fmul i32 %w_37, i32 %pixel_86

]]></Node>
<StgValue><ssdm name="mul_5_3"/></StgValue>
</operation>

<operation id="789" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:327 %mul_5_4 = fmul i32 %w_38, i32 %pixel_87

]]></Node>
<StgValue><ssdm name="mul_5_4"/></StgValue>
</operation>

<operation id="790" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:330 %mul_5_5 = fmul i32 %w_39, i32 %pixel_88

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="791" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:333 %mul_5_6 = fmul i32 %w_40, i32 %pixel_89

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="792" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:353 %zext_ln49_128 = zext i11 %add_ln49_109

]]></Node>
<StgValue><ssdm name="zext_ln49_128"/></StgValue>
</operation>

<operation id="793" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:354 %pad_img_addr_46 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_128

]]></Node>
<StgValue><ssdm name="pad_img_addr_46"/></StgValue>
</operation>

<operation id="794" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:356 %zext_ln49_129 = zext i11 %add_ln49_110

]]></Node>
<StgValue><ssdm name="zext_ln49_129"/></StgValue>
</operation>

<operation id="795" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:357 %pad_img_addr_47 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_129

]]></Node>
<StgValue><ssdm name="pad_img_addr_47"/></StgValue>
</operation>

<operation id="796" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:362 %mul_6 = fmul i32 %w_41, i32 %pixel_90

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="797" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:365 %mul_6_1 = fmul i32 %w_42, i32 %pixel_91

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="798" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:367 %pixel_92 = load i11 %pad_img_addr_44

]]></Node>
<StgValue><ssdm name="pixel_92"/></StgValue>
</operation>

<operation id="799" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:368 %mul_6_2 = fmul i32 %w_43, i32 %pixel_92

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="800" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:370 %pixel_93 = load i11 %pad_img_addr_45

]]></Node>
<StgValue><ssdm name="pixel_93"/></StgValue>
</operation>

<operation id="801" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:371 %mul_6_3 = fmul i32 %w_44, i32 %pixel_93

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="802" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:373 %pixel_94 = load i11 %pad_img_addr_46

]]></Node>
<StgValue><ssdm name="pixel_94"/></StgValue>
</operation>

<operation id="803" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:376 %pixel_95 = load i11 %pad_img_addr_47

]]></Node>
<StgValue><ssdm name="pixel_95"/></StgValue>
</operation>

<operation id="804" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="or_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc48:394 %add_ln33_2 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln33_2"/></StgValue>
</operation>

<operation id="805" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc48:395 %select_ln33_4 = select i1 %or_ln28, i4 1, i4 %add_ln33_2

]]></Node>
<StgValue><ssdm name="select_ln33_4"/></StgValue>
</operation>

<operation id="806" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc48:396 %add_ln28_2 = add i7 %indvar_flatten11_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="807" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc48:397 %select_ln28_4 = select i1 %icmp_ln28, i7 1, i7 %add_ln28_2

]]></Node>
<StgValue><ssdm name="select_ln28_4"/></StgValue>
</operation>

<operation id="808" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:400 %store_ln28 = store i7 %select_ln28_4, i7 %indvar_flatten11

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="809" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc48:402 %store_ln33 = store i4 %select_ln33_4, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="810" st_id="27" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:79 %w_sum_52 = fadd i32 %w_sum_51, i32 %mul_14

]]></Node>
<StgValue><ssdm name="w_sum_52"/></StgValue>
</operation>

<operation id="811" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:330 %mul_5_5 = fmul i32 %w_39, i32 %pixel_88

]]></Node>
<StgValue><ssdm name="mul_5_5"/></StgValue>
</operation>

<operation id="812" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:333 %mul_5_6 = fmul i32 %w_40, i32 %pixel_89

]]></Node>
<StgValue><ssdm name="mul_5_6"/></StgValue>
</operation>

<operation id="813" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="11">
<![CDATA[
for.inc48:359 %zext_ln49_130 = zext i11 %add_ln49_111

]]></Node>
<StgValue><ssdm name="zext_ln49_130"/></StgValue>
</operation>

<operation id="814" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc48:360 %pad_img_addr_48 = getelementptr i32 %pad_img, i64 0, i64 %zext_ln49_130

]]></Node>
<StgValue><ssdm name="pad_img_addr_48"/></StgValue>
</operation>

<operation id="815" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:362 %mul_6 = fmul i32 %w_41, i32 %pixel_90

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="816" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:365 %mul_6_1 = fmul i32 %w_42, i32 %pixel_91

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="817" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:368 %mul_6_2 = fmul i32 %w_43, i32 %pixel_92

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="818" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:371 %mul_6_3 = fmul i32 %w_44, i32 %pixel_93

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="819" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:373 %pixel_94 = load i11 %pad_img_addr_46

]]></Node>
<StgValue><ssdm name="pixel_94"/></StgValue>
</operation>

<operation id="820" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:374 %mul_6_4 = fmul i32 %w_45, i32 %pixel_94

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="821" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:376 %pixel_95 = load i11 %pad_img_addr_47

]]></Node>
<StgValue><ssdm name="pixel_95"/></StgValue>
</operation>

<operation id="822" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:377 %mul_6_5 = fmul i32 %w_46, i32 %pixel_95

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="823" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:379 %pixel_96 = load i11 %pad_img_addr_48

]]></Node>
<StgValue><ssdm name="pixel_96"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="824" st_id="28" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:87 %w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15

]]></Node>
<StgValue><ssdm name="w_sum_53"/></StgValue>
</operation>

<operation id="825" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:362 %mul_6 = fmul i32 %w_41, i32 %pixel_90

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="826" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:365 %mul_6_1 = fmul i32 %w_42, i32 %pixel_91

]]></Node>
<StgValue><ssdm name="mul_6_1"/></StgValue>
</operation>

<operation id="827" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:368 %mul_6_2 = fmul i32 %w_43, i32 %pixel_92

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="828" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:371 %mul_6_3 = fmul i32 %w_44, i32 %pixel_93

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="829" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:374 %mul_6_4 = fmul i32 %w_45, i32 %pixel_94

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="830" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:377 %mul_6_5 = fmul i32 %w_46, i32 %pixel_95

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="831" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="11">
<![CDATA[
for.inc48:379 %pixel_96 = load i11 %pad_img_addr_48

]]></Node>
<StgValue><ssdm name="pixel_96"/></StgValue>
</operation>

<operation id="832" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:380 %mul_6_6 = fmul i32 %w_47, i32 %pixel_96

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="833" st_id="29" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:87 %w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15

]]></Node>
<StgValue><ssdm name="w_sum_53"/></StgValue>
</operation>

<operation id="834" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:368 %mul_6_2 = fmul i32 %w_43, i32 %pixel_92

]]></Node>
<StgValue><ssdm name="mul_6_2"/></StgValue>
</operation>

<operation id="835" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:371 %mul_6_3 = fmul i32 %w_44, i32 %pixel_93

]]></Node>
<StgValue><ssdm name="mul_6_3"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:374 %mul_6_4 = fmul i32 %w_45, i32 %pixel_94

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="837" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:377 %mul_6_5 = fmul i32 %w_46, i32 %pixel_95

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:380 %mul_6_6 = fmul i32 %w_47, i32 %pixel_96

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="839" st_id="30" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:87 %w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15

]]></Node>
<StgValue><ssdm name="w_sum_53"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:374 %mul_6_4 = fmul i32 %w_45, i32 %pixel_94

]]></Node>
<StgValue><ssdm name="mul_6_4"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:377 %mul_6_5 = fmul i32 %w_46, i32 %pixel_95

]]></Node>
<StgValue><ssdm name="mul_6_5"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:380 %mul_6_6 = fmul i32 %w_47, i32 %pixel_96

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="843" st_id="31" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:87 %w_sum_53 = fadd i32 %w_sum_52, i32 %mul_15

]]></Node>
<StgValue><ssdm name="w_sum_53"/></StgValue>
</operation>

<operation id="844" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:380 %mul_6_6 = fmul i32 %w_47, i32 %pixel_96

]]></Node>
<StgValue><ssdm name="mul_6_6"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="845" st_id="32" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:95 %w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16

]]></Node>
<StgValue><ssdm name="w_sum_54"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="846" st_id="33" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:95 %w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16

]]></Node>
<StgValue><ssdm name="w_sum_54"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="847" st_id="34" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:95 %w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16

]]></Node>
<StgValue><ssdm name="w_sum_54"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="848" st_id="35" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:95 %w_sum_54 = fadd i32 %w_sum_53, i32 %mul_16

]]></Node>
<StgValue><ssdm name="w_sum_54"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="849" st_id="36" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:125 %w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_55"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="850" st_id="37" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:125 %w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_55"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="851" st_id="38" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:125 %w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_55"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="852" st_id="39" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:125 %w_sum_55 = fadd i32 %w_sum_54, i32 %mul_1

]]></Node>
<StgValue><ssdm name="w_sum_55"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="853" st_id="40" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:128 %w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_56"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="854" st_id="41" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:128 %w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_56"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="855" st_id="42" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:128 %w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_56"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="856" st_id="43" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:128 %w_sum_56 = fadd i32 %w_sum_55, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="w_sum_56"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="857" st_id="44" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:131 %w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_57"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="858" st_id="45" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:131 %w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_57"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="859" st_id="46" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:131 %w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_57"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="860" st_id="47" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:131 %w_sum_57 = fadd i32 %w_sum_56, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="w_sum_57"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="861" st_id="48" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:134 %w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_58"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="862" st_id="49" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:134 %w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_58"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="863" st_id="50" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:134 %w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_58"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="864" st_id="51" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:134 %w_sum_58 = fadd i32 %w_sum_57, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="w_sum_58"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="865" st_id="52" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:137 %w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_59"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="866" st_id="53" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:137 %w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_59"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="867" st_id="54" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:137 %w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_59"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="868" st_id="55" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:137 %w_sum_59 = fadd i32 %w_sum_58, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="w_sum_59"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="869" st_id="56" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:140 %w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_60"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="870" st_id="57" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:140 %w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_60"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="871" st_id="58" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:140 %w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_60"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="872" st_id="59" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:140 %w_sum_60 = fadd i32 %w_sum_59, i32 %mul_1_5

]]></Node>
<StgValue><ssdm name="w_sum_60"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="873" st_id="60" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:143 %w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_61"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="874" st_id="61" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:143 %w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_61"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="875" st_id="62" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:143 %w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_61"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="876" st_id="63" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:143 %w_sum_61 = fadd i32 %w_sum_60, i32 %mul_1_6

]]></Node>
<StgValue><ssdm name="w_sum_61"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="877" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:173 %w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_62"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="878" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:173 %w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_62"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="879" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:173 %w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_62"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="880" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:173 %w_sum_62 = fadd i32 %w_sum_61, i32 %mul_2

]]></Node>
<StgValue><ssdm name="w_sum_62"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="881" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:176 %w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_63"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="882" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:176 %w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_63"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="883" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:176 %w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_63"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="884" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:176 %w_sum_63 = fadd i32 %w_sum_62, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="w_sum_63"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="885" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:179 %w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_64"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="886" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:179 %w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_64"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="887" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:179 %w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_64"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="888" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:179 %w_sum_64 = fadd i32 %w_sum_63, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="w_sum_64"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="889" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:182 %w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_65"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="890" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:182 %w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_65"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="891" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:182 %w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_65"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="892" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:182 %w_sum_65 = fadd i32 %w_sum_64, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="w_sum_65"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="893" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:185 %w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_66"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="894" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:185 %w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_66"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="895" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:185 %w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_66"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="896" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:185 %w_sum_66 = fadd i32 %w_sum_65, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="w_sum_66"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="897" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:188 %w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_67"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="898" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:188 %w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_67"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="899" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:188 %w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_67"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="900" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:188 %w_sum_67 = fadd i32 %w_sum_66, i32 %mul_2_5

]]></Node>
<StgValue><ssdm name="w_sum_67"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="901" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:191 %w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_68"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="902" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:191 %w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_68"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="903" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:191 %w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_68"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="904" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:191 %w_sum_68 = fadd i32 %w_sum_67, i32 %mul_2_6

]]></Node>
<StgValue><ssdm name="w_sum_68"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="905" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:221 %w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_69"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="906" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:221 %w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_69"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="907" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:221 %w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_69"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="908" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:221 %w_sum_69 = fadd i32 %w_sum_68, i32 %mul_3

]]></Node>
<StgValue><ssdm name="w_sum_69"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="909" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:224 %w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_70"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="910" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:224 %w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_70"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="911" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:224 %w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_70"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="912" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:224 %w_sum_70 = fadd i32 %w_sum_69, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="w_sum_70"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="913" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:227 %w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_71"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="914" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:227 %w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_71"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="915" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:227 %w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_71"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="916" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:227 %w_sum_71 = fadd i32 %w_sum_70, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="w_sum_71"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="917" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:230 %w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_72"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="918" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:230 %w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_72"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="919" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:230 %w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_72"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="920" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:230 %w_sum_72 = fadd i32 %w_sum_71, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="w_sum_72"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="921" st_id="108" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:233 %w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_73"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="922" st_id="109" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:233 %w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_73"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="923" st_id="110" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:233 %w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_73"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="924" st_id="111" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:233 %w_sum_73 = fadd i32 %w_sum_72, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="w_sum_73"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="925" st_id="112" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:236 %w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_74"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="926" st_id="113" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:236 %w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_74"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="927" st_id="114" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:236 %w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_74"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="928" st_id="115" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:236 %w_sum_74 = fadd i32 %w_sum_73, i32 %mul_3_5

]]></Node>
<StgValue><ssdm name="w_sum_74"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="929" st_id="116" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:239 %w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_75"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="930" st_id="117" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:239 %w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_75"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="931" st_id="118" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:239 %w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_75"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="932" st_id="119" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:239 %w_sum_75 = fadd i32 %w_sum_74, i32 %mul_3_6

]]></Node>
<StgValue><ssdm name="w_sum_75"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="933" st_id="120" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:269 %w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_76"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="934" st_id="121" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:269 %w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_76"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="935" st_id="122" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:269 %w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_76"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="936" st_id="123" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:269 %w_sum_76 = fadd i32 %w_sum_75, i32 %mul_4

]]></Node>
<StgValue><ssdm name="w_sum_76"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="937" st_id="124" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:272 %w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_77"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="938" st_id="125" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:272 %w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_77"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="939" st_id="126" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:272 %w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_77"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="940" st_id="127" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:272 %w_sum_77 = fadd i32 %w_sum_76, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="w_sum_77"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="941" st_id="128" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:275 %w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_78"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="942" st_id="129" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:275 %w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_78"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="943" st_id="130" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:275 %w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_78"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="944" st_id="131" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:275 %w_sum_78 = fadd i32 %w_sum_77, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="w_sum_78"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="945" st_id="132" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:278 %w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_79"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="946" st_id="133" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:278 %w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_79"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="947" st_id="134" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:278 %w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_79"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="948" st_id="135" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:278 %w_sum_79 = fadd i32 %w_sum_78, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="w_sum_79"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="949" st_id="136" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:281 %w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_80"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="950" st_id="137" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:281 %w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_80"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="951" st_id="138" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:281 %w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_80"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="952" st_id="139" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:281 %w_sum_80 = fadd i32 %w_sum_79, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="w_sum_80"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="953" st_id="140" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:284 %w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_81"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="954" st_id="141" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:284 %w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_81"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="955" st_id="142" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:284 %w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_81"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="956" st_id="143" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:284 %w_sum_81 = fadd i32 %w_sum_80, i32 %mul_4_5

]]></Node>
<StgValue><ssdm name="w_sum_81"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="957" st_id="144" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:287 %w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_82"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="958" st_id="145" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:287 %w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_82"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="959" st_id="146" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:287 %w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_82"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="960" st_id="147" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:287 %w_sum_82 = fadd i32 %w_sum_81, i32 %mul_4_6

]]></Node>
<StgValue><ssdm name="w_sum_82"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="961" st_id="148" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:316 %w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_83"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="962" st_id="149" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:316 %w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_83"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="963" st_id="150" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:316 %w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_83"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="964" st_id="151" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:316 %w_sum_83 = fadd i32 %w_sum_82, i32 %mul_5

]]></Node>
<StgValue><ssdm name="w_sum_83"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="965" st_id="152" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:319 %w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_84"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="966" st_id="153" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:319 %w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_84"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="967" st_id="154" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:319 %w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_84"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="968" st_id="155" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:319 %w_sum_84 = fadd i32 %w_sum_83, i32 %mul_5_1

]]></Node>
<StgValue><ssdm name="w_sum_84"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="969" st_id="156" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:322 %w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_85"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="970" st_id="157" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:322 %w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_85"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="971" st_id="158" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:322 %w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_85"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="972" st_id="159" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:322 %w_sum_85 = fadd i32 %w_sum_84, i32 %mul_5_2

]]></Node>
<StgValue><ssdm name="w_sum_85"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="973" st_id="160" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:325 %w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_86"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="974" st_id="161" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:325 %w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_86"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="975" st_id="162" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:325 %w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_86"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="976" st_id="163" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:325 %w_sum_86 = fadd i32 %w_sum_85, i32 %mul_5_3

]]></Node>
<StgValue><ssdm name="w_sum_86"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="977" st_id="164" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:328 %w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_87"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="978" st_id="165" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:328 %w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_87"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="979" st_id="166" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:328 %w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_87"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="980" st_id="167" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:328 %w_sum_87 = fadd i32 %w_sum_86, i32 %mul_5_4

]]></Node>
<StgValue><ssdm name="w_sum_87"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="981" st_id="168" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:331 %w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_88"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="982" st_id="169" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:331 %w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_88"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="983" st_id="170" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:331 %w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_88"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="984" st_id="171" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:331 %w_sum_88 = fadd i32 %w_sum_87, i32 %mul_5_5

]]></Node>
<StgValue><ssdm name="w_sum_88"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="985" st_id="172" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:334 %w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_89"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="986" st_id="173" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:334 %w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_89"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="987" st_id="174" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:334 %w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_89"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="988" st_id="175" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:334 %w_sum_89 = fadd i32 %w_sum_88, i32 %mul_5_6

]]></Node>
<StgValue><ssdm name="w_sum_89"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="989" st_id="176" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:363 %w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_90"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="990" st_id="177" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:363 %w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_90"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="991" st_id="178" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:363 %w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_90"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="992" st_id="179" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:363 %w_sum_90 = fadd i32 %w_sum_89, i32 %mul_6

]]></Node>
<StgValue><ssdm name="w_sum_90"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="993" st_id="180" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:366 %w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_91"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="994" st_id="181" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:366 %w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_91"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="995" st_id="182" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:366 %w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_91"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="996" st_id="183" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:366 %w_sum_91 = fadd i32 %w_sum_90, i32 %mul_6_1

]]></Node>
<StgValue><ssdm name="w_sum_91"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="997" st_id="184" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:369 %w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_92"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="998" st_id="185" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:369 %w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_92"/></StgValue>
</operation>

<operation id="1036" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0">
<![CDATA[
for.end50:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="999" st_id="186" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:369 %w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_92"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1000" st_id="187" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:369 %w_sum_92 = fadd i32 %w_sum_91, i32 %mul_6_2

]]></Node>
<StgValue><ssdm name="w_sum_92"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1001" st_id="188" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:372 %w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_93"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1002" st_id="189" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:372 %w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_93"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1003" st_id="190" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:372 %w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_93"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1004" st_id="191" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:372 %w_sum_93 = fadd i32 %w_sum_92, i32 %mul_6_3

]]></Node>
<StgValue><ssdm name="w_sum_93"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1005" st_id="192" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:375 %w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_94"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1006" st_id="193" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:375 %w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_94"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1007" st_id="194" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:375 %w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_94"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1008" st_id="195" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:375 %w_sum_94 = fadd i32 %w_sum_93, i32 %mul_6_4

]]></Node>
<StgValue><ssdm name="w_sum_94"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1009" st_id="196" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:378 %w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_95"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1010" st_id="197" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:378 %w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_95"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1011" st_id="198" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:378 %w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_95"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1012" st_id="199" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:378 %w_sum_95 = fadd i32 %w_sum_94, i32 %mul_6_5

]]></Node>
<StgValue><ssdm name="w_sum_95"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1013" st_id="200" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:381 %w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_96"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1014" st_id="201" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:381 %w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_96"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1015" st_id="202" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:381 %w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_96"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1016" st_id="203" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:381 %w_sum_96 = fadd i32 %w_sum_95, i32 %mul_6_6

]]></Node>
<StgValue><ssdm name="w_sum_96"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1017" st_id="204" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:382 %x_assign = fadd i32 %w_sum_96, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1018" st_id="205" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:382 %x_assign = fadd i32 %w_sum_96, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1019" st_id="206" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:382 %x_assign = fadd i32 %w_sum_96, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1020" st_id="207" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:382 %x_assign = fadd i32 %w_sum_96, i32 %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1021" st_id="208" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:389 %tmp_344 = fcmp_ogt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1022" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="32">
<![CDATA[
for.inc48:383 %bitcast_ln7 = bitcast i32 %x_assign

]]></Node>
<StgValue><ssdm name="bitcast_ln7"/></StgValue>
</operation>

<operation id="1023" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc48:384 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1024" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="23" op_0_bw="32">
<![CDATA[
for.inc48:385 %trunc_ln7 = trunc i32 %bitcast_ln7

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="1025" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc48:386 %icmp_ln7 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="1026" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc48:387 %icmp_ln7_2 = icmp_eq  i23 %trunc_ln7, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="1027" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:388 %or_ln7 = or i1 %icmp_ln7_2, i1 %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="1028" st_id="209" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc48:389 %tmp_344 = fcmp_ogt  i32 %x_assign, i32 0

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1029" st_id="209" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc48:390 %and_ln7 = and i1 %or_ln7, i1 %tmp_344

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="1030" st_id="209" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc48:391 %select_ln54 = select i1 %and_ln7, i32 %bitcast_ln7, i32 0

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1031" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc48:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @conv_for_rows_conv_for_cols_pool_for_rows_pool_for_cols_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1032" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc48:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1033" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc48:38 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="1034" st_id="210" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc48:392 %write_ln54 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv_to_pool_streams_0, i32 %select_ln54

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="1035" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
for.inc48:405 %br_ln36 = br void %krn_for_rows

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
