
#define CAN_WRAP__CAN0__BASE_ADDR 0xF8408000ULL

///////////////////////////////////////////////////////
// Register: RBUF_0_3
// Receive Buffer Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned id_7_0 : 8;
        unsigned id_15_8 : 8;
        unsigned id_23_16 : 8;
        unsigned id_28_24 : 5;
        unsigned rsdv_29_30 : 2;
        unsigned esi : 1;
    };
    unsigned reg;
} CAN_WRAP__RBUF_0_3__ACC_T;

#define CAN_WRAP__CAN0__RBUF_0_3__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x00ULL)
#define CAN_WRAP__CAN0__RBUF_0_3__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_0_3__ID_7_0__SHIFT    0
#define CAN_WRAP__CAN0__RBUF_0_3__ID_15_8__SHIFT    8
#define CAN_WRAP__CAN0__RBUF_0_3__ID_23_16__SHIFT    16
#define CAN_WRAP__CAN0__RBUF_0_3__ID_28_24__SHIFT    24
#define CAN_WRAP__CAN0__RBUF_0_3__RSDV_29_30__SHIFT    29
#define CAN_WRAP__CAN0__RBUF_0_3__ESI__SHIFT    31

#define CAN_WRAP__CAN0__RBUF_0_3__ID_7_0__MASK    0x000000ff
#define CAN_WRAP__CAN0__RBUF_0_3__ID_15_8__MASK    0x0000ff00
#define CAN_WRAP__CAN0__RBUF_0_3__ID_23_16__MASK    0x00ff0000
#define CAN_WRAP__CAN0__RBUF_0_3__ID_28_24__MASK    0x1f000000
#define CAN_WRAP__CAN0__RBUF_0_3__RSDV_29_30__MASK    0x60000000
#define CAN_WRAP__CAN0__RBUF_0_3__ESI__MASK    0x80000000

#define CAN_WRAP__CAN0__RBUF_0_3__ID_7_0__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_0_3__ID_15_8__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_0_3__ID_23_16__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_0_3__ID_28_24__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_0_3__RSDV_29_30__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_0_3__ESI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_4_7
// TTCAN Stauts and control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dlc : 4;
        unsigned brs : 1;
        unsigned fdf : 1;
        unsigned rtr : 1;
        unsigned ide : 1;
        unsigned rsdv_8_11 : 4;
        unsigned tx : 1;
        unsigned koer : 3;
        unsigned cycle_time : 16;
    };
    unsigned reg;
} CAN_WRAP__RBUF_4_7__ACC_T;

#define CAN_WRAP__CAN0__RBUF_4_7__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x04ULL)
#define CAN_WRAP__CAN0__RBUF_4_7__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_4_7__DLC__SHIFT    0
#define CAN_WRAP__CAN0__RBUF_4_7__BRS__SHIFT    4
#define CAN_WRAP__CAN0__RBUF_4_7__FDF__SHIFT    5
#define CAN_WRAP__CAN0__RBUF_4_7__RTR__SHIFT    6
#define CAN_WRAP__CAN0__RBUF_4_7__IDE__SHIFT    7
#define CAN_WRAP__CAN0__RBUF_4_7__RSDV_8_11__SHIFT    8
#define CAN_WRAP__CAN0__RBUF_4_7__TX__SHIFT    12
#define CAN_WRAP__CAN0__RBUF_4_7__KOER__SHIFT    13
#define CAN_WRAP__CAN0__RBUF_4_7__CYCLE_TIME__SHIFT    16

#define CAN_WRAP__CAN0__RBUF_4_7__DLC__MASK    0x0000000f
#define CAN_WRAP__CAN0__RBUF_4_7__BRS__MASK    0x00000010
#define CAN_WRAP__CAN0__RBUF_4_7__FDF__MASK    0x00000020
#define CAN_WRAP__CAN0__RBUF_4_7__RTR__MASK    0x00000040
#define CAN_WRAP__CAN0__RBUF_4_7__IDE__MASK    0x00000080
#define CAN_WRAP__CAN0__RBUF_4_7__RSDV_8_11__MASK    0x00000f00
#define CAN_WRAP__CAN0__RBUF_4_7__TX__MASK    0x00001000
#define CAN_WRAP__CAN0__RBUF_4_7__KOER__MASK    0x0000e000
#define CAN_WRAP__CAN0__RBUF_4_7__CYCLE_TIME__MASK    0xffff0000

#define CAN_WRAP__CAN0__RBUF_4_7__DLC__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__BRS__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__FDF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__RTR__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__IDE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__RSDV_8_11__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__TX__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__KOER__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RBUF_4_7__CYCLE_TIME__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_8_11
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d1_d4 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_8_11__ACC_T;

#define CAN_WRAP__CAN0__RBUF_8_11__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x08ULL)
#define CAN_WRAP__CAN0__RBUF_8_11__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_8_11__D1_D4__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_8_11__D1_D4__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_8_11__D1_D4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_12_15
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d5_d8 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_12_15__ACC_T;

#define CAN_WRAP__CAN0__RBUF_12_15__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x0CULL)
#define CAN_WRAP__CAN0__RBUF_12_15__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_12_15__D5_D8__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_12_15__D5_D8__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_12_15__D5_D8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_16_19
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d9_d12 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_16_19__ACC_T;

#define CAN_WRAP__CAN0__RBUF_16_19__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x10ULL)
#define CAN_WRAP__CAN0__RBUF_16_19__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_16_19__D9_D12__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_16_19__D9_D12__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_16_19__D9_D12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_20_23
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d13_d16 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_20_23__ACC_T;

#define CAN_WRAP__CAN0__RBUF_20_23__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x14ULL)
#define CAN_WRAP__CAN0__RBUF_20_23__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_20_23__D13_D16__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_20_23__D13_D16__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_20_23__D13_D16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_24_27
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d17_d20 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_24_27__ACC_T;

#define CAN_WRAP__CAN0__RBUF_24_27__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x18ULL)
#define CAN_WRAP__CAN0__RBUF_24_27__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_24_27__D17_D20__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_24_27__D17_D20__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_24_27__D17_D20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_28_31
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d21_d24 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_28_31__ACC_T;

#define CAN_WRAP__CAN0__RBUF_28_31__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x1CULL)
#define CAN_WRAP__CAN0__RBUF_28_31__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_28_31__D21_D24__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_28_31__D21_D24__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_28_31__D21_D24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_32_35
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d25_d28 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_32_35__ACC_T;

#define CAN_WRAP__CAN0__RBUF_32_35__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x20ULL)
#define CAN_WRAP__CAN0__RBUF_32_35__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_32_35__D25_D28__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_32_35__D25_D28__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_32_35__D25_D28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_36_39
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d29_d32 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_36_39__ACC_T;

#define CAN_WRAP__CAN0__RBUF_36_39__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x24ULL)
#define CAN_WRAP__CAN0__RBUF_36_39__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_36_39__D29_D32__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_36_39__D29_D32__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_36_39__D29_D32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_40_43
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d33_d36 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_40_43__ACC_T;

#define CAN_WRAP__CAN0__RBUF_40_43__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x28ULL)
#define CAN_WRAP__CAN0__RBUF_40_43__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_40_43__D33_D36__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_40_43__D33_D36__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_40_43__D33_D36__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_44_47
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d37_d40 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_44_47__ACC_T;

#define CAN_WRAP__CAN0__RBUF_44_47__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x2CULL)
#define CAN_WRAP__CAN0__RBUF_44_47__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_44_47__D37_D40__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_44_47__D37_D40__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_44_47__D37_D40__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_48_51
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d41_d44 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_48_51__ACC_T;

#define CAN_WRAP__CAN0__RBUF_48_51__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x30ULL)
#define CAN_WRAP__CAN0__RBUF_48_51__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_48_51__D41_D44__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_48_51__D41_D44__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_48_51__D41_D44__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_52_55
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d45_d48 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_52_55__ACC_T;

#define CAN_WRAP__CAN0__RBUF_52_55__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x34ULL)
#define CAN_WRAP__CAN0__RBUF_52_55__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_52_55__D45_D48__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_52_55__D45_D48__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_52_55__D45_D48__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_56_59
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d49_d52 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_56_59__ACC_T;

#define CAN_WRAP__CAN0__RBUF_56_59__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x38ULL)
#define CAN_WRAP__CAN0__RBUF_56_59__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_56_59__D49_D52__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_56_59__D49_D52__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_56_59__D49_D52__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_60_63
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d53_d56 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_60_63__ACC_T;

#define CAN_WRAP__CAN0__RBUF_60_63__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x3CULL)
#define CAN_WRAP__CAN0__RBUF_60_63__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_60_63__D53_D56__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_60_63__D53_D56__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_60_63__D53_D56__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_64_67
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d57_d60 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_64_67__ACC_T;

#define CAN_WRAP__CAN0__RBUF_64_67__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x40ULL)
#define CAN_WRAP__CAN0__RBUF_64_67__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_64_67__D57_D60__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_64_67__D57_D60__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_64_67__D57_D60__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_68_71
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d61_d64 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_68_71__ACC_T;

#define CAN_WRAP__CAN0__RBUF_68_71__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x44ULL)
#define CAN_WRAP__CAN0__RBUF_68_71__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_68_71__D61_D64__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_68_71__D61_D64__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_68_71__D61_D64__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_72_75
// The Reception Time Stamp
// s (RTS) for CiA 603 time
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rts_31_0 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_72_75__ACC_T;

#define CAN_WRAP__CAN0__RBUF_72_75__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x48ULL)
#define CAN_WRAP__CAN0__RBUF_72_75__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_72_75__RTS_31_0__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_72_75__RTS_31_0__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_72_75__RTS_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_76_79
// The Reception Time Stamp
// s (RTS) for CiA 603 time
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rts_63_32 : 32;
    };
    unsigned reg;
} CAN_WRAP__RBUF_76_79__ACC_T;

#define CAN_WRAP__CAN0__RBUF_76_79__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x4CULL)
#define CAN_WRAP__CAN0__RBUF_76_79__NUM  0x1

#define CAN_WRAP__CAN0__RBUF_76_79__RTS_63_32__SHIFT    0

#define CAN_WRAP__CAN0__RBUF_76_79__RTS_63_32__MASK    0xffffffff

#define CAN_WRAP__CAN0__RBUF_76_79__RTS_63_32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_0_3
// Transmit Buffer Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned id_7_0 : 8;
        unsigned id_15_8 : 8;
        unsigned id_23_16 : 8;
        unsigned id_28_24 : 5;
        unsigned rsdv_29_30 : 2;
        unsigned ttsen : 1;
    };
    unsigned reg;
} CAN_WRAP__TBUF_0_3__ACC_T;

#define CAN_WRAP__CAN0__TBUF_0_3__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x50ULL)
#define CAN_WRAP__CAN0__TBUF_0_3__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_0_3__ID_7_0__SHIFT    0
#define CAN_WRAP__CAN0__TBUF_0_3__ID_15_8__SHIFT    8
#define CAN_WRAP__CAN0__TBUF_0_3__ID_23_16__SHIFT    16
#define CAN_WRAP__CAN0__TBUF_0_3__ID_28_24__SHIFT    24
#define CAN_WRAP__CAN0__TBUF_0_3__RSDV_29_30__SHIFT    29
#define CAN_WRAP__CAN0__TBUF_0_3__TTSEN__SHIFT    31

#define CAN_WRAP__CAN0__TBUF_0_3__ID_7_0__MASK    0x000000ff
#define CAN_WRAP__CAN0__TBUF_0_3__ID_15_8__MASK    0x0000ff00
#define CAN_WRAP__CAN0__TBUF_0_3__ID_23_16__MASK    0x00ff0000
#define CAN_WRAP__CAN0__TBUF_0_3__ID_28_24__MASK    0x1f000000
#define CAN_WRAP__CAN0__TBUF_0_3__RSDV_29_30__MASK    0x60000000
#define CAN_WRAP__CAN0__TBUF_0_3__TTSEN__MASK    0x80000000

#define CAN_WRAP__CAN0__TBUF_0_3__ID_7_0__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_0_3__ID_15_8__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_0_3__ID_23_16__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_0_3__ID_28_24__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_0_3__RSDV_29_30__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_0_3__TTSEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_4_7
// Transmit Buffer Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dlc : 4;
        unsigned brs : 1;
        unsigned fdf : 1;
        unsigned rtr : 1;
        unsigned ide : 1;
        unsigned rsdv_8_31 : 24;
    };
    unsigned reg;
} CAN_WRAP__TBUF_4_7__ACC_T;

#define CAN_WRAP__CAN0__TBUF_4_7__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x54ULL)
#define CAN_WRAP__CAN0__TBUF_4_7__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_4_7__DLC__SHIFT    0
#define CAN_WRAP__CAN0__TBUF_4_7__BRS__SHIFT    4
#define CAN_WRAP__CAN0__TBUF_4_7__FDF__SHIFT    5
#define CAN_WRAP__CAN0__TBUF_4_7__RTR__SHIFT    6
#define CAN_WRAP__CAN0__TBUF_4_7__IDE__SHIFT    7
#define CAN_WRAP__CAN0__TBUF_4_7__RSDV_8_31__SHIFT    8

#define CAN_WRAP__CAN0__TBUF_4_7__DLC__MASK    0x0000000f
#define CAN_WRAP__CAN0__TBUF_4_7__BRS__MASK    0x00000010
#define CAN_WRAP__CAN0__TBUF_4_7__FDF__MASK    0x00000020
#define CAN_WRAP__CAN0__TBUF_4_7__RTR__MASK    0x00000040
#define CAN_WRAP__CAN0__TBUF_4_7__IDE__MASK    0x00000080
#define CAN_WRAP__CAN0__TBUF_4_7__RSDV_8_31__MASK    0xffffff00

#define CAN_WRAP__CAN0__TBUF_4_7__DLC__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_4_7__BRS__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_4_7__FDF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_4_7__RTR__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_4_7__IDE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TBUF_4_7__RSDV_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_8_11
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d1_d4 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_8_11__ACC_T;

#define CAN_WRAP__CAN0__TBUF_8_11__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x58ULL)
#define CAN_WRAP__CAN0__TBUF_8_11__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_8_11__D1_D4__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_8_11__D1_D4__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_8_11__D1_D4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_12_15
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d5_d8 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_12_15__ACC_T;

#define CAN_WRAP__CAN0__TBUF_12_15__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x5CULL)
#define CAN_WRAP__CAN0__TBUF_12_15__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_12_15__D5_D8__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_12_15__D5_D8__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_12_15__D5_D8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_16_19
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d9_d12 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_16_19__ACC_T;

#define CAN_WRAP__CAN0__TBUF_16_19__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x60ULL)
#define CAN_WRAP__CAN0__TBUF_16_19__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_16_19__D9_D12__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_16_19__D9_D12__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_16_19__D9_D12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_20_23
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d13_d16 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_20_23__ACC_T;

#define CAN_WRAP__CAN0__TBUF_20_23__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x64ULL)
#define CAN_WRAP__CAN0__TBUF_20_23__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_20_23__D13_D16__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_20_23__D13_D16__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_20_23__D13_D16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_24_27
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d17_d20 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_24_27__ACC_T;

#define CAN_WRAP__CAN0__TBUF_24_27__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x68ULL)
#define CAN_WRAP__CAN0__TBUF_24_27__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_24_27__D17_D20__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_24_27__D17_D20__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_24_27__D17_D20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_28_31
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d21_d24 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_28_31__ACC_T;

#define CAN_WRAP__CAN0__TBUF_28_31__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x6CULL)
#define CAN_WRAP__CAN0__TBUF_28_31__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_28_31__D21_D24__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_28_31__D21_D24__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_28_31__D21_D24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_32_35
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d25_d28 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_32_35__ACC_T;

#define CAN_WRAP__CAN0__TBUF_32_35__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x70ULL)
#define CAN_WRAP__CAN0__TBUF_32_35__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_32_35__D25_D28__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_32_35__D25_D28__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_32_35__D25_D28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_36_39
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d29_d32 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_36_39__ACC_T;

#define CAN_WRAP__CAN0__TBUF_36_39__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x74ULL)
#define CAN_WRAP__CAN0__TBUF_36_39__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_36_39__D29_D32__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_36_39__D29_D32__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_36_39__D29_D32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_40_43
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d33_d36 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_40_43__ACC_T;

#define CAN_WRAP__CAN0__TBUF_40_43__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x78ULL)
#define CAN_WRAP__CAN0__TBUF_40_43__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_40_43__D33_D36__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_40_43__D33_D36__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_40_43__D33_D36__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_44_47
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d37_d40 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_44_47__ACC_T;

#define CAN_WRAP__CAN0__TBUF_44_47__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x7CULL)
#define CAN_WRAP__CAN0__TBUF_44_47__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_44_47__D37_D40__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_44_47__D37_D40__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_44_47__D37_D40__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_48_51
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d41_d44 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_48_51__ACC_T;

#define CAN_WRAP__CAN0__TBUF_48_51__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x80ULL)
#define CAN_WRAP__CAN0__TBUF_48_51__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_48_51__D41_D44__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_48_51__D41_D44__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_48_51__D41_D44__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_52_55
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d45_d48 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_52_55__ACC_T;

#define CAN_WRAP__CAN0__TBUF_52_55__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x84ULL)
#define CAN_WRAP__CAN0__TBUF_52_55__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_52_55__D45_D48__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_52_55__D45_D48__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_52_55__D45_D48__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_56_59
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d49_d52 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_56_59__ACC_T;

#define CAN_WRAP__CAN0__TBUF_56_59__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x88ULL)
#define CAN_WRAP__CAN0__TBUF_56_59__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_56_59__D49_D52__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_56_59__D49_D52__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_56_59__D49_D52__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_60_63
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d53_d56 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_60_63__ACC_T;

#define CAN_WRAP__CAN0__TBUF_60_63__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x8CULL)
#define CAN_WRAP__CAN0__TBUF_60_63__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_60_63__D53_D56__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_60_63__D53_D56__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_60_63__D53_D56__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_64_67
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d57_d60 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_64_67__ACC_T;

#define CAN_WRAP__CAN0__TBUF_64_67__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x90ULL)
#define CAN_WRAP__CAN0__TBUF_64_67__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_64_67__D57_D60__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_64_67__D57_D60__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_64_67__D57_D60__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_68_71
// Data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned d61_d64 : 32;
    };
    unsigned reg;
} CAN_WRAP__TBUF_68_71__ACC_T;

#define CAN_WRAP__CAN0__TBUF_68_71__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x94ULL)
#define CAN_WRAP__CAN0__TBUF_68_71__NUM  0x1

#define CAN_WRAP__CAN0__TBUF_68_71__D61_D64__SHIFT    0

#define CAN_WRAP__CAN0__TBUF_68_71__D61_D64__MASK    0xffffffff

#define CAN_WRAP__CAN0__TBUF_68_71__D61_D64__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TTS
// Transmission Time Stamp
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tts : 32;
    };
    unsigned reg;
} CAN_WRAP__TTS__ACC_T;

#define CAN_WRAP__CAN0__TTS__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0x98ULL)
#define CAN_WRAP__CAN0__TTS__NUM  0x2

#define CAN_WRAP__CAN0__TTS__TTS__SHIFT    0

#define CAN_WRAP__CAN0__TTS__TTS__MASK    0xffffffff

#define CAN_WRAP__CAN0__TTS__TTS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RCTRL__TCTRL__TCMD__CFG_STAT
// (Receive Control Register RCTRL)
// (Transmit Control Register)
// (Command Register)
// (Configuration and stuatus register)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned busoff : 1;
        unsigned tactive : 1;
        unsigned ractive : 1;
        unsigned tsss : 1;
        unsigned tpss : 1;
        unsigned lbmi : 1;
        unsigned lbme : 1;
        unsigned reset : 1;
        unsigned tsa : 1;
        unsigned tsall : 1;
        unsigned tsone : 1;
        unsigned tpa : 1;
        unsigned tpe : 1;
        unsigned stby : 1;
        unsigned lom : 1;
        unsigned tbsel : 1;
        unsigned tsstat : 2;
        unsigned rsdv_18_19 : 2;
        unsigned tttbm : 1;
        unsigned tsmode : 1;
        unsigned tsnext : 1;
        unsigned fd_iso : 1;
        unsigned rstat : 2;
        unsigned rsdv_26 : 1;
        unsigned rball : 1;
        unsigned rrel : 1;
        unsigned rov : 1;
        unsigned rom : 1;
        unsigned sack : 1;
    };
    unsigned reg;
} CAN_WRAP__RCTRL__TCTRL__TCMD__CFG_STAT__ACC_T;

#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xA0ULL)
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__NUM  0x1

#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__BUSOFF__SHIFT    0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TACTIVE__SHIFT    1
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RACTIVE__SHIFT    2
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSSS__SHIFT    3
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPSS__SHIFT    4
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LBMI__SHIFT    5
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LBME__SHIFT    6
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RESET__SHIFT    7
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSA__SHIFT    8
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSALL__SHIFT    9
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSONE__SHIFT    10
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPA__SHIFT    11
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPE__SHIFT    12
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__STBY__SHIFT    13
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LOM__SHIFT    14
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TBSEL__SHIFT    15
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSSTAT__SHIFT    16
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_18_19__SHIFT    18
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TTTBM__SHIFT    20
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSMODE__SHIFT    21
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSNEXT__SHIFT    22
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__FD_ISO__SHIFT    23
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSTAT__SHIFT    24
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_26__SHIFT    26
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RBALL__SHIFT    27
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RREL__SHIFT    28
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ROV__SHIFT    29
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ROM__SHIFT    30
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__SACK__SHIFT    31

#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__BUSOFF__MASK    0x00000001
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TACTIVE__MASK    0x00000002
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RACTIVE__MASK    0x00000004
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSSS__MASK    0x00000008
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPSS__MASK    0x00000010
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LBMI__MASK    0x00000020
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LBME__MASK    0x00000040
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RESET__MASK    0x00000080
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSA__MASK    0x00000100
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSALL__MASK    0x00000200
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSONE__MASK    0x00000400
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPA__MASK    0x00000800
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPE__MASK    0x00001000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__STBY__MASK    0x00002000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LOM__MASK    0x00004000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TBSEL__MASK    0x00008000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSSTAT__MASK    0x00030000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_18_19__MASK    0x000c0000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TTTBM__MASK    0x00100000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSMODE__MASK    0x00200000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSNEXT__MASK    0x00400000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__FD_ISO__MASK    0x00800000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSTAT__MASK    0x03000000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_26__MASK    0x04000000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RBALL__MASK    0x08000000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RREL__MASK    0x10000000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ROV__MASK    0x20000000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ROM__MASK    0x40000000
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__SACK__MASK    0x80000000

#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__BUSOFF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TACTIVE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RACTIVE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSSS__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPSS__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LBMI__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LBME__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RESET__POR_VALUE    0x1
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSA__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSALL__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSONE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPA__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TPE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__STBY__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__LOM__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TBSEL__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSSTAT__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_18_19__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TTTBM__POR_VALUE    0x1
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSMODE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__TSNEXT__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__FD_ISO__POR_VALUE    0x1
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSTAT__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_26__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RBALL__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__RREL__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ROV__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__ROM__POR_VALUE    0x0
#define CAN_WRAP__CAN0__RCTRL__TCTRL__TCMD__CFG_STAT__SACK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LIMIT__ERRINT__RTIF__RTIE
// (Warning Limits Register)
// (ERRor INTerrupt Enable and Flag Register )
// (Receive and Transmit Interrupt Flag Register RTIF)
// (Receive and Transmit Interrupt Enable Register)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tsff : 1;
        unsigned eie : 1;
        unsigned tsie : 1;
        unsigned tpie : 1;
        unsigned rafie : 1;
        unsigned rfie : 1;
        unsigned roie : 1;
        unsigned rie : 1;
        unsigned aif : 1;
        unsigned eif : 1;
        unsigned tsif : 1;
        unsigned tpif : 1;
        unsigned rafif : 1;
        unsigned rfif : 1;
        unsigned roif : 1;
        unsigned rif : 1;
        unsigned beif : 1;
        unsigned beie : 1;
        unsigned alif : 1;
        unsigned alie : 1;
        unsigned epif : 1;
        unsigned epie : 1;
        unsigned epass : 1;
        unsigned ewarn : 1;
        unsigned ewl : 4;
        unsigned afwl : 4;
    };
    unsigned reg;
} CAN_WRAP__LIMIT__ERRINT__RTIF__RTIE__ACC_T;

#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xA4ULL)
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__NUM  0x1

#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSFF__SHIFT    0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EIE__SHIFT    1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSIE__SHIFT    2
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TPIE__SHIFT    3
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RAFIE__SHIFT    4
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RFIE__SHIFT    5
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ROIE__SHIFT    6
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RIE__SHIFT    7
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__AIF__SHIFT    8
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EIF__SHIFT    9
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSIF__SHIFT    10
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TPIF__SHIFT    11
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RAFIF__SHIFT    12
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RFIF__SHIFT    13
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ROIF__SHIFT    14
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RIF__SHIFT    15
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__BEIF__SHIFT    16
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__BEIE__SHIFT    17
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ALIF__SHIFT    18
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ALIE__SHIFT    19
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPIF__SHIFT    20
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPIE__SHIFT    21
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPASS__SHIFT    22
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EWARN__SHIFT    23
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EWL__SHIFT    24
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__AFWL__SHIFT    28

#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSFF__MASK    0x00000001
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EIE__MASK    0x00000002
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSIE__MASK    0x00000004
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TPIE__MASK    0x00000008
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RAFIE__MASK    0x00000010
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RFIE__MASK    0x00000020
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ROIE__MASK    0x00000040
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RIE__MASK    0x00000080
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__AIF__MASK    0x00000100
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EIF__MASK    0x00000200
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSIF__MASK    0x00000400
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TPIF__MASK    0x00000800
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RAFIF__MASK    0x00001000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RFIF__MASK    0x00002000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ROIF__MASK    0x00004000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RIF__MASK    0x00008000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__BEIF__MASK    0x00010000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__BEIE__MASK    0x00020000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ALIF__MASK    0x00040000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ALIE__MASK    0x00080000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPIF__MASK    0x00100000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPIE__MASK    0x00200000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPASS__MASK    0x00400000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EWARN__MASK    0x00800000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EWL__MASK    0x0f000000
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__AFWL__MASK    0xf0000000

#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSFF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TPIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RAFIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RFIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ROIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__AIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TSIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__TPIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RAFIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RFIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ROIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__RIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__BEIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__BEIE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ALIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__ALIE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPIE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EPASS__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EWARN__POR_VALUE    0x0
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__EWL__POR_VALUE    0xb
#define CAN_WRAP__CAN0__LIMIT__ERRINT__RTIF__RTIE__AFWL__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: S_PRESC__S_SJW__S_Seg_2__S_Seg_1
// (Prescaler Registers)
// (Bit Timing Register)
// (Bit Timing Register 2)
// (Bit Timing Register 1)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned s_seg_1 : 8;
        unsigned s_seg_2 : 7;
        unsigned redv_15 : 1;
        unsigned s_sjw : 7;
        unsigned redv_23 : 1;
        unsigned s_presc : 8;
    };
    unsigned reg;
} CAN_WRAP__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__ACC_T;

#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xA8ULL)
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__NUM  0x1

#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_1__SHIFT    0
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_2__SHIFT    8
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_15__SHIFT    15
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SJW__SHIFT    16
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_23__SHIFT    23
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_PRESC__SHIFT    24

#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_1__MASK    0x000000ff
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_2__MASK    0x00007f00
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_15__MASK    0x00008000
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SJW__MASK    0x007f0000
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_23__MASK    0x00800000
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_PRESC__MASK    0xff000000

#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_1__POR_VALUE    0x3
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_2__POR_VALUE    0x2
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_15__POR_VALUE    0x0
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SJW__POR_VALUE    0x2
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_23__POR_VALUE    0x0
#define CAN_WRAP__CAN0__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_PRESC__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: F_PRESC__F_SJW__F_Seg_2__F_Seg_1
// (Prescaler Registers)
// (Bit Timing Register)
// (Bit Timing Register 2)
// (Bit Timing Register 1)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned f_seg_1 : 5;
        unsigned redv_5_7 : 3;
        unsigned f_seg_2 : 4;
        unsigned redv_12_15 : 4;
        unsigned f_sjw : 4;
        unsigned redv_20_23 : 4;
        unsigned s_presc : 8;
    };
    unsigned reg;
} CAN_WRAP__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__ACC_T;

#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xACULL)
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__NUM  0x1

#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_1__SHIFT    0
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_5_7__SHIFT    5
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_2__SHIFT    8
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_12_15__SHIFT    12
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SJW__SHIFT    16
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_20_23__SHIFT    20
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__S_PRESC__SHIFT    24

#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_1__MASK    0x0000001f
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_5_7__MASK    0x000000e0
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_2__MASK    0x00000f00
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_12_15__MASK    0x0000f000
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SJW__MASK    0x000f0000
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_20_23__MASK    0x00f00000
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__S_PRESC__MASK    0xff000000

#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_1__POR_VALUE    0x3
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_5_7__POR_VALUE    0x0
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_2__POR_VALUE    0x2
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_12_15__POR_VALUE    0x0
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SJW__POR_VALUE    0x2
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_20_23__POR_VALUE    0x0
#define CAN_WRAP__CAN0__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__S_PRESC__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: TECNT__REVNT__TDC__EALCAP
// (Error Counter Registers)
// (Error Counter Registers)
// (Transmitter Delay Compensation Register)
// (Error and Arbitration Lost Capture Register EALCAP)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned alc : 5;
        unsigned koer : 3;
        unsigned sspoff : 7;
        unsigned tdcen : 1;
        unsigned recnt : 8;
        unsigned tecnt : 8;
    };
    unsigned reg;
} CAN_WRAP__TECNT__REVNT__TDC__EALCAP__ACC_T;

#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xB0ULL)
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__NUM  0x1

#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__ALC__SHIFT    0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__KOER__SHIFT    5
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__SSPOFF__SHIFT    8
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__TDCEN__SHIFT    15
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__RECNT__SHIFT    16
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__TECNT__SHIFT    24

#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__ALC__MASK    0x0000001f
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__KOER__MASK    0x000000e0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__SSPOFF__MASK    0x00007f00
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__TDCEN__MASK    0x00008000
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__RECNT__MASK    0x00ff0000
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__TECNT__MASK    0xff000000

#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__ALC__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__KOER__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__SSPOFF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__TDCEN__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__RECNT__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TECNT__REVNT__TDC__EALCAP__TECNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL
// (Acceptance Filter Enable)
// (Acceptance filter Enable)
// (CiA 603 Time Stamping TIMECFG)
// (Acceptance Filter Control Register)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned acfadr : 4;
        unsigned rsdv_4 : 1;
        unsigned selmask : 1;
        unsigned rsdv_6_7 : 2;
        unsigned timeen : 1;
        unsigned timepos : 1;
        unsigned rsdv_10_15 : 6;
        unsigned ae_0 : 1;
        unsigned ae_1 : 1;
        unsigned ae_2 : 1;
        unsigned ae_3 : 1;
        unsigned ae_4 : 1;
        unsigned ae_5 : 1;
        unsigned ae_6 : 1;
        unsigned ae_7 : 1;
        unsigned ae_8 : 1;
        unsigned ae_9 : 1;
        unsigned ae_10 : 1;
        unsigned ae_11 : 1;
        unsigned ae_12 : 1;
        unsigned ae_13 : 1;
        unsigned ae_14 : 1;
        unsigned ae_15 : 1;
    };
    unsigned reg;
} CAN_WRAP__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACC_T;

#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xB4ULL)
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__NUM  0x1

#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACFADR__SHIFT    0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_4__SHIFT    4
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__SELMASK__SHIFT    5
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_6_7__SHIFT    6
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEEN__SHIFT    8
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEPOS__SHIFT    9
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_10_15__SHIFT    10
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_0__SHIFT    16
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_1__SHIFT    17
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_2__SHIFT    18
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_3__SHIFT    19
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_4__SHIFT    20
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_5__SHIFT    21
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_6__SHIFT    22
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_7__SHIFT    23
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_8__SHIFT    24
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_9__SHIFT    25
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_10__SHIFT    26
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_11__SHIFT    27
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_12__SHIFT    28
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_13__SHIFT    29
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_14__SHIFT    30
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_15__SHIFT    31

#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACFADR__MASK    0x0000000f
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_4__MASK    0x00000010
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__SELMASK__MASK    0x00000020
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_6_7__MASK    0x000000c0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEEN__MASK    0x00000100
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEPOS__MASK    0x00000200
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_10_15__MASK    0x0000fc00
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_0__MASK    0x00010000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_1__MASK    0x00020000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_2__MASK    0x00040000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_3__MASK    0x00080000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_4__MASK    0x00100000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_5__MASK    0x00200000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_6__MASK    0x00400000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_7__MASK    0x00800000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_8__MASK    0x01000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_9__MASK    0x02000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_10__MASK    0x04000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_11__MASK    0x08000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_12__MASK    0x10000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_13__MASK    0x20000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_14__MASK    0x40000000
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_15__MASK    0x80000000

#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACFADR__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_4__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__SELMASK__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_6_7__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEEN__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEPOS__POR_VALUE    0x1
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_10_15__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_0__POR_VALUE    0x1
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_1__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_2__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_3__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_4__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_5__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_6__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_7__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_8__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_9__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_10__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_11__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_12__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_13__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_14__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ACF_3__ACF_2__ACF_1__ACF_0
// (Bits in Register AC F_3 , if SELMASK=1)
// Acceptance CODE ACODE_x
// Acceptance MASK AMASK_x
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned acode_0 : 8;
        unsigned amask_7_0 : 8;
        unsigned amask_23_16 : 8;
        unsigned amask_28_24 : 5;
        unsigned aide : 1;
        unsigned aidee : 1;
        unsigned rsdv_31 : 1;
    };
    unsigned reg;
} CAN_WRAP__ACF_3__ACF_2__ACF_1__ACF_0__ACC_T;

#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xB8ULL)
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__NUM  0x1

#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__ACODE_0__SHIFT    0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_7_0__SHIFT    8
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_23_16__SHIFT    16
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_28_24__SHIFT    24
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AIDE__SHIFT    29
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AIDEE__SHIFT    30
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__RSDV_31__SHIFT    31

#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__ACODE_0__MASK    0x000000ff
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_7_0__MASK    0x0000ff00
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_23_16__MASK    0x00ff0000
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_28_24__MASK    0x1f000000
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AIDE__MASK    0x20000000
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AIDEE__MASK    0x40000000
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__RSDV_31__MASK    0x80000000

#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__ACODE_0__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_7_0__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_23_16__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_28_24__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AIDE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__AIDEE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__ACF_3__ACF_2__ACF_1__ACF_0__RSDV_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TTCFG__TBSLOT__VER_1__VER_0
// (Time Trigger Configuration)
// (TT CAN: TB Slot Pointer TBSLOT)
// (Version Information VER_1)
// (Version Information VER_0)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ver_1__ver_0 : 16;
        unsigned tbptr : 6;
        unsigned tbf : 1;
        unsigned tbe : 1;
        unsigned tten : 1;
        unsigned t_presc : 2;
        unsigned ttif : 1;
        unsigned ttie : 1;
        unsigned teif : 1;
        unsigned wtif : 1;
        unsigned wtie : 1;
    };
    unsigned reg;
} CAN_WRAP__TTCFG__TBSLOT__VER_1__VER_0__ACC_T;

#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xBCULL)
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__NUM  0x1

#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__VER_1__VER_0__SHIFT    0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBPTR__SHIFT    16
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBF__SHIFT    22
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBE__SHIFT    23
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTEN__SHIFT    24
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__T_PRESC__SHIFT    25
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTIF__SHIFT    27
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTIE__SHIFT    28
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TEIF__SHIFT    29
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__WTIF__SHIFT    30
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__WTIE__SHIFT    31

#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__VER_1__VER_0__MASK    0x0000ffff
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBPTR__MASK    0x003f0000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBF__MASK    0x00400000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBE__MASK    0x00800000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTEN__MASK    0x01000000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__T_PRESC__MASK    0x06000000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTIF__MASK    0x08000000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTIE__MASK    0x10000000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TEIF__MASK    0x20000000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__WTIF__MASK    0x40000000
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__WTIE__MASK    0x80000000

#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__VER_1__VER_0__POR_VALUE    0x0706
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBPTR__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TBE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTEN__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__T_PRESC__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TTIE__POR_VALUE    0x1
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__TEIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__WTIF__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TTCFG__TBSLOT__VER_1__VER_0__WTIE__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: REF_MSG
// TTCAN: Reference Mes sage REF_MSG_0 to REF_MSG_ 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ref_id : 29;
        unsigned rsdv_29_30 : 2;
        unsigned ref_ide : 1;
    };
    unsigned reg;
} CAN_WRAP__REF_MSG__ACC_T;

#define CAN_WRAP__CAN0__REF_MSG__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xC0ULL)
#define CAN_WRAP__CAN0__REF_MSG__NUM  0x1

#define CAN_WRAP__CAN0__REF_MSG__REF_ID__SHIFT    0
#define CAN_WRAP__CAN0__REF_MSG__RSDV_29_30__SHIFT    29
#define CAN_WRAP__CAN0__REF_MSG__REF_IDE__SHIFT    31

#define CAN_WRAP__CAN0__REF_MSG__REF_ID__MASK    0x1fffffff
#define CAN_WRAP__CAN0__REF_MSG__RSDV_29_30__MASK    0x60000000
#define CAN_WRAP__CAN0__REF_MSG__REF_IDE__MASK    0x80000000

#define CAN_WRAP__CAN0__REF_MSG__REF_ID__POR_VALUE    0x0
#define CAN_WRAP__CAN0__REF_MSG__RSDV_29_30__POR_VALUE    0x0
#define CAN_WRAP__CAN0__REF_MSG__REF_IDE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TT_TRIG__TRIG_CFG
// (TTCAN: Trigger Time TT_TRIG_0 and TT_TRIG_1 )
// (TTCAN: Trigger Configuration TRIG_CFG_1)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ttptr : 6;
        unsigned rsdv_6_7 : 2;
        unsigned ttype : 3;
        unsigned rsdv_11 : 1;
        unsigned tew_3_0 : 4;
        unsigned tt_trig : 16;
    };
    unsigned reg;
} CAN_WRAP__TT_TRIG__TRIG_CFG__ACC_T;

#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xC4ULL)
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__NUM  0x1

#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TTPTR__SHIFT    0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__RSDV_6_7__SHIFT    6
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TTYPE__SHIFT    8
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__RSDV_11__SHIFT    11
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TEW_3_0__SHIFT    12
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TT_TRIG__SHIFT    16

#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TTPTR__MASK    0x0000003f
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__RSDV_6_7__MASK    0x000000c0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TTYPE__MASK    0x00000700
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__RSDV_11__MASK    0x00000800
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TEW_3_0__MASK    0x0000f000
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TT_TRIG__MASK    0xffff0000

#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TTPTR__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__RSDV_6_7__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TTYPE__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__RSDV_11__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TEW_3_0__POR_VALUE    0x0
#define CAN_WRAP__CAN0__TT_TRIG__TRIG_CFG__TT_TRIG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TT_WTRIG
// TTCAN: Watch Trigger Time TT_WTRIG_0 and TT_WTRIG_ 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tt_wtrig : 16;
        unsigned rsdv_16_32 : 16;
    };
    unsigned reg;
} CAN_WRAP__TT_WTRIG__ACC_T;

#define CAN_WRAP__CAN0__TT_WTRIG__ADDR (CAN_WRAP__CAN0__BASE_ADDR + 0xC8ULL)
#define CAN_WRAP__CAN0__TT_WTRIG__NUM  0x1

#define CAN_WRAP__CAN0__TT_WTRIG__TT_WTRIG__SHIFT    0
#define CAN_WRAP__CAN0__TT_WTRIG__RSDV_16_32__SHIFT    16

#define CAN_WRAP__CAN0__TT_WTRIG__TT_WTRIG__MASK    0x0000ffff
#define CAN_WRAP__CAN0__TT_WTRIG__RSDV_16_32__MASK    0xffff0000

#define CAN_WRAP__CAN0__TT_WTRIG__TT_WTRIG__POR_VALUE    0xffff
#define CAN_WRAP__CAN0__TT_WTRIG__RSDV_16_32__POR_VALUE    0x0



#define CAN_WRAP__CAN1__BASE_ADDR 0xf8409000ULL

///////////////////////////////////////////////////////
// Register: RBUF_0_3
// Receive Buffer Registers
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_0_3__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x00ULL)
#define CAN_WRAP__CAN1__RBUF_0_3__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_0_3__ID_7_0__SHIFT    0
#define CAN_WRAP__CAN1__RBUF_0_3__ID_15_8__SHIFT    8
#define CAN_WRAP__CAN1__RBUF_0_3__ID_23_16__SHIFT    16
#define CAN_WRAP__CAN1__RBUF_0_3__ID_28_24__SHIFT    24
#define CAN_WRAP__CAN1__RBUF_0_3__RSDV_29_30__SHIFT    29
#define CAN_WRAP__CAN1__RBUF_0_3__ESI__SHIFT    31

#define CAN_WRAP__CAN1__RBUF_0_3__ID_7_0__MASK    0x000000ff
#define CAN_WRAP__CAN1__RBUF_0_3__ID_15_8__MASK    0x0000ff00
#define CAN_WRAP__CAN1__RBUF_0_3__ID_23_16__MASK    0x00ff0000
#define CAN_WRAP__CAN1__RBUF_0_3__ID_28_24__MASK    0x1f000000
#define CAN_WRAP__CAN1__RBUF_0_3__RSDV_29_30__MASK    0x60000000
#define CAN_WRAP__CAN1__RBUF_0_3__ESI__MASK    0x80000000

#define CAN_WRAP__CAN1__RBUF_0_3__ID_7_0__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_0_3__ID_15_8__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_0_3__ID_23_16__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_0_3__ID_28_24__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_0_3__RSDV_29_30__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_0_3__ESI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_4_7
// TTCAN Stauts and control register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_4_7__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x04ULL)
#define CAN_WRAP__CAN1__RBUF_4_7__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_4_7__DLC__SHIFT    0
#define CAN_WRAP__CAN1__RBUF_4_7__BRS__SHIFT    4
#define CAN_WRAP__CAN1__RBUF_4_7__FDF__SHIFT    5
#define CAN_WRAP__CAN1__RBUF_4_7__RTR__SHIFT    6
#define CAN_WRAP__CAN1__RBUF_4_7__IDE__SHIFT    7
#define CAN_WRAP__CAN1__RBUF_4_7__RSDV_8_11__SHIFT    8
#define CAN_WRAP__CAN1__RBUF_4_7__TX__SHIFT    12
#define CAN_WRAP__CAN1__RBUF_4_7__KOER__SHIFT    13
#define CAN_WRAP__CAN1__RBUF_4_7__CYCLE_TIME__SHIFT    16

#define CAN_WRAP__CAN1__RBUF_4_7__DLC__MASK    0x0000000f
#define CAN_WRAP__CAN1__RBUF_4_7__BRS__MASK    0x00000010
#define CAN_WRAP__CAN1__RBUF_4_7__FDF__MASK    0x00000020
#define CAN_WRAP__CAN1__RBUF_4_7__RTR__MASK    0x00000040
#define CAN_WRAP__CAN1__RBUF_4_7__IDE__MASK    0x00000080
#define CAN_WRAP__CAN1__RBUF_4_7__RSDV_8_11__MASK    0x00000f00
#define CAN_WRAP__CAN1__RBUF_4_7__TX__MASK    0x00001000
#define CAN_WRAP__CAN1__RBUF_4_7__KOER__MASK    0x0000e000
#define CAN_WRAP__CAN1__RBUF_4_7__CYCLE_TIME__MASK    0xffff0000

#define CAN_WRAP__CAN1__RBUF_4_7__DLC__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__BRS__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__FDF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__RTR__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__IDE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__RSDV_8_11__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__TX__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__KOER__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RBUF_4_7__CYCLE_TIME__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_8_11
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_8_11__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x08ULL)
#define CAN_WRAP__CAN1__RBUF_8_11__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_8_11__D1_D4__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_8_11__D1_D4__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_8_11__D1_D4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_12_15
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_12_15__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x0CULL)
#define CAN_WRAP__CAN1__RBUF_12_15__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_12_15__D5_D8__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_12_15__D5_D8__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_12_15__D5_D8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_16_19
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_16_19__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x10ULL)
#define CAN_WRAP__CAN1__RBUF_16_19__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_16_19__D9_D12__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_16_19__D9_D12__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_16_19__D9_D12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_20_23
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_20_23__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x14ULL)
#define CAN_WRAP__CAN1__RBUF_20_23__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_20_23__D13_D16__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_20_23__D13_D16__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_20_23__D13_D16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_24_27
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_24_27__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x18ULL)
#define CAN_WRAP__CAN1__RBUF_24_27__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_24_27__D17_D20__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_24_27__D17_D20__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_24_27__D17_D20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_28_31
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_28_31__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x1CULL)
#define CAN_WRAP__CAN1__RBUF_28_31__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_28_31__D21_D24__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_28_31__D21_D24__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_28_31__D21_D24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_32_35
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_32_35__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x20ULL)
#define CAN_WRAP__CAN1__RBUF_32_35__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_32_35__D25_D28__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_32_35__D25_D28__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_32_35__D25_D28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_36_39
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_36_39__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x24ULL)
#define CAN_WRAP__CAN1__RBUF_36_39__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_36_39__D29_D32__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_36_39__D29_D32__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_36_39__D29_D32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_40_43
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_40_43__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x28ULL)
#define CAN_WRAP__CAN1__RBUF_40_43__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_40_43__D33_D36__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_40_43__D33_D36__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_40_43__D33_D36__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_44_47
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_44_47__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x2CULL)
#define CAN_WRAP__CAN1__RBUF_44_47__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_44_47__D37_D40__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_44_47__D37_D40__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_44_47__D37_D40__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_48_51
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_48_51__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x30ULL)
#define CAN_WRAP__CAN1__RBUF_48_51__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_48_51__D41_D44__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_48_51__D41_D44__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_48_51__D41_D44__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_52_55
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_52_55__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x34ULL)
#define CAN_WRAP__CAN1__RBUF_52_55__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_52_55__D45_D48__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_52_55__D45_D48__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_52_55__D45_D48__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_56_59
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_56_59__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x38ULL)
#define CAN_WRAP__CAN1__RBUF_56_59__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_56_59__D49_D52__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_56_59__D49_D52__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_56_59__D49_D52__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_60_63
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_60_63__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x3CULL)
#define CAN_WRAP__CAN1__RBUF_60_63__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_60_63__D53_D56__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_60_63__D53_D56__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_60_63__D53_D56__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_64_67
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_64_67__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x40ULL)
#define CAN_WRAP__CAN1__RBUF_64_67__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_64_67__D57_D60__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_64_67__D57_D60__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_64_67__D57_D60__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_68_71
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_68_71__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x44ULL)
#define CAN_WRAP__CAN1__RBUF_68_71__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_68_71__D61_D64__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_68_71__D61_D64__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_68_71__D61_D64__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_72_75
// The Reception Time Stamp
// s (RTS) for CiA 603 time
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_72_75__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x48ULL)
#define CAN_WRAP__CAN1__RBUF_72_75__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_72_75__RTS_31_0__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_72_75__RTS_31_0__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_72_75__RTS_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RBUF_76_79
// The Reception Time Stamp
// s (RTS) for CiA 603 time
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RBUF_76_79__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x4CULL)
#define CAN_WRAP__CAN1__RBUF_76_79__NUM  0x1

#define CAN_WRAP__CAN1__RBUF_76_79__RTS_63_32__SHIFT    0

#define CAN_WRAP__CAN1__RBUF_76_79__RTS_63_32__MASK    0xffffffff

#define CAN_WRAP__CAN1__RBUF_76_79__RTS_63_32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_0_3
// Transmit Buffer Registers
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_0_3__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x50ULL)
#define CAN_WRAP__CAN1__TBUF_0_3__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_0_3__ID_7_0__SHIFT    0
#define CAN_WRAP__CAN1__TBUF_0_3__ID_15_8__SHIFT    8
#define CAN_WRAP__CAN1__TBUF_0_3__ID_23_16__SHIFT    16
#define CAN_WRAP__CAN1__TBUF_0_3__ID_28_24__SHIFT    24
#define CAN_WRAP__CAN1__TBUF_0_3__RSDV_29_30__SHIFT    29
#define CAN_WRAP__CAN1__TBUF_0_3__TTSEN__SHIFT    31

#define CAN_WRAP__CAN1__TBUF_0_3__ID_7_0__MASK    0x000000ff
#define CAN_WRAP__CAN1__TBUF_0_3__ID_15_8__MASK    0x0000ff00
#define CAN_WRAP__CAN1__TBUF_0_3__ID_23_16__MASK    0x00ff0000
#define CAN_WRAP__CAN1__TBUF_0_3__ID_28_24__MASK    0x1f000000
#define CAN_WRAP__CAN1__TBUF_0_3__RSDV_29_30__MASK    0x60000000
#define CAN_WRAP__CAN1__TBUF_0_3__TTSEN__MASK    0x80000000

#define CAN_WRAP__CAN1__TBUF_0_3__ID_7_0__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_0_3__ID_15_8__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_0_3__ID_23_16__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_0_3__ID_28_24__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_0_3__RSDV_29_30__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_0_3__TTSEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_4_7
// Transmit Buffer Registers
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_4_7__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x54ULL)
#define CAN_WRAP__CAN1__TBUF_4_7__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_4_7__DLC__SHIFT    0
#define CAN_WRAP__CAN1__TBUF_4_7__BRS__SHIFT    4
#define CAN_WRAP__CAN1__TBUF_4_7__FDF__SHIFT    5
#define CAN_WRAP__CAN1__TBUF_4_7__RTR__SHIFT    6
#define CAN_WRAP__CAN1__TBUF_4_7__IDE__SHIFT    7
#define CAN_WRAP__CAN1__TBUF_4_7__RSDV_8_31__SHIFT    8

#define CAN_WRAP__CAN1__TBUF_4_7__DLC__MASK    0x0000000f
#define CAN_WRAP__CAN1__TBUF_4_7__BRS__MASK    0x00000010
#define CAN_WRAP__CAN1__TBUF_4_7__FDF__MASK    0x00000020
#define CAN_WRAP__CAN1__TBUF_4_7__RTR__MASK    0x00000040
#define CAN_WRAP__CAN1__TBUF_4_7__IDE__MASK    0x00000080
#define CAN_WRAP__CAN1__TBUF_4_7__RSDV_8_31__MASK    0xffffff00

#define CAN_WRAP__CAN1__TBUF_4_7__DLC__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_4_7__BRS__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_4_7__FDF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_4_7__RTR__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_4_7__IDE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TBUF_4_7__RSDV_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_8_11
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_8_11__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x58ULL)
#define CAN_WRAP__CAN1__TBUF_8_11__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_8_11__D1_D4__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_8_11__D1_D4__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_8_11__D1_D4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_12_15
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_12_15__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x5CULL)
#define CAN_WRAP__CAN1__TBUF_12_15__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_12_15__D5_D8__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_12_15__D5_D8__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_12_15__D5_D8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_16_19
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_16_19__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x60ULL)
#define CAN_WRAP__CAN1__TBUF_16_19__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_16_19__D9_D12__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_16_19__D9_D12__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_16_19__D9_D12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_20_23
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_20_23__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x64ULL)
#define CAN_WRAP__CAN1__TBUF_20_23__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_20_23__D13_D16__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_20_23__D13_D16__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_20_23__D13_D16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_24_27
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_24_27__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x68ULL)
#define CAN_WRAP__CAN1__TBUF_24_27__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_24_27__D17_D20__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_24_27__D17_D20__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_24_27__D17_D20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_28_31
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_28_31__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x6CULL)
#define CAN_WRAP__CAN1__TBUF_28_31__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_28_31__D21_D24__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_28_31__D21_D24__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_28_31__D21_D24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_32_35
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_32_35__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x70ULL)
#define CAN_WRAP__CAN1__TBUF_32_35__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_32_35__D25_D28__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_32_35__D25_D28__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_32_35__D25_D28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_36_39
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_36_39__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x74ULL)
#define CAN_WRAP__CAN1__TBUF_36_39__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_36_39__D29_D32__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_36_39__D29_D32__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_36_39__D29_D32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_40_43
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_40_43__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x78ULL)
#define CAN_WRAP__CAN1__TBUF_40_43__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_40_43__D33_D36__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_40_43__D33_D36__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_40_43__D33_D36__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_44_47
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_44_47__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x7CULL)
#define CAN_WRAP__CAN1__TBUF_44_47__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_44_47__D37_D40__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_44_47__D37_D40__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_44_47__D37_D40__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_48_51
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_48_51__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x80ULL)
#define CAN_WRAP__CAN1__TBUF_48_51__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_48_51__D41_D44__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_48_51__D41_D44__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_48_51__D41_D44__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_52_55
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_52_55__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x84ULL)
#define CAN_WRAP__CAN1__TBUF_52_55__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_52_55__D45_D48__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_52_55__D45_D48__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_52_55__D45_D48__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_56_59
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_56_59__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x88ULL)
#define CAN_WRAP__CAN1__TBUF_56_59__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_56_59__D49_D52__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_56_59__D49_D52__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_56_59__D49_D52__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_60_63
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_60_63__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x8CULL)
#define CAN_WRAP__CAN1__TBUF_60_63__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_60_63__D53_D56__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_60_63__D53_D56__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_60_63__D53_D56__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_64_67
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_64_67__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x90ULL)
#define CAN_WRAP__CAN1__TBUF_64_67__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_64_67__D57_D60__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_64_67__D57_D60__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_64_67__D57_D60__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TBUF_68_71
// Data register
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TBUF_68_71__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x94ULL)
#define CAN_WRAP__CAN1__TBUF_68_71__NUM  0x1

#define CAN_WRAP__CAN1__TBUF_68_71__D61_D64__SHIFT    0

#define CAN_WRAP__CAN1__TBUF_68_71__D61_D64__MASK    0xffffffff

#define CAN_WRAP__CAN1__TBUF_68_71__D61_D64__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TTS
// Transmission Time Stamp
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TTS__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0x98ULL)
#define CAN_WRAP__CAN1__TTS__NUM  0x2

#define CAN_WRAP__CAN1__TTS__TTS__SHIFT    0

#define CAN_WRAP__CAN1__TTS__TTS__MASK    0xffffffff

#define CAN_WRAP__CAN1__TTS__TTS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RCTRL__TCTRL__TCMD__CFG_STAT
// (Receive Control Register RCTRL)
// (Transmit Control Register)
// (Command Register)
// (Configuration and stuatus register)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xA0ULL)
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__NUM  0x1

#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__BUSOFF__SHIFT    0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TACTIVE__SHIFT    1
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RACTIVE__SHIFT    2
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSSS__SHIFT    3
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPSS__SHIFT    4
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LBMI__SHIFT    5
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LBME__SHIFT    6
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RESET__SHIFT    7
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSA__SHIFT    8
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSALL__SHIFT    9
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSONE__SHIFT    10
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPA__SHIFT    11
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPE__SHIFT    12
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__STBY__SHIFT    13
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LOM__SHIFT    14
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TBSEL__SHIFT    15
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSSTAT__SHIFT    16
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_18_19__SHIFT    18
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TTTBM__SHIFT    20
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSMODE__SHIFT    21
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSNEXT__SHIFT    22
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__FD_ISO__SHIFT    23
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSTAT__SHIFT    24
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_26__SHIFT    26
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RBALL__SHIFT    27
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RREL__SHIFT    28
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ROV__SHIFT    29
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ROM__SHIFT    30
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__SACK__SHIFT    31

#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__BUSOFF__MASK    0x00000001
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TACTIVE__MASK    0x00000002
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RACTIVE__MASK    0x00000004
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSSS__MASK    0x00000008
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPSS__MASK    0x00000010
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LBMI__MASK    0x00000020
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LBME__MASK    0x00000040
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RESET__MASK    0x00000080
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSA__MASK    0x00000100
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSALL__MASK    0x00000200
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSONE__MASK    0x00000400
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPA__MASK    0x00000800
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPE__MASK    0x00001000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__STBY__MASK    0x00002000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LOM__MASK    0x00004000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TBSEL__MASK    0x00008000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSSTAT__MASK    0x00030000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_18_19__MASK    0x000c0000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TTTBM__MASK    0x00100000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSMODE__MASK    0x00200000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSNEXT__MASK    0x00400000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__FD_ISO__MASK    0x00800000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSTAT__MASK    0x03000000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_26__MASK    0x04000000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RBALL__MASK    0x08000000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RREL__MASK    0x10000000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ROV__MASK    0x20000000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ROM__MASK    0x40000000
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__SACK__MASK    0x80000000

#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__BUSOFF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TACTIVE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RACTIVE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSSS__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPSS__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LBMI__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LBME__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RESET__POR_VALUE    0x1
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSA__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSALL__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSONE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPA__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TPE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__STBY__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__LOM__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TBSEL__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSSTAT__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_18_19__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TTTBM__POR_VALUE    0x1
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSMODE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__TSNEXT__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__FD_ISO__POR_VALUE    0x1
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSTAT__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RSDV_26__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RBALL__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__RREL__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ROV__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__ROM__POR_VALUE    0x0
#define CAN_WRAP__CAN1__RCTRL__TCTRL__TCMD__CFG_STAT__SACK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LIMIT__ERRINT__RTIF__RTIE
// (Warning Limits Register)
// (ERRor INTerrupt Enable and Flag Register )
// (Receive and Transmit Interrupt Flag Register RTIF)
// (Receive and Transmit Interrupt Enable Register)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xA4ULL)
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__NUM  0x1

#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSFF__SHIFT    0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EIE__SHIFT    1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSIE__SHIFT    2
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TPIE__SHIFT    3
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RAFIE__SHIFT    4
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RFIE__SHIFT    5
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ROIE__SHIFT    6
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RIE__SHIFT    7
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__AIF__SHIFT    8
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EIF__SHIFT    9
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSIF__SHIFT    10
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TPIF__SHIFT    11
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RAFIF__SHIFT    12
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RFIF__SHIFT    13
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ROIF__SHIFT    14
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RIF__SHIFT    15
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__BEIF__SHIFT    16
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__BEIE__SHIFT    17
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ALIF__SHIFT    18
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ALIE__SHIFT    19
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPIF__SHIFT    20
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPIE__SHIFT    21
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPASS__SHIFT    22
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EWARN__SHIFT    23
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EWL__SHIFT    24
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__AFWL__SHIFT    28

#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSFF__MASK    0x00000001
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EIE__MASK    0x00000002
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSIE__MASK    0x00000004
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TPIE__MASK    0x00000008
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RAFIE__MASK    0x00000010
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RFIE__MASK    0x00000020
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ROIE__MASK    0x00000040
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RIE__MASK    0x00000080
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__AIF__MASK    0x00000100
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EIF__MASK    0x00000200
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSIF__MASK    0x00000400
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TPIF__MASK    0x00000800
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RAFIF__MASK    0x00001000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RFIF__MASK    0x00002000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ROIF__MASK    0x00004000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RIF__MASK    0x00008000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__BEIF__MASK    0x00010000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__BEIE__MASK    0x00020000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ALIF__MASK    0x00040000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ALIE__MASK    0x00080000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPIF__MASK    0x00100000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPIE__MASK    0x00200000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPASS__MASK    0x00400000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EWARN__MASK    0x00800000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EWL__MASK    0x0f000000
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__AFWL__MASK    0xf0000000

#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSFF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TPIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RAFIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RFIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ROIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__AIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TSIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__TPIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RAFIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RFIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ROIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__RIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__BEIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__BEIE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ALIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__ALIE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPIE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EPASS__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EWARN__POR_VALUE    0x0
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__EWL__POR_VALUE    0xb
#define CAN_WRAP__CAN1__LIMIT__ERRINT__RTIF__RTIE__AFWL__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: S_PRESC__S_SJW__S_Seg_2__S_Seg_1
// (Prescaler Registers)
// (Bit Timing Register)
// (Bit Timing Register 2)
// (Bit Timing Register 1)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xA8ULL)
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__NUM  0x1

#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_1__SHIFT    0
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_2__SHIFT    8
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_15__SHIFT    15
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SJW__SHIFT    16
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_23__SHIFT    23
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_PRESC__SHIFT    24

#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_1__MASK    0x000000ff
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_2__MASK    0x00007f00
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_15__MASK    0x00008000
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SJW__MASK    0x007f0000
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_23__MASK    0x00800000
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_PRESC__MASK    0xff000000

#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_1__POR_VALUE    0x3
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SEG_2__POR_VALUE    0x2
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_15__POR_VALUE    0x0
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_SJW__POR_VALUE    0x2
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__REDV_23__POR_VALUE    0x0
#define CAN_WRAP__CAN1__S_PRESC__S_SJW__S_SEG_2__S_SEG_1__S_PRESC__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: F_PRESC__F_SJW__F_Seg_2__F_Seg_1
// (Prescaler Registers)
// (Bit Timing Register)
// (Bit Timing Register 2)
// (Bit Timing Register 1)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xACULL)
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__NUM  0x1

#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_1__SHIFT    0
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_5_7__SHIFT    5
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_2__SHIFT    8
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_12_15__SHIFT    12
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SJW__SHIFT    16
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_20_23__SHIFT    20
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__S_PRESC__SHIFT    24

#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_1__MASK    0x0000001f
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_5_7__MASK    0x000000e0
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_2__MASK    0x00000f00
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_12_15__MASK    0x0000f000
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SJW__MASK    0x000f0000
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_20_23__MASK    0x00f00000
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__S_PRESC__MASK    0xff000000

#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_1__POR_VALUE    0x3
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_5_7__POR_VALUE    0x0
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SEG_2__POR_VALUE    0x2
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_12_15__POR_VALUE    0x0
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__F_SJW__POR_VALUE    0x2
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__REDV_20_23__POR_VALUE    0x0
#define CAN_WRAP__CAN1__F_PRESC__F_SJW__F_SEG_2__F_SEG_1__S_PRESC__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: TECNT__REVNT__TDC__EALCAP
// (Error Counter Registers)
// (Error Counter Registers)
// (Transmitter Delay Compensation Register)
// (Error and Arbitration Lost Capture Register EALCAP)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xB0ULL)
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__NUM  0x1

#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__ALC__SHIFT    0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__KOER__SHIFT    5
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__SSPOFF__SHIFT    8
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__TDCEN__SHIFT    15
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__RECNT__SHIFT    16
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__TECNT__SHIFT    24

#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__ALC__MASK    0x0000001f
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__KOER__MASK    0x000000e0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__SSPOFF__MASK    0x00007f00
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__TDCEN__MASK    0x00008000
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__RECNT__MASK    0x00ff0000
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__TECNT__MASK    0xff000000

#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__ALC__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__KOER__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__SSPOFF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__TDCEN__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__RECNT__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TECNT__REVNT__TDC__EALCAP__TECNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL
// (Acceptance Filter Enable)
// (Acceptance filter Enable)
// (CiA 603 Time Stamping TIMECFG)
// (Acceptance Filter Control Register)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xB4ULL)
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__NUM  0x1

#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACFADR__SHIFT    0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_4__SHIFT    4
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__SELMASK__SHIFT    5
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_6_7__SHIFT    6
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEEN__SHIFT    8
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEPOS__SHIFT    9
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_10_15__SHIFT    10
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_0__SHIFT    16
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_1__SHIFT    17
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_2__SHIFT    18
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_3__SHIFT    19
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_4__SHIFT    20
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_5__SHIFT    21
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_6__SHIFT    22
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_7__SHIFT    23
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_8__SHIFT    24
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_9__SHIFT    25
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_10__SHIFT    26
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_11__SHIFT    27
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_12__SHIFT    28
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_13__SHIFT    29
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_14__SHIFT    30
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_15__SHIFT    31

#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACFADR__MASK    0x0000000f
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_4__MASK    0x00000010
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__SELMASK__MASK    0x00000020
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_6_7__MASK    0x000000c0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEEN__MASK    0x00000100
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEPOS__MASK    0x00000200
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_10_15__MASK    0x0000fc00
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_0__MASK    0x00010000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_1__MASK    0x00020000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_2__MASK    0x00040000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_3__MASK    0x00080000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_4__MASK    0x00100000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_5__MASK    0x00200000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_6__MASK    0x00400000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_7__MASK    0x00800000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_8__MASK    0x01000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_9__MASK    0x02000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_10__MASK    0x04000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_11__MASK    0x08000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_12__MASK    0x10000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_13__MASK    0x20000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_14__MASK    0x40000000
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_15__MASK    0x80000000

#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__ACFADR__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_4__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__SELMASK__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_6_7__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEEN__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__TIMEPOS__POR_VALUE    0x1
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__RSDV_10_15__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_0__POR_VALUE    0x1
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_1__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_2__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_3__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_4__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_5__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_6__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_7__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_8__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_9__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_10__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_11__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_12__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_13__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_14__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_EN_1__ACF_EN_0__TIMECFG__ACFCTRL__AE_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ACF_3__ACF_2__ACF_1__ACF_0
// (Bits in Register AC F_3 , if SELMASK=1)
// Acceptance CODE ACODE_x
// Acceptance MASK AMASK_x
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xB8ULL)
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__NUM  0x1

#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__ACODE_0__SHIFT    0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_7_0__SHIFT    8
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_23_16__SHIFT    16
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_28_24__SHIFT    24
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AIDE__SHIFT    29
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AIDEE__SHIFT    30
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__RSDV_31__SHIFT    31

#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__ACODE_0__MASK    0x000000ff
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_7_0__MASK    0x0000ff00
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_23_16__MASK    0x00ff0000
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_28_24__MASK    0x1f000000
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AIDE__MASK    0x20000000
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AIDEE__MASK    0x40000000
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__RSDV_31__MASK    0x80000000

#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__ACODE_0__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_7_0__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_23_16__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AMASK_28_24__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AIDE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__AIDEE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__ACF_3__ACF_2__ACF_1__ACF_0__RSDV_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TTCFG__TBSLOT__VER_1__VER_0
// (Time Trigger Configuration)
// (TT CAN: TB Slot Pointer TBSLOT)
// (Version Information VER_1)
// (Version Information VER_0)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xBCULL)
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__NUM  0x1

#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__VER_1__VER_0__SHIFT    0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBPTR__SHIFT    16
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBF__SHIFT    22
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBE__SHIFT    23
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTEN__SHIFT    24
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__T_PRESC__SHIFT    25
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTIF__SHIFT    27
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTIE__SHIFT    28
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TEIF__SHIFT    29
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__WTIF__SHIFT    30
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__WTIE__SHIFT    31

#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__VER_1__VER_0__MASK    0x0000ffff
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBPTR__MASK    0x003f0000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBF__MASK    0x00400000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBE__MASK    0x00800000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTEN__MASK    0x01000000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__T_PRESC__MASK    0x06000000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTIF__MASK    0x08000000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTIE__MASK    0x10000000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TEIF__MASK    0x20000000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__WTIF__MASK    0x40000000
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__WTIE__MASK    0x80000000

#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__VER_1__VER_0__POR_VALUE    0x0706
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBPTR__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TBE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTEN__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__T_PRESC__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TTIE__POR_VALUE    0x1
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__TEIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__WTIF__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TTCFG__TBSLOT__VER_1__VER_0__WTIE__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: REF_MSG
// TTCAN: Reference Mes sage REF_MSG_0 to REF_MSG_ 3
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__REF_MSG__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xC0ULL)
#define CAN_WRAP__CAN1__REF_MSG__NUM  0x1

#define CAN_WRAP__CAN1__REF_MSG__REF_ID__SHIFT    0
#define CAN_WRAP__CAN1__REF_MSG__RSDV_29_30__SHIFT    29
#define CAN_WRAP__CAN1__REF_MSG__REF_IDE__SHIFT    31

#define CAN_WRAP__CAN1__REF_MSG__REF_ID__MASK    0x1fffffff
#define CAN_WRAP__CAN1__REF_MSG__RSDV_29_30__MASK    0x60000000
#define CAN_WRAP__CAN1__REF_MSG__REF_IDE__MASK    0x80000000

#define CAN_WRAP__CAN1__REF_MSG__REF_ID__POR_VALUE    0x0
#define CAN_WRAP__CAN1__REF_MSG__RSDV_29_30__POR_VALUE    0x0
#define CAN_WRAP__CAN1__REF_MSG__REF_IDE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TT_TRIG__TRIG_CFG
// (TTCAN: Trigger Time TT_TRIG_0 and TT_TRIG_1 )
// (TTCAN: Trigger Configuration TRIG_CFG_1)
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xC4ULL)
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__NUM  0x1

#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TTPTR__SHIFT    0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__RSDV_6_7__SHIFT    6
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TTYPE__SHIFT    8
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__RSDV_11__SHIFT    11
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TEW_3_0__SHIFT    12
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TT_TRIG__SHIFT    16

#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TTPTR__MASK    0x0000003f
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__RSDV_6_7__MASK    0x000000c0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TTYPE__MASK    0x00000700
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__RSDV_11__MASK    0x00000800
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TEW_3_0__MASK    0x0000f000
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TT_TRIG__MASK    0xffff0000

#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TTPTR__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__RSDV_6_7__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TTYPE__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__RSDV_11__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TEW_3_0__POR_VALUE    0x0
#define CAN_WRAP__CAN1__TT_TRIG__TRIG_CFG__TT_TRIG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TT_WTRIG
// TTCAN: Watch Trigger Time TT_WTRIG_0 and TT_WTRIG_ 1
///////////////////////////////////////////////////////

#define CAN_WRAP__CAN1__TT_WTRIG__ADDR (CAN_WRAP__CAN1__BASE_ADDR + 0xC8ULL)
#define CAN_WRAP__CAN1__TT_WTRIG__NUM  0x1

#define CAN_WRAP__CAN1__TT_WTRIG__TT_WTRIG__SHIFT    0
#define CAN_WRAP__CAN1__TT_WTRIG__RSDV_16_32__SHIFT    16

#define CAN_WRAP__CAN1__TT_WTRIG__TT_WTRIG__MASK    0x0000ffff
#define CAN_WRAP__CAN1__TT_WTRIG__RSDV_16_32__MASK    0xffff0000

#define CAN_WRAP__CAN1__TT_WTRIG__TT_WTRIG__POR_VALUE    0xffff
#define CAN_WRAP__CAN1__TT_WTRIG__RSDV_16_32__POR_VALUE    0x0



#define DMAC_AXI_NON_SECURE__BASE_ADDR 0xF8419000ULL

///////////////////////////////////////////////////////
// Register: DSR
// DMA Manager Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dma_status : 4;
        unsigned wakeup_event : 5;
        unsigned dns : 1;
        unsigned reserved_31_10 : 22;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DSR__ACC_T;

#define DMAC_AXI_NON_SECURE__DSR__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x000ULL)
#define DMAC_AXI_NON_SECURE__DSR__NUM  0x1

#define DMAC_AXI_NON_SECURE__DSR__DMA_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__DSR__WAKEUP_EVENT__SHIFT    4
#define DMAC_AXI_NON_SECURE__DSR__DNS__SHIFT    9
#define DMAC_AXI_NON_SECURE__DSR__RESERVED_31_10__SHIFT    10

#define DMAC_AXI_NON_SECURE__DSR__DMA_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__DSR__WAKEUP_EVENT__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__DSR__DNS__MASK    0x00000200
#define DMAC_AXI_NON_SECURE__DSR__RESERVED_31_10__MASK    0xfffffc00

#define DMAC_AXI_NON_SECURE__DSR__DMA_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DSR__WAKEUP_EVENT__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DSR__DNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DSR__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DPC
// DMA Program Counter Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dpc : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DPC__ACC_T;

#define DMAC_AXI_NON_SECURE__DPC__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x004ULL)
#define DMAC_AXI_NON_SECURE__DPC__NUM  0x1

#define DMAC_AXI_NON_SECURE__DPC__DPC__SHIFT    0

#define DMAC_AXI_NON_SECURE__DPC__DPC__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DPC__DPC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTEN
// Interrupt Enable Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned event_irq_select : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__INTEN__ACC_T;

#define DMAC_AXI_NON_SECURE__INTEN__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x020ULL)
#define DMAC_AXI_NON_SECURE__INTEN__NUM  0x1

#define DMAC_AXI_NON_SECURE__INTEN__EVENT_IRQ_SELECT__SHIFT    0

#define DMAC_AXI_NON_SECURE__INTEN__EVENT_IRQ_SELECT__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__INTEN__EVENT_IRQ_SELECT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_EVENT_RIS
// Event-Interrupt Raw Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmasev_active : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__INT_EVENT_RIS__ACC_T;

#define DMAC_AXI_NON_SECURE__INT_EVENT_RIS__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x024ULL)
#define DMAC_AXI_NON_SECURE__INT_EVENT_RIS__NUM  0x1

#define DMAC_AXI_NON_SECURE__INT_EVENT_RIS__DMASEV_ACTIVE__SHIFT    0

#define DMAC_AXI_NON_SECURE__INT_EVENT_RIS__DMASEV_ACTIVE__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__INT_EVENT_RIS__DMASEV_ACTIVE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTMIS
// Interrupt Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned irq_status : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__INTMIS__ACC_T;

#define DMAC_AXI_NON_SECURE__INTMIS__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x028ULL)
#define DMAC_AXI_NON_SECURE__INTMIS__NUM  0x1

#define DMAC_AXI_NON_SECURE__INTMIS__IRQ_STATUS__SHIFT    0

#define DMAC_AXI_NON_SECURE__INTMIS__IRQ_STATUS__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__INTMIS__IRQ_STATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTCLR
// Interrupt Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned irq_clr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__INTCLR__ACC_T;

#define DMAC_AXI_NON_SECURE__INTCLR__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x02CULL)
#define DMAC_AXI_NON_SECURE__INTCLR__NUM  0x1

#define DMAC_AXI_NON_SECURE__INTCLR__IRQ_CLR__SHIFT    0

#define DMAC_AXI_NON_SECURE__INTCLR__IRQ_CLR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__INTCLR__IRQ_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FSRD
// Fault Status DMA Manager Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fs_mgr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FSRD__ACC_T;

#define DMAC_AXI_NON_SECURE__FSRD__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x030ULL)
#define DMAC_AXI_NON_SECURE__FSRD__NUM  0x1

#define DMAC_AXI_NON_SECURE__FSRD__FS_MGR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FSRD__RESERVED_31_1__SHIFT    1

#define DMAC_AXI_NON_SECURE__FSRD__FS_MGR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FSRD__RESERVED_31_1__MASK    0xfffffffe

#define DMAC_AXI_NON_SECURE__FSRD__FS_MGR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FSRD__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FSRC
// Fault Status DMA Channel Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fault_status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FSRC__ACC_T;

#define DMAC_AXI_NON_SECURE__FSRC__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x034ULL)
#define DMAC_AXI_NON_SECURE__FSRC__NUM  0x1

#define DMAC_AXI_NON_SECURE__FSRC__FAULT_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__FSRC__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__FSRC__FAULT_STATUS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__FSRC__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__FSRC__FAULT_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FSRC__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTRD
// Fault Type DMA Manager Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_3_2 : 2;
        unsigned dmago_err : 1;
        unsigned mgr_evnt_err : 1;
        unsigned reserved_15_6 : 10;
        unsigned instr_fetch_err : 1;
        unsigned reserved_29_17 : 13;
        unsigned dbg_instr : 1;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTRD__ACC_T;

#define DMAC_AXI_NON_SECURE__FTRD__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x038ULL)
#define DMAC_AXI_NON_SECURE__FTRD__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTRD__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTRD__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_3_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTRD__DMAGO_ERR__SHIFT    4
#define DMAC_AXI_NON_SECURE__FTRD__MGR_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_15_6__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTRD__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_29_17__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTRD__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTRD__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTRD__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_3_2__MASK    0x0000000c
#define DMAC_AXI_NON_SECURE__FTRD__DMAGO_ERR__MASK    0x00000010
#define DMAC_AXI_NON_SECURE__FTRD__MGR_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_15_6__MASK    0x0000ffc0
#define DMAC_AXI_NON_SECURE__FTRD__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_29_17__MASK    0x3ffe0000
#define DMAC_AXI_NON_SECURE__FTRD__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTRD__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_3_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__DMAGO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__MGR_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_15_6__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_29_17__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTRD__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR0
// Fault type for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR0__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x040ULL)
#define DMAC_AXI_NON_SECURE__FTR0__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR0__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR0__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR0__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR0__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR0__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR0__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR0__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR0__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR0__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR0__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR0__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR0__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR0__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR0__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR0__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR0__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR0__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR0__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR0__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR0__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR0__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR0__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR0__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR0__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR0__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR0__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR1
// Fault type for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR1__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x044ULL)
#define DMAC_AXI_NON_SECURE__FTR1__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR1__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR1__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR1__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR1__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR1__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR1__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR1__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR1__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR1__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR1__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR1__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR1__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR1__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR1__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR1__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR1__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR1__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR1__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR1__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR1__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR1__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR1__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR1__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR1__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR1__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR1__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR2
// Fault type for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR2__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x048ULL)
#define DMAC_AXI_NON_SECURE__FTR2__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR2__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR2__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR2__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR2__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR2__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR2__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR2__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR2__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR2__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR2__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR2__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR2__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR2__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR2__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR2__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR2__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR2__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR2__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR2__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR2__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR2__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR2__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR2__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR2__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR2__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR2__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR3
// Fault type for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR3__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x04CULL)
#define DMAC_AXI_NON_SECURE__FTR3__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR3__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR3__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR3__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR3__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR3__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR3__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR3__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR3__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR3__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR3__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR3__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR3__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR3__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR3__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR3__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR3__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR3__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR3__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR3__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR3__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR3__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR3__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR3__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR3__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR3__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR3__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR4
// Fault type for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR4__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x050ULL)
#define DMAC_AXI_NON_SECURE__FTR4__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR4__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR4__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR4__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR4__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR4__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR4__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR4__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR4__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR4__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR4__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR4__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR4__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR4__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR4__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR4__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR4__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR4__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR4__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR4__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR4__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR4__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR4__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR4__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR4__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR4__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR4__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR5
// Fault type for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR5__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x054ULL)
#define DMAC_AXI_NON_SECURE__FTR5__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR5__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR5__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR5__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR5__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR5__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR5__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR5__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR5__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR5__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR5__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR5__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR5__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR5__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR5__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR5__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR5__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR5__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR5__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR5__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR5__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR5__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR5__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR5__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR5__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR5__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR5__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR6
// Fault type for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR6__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x058ULL)
#define DMAC_AXI_NON_SECURE__FTR6__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR6__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR6__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR6__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR6__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR6__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR6__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR6__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR6__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR6__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR6__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR6__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR6__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR6__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR6__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR6__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR6__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR6__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR6__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR6__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR6__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR6__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR6__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR6__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR6__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR6__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR6__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR7
// Fault type for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undef_instr : 1;
        unsigned operand_invalid : 1;
        unsigned reserved_4_2 : 3;
        unsigned ch_evnt_err : 1;
        unsigned ch_periph_err : 1;
        unsigned ch_rdwr_err : 1;
        unsigned reserved_11_8 : 4;
        unsigned mfifo_err : 1;
        unsigned st_data_unavailable : 1;
        unsigned reserved_15_14 : 2;
        unsigned instr_fetch_err : 1;
        unsigned data_write_err : 1;
        unsigned data_read_err : 1;
        unsigned reserved_29_19 : 11;
        unsigned dbg_instr : 1;
        unsigned lockup_err : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__FTR7__ACC_T;

#define DMAC_AXI_NON_SECURE__FTR7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x05CULL)
#define DMAC_AXI_NON_SECURE__FTR7__NUM  0x1

#define DMAC_AXI_NON_SECURE__FTR7__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_NON_SECURE__FTR7__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_NON_SECURE__FTR7__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_NON_SECURE__FTR7__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_NON_SECURE__FTR7__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_NON_SECURE__FTR7__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_NON_SECURE__FTR7__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_NON_SECURE__FTR7__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_NON_SECURE__FTR7__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_NON_SECURE__FTR7__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_NON_SECURE__FTR7__DBG_INSTR__SHIFT    30
#define DMAC_AXI_NON_SECURE__FTR7__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_NON_SECURE__FTR7__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__FTR7__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_NON_SECURE__FTR7__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_NON_SECURE__FTR7__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_NON_SECURE__FTR7__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__FTR7__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_NON_SECURE__FTR7__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_NON_SECURE__FTR7__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_NON_SECURE__FTR7__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_NON_SECURE__FTR7__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_NON_SECURE__FTR7__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_NON_SECURE__FTR7__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__FTR7__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__FTR7__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR0
// Channel status for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR0__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x100ULL)
#define DMAC_AXI_NON_SECURE__CSR0__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR0__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR0__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR0__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR0__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR0__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR0__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR0__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR0__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR0__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR0__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR0__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR0__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC0
// Channel PC for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC0__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x104ULL)
#define DMAC_AXI_NON_SECURE__CPC0__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC0__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC0__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC0__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR1
// Channel status for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR1__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x108ULL)
#define DMAC_AXI_NON_SECURE__CSR1__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR1__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR1__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR1__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR1__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR1__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR1__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR1__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR1__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR1__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR1__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR1__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR1__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC1
// Channel PC for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC1__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x10CULL)
#define DMAC_AXI_NON_SECURE__CPC1__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC1__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC1__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC1__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR2
// Channel status for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR2__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x110ULL)
#define DMAC_AXI_NON_SECURE__CSR2__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR2__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR2__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR2__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR2__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR2__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR2__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR2__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR2__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR2__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR2__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR2__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR2__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC2
// Channel PC for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC2__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x114ULL)
#define DMAC_AXI_NON_SECURE__CPC2__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC2__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC2__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC2__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR3
// Channel status for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR3__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x118ULL)
#define DMAC_AXI_NON_SECURE__CSR3__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR3__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR3__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR3__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR3__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR3__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR3__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR3__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR3__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR3__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR3__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR3__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR3__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC3
// Channel PC for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC3__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x11CULL)
#define DMAC_AXI_NON_SECURE__CPC3__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC3__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC3__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC3__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR4
// Channel status for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR4__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x120ULL)
#define DMAC_AXI_NON_SECURE__CSR4__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR4__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR4__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR4__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR4__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR4__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR4__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR4__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR4__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR4__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR4__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR4__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR4__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC4
// Channel PC for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC4__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x124ULL)
#define DMAC_AXI_NON_SECURE__CPC4__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC4__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC4__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC4__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR5
// Channel status for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR5__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x128ULL)
#define DMAC_AXI_NON_SECURE__CSR5__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR5__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR5__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR5__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR5__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR5__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR5__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR5__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR5__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR5__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR5__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR5__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR5__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC5
// Channel PC for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC5__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x12CULL)
#define DMAC_AXI_NON_SECURE__CPC5__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC5__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC5__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC5__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR6
// Channel status for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR6__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x130ULL)
#define DMAC_AXI_NON_SECURE__CSR6__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR6__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR6__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR6__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR6__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR6__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR6__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR6__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR6__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR6__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR6__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR6__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR6__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC6
// Channel PC for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC6__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x134ULL)
#define DMAC_AXI_NON_SECURE__CPC6__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC6__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC6__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC6__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR7
// Channel status for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned channel_status : 4;
        unsigned wakeup_number : 5;
        unsigned reserved_13_9 : 5;
        unsigned dmawfp_b_ns : 1;
        unsigned dmawfp_periph : 1;
        unsigned reserved_20_16 : 5;
        unsigned cns : 1;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CSR7__ACC_T;

#define DMAC_AXI_NON_SECURE__CSR7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x138ULL)
#define DMAC_AXI_NON_SECURE__CSR7__NUM  0x1

#define DMAC_AXI_NON_SECURE__CSR7__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__CSR7__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_NON_SECURE__CSR7__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_NON_SECURE__CSR7__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_NON_SECURE__CSR7__CNS__SHIFT    21
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CSR7__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__CSR7__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_NON_SECURE__CSR7__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CSR7__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_NON_SECURE__CSR7__CNS__MASK    0x00200000
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CSR7__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__CNS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CSR7__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC7
// Channel PC for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pc_chnl : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CPC7__ACC_T;

#define DMAC_AXI_NON_SECURE__CPC7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x13CULL)
#define DMAC_AXI_NON_SECURE__CPC7__NUM  0x1

#define DMAC_AXI_NON_SECURE__CPC7__PC_CHNL__SHIFT    0

#define DMAC_AXI_NON_SECURE__CPC7__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CPC7__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR0
// Source address for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR0__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x400ULL)
#define DMAC_AXI_NON_SECURE__SAR0__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR0__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR0__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR0__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR0
// Destination address for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR0__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x404ULL)
#define DMAC_AXI_NON_SECURE__DAR0__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR0__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR0__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR0__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR0
// Channel control for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR0__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x408ULL)
#define DMAC_AXI_NON_SECURE__CCR0__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR0__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR0__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR0__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR0__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR0__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR0__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR0__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR0__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR0__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR0__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR0__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR0__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR0__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR0__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR0__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR0__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR0__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR0__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR0__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR0__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR0__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR0__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR0__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR0__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR0__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR0__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR0__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR0__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_0
// Loop counter 0 for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_0__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x40CULL)
#define DMAC_AXI_NON_SECURE__LC0_0__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_0__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_0__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_0__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_0
// Loop counter 1 for DMA channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_0__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x410ULL)
#define DMAC_AXI_NON_SECURE__LC1_0__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_0__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_0__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_0__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR1
// Source address for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR1__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x420ULL)
#define DMAC_AXI_NON_SECURE__SAR1__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR1__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR1__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR1__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR1
// Destination address for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR1__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x424ULL)
#define DMAC_AXI_NON_SECURE__DAR1__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR1__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR1__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR1__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR1
// Channel control for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR1__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x428ULL)
#define DMAC_AXI_NON_SECURE__CCR1__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR1__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR1__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR1__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR1__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR1__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR1__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR1__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR1__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR1__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR1__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR1__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR1__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR1__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR1__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR1__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR1__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR1__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR1__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR1__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR1__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR1__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR1__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR1__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR1__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR1__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR1__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR1__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR1__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_1
// Loop counter 0 for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_1__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x42CULL)
#define DMAC_AXI_NON_SECURE__LC0_1__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_1__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_1__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_1__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_1
// Loop counter 1 for DMA channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_1__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x430ULL)
#define DMAC_AXI_NON_SECURE__LC1_1__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_1__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_1__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_1__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR2
// Source address for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR2__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x440ULL)
#define DMAC_AXI_NON_SECURE__SAR2__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR2__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR2__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR2__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR2
// Destination address for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR2__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x444ULL)
#define DMAC_AXI_NON_SECURE__DAR2__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR2__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR2__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR2__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR2
// Channel control for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR2__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x448ULL)
#define DMAC_AXI_NON_SECURE__CCR2__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR2__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR2__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR2__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR2__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR2__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR2__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR2__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR2__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR2__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR2__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR2__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR2__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR2__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR2__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR2__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR2__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR2__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR2__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR2__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR2__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR2__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR2__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR2__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR2__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR2__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR2__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR2__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR2__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_2
// Loop counter 0 for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_2__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x44CULL)
#define DMAC_AXI_NON_SECURE__LC0_2__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_2__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_2__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_2__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_2
// Loop counter 1 for DMA channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_2__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x450ULL)
#define DMAC_AXI_NON_SECURE__LC1_2__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_2__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_2__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_2__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR3
// Source address for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR3__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x460ULL)
#define DMAC_AXI_NON_SECURE__SAR3__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR3__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR3__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR3__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR3
// Destination address for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR3__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x464ULL)
#define DMAC_AXI_NON_SECURE__DAR3__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR3__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR3__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR3__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR3
// Channel control for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR3__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x468ULL)
#define DMAC_AXI_NON_SECURE__CCR3__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR3__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR3__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR3__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR3__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR3__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR3__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR3__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR3__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR3__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR3__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR3__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR3__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR3__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR3__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR3__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR3__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR3__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR3__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR3__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR3__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR3__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR3__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR3__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR3__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR3__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR3__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR3__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR3__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_3
// Loop counter 0 for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_3__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x46CULL)
#define DMAC_AXI_NON_SECURE__LC0_3__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_3__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_3__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_3__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_3__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_3
// Loop counter 1 for DMA channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_3__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x470ULL)
#define DMAC_AXI_NON_SECURE__LC1_3__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_3__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_3__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_3__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_3__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR4
// Source address for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR4__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x480ULL)
#define DMAC_AXI_NON_SECURE__SAR4__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR4__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR4__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR4__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR4
// Destination address for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR4__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x484ULL)
#define DMAC_AXI_NON_SECURE__DAR4__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR4__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR4__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR4__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR4
// Channel control for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR4__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x488ULL)
#define DMAC_AXI_NON_SECURE__CCR4__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR4__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR4__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR4__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR4__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR4__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR4__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR4__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR4__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR4__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR4__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR4__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR4__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR4__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR4__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR4__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR4__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR4__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR4__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR4__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR4__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR4__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR4__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR4__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR4__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR4__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR4__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR4__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR4__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_4
// Loop counter 0 for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_4__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x48CULL)
#define DMAC_AXI_NON_SECURE__LC0_4__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_4__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_4__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_4__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_4__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_4__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_4__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_4
// Loop counter 1 for DMA channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_4__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x490ULL)
#define DMAC_AXI_NON_SECURE__LC1_4__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_4__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_4__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_4__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_4__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_4__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_4__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR5
// Source address for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR5__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4A0ULL)
#define DMAC_AXI_NON_SECURE__SAR5__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR5__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR5__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR5__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR5
// Destination address for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR5__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4A4ULL)
#define DMAC_AXI_NON_SECURE__DAR5__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR5__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR5__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR5__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR5
// Channel control for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR5__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4A8ULL)
#define DMAC_AXI_NON_SECURE__CCR5__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR5__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR5__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR5__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR5__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR5__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR5__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR5__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR5__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR5__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR5__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR5__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR5__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR5__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR5__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR5__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR5__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR5__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR5__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR5__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR5__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR5__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR5__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR5__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR5__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR5__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR5__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR5__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR5__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_5
// Loop counter 0 for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_5__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4ACULL)
#define DMAC_AXI_NON_SECURE__LC0_5__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_5__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_5__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_5__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_5__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_5__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_5__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_5
// Loop counter 1 for DMA channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_5__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_5__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4B0ULL)
#define DMAC_AXI_NON_SECURE__LC1_5__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_5__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_5__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_5__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_5__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_5__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_5__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR6
// Source address for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR6__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4C0ULL)
#define DMAC_AXI_NON_SECURE__SAR6__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR6__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR6__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR6__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR6
// Destination address for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR6__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4C4ULL)
#define DMAC_AXI_NON_SECURE__DAR6__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR6__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR6__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR6__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR6
// Channel control for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR6__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4C8ULL)
#define DMAC_AXI_NON_SECURE__CCR6__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR6__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR6__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR6__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR6__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR6__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR6__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR6__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR6__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR6__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR6__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR6__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR6__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR6__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR6__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR6__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR6__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR6__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR6__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR6__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR6__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR6__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR6__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR6__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR6__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR6__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR6__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR6__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR6__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_6
// Loop counter 0 for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_6__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4CCULL)
#define DMAC_AXI_NON_SECURE__LC0_6__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_6__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_6__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_6__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_6__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_6__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_6__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_6
// Loop counter 1 for DMA channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_6__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_6__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4D0ULL)
#define DMAC_AXI_NON_SECURE__LC1_6__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_6__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_6__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_6__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_6__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_6__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_6__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR7
// Source address for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__SAR7__ACC_T;

#define DMAC_AXI_NON_SECURE__SAR7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4E0ULL)
#define DMAC_AXI_NON_SECURE__SAR7__NUM  0x1

#define DMAC_AXI_NON_SECURE__SAR7__SRC_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__SAR7__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__SAR7__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR7
// Destination address for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DAR7__ACC_T;

#define DMAC_AXI_NON_SECURE__DAR7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4E4ULL)
#define DMAC_AXI_NON_SECURE__DAR7__NUM  0x1

#define DMAC_AXI_NON_SECURE__DAR7__DST_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__DAR7__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__DAR7__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR7
// Channel control for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_inc : 1;
        unsigned src_burst_size : 3;
        unsigned src_burst_len : 4;
        unsigned src_prot_ctrl : 3;
        unsigned src_cache_ctrl : 3;
        unsigned dst_inc : 1;
        unsigned dst_burst_size : 3;
        unsigned dst_burst_len : 4;
        unsigned dst_prot_ctrl : 3;
        unsigned dst_cache_ctrl : 3;
        unsigned endian_swap_size : 3;
        unsigned reserved_31_31 : 1;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CCR7__ACC_T;

#define DMAC_AXI_NON_SECURE__CCR7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4E8ULL)
#define DMAC_AXI_NON_SECURE__CCR7__NUM  0x1

#define DMAC_AXI_NON_SECURE__CCR7__SRC_INC__SHIFT    0
#define DMAC_AXI_NON_SECURE__CCR7__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_NON_SECURE__CCR7__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_NON_SECURE__CCR7__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_NON_SECURE__CCR7__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_NON_SECURE__CCR7__DST_INC__SHIFT    14
#define DMAC_AXI_NON_SECURE__CCR7__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_NON_SECURE__CCR7__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_NON_SECURE__CCR7__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_NON_SECURE__CCR7__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_NON_SECURE__CCR7__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_NON_SECURE__CCR7__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_NON_SECURE__CCR7__SRC_INC__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CCR7__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_NON_SECURE__CCR7__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CCR7__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__CCR7__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_NON_SECURE__CCR7__DST_INC__MASK    0x00004000
#define DMAC_AXI_NON_SECURE__CCR7__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_NON_SECURE__CCR7__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_NON_SECURE__CCR7__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_NON_SECURE__CCR7__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_NON_SECURE__CCR7__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_NON_SECURE__CCR7__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_NON_SECURE__CCR7__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR7__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_NON_SECURE__CCR7__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CCR7__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_7
// Loop counter 0 for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC0_7__ACC_T;

#define DMAC_AXI_NON_SECURE__LC0_7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4ECULL)
#define DMAC_AXI_NON_SECURE__LC0_7__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC0_7__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC0_7__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC0_7__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC0_7__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC0_7__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC0_7__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_7
// Loop counter 1 for DMA channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned loop_counter_iterations : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__LC1_7__ACC_T;

#define DMAC_AXI_NON_SECURE__LC1_7__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0x4F0ULL)
#define DMAC_AXI_NON_SECURE__LC1_7__NUM  0x1

#define DMAC_AXI_NON_SECURE__LC1_7__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_NON_SECURE__LC1_7__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__LC1_7__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__LC1_7__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__LC1_7__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__LC1_7__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGSTATUS
// Debug Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dbgstatus : 1;
        unsigned reserved_31_31 : 31;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DBGSTATUS__ACC_T;

#define DMAC_AXI_NON_SECURE__DBGSTATUS__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xD00ULL)
#define DMAC_AXI_NON_SECURE__DBGSTATUS__NUM  0x1

#define DMAC_AXI_NON_SECURE__DBGSTATUS__DBGSTATUS__SHIFT    0
#define DMAC_AXI_NON_SECURE__DBGSTATUS__RESERVED_31_31__SHIFT    1

#define DMAC_AXI_NON_SECURE__DBGSTATUS__DBGSTATUS__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__DBGSTATUS__RESERVED_31_31__MASK    0xfffffffe

#define DMAC_AXI_NON_SECURE__DBGSTATUS__DBGSTATUS__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGSTATUS__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGCMD
// Debug Command Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dbgcmd : 2;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DBGCMD__ACC_T;

#define DMAC_AXI_NON_SECURE__DBGCMD__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xD04ULL)
#define DMAC_AXI_NON_SECURE__DBGCMD__NUM  0x1

#define DMAC_AXI_NON_SECURE__DBGCMD__DBGCMD__SHIFT    0
#define DMAC_AXI_NON_SECURE__DBGCMD__RESERVED_31_2__SHIFT    2

#define DMAC_AXI_NON_SECURE__DBGCMD__DBGCMD__MASK    0x00000003
#define DMAC_AXI_NON_SECURE__DBGCMD__RESERVED_31_2__MASK    0xfffffffc

#define DMAC_AXI_NON_SECURE__DBGCMD__DBGCMD__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGCMD__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGINST0
// Debug Instruction-0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned debug_thread : 1;
        unsigned reserved_7_1 : 7;
        unsigned channel_number : 3;
        unsigned reserved_15_11 : 5;
        unsigned instruction_byte_0 : 8;
        unsigned instruction_byte_1 : 8;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DBGINST0__ACC_T;

#define DMAC_AXI_NON_SECURE__DBGINST0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xD08ULL)
#define DMAC_AXI_NON_SECURE__DBGINST0__NUM  0x1

#define DMAC_AXI_NON_SECURE__DBGINST0__DEBUG_THREAD__SHIFT    0
#define DMAC_AXI_NON_SECURE__DBGINST0__RESERVED_7_1__SHIFT    1
#define DMAC_AXI_NON_SECURE__DBGINST0__CHANNEL_NUMBER__SHIFT    8
#define DMAC_AXI_NON_SECURE__DBGINST0__RESERVED_15_11__SHIFT    11
#define DMAC_AXI_NON_SECURE__DBGINST0__INSTRUCTION_BYTE_0__SHIFT    16
#define DMAC_AXI_NON_SECURE__DBGINST0__INSTRUCTION_BYTE_1__SHIFT    24

#define DMAC_AXI_NON_SECURE__DBGINST0__DEBUG_THREAD__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__DBGINST0__RESERVED_7_1__MASK    0x000000fe
#define DMAC_AXI_NON_SECURE__DBGINST0__CHANNEL_NUMBER__MASK    0x00000700
#define DMAC_AXI_NON_SECURE__DBGINST0__RESERVED_15_11__MASK    0x0000f800
#define DMAC_AXI_NON_SECURE__DBGINST0__INSTRUCTION_BYTE_0__MASK    0x00ff0000
#define DMAC_AXI_NON_SECURE__DBGINST0__INSTRUCTION_BYTE_1__MASK    0xff000000

#define DMAC_AXI_NON_SECURE__DBGINST0__DEBUG_THREAD__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST0__RESERVED_7_1__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST0__CHANNEL_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST0__RESERVED_15_11__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST0__INSTRUCTION_BYTE_0__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST0__INSTRUCTION_BYTE_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGINST1
// Debug Instruction-1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned instruction_byte_2 : 8;
        unsigned instruction_byte_3 : 8;
        unsigned instruction_byte_4 : 8;
        unsigned instruction_byte_5 : 8;
    };
    unsigned reg;
} DMAC_AXI_WRAP__DBGINST1__ACC_T;

#define DMAC_AXI_NON_SECURE__DBGINST1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xD0CULL)
#define DMAC_AXI_NON_SECURE__DBGINST1__NUM  0x1

#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_2__SHIFT    0
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_3__SHIFT    8
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_4__SHIFT    16
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_5__SHIFT    24

#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_2__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_3__MASK    0x0000ff00
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_4__MASK    0x00ff0000
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_5__MASK    0xff000000

#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_2__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_3__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_4__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__DBGINST1__INSTRUCTION_BYTE_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR0
// Configuration Register 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned periph_req : 1;
        unsigned boot_en : 1;
        unsigned mgr_ns_at_rst : 1;
        unsigned reserved_3_3 : 1;
        unsigned num_chnls : 3;
        unsigned reserved_11_7 : 5;
        unsigned num_periph_req : 5;
        unsigned num_events : 5;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CR0__ACC_T;

#define DMAC_AXI_NON_SECURE__CR0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE00ULL)
#define DMAC_AXI_NON_SECURE__CR0__NUM  0x1

#define DMAC_AXI_NON_SECURE__CR0__PERIPH_REQ__SHIFT    0
#define DMAC_AXI_NON_SECURE__CR0__BOOT_EN__SHIFT    1
#define DMAC_AXI_NON_SECURE__CR0__MGR_NS_AT_RST__SHIFT    2
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_3_3__SHIFT    3
#define DMAC_AXI_NON_SECURE__CR0__NUM_CHNLS__SHIFT    4
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_11_7__SHIFT    7
#define DMAC_AXI_NON_SECURE__CR0__NUM_PERIPH_REQ__SHIFT    12
#define DMAC_AXI_NON_SECURE__CR0__NUM_EVENTS__SHIFT    17
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_NON_SECURE__CR0__PERIPH_REQ__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__CR0__BOOT_EN__MASK    0x00000002
#define DMAC_AXI_NON_SECURE__CR0__MGR_NS_AT_RST__MASK    0x00000004
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_3_3__MASK    0x00000008
#define DMAC_AXI_NON_SECURE__CR0__NUM_CHNLS__MASK    0x00000070
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_11_7__MASK    0x00000f80
#define DMAC_AXI_NON_SECURE__CR0__NUM_PERIPH_REQ__MASK    0x0001f000
#define DMAC_AXI_NON_SECURE__CR0__NUM_EVENTS__MASK    0x003e0000
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_NON_SECURE__CR0__PERIPH_REQ__POR_VALUE    0x80000000
#define DMAC_AXI_NON_SECURE__CR0__BOOT_EN__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CR0__MGR_NS_AT_RST__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_3_3__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CR0__NUM_CHNLS__POR_VALUE    0xe0000000
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_11_7__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CR0__NUM_PERIPH_REQ__POR_VALUE    0x18000000
#define DMAC_AXI_NON_SECURE__CR0__NUM_EVENTS__POR_VALUE    0x78000000
#define DMAC_AXI_NON_SECURE__CR0__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR1
// Configuration Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned i_cache_len : 3;
        unsigned reserved_3_3 : 1;
        unsigned num_i_cache_lines : 4;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CR1__ACC_T;

#define DMAC_AXI_NON_SECURE__CR1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE04ULL)
#define DMAC_AXI_NON_SECURE__CR1__NUM  0x1

#define DMAC_AXI_NON_SECURE__CR1__I_CACHE_LEN__SHIFT    0
#define DMAC_AXI_NON_SECURE__CR1__RESERVED_3_3__SHIFT    3
#define DMAC_AXI_NON_SECURE__CR1__NUM_I_CACHE_LINES__SHIFT    4
#define DMAC_AXI_NON_SECURE__CR1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__CR1__I_CACHE_LEN__MASK    0x00000007
#define DMAC_AXI_NON_SECURE__CR1__RESERVED_3_3__MASK    0x00000008
#define DMAC_AXI_NON_SECURE__CR1__NUM_I_CACHE_LINES__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__CR1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__CR1__I_CACHE_LEN__POR_VALUE    0xa0000000
#define DMAC_AXI_NON_SECURE__CR1__RESERVED_3_3__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CR1__NUM_I_CACHE_LINES__POR_VALUE    0xF
#define DMAC_AXI_NON_SECURE__CR1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR2
// Configuration Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned boot_addr : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CR2__ACC_T;

#define DMAC_AXI_NON_SECURE__CR2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE08ULL)
#define DMAC_AXI_NON_SECURE__CR2__NUM  0x1

#define DMAC_AXI_NON_SECURE__CR2__BOOT_ADDR__SHIFT    0

#define DMAC_AXI_NON_SECURE__CR2__BOOT_ADDR__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CR2__BOOT_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR3
// Configuration Register 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ins : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CR3__ACC_T;

#define DMAC_AXI_NON_SECURE__CR3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE0CULL)
#define DMAC_AXI_NON_SECURE__CR3__NUM  0x1

#define DMAC_AXI_NON_SECURE__CR3__INS__SHIFT    0

#define DMAC_AXI_NON_SECURE__CR3__INS__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CR3__INS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR4
// Configuration Register 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pns : 32;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CR4__ACC_T;

#define DMAC_AXI_NON_SECURE__CR4__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE10ULL)
#define DMAC_AXI_NON_SECURE__CR4__NUM  0x1

#define DMAC_AXI_NON_SECURE__CR4__PNS__SHIFT    0

#define DMAC_AXI_NON_SECURE__CR4__PNS__MASK    0xffffffff

#define DMAC_AXI_NON_SECURE__CR4__PNS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CRD
// DMA Configuration Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned data_width : 3;
        unsigned reserved_3_3 : 1;
        unsigned wr_cap : 3;
        unsigned reserved_7_7 : 1;
        unsigned wr_q_dep : 4;
        unsigned rd_cap : 3;
        unsigned reserved_15_15 : 1;
        unsigned rd_q_dep : 4;
        unsigned data_buffer_dep : 10;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} DMAC_AXI_WRAP__CRD__ACC_T;

#define DMAC_AXI_NON_SECURE__CRD__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE14ULL)
#define DMAC_AXI_NON_SECURE__CRD__NUM  0x1

#define DMAC_AXI_NON_SECURE__CRD__DATA_WIDTH__SHIFT    0
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_3_3__SHIFT    3
#define DMAC_AXI_NON_SECURE__CRD__WR_CAP__SHIFT    4
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_7_7__SHIFT    7
#define DMAC_AXI_NON_SECURE__CRD__WR_Q_DEP__SHIFT    8
#define DMAC_AXI_NON_SECURE__CRD__RD_CAP__SHIFT    12
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_15_15__SHIFT    15
#define DMAC_AXI_NON_SECURE__CRD__RD_Q_DEP__SHIFT    16
#define DMAC_AXI_NON_SECURE__CRD__DATA_BUFFER_DEP__SHIFT    20
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_31_30__SHIFT    30

#define DMAC_AXI_NON_SECURE__CRD__DATA_WIDTH__MASK    0x00000007
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_3_3__MASK    0x00000008
#define DMAC_AXI_NON_SECURE__CRD__WR_CAP__MASK    0x00000070
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_7_7__MASK    0x00000080
#define DMAC_AXI_NON_SECURE__CRD__WR_Q_DEP__MASK    0x00000f00
#define DMAC_AXI_NON_SECURE__CRD__RD_CAP__MASK    0x00007000
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_15_15__MASK    0x00008000
#define DMAC_AXI_NON_SECURE__CRD__RD_Q_DEP__MASK    0x000f0000
#define DMAC_AXI_NON_SECURE__CRD__DATA_BUFFER_DEP__MASK    0x3ff00000
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_31_30__MASK    0xc0000000

#define DMAC_AXI_NON_SECURE__CRD__DATA_WIDTH__POR_VALUE    0x80000000
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_3_3__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CRD__WR_CAP__POR_VALUE    0xe0000000
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_7_7__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CRD__WR_Q_DEP__POR_VALUE    0xf0000000
#define DMAC_AXI_NON_SECURE__CRD__RD_CAP__POR_VALUE    0xe0000000
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_15_15__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__CRD__RD_Q_DEP__POR_VALUE    0xf0000000
#define DMAC_AXI_NON_SECURE__CRD__DATA_BUFFER_DEP__POR_VALUE    0x3c00000
#define DMAC_AXI_NON_SECURE__CRD__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WD
// Watchdog Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wd_irq_only : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} DMAC_AXI_WRAP__WD__ACC_T;

#define DMAC_AXI_NON_SECURE__WD__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xE80ULL)
#define DMAC_AXI_NON_SECURE__WD__NUM  0x1

#define DMAC_AXI_NON_SECURE__WD__WD_IRQ_ONLY__SHIFT    0
#define DMAC_AXI_NON_SECURE__WD__RESERVED_31_1__SHIFT    1

#define DMAC_AXI_NON_SECURE__WD__WD_IRQ_ONLY__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__WD__RESERVED_31_1__MASK    0xfffffffe

#define DMAC_AXI_NON_SECURE__WD__WD_IRQ_ONLY__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__WD__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_0
// Peripheral Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned part_number_0 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PERIPH_ID_0__ACC_T;

#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFE0ULL)
#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__NUM  0x1

#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__PART_NUMBER_0__SHIFT    0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__PART_NUMBER_0__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__PART_NUMBER_0__POR_VALUE    0x30
#define DMAC_AXI_NON_SECURE__PERIPH_ID_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_1
// Peripheral Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned part_number_1 : 4;
        unsigned designer_0 : 4;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PERIPH_ID_1__ACC_T;

#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFE4ULL)
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__NUM  0x1

#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__PART_NUMBER_1__SHIFT    0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__DESIGNER_0__SHIFT    4
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__PART_NUMBER_1__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__DESIGNER_0__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__PART_NUMBER_1__POR_VALUE    0x3
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__DESIGNER_0__POR_VALUE    0x1
#define DMAC_AXI_NON_SECURE__PERIPH_ID_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_2
// Peripheral Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned designer_1 : 4;
        unsigned revision : 4;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PERIPH_ID_2__ACC_T;

#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFE8ULL)
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__NUM  0x1

#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__DESIGNER_1__SHIFT    0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__REVISION__SHIFT    4
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__DESIGNER_1__MASK    0x0000000f
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__REVISION__MASK    0x000000f0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__DESIGNER_1__POR_VALUE    0x4
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__REVISION__POR_VALUE    0x2
#define DMAC_AXI_NON_SECURE__PERIPH_ID_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_3
// Peripheral Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned integration_cfg : 1;
        unsigned reserved_7_1 : 7;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PERIPH_ID_3__ACC_T;

#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFECULL)
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__NUM  0x1

#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__INTEGRATION_CFG__SHIFT    0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__RESERVED_7_1__SHIFT    1
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__INTEGRATION_CFG__MASK    0x00000001
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__RESERVED_7_1__MASK    0x000000fe
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__INTEGRATION_CFG__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__RESERVED_7_1__POR_VALUE    0x0
#define DMAC_AXI_NON_SECURE__PERIPH_ID_3__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_0
// Component Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_0 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PCELL_ID_0__ACC_T;

#define DMAC_AXI_NON_SECURE__PCELL_ID_0__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFF0ULL)
#define DMAC_AXI_NON_SECURE__PCELL_ID_0__NUM  0x1

#define DMAC_AXI_NON_SECURE__PCELL_ID_0__PCELL_ID_0__SHIFT    0
#define DMAC_AXI_NON_SECURE__PCELL_ID_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PCELL_ID_0__PCELL_ID_0__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__PCELL_ID_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PCELL_ID_0__PCELL_ID_0__POR_VALUE    0x0D
#define DMAC_AXI_NON_SECURE__PCELL_ID_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_1
// Component Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_1 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PCELL_ID_1__ACC_T;

#define DMAC_AXI_NON_SECURE__PCELL_ID_1__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFF4ULL)
#define DMAC_AXI_NON_SECURE__PCELL_ID_1__NUM  0x1

#define DMAC_AXI_NON_SECURE__PCELL_ID_1__PCELL_ID_1__SHIFT    0
#define DMAC_AXI_NON_SECURE__PCELL_ID_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PCELL_ID_1__PCELL_ID_1__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__PCELL_ID_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PCELL_ID_1__PCELL_ID_1__POR_VALUE    0xF0
#define DMAC_AXI_NON_SECURE__PCELL_ID_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_2
// Component Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_2 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PCELL_ID_2__ACC_T;

#define DMAC_AXI_NON_SECURE__PCELL_ID_2__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFF8ULL)
#define DMAC_AXI_NON_SECURE__PCELL_ID_2__NUM  0x1

#define DMAC_AXI_NON_SECURE__PCELL_ID_2__PCELL_ID_2__SHIFT    0
#define DMAC_AXI_NON_SECURE__PCELL_ID_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PCELL_ID_2__PCELL_ID_2__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__PCELL_ID_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PCELL_ID_2__PCELL_ID_2__POR_VALUE    0x05
#define DMAC_AXI_NON_SECURE__PCELL_ID_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_3
// Component Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_3 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AXI_WRAP__PCELL_ID_3__ACC_T;

#define DMAC_AXI_NON_SECURE__PCELL_ID_3__ADDR (DMAC_AXI_NON_SECURE__BASE_ADDR + 0xFFCULL)
#define DMAC_AXI_NON_SECURE__PCELL_ID_3__NUM  0x1

#define DMAC_AXI_NON_SECURE__PCELL_ID_3__PCELL_ID_3__SHIFT    0
#define DMAC_AXI_NON_SECURE__PCELL_ID_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_NON_SECURE__PCELL_ID_3__PCELL_ID_3__MASK    0x000000ff
#define DMAC_AXI_NON_SECURE__PCELL_ID_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_NON_SECURE__PCELL_ID_3__PCELL_ID_3__POR_VALUE    0xB1
#define DMAC_AXI_NON_SECURE__PCELL_ID_3__RESERVED_31_8__POR_VALUE    0x0



#define DMAC_AXI_SECURE__BASE_ADDR 0xF8418000ULL

///////////////////////////////////////////////////////
// Register: DSR
// DMA Manager Status Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DSR__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x000ULL)
#define DMAC_AXI_SECURE__DSR__NUM  0x1

#define DMAC_AXI_SECURE__DSR__DMA_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__DSR__WAKEUP_EVENT__SHIFT    4
#define DMAC_AXI_SECURE__DSR__DNS__SHIFT    9
#define DMAC_AXI_SECURE__DSR__RESERVED_31_10__SHIFT    10

#define DMAC_AXI_SECURE__DSR__DMA_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__DSR__WAKEUP_EVENT__MASK    0x000001f0
#define DMAC_AXI_SECURE__DSR__DNS__MASK    0x00000200
#define DMAC_AXI_SECURE__DSR__RESERVED_31_10__MASK    0xfffffc00

#define DMAC_AXI_SECURE__DSR__DMA_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DSR__WAKEUP_EVENT__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DSR__DNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DSR__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DPC
// DMA Program Counter Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DPC__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x004ULL)
#define DMAC_AXI_SECURE__DPC__NUM  0x1

#define DMAC_AXI_SECURE__DPC__DPC__SHIFT    0

#define DMAC_AXI_SECURE__DPC__DPC__MASK    0xffffffff

#define DMAC_AXI_SECURE__DPC__DPC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTEN
// Interrupt Enable Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__INTEN__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x020ULL)
#define DMAC_AXI_SECURE__INTEN__NUM  0x1

#define DMAC_AXI_SECURE__INTEN__EVENT_IRQ_SELECT__SHIFT    0

#define DMAC_AXI_SECURE__INTEN__EVENT_IRQ_SELECT__MASK    0xffffffff

#define DMAC_AXI_SECURE__INTEN__EVENT_IRQ_SELECT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_EVENT_RIS
// Event-Interrupt Raw Status Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__INT_EVENT_RIS__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x024ULL)
#define DMAC_AXI_SECURE__INT_EVENT_RIS__NUM  0x1

#define DMAC_AXI_SECURE__INT_EVENT_RIS__DMASEV_ACTIVE__SHIFT    0

#define DMAC_AXI_SECURE__INT_EVENT_RIS__DMASEV_ACTIVE__MASK    0xffffffff

#define DMAC_AXI_SECURE__INT_EVENT_RIS__DMASEV_ACTIVE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTMIS
// Interrupt Status Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__INTMIS__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x028ULL)
#define DMAC_AXI_SECURE__INTMIS__NUM  0x1

#define DMAC_AXI_SECURE__INTMIS__IRQ_STATUS__SHIFT    0

#define DMAC_AXI_SECURE__INTMIS__IRQ_STATUS__MASK    0xffffffff

#define DMAC_AXI_SECURE__INTMIS__IRQ_STATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTCLR
// Interrupt Clear Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__INTCLR__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x02CULL)
#define DMAC_AXI_SECURE__INTCLR__NUM  0x1

#define DMAC_AXI_SECURE__INTCLR__IRQ_CLR__SHIFT    0

#define DMAC_AXI_SECURE__INTCLR__IRQ_CLR__MASK    0xffffffff

#define DMAC_AXI_SECURE__INTCLR__IRQ_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FSRD
// Fault Status DMA Manager Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FSRD__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x030ULL)
#define DMAC_AXI_SECURE__FSRD__NUM  0x1

#define DMAC_AXI_SECURE__FSRD__FS_MGR__SHIFT    0
#define DMAC_AXI_SECURE__FSRD__RESERVED_31_1__SHIFT    1

#define DMAC_AXI_SECURE__FSRD__FS_MGR__MASK    0x00000001
#define DMAC_AXI_SECURE__FSRD__RESERVED_31_1__MASK    0xfffffffe

#define DMAC_AXI_SECURE__FSRD__FS_MGR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FSRD__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FSRC
// Fault Status DMA Channel Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FSRC__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x034ULL)
#define DMAC_AXI_SECURE__FSRC__NUM  0x1

#define DMAC_AXI_SECURE__FSRC__FAULT_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__FSRC__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__FSRC__FAULT_STATUS__MASK    0x000000ff
#define DMAC_AXI_SECURE__FSRC__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__FSRC__FAULT_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FSRC__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTRD
// Fault Type DMA Manager Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTRD__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x038ULL)
#define DMAC_AXI_SECURE__FTRD__NUM  0x1

#define DMAC_AXI_SECURE__FTRD__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTRD__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTRD__RESERVED_3_2__SHIFT    2
#define DMAC_AXI_SECURE__FTRD__DMAGO_ERR__SHIFT    4
#define DMAC_AXI_SECURE__FTRD__MGR_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTRD__RESERVED_15_6__SHIFT    6
#define DMAC_AXI_SECURE__FTRD__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTRD__RESERVED_29_17__SHIFT    17
#define DMAC_AXI_SECURE__FTRD__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTRD__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__FTRD__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTRD__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTRD__RESERVED_3_2__MASK    0x0000000c
#define DMAC_AXI_SECURE__FTRD__DMAGO_ERR__MASK    0x00000010
#define DMAC_AXI_SECURE__FTRD__MGR_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTRD__RESERVED_15_6__MASK    0x0000ffc0
#define DMAC_AXI_SECURE__FTRD__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTRD__RESERVED_29_17__MASK    0x3ffe0000
#define DMAC_AXI_SECURE__FTRD__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTRD__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__FTRD__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__RESERVED_3_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__DMAGO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__MGR_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__RESERVED_15_6__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__RESERVED_29_17__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTRD__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR0
// Fault type for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x040ULL)
#define DMAC_AXI_SECURE__FTR0__NUM  0x1

#define DMAC_AXI_SECURE__FTR0__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR0__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR0__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR0__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR0__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR0__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR0__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR0__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR0__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR0__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR0__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR0__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR0__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR0__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR0__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR0__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR0__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR0__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR0__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR0__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR0__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR0__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR0__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR0__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR0__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR0__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR0__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR0__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR0__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR0__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR0__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR0__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR0__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR0__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR1
// Fault type for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x044ULL)
#define DMAC_AXI_SECURE__FTR1__NUM  0x1

#define DMAC_AXI_SECURE__FTR1__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR1__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR1__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR1__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR1__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR1__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR1__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR1__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR1__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR1__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR1__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR1__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR1__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR1__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR1__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR1__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR1__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR1__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR1__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR1__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR1__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR1__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR1__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR1__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR1__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR1__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR1__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR1__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR1__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR1__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR1__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR1__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR1__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR1__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR2
// Fault type for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x048ULL)
#define DMAC_AXI_SECURE__FTR2__NUM  0x1

#define DMAC_AXI_SECURE__FTR2__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR2__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR2__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR2__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR2__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR2__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR2__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR2__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR2__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR2__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR2__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR2__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR2__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR2__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR2__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR2__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR2__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR2__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR2__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR2__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR2__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR2__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR2__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR2__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR2__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR2__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR2__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR2__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR2__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR2__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR2__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR2__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR2__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR2__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR3
// Fault type for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x04CULL)
#define DMAC_AXI_SECURE__FTR3__NUM  0x1

#define DMAC_AXI_SECURE__FTR3__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR3__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR3__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR3__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR3__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR3__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR3__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR3__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR3__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR3__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR3__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR3__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR3__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR3__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR3__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR3__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR3__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR3__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR3__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR3__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR3__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR3__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR3__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR3__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR3__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR3__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR3__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR3__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR3__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR3__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR3__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR3__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR3__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR3__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR4
// Fault type for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x050ULL)
#define DMAC_AXI_SECURE__FTR4__NUM  0x1

#define DMAC_AXI_SECURE__FTR4__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR4__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR4__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR4__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR4__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR4__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR4__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR4__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR4__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR4__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR4__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR4__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR4__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR4__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR4__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR4__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR4__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR4__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR4__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR4__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR4__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR4__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR4__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR4__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR4__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR4__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR4__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR4__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR4__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR4__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR4__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR4__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR4__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR4__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR5
// Fault type for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x054ULL)
#define DMAC_AXI_SECURE__FTR5__NUM  0x1

#define DMAC_AXI_SECURE__FTR5__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR5__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR5__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR5__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR5__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR5__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR5__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR5__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR5__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR5__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR5__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR5__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR5__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR5__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR5__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR5__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR5__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR5__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR5__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR5__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR5__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR5__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR5__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR5__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR5__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR5__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR5__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR5__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR5__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR5__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR5__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR5__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR5__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR5__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR6
// Fault type for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x058ULL)
#define DMAC_AXI_SECURE__FTR6__NUM  0x1

#define DMAC_AXI_SECURE__FTR6__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR6__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR6__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR6__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR6__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR6__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR6__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR6__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR6__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR6__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR6__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR6__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR6__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR6__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR6__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR6__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR6__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR6__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR6__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR6__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR6__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR6__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR6__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR6__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR6__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR6__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR6__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR6__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR6__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR6__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR6__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR6__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR6__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR6__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FTR7
// Fault type for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__FTR7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x05CULL)
#define DMAC_AXI_SECURE__FTR7__NUM  0x1

#define DMAC_AXI_SECURE__FTR7__UNDEF_INSTR__SHIFT    0
#define DMAC_AXI_SECURE__FTR7__OPERAND_INVALID__SHIFT    1
#define DMAC_AXI_SECURE__FTR7__RESERVED_4_2__SHIFT    2
#define DMAC_AXI_SECURE__FTR7__CH_EVNT_ERR__SHIFT    5
#define DMAC_AXI_SECURE__FTR7__CH_PERIPH_ERR__SHIFT    6
#define DMAC_AXI_SECURE__FTR7__CH_RDWR_ERR__SHIFT    7
#define DMAC_AXI_SECURE__FTR7__RESERVED_11_8__SHIFT    8
#define DMAC_AXI_SECURE__FTR7__MFIFO_ERR__SHIFT    12
#define DMAC_AXI_SECURE__FTR7__ST_DATA_UNAVAILABLE__SHIFT    13
#define DMAC_AXI_SECURE__FTR7__RESERVED_15_14__SHIFT    14
#define DMAC_AXI_SECURE__FTR7__INSTR_FETCH_ERR__SHIFT    16
#define DMAC_AXI_SECURE__FTR7__DATA_WRITE_ERR__SHIFT    17
#define DMAC_AXI_SECURE__FTR7__DATA_READ_ERR__SHIFT    18
#define DMAC_AXI_SECURE__FTR7__RESERVED_29_19__SHIFT    19
#define DMAC_AXI_SECURE__FTR7__DBG_INSTR__SHIFT    30
#define DMAC_AXI_SECURE__FTR7__LOCKUP_ERR__SHIFT    31

#define DMAC_AXI_SECURE__FTR7__UNDEF_INSTR__MASK    0x00000001
#define DMAC_AXI_SECURE__FTR7__OPERAND_INVALID__MASK    0x00000002
#define DMAC_AXI_SECURE__FTR7__RESERVED_4_2__MASK    0x0000001c
#define DMAC_AXI_SECURE__FTR7__CH_EVNT_ERR__MASK    0x00000020
#define DMAC_AXI_SECURE__FTR7__CH_PERIPH_ERR__MASK    0x00000040
#define DMAC_AXI_SECURE__FTR7__CH_RDWR_ERR__MASK    0x00000080
#define DMAC_AXI_SECURE__FTR7__RESERVED_11_8__MASK    0x00000f00
#define DMAC_AXI_SECURE__FTR7__MFIFO_ERR__MASK    0x00001000
#define DMAC_AXI_SECURE__FTR7__ST_DATA_UNAVAILABLE__MASK    0x00002000
#define DMAC_AXI_SECURE__FTR7__RESERVED_15_14__MASK    0x0000c000
#define DMAC_AXI_SECURE__FTR7__INSTR_FETCH_ERR__MASK    0x00010000
#define DMAC_AXI_SECURE__FTR7__DATA_WRITE_ERR__MASK    0x00020000
#define DMAC_AXI_SECURE__FTR7__DATA_READ_ERR__MASK    0x00040000
#define DMAC_AXI_SECURE__FTR7__RESERVED_29_19__MASK    0x3ff80000
#define DMAC_AXI_SECURE__FTR7__DBG_INSTR__MASK    0x40000000
#define DMAC_AXI_SECURE__FTR7__LOCKUP_ERR__MASK    0x80000000

#define DMAC_AXI_SECURE__FTR7__UNDEF_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__OPERAND_INVALID__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__RESERVED_4_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__CH_EVNT_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__CH_PERIPH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__CH_RDWR_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__RESERVED_11_8__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__MFIFO_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__ST_DATA_UNAVAILABLE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__RESERVED_15_14__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__INSTR_FETCH_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__DATA_WRITE_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__DATA_READ_ERR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__RESERVED_29_19__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__DBG_INSTR__POR_VALUE    0x0
#define DMAC_AXI_SECURE__FTR7__LOCKUP_ERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR0
// Channel status for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x100ULL)
#define DMAC_AXI_SECURE__CSR0__NUM  0x1

#define DMAC_AXI_SECURE__CSR0__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR0__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR0__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR0__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR0__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR0__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR0__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR0__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR0__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR0__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR0__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR0__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR0__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR0__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR0__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR0__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR0__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR0__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC0
// Channel PC for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x104ULL)
#define DMAC_AXI_SECURE__CPC0__NUM  0x1

#define DMAC_AXI_SECURE__CPC0__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC0__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC0__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR1
// Channel status for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x108ULL)
#define DMAC_AXI_SECURE__CSR1__NUM  0x1

#define DMAC_AXI_SECURE__CSR1__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR1__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR1__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR1__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR1__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR1__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR1__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR1__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR1__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR1__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR1__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR1__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR1__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR1__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR1__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR1__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR1__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR1__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC1
// Channel PC for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x10CULL)
#define DMAC_AXI_SECURE__CPC1__NUM  0x1

#define DMAC_AXI_SECURE__CPC1__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC1__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC1__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR2
// Channel status for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x110ULL)
#define DMAC_AXI_SECURE__CSR2__NUM  0x1

#define DMAC_AXI_SECURE__CSR2__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR2__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR2__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR2__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR2__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR2__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR2__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR2__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR2__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR2__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR2__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR2__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR2__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR2__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR2__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR2__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR2__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR2__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC2
// Channel PC for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x114ULL)
#define DMAC_AXI_SECURE__CPC2__NUM  0x1

#define DMAC_AXI_SECURE__CPC2__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC2__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC2__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR3
// Channel status for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x118ULL)
#define DMAC_AXI_SECURE__CSR3__NUM  0x1

#define DMAC_AXI_SECURE__CSR3__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR3__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR3__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR3__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR3__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR3__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR3__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR3__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR3__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR3__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR3__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR3__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR3__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR3__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR3__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR3__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR3__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR3__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC3
// Channel PC for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x11CULL)
#define DMAC_AXI_SECURE__CPC3__NUM  0x1

#define DMAC_AXI_SECURE__CPC3__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC3__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC3__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR4
// Channel status for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x120ULL)
#define DMAC_AXI_SECURE__CSR4__NUM  0x1

#define DMAC_AXI_SECURE__CSR4__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR4__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR4__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR4__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR4__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR4__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR4__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR4__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR4__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR4__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR4__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR4__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR4__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR4__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR4__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR4__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR4__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR4__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC4
// Channel PC for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x124ULL)
#define DMAC_AXI_SECURE__CPC4__NUM  0x1

#define DMAC_AXI_SECURE__CPC4__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC4__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC4__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR5
// Channel status for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x128ULL)
#define DMAC_AXI_SECURE__CSR5__NUM  0x1

#define DMAC_AXI_SECURE__CSR5__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR5__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR5__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR5__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR5__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR5__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR5__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR5__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR5__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR5__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR5__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR5__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR5__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR5__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR5__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR5__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR5__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR5__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC5
// Channel PC for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x12CULL)
#define DMAC_AXI_SECURE__CPC5__NUM  0x1

#define DMAC_AXI_SECURE__CPC5__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC5__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC5__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR6
// Channel status for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x130ULL)
#define DMAC_AXI_SECURE__CSR6__NUM  0x1

#define DMAC_AXI_SECURE__CSR6__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR6__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR6__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR6__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR6__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR6__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR6__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR6__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR6__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR6__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR6__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR6__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR6__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR6__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR6__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR6__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR6__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR6__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC6
// Channel PC for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x134ULL)
#define DMAC_AXI_SECURE__CPC6__NUM  0x1

#define DMAC_AXI_SECURE__CPC6__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC6__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC6__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSR7
// Channel status for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CSR7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x138ULL)
#define DMAC_AXI_SECURE__CSR7__NUM  0x1

#define DMAC_AXI_SECURE__CSR7__CHANNEL_STATUS__SHIFT    0
#define DMAC_AXI_SECURE__CSR7__WAKEUP_NUMBER__SHIFT    4
#define DMAC_AXI_SECURE__CSR7__RESERVED_13_9__SHIFT    9
#define DMAC_AXI_SECURE__CSR7__DMAWFP_B_NS__SHIFT    14
#define DMAC_AXI_SECURE__CSR7__DMAWFP_PERIPH__SHIFT    15
#define DMAC_AXI_SECURE__CSR7__RESERVED_20_16__SHIFT    16
#define DMAC_AXI_SECURE__CSR7__CNS__SHIFT    21
#define DMAC_AXI_SECURE__CSR7__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CSR7__CHANNEL_STATUS__MASK    0x0000000f
#define DMAC_AXI_SECURE__CSR7__WAKEUP_NUMBER__MASK    0x000001f0
#define DMAC_AXI_SECURE__CSR7__RESERVED_13_9__MASK    0x00003e00
#define DMAC_AXI_SECURE__CSR7__DMAWFP_B_NS__MASK    0x00004000
#define DMAC_AXI_SECURE__CSR7__DMAWFP_PERIPH__MASK    0x00008000
#define DMAC_AXI_SECURE__CSR7__RESERVED_20_16__MASK    0x001f0000
#define DMAC_AXI_SECURE__CSR7__CNS__MASK    0x00200000
#define DMAC_AXI_SECURE__CSR7__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CSR7__CHANNEL_STATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__WAKEUP_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__RESERVED_13_9__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__DMAWFP_B_NS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__DMAWFP_PERIPH__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__RESERVED_20_16__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__CNS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CSR7__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPC7
// Channel PC for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CPC7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x13CULL)
#define DMAC_AXI_SECURE__CPC7__NUM  0x1

#define DMAC_AXI_SECURE__CPC7__PC_CHNL__SHIFT    0

#define DMAC_AXI_SECURE__CPC7__PC_CHNL__MASK    0xffffffff

#define DMAC_AXI_SECURE__CPC7__PC_CHNL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR0
// Source address for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x400ULL)
#define DMAC_AXI_SECURE__SAR0__NUM  0x1

#define DMAC_AXI_SECURE__SAR0__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR0__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR0__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR0
// Destination address for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x404ULL)
#define DMAC_AXI_SECURE__DAR0__NUM  0x1

#define DMAC_AXI_SECURE__DAR0__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR0__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR0__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR0
// Channel control for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x408ULL)
#define DMAC_AXI_SECURE__CCR0__NUM  0x1

#define DMAC_AXI_SECURE__CCR0__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR0__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR0__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR0__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR0__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR0__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR0__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR0__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR0__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR0__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR0__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR0__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR0__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR0__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR0__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR0__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR0__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR0__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR0__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR0__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR0__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR0__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR0__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR0__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR0__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR0__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR0__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR0__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_0
// Loop counter 0 for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x40CULL)
#define DMAC_AXI_SECURE__LC0_0__NUM  0x1

#define DMAC_AXI_SECURE__LC0_0__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_0__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_0__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_0
// Loop counter 1 for DMA channel 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x410ULL)
#define DMAC_AXI_SECURE__LC1_0__NUM  0x1

#define DMAC_AXI_SECURE__LC1_0__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_0__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_0__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR1
// Source address for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x420ULL)
#define DMAC_AXI_SECURE__SAR1__NUM  0x1

#define DMAC_AXI_SECURE__SAR1__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR1__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR1__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR1
// Destination address for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x424ULL)
#define DMAC_AXI_SECURE__DAR1__NUM  0x1

#define DMAC_AXI_SECURE__DAR1__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR1__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR1__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR1
// Channel control for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x428ULL)
#define DMAC_AXI_SECURE__CCR1__NUM  0x1

#define DMAC_AXI_SECURE__CCR1__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR1__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR1__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR1__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR1__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR1__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR1__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR1__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR1__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR1__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR1__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR1__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR1__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR1__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR1__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR1__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR1__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR1__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR1__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR1__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR1__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR1__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR1__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR1__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR1__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR1__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR1__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR1__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_1
// Loop counter 0 for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x42CULL)
#define DMAC_AXI_SECURE__LC0_1__NUM  0x1

#define DMAC_AXI_SECURE__LC0_1__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_1__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_1__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_1
// Loop counter 1 for DMA channel 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x430ULL)
#define DMAC_AXI_SECURE__LC1_1__NUM  0x1

#define DMAC_AXI_SECURE__LC1_1__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_1__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_1__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR2
// Source address for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x440ULL)
#define DMAC_AXI_SECURE__SAR2__NUM  0x1

#define DMAC_AXI_SECURE__SAR2__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR2__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR2__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR2
// Destination address for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x444ULL)
#define DMAC_AXI_SECURE__DAR2__NUM  0x1

#define DMAC_AXI_SECURE__DAR2__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR2__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR2__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR2
// Channel control for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x448ULL)
#define DMAC_AXI_SECURE__CCR2__NUM  0x1

#define DMAC_AXI_SECURE__CCR2__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR2__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR2__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR2__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR2__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR2__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR2__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR2__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR2__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR2__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR2__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR2__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR2__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR2__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR2__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR2__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR2__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR2__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR2__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR2__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR2__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR2__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR2__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR2__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR2__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR2__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR2__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR2__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_2
// Loop counter 0 for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x44CULL)
#define DMAC_AXI_SECURE__LC0_2__NUM  0x1

#define DMAC_AXI_SECURE__LC0_2__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_2__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_2__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_2
// Loop counter 1 for DMA channel 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x450ULL)
#define DMAC_AXI_SECURE__LC1_2__NUM  0x1

#define DMAC_AXI_SECURE__LC1_2__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_2__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_2__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR3
// Source address for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x460ULL)
#define DMAC_AXI_SECURE__SAR3__NUM  0x1

#define DMAC_AXI_SECURE__SAR3__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR3__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR3__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR3
// Destination address for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x464ULL)
#define DMAC_AXI_SECURE__DAR3__NUM  0x1

#define DMAC_AXI_SECURE__DAR3__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR3__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR3__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR3
// Channel control for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x468ULL)
#define DMAC_AXI_SECURE__CCR3__NUM  0x1

#define DMAC_AXI_SECURE__CCR3__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR3__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR3__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR3__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR3__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR3__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR3__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR3__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR3__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR3__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR3__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR3__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR3__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR3__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR3__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR3__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR3__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR3__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR3__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR3__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR3__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR3__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR3__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR3__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR3__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR3__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR3__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR3__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_3
// Loop counter 0 for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x46CULL)
#define DMAC_AXI_SECURE__LC0_3__NUM  0x1

#define DMAC_AXI_SECURE__LC0_3__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_3__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_3__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_3__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_3
// Loop counter 1 for DMA channel 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x470ULL)
#define DMAC_AXI_SECURE__LC1_3__NUM  0x1

#define DMAC_AXI_SECURE__LC1_3__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_3__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_3__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_3__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR4
// Source address for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x480ULL)
#define DMAC_AXI_SECURE__SAR4__NUM  0x1

#define DMAC_AXI_SECURE__SAR4__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR4__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR4__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR4
// Destination address for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x484ULL)
#define DMAC_AXI_SECURE__DAR4__NUM  0x1

#define DMAC_AXI_SECURE__DAR4__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR4__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR4__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR4
// Channel control for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x488ULL)
#define DMAC_AXI_SECURE__CCR4__NUM  0x1

#define DMAC_AXI_SECURE__CCR4__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR4__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR4__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR4__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR4__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR4__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR4__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR4__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR4__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR4__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR4__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR4__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR4__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR4__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR4__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR4__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR4__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR4__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR4__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR4__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR4__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR4__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR4__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR4__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR4__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR4__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR4__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR4__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_4
// Loop counter 0 for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x48CULL)
#define DMAC_AXI_SECURE__LC0_4__NUM  0x1

#define DMAC_AXI_SECURE__LC0_4__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_4__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_4__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_4__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_4__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_4__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_4
// Loop counter 1 for DMA channel 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x490ULL)
#define DMAC_AXI_SECURE__LC1_4__NUM  0x1

#define DMAC_AXI_SECURE__LC1_4__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_4__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_4__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_4__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_4__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_4__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR5
// Source address for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4A0ULL)
#define DMAC_AXI_SECURE__SAR5__NUM  0x1

#define DMAC_AXI_SECURE__SAR5__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR5__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR5__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR5
// Destination address for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4A4ULL)
#define DMAC_AXI_SECURE__DAR5__NUM  0x1

#define DMAC_AXI_SECURE__DAR5__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR5__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR5__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR5
// Channel control for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4A8ULL)
#define DMAC_AXI_SECURE__CCR5__NUM  0x1

#define DMAC_AXI_SECURE__CCR5__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR5__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR5__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR5__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR5__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR5__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR5__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR5__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR5__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR5__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR5__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR5__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR5__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR5__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR5__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR5__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR5__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR5__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR5__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR5__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR5__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR5__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR5__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR5__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR5__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR5__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR5__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR5__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_5
// Loop counter 0 for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4ACULL)
#define DMAC_AXI_SECURE__LC0_5__NUM  0x1

#define DMAC_AXI_SECURE__LC0_5__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_5__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_5__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_5__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_5__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_5__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_5
// Loop counter 1 for DMA channel 5
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_5__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4B0ULL)
#define DMAC_AXI_SECURE__LC1_5__NUM  0x1

#define DMAC_AXI_SECURE__LC1_5__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_5__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_5__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_5__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_5__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_5__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR6
// Source address for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4C0ULL)
#define DMAC_AXI_SECURE__SAR6__NUM  0x1

#define DMAC_AXI_SECURE__SAR6__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR6__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR6__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR6
// Destination address for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4C4ULL)
#define DMAC_AXI_SECURE__DAR6__NUM  0x1

#define DMAC_AXI_SECURE__DAR6__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR6__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR6__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR6
// Channel control for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4C8ULL)
#define DMAC_AXI_SECURE__CCR6__NUM  0x1

#define DMAC_AXI_SECURE__CCR6__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR6__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR6__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR6__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR6__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR6__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR6__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR6__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR6__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR6__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR6__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR6__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR6__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR6__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR6__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR6__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR6__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR6__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR6__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR6__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR6__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR6__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR6__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR6__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR6__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR6__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR6__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR6__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_6
// Loop counter 0 for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4CCULL)
#define DMAC_AXI_SECURE__LC0_6__NUM  0x1

#define DMAC_AXI_SECURE__LC0_6__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_6__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_6__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_6__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_6__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_6__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_6
// Loop counter 1 for DMA channel 6
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_6__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4D0ULL)
#define DMAC_AXI_SECURE__LC1_6__NUM  0x1

#define DMAC_AXI_SECURE__LC1_6__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_6__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_6__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_6__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_6__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_6__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR7
// Source address for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__SAR7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4E0ULL)
#define DMAC_AXI_SECURE__SAR7__NUM  0x1

#define DMAC_AXI_SECURE__SAR7__SRC_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__SAR7__SRC_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__SAR7__SRC_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR7
// Destination address for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DAR7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4E4ULL)
#define DMAC_AXI_SECURE__DAR7__NUM  0x1

#define DMAC_AXI_SECURE__DAR7__DST_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__DAR7__DST_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__DAR7__DST_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CCR7
// Channel control for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CCR7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4E8ULL)
#define DMAC_AXI_SECURE__CCR7__NUM  0x1

#define DMAC_AXI_SECURE__CCR7__SRC_INC__SHIFT    0
#define DMAC_AXI_SECURE__CCR7__SRC_BURST_SIZE__SHIFT    1
#define DMAC_AXI_SECURE__CCR7__SRC_BURST_LEN__SHIFT    4
#define DMAC_AXI_SECURE__CCR7__SRC_PROT_CTRL__SHIFT    8
#define DMAC_AXI_SECURE__CCR7__SRC_CACHE_CTRL__SHIFT    11
#define DMAC_AXI_SECURE__CCR7__DST_INC__SHIFT    14
#define DMAC_AXI_SECURE__CCR7__DST_BURST_SIZE__SHIFT    15
#define DMAC_AXI_SECURE__CCR7__DST_BURST_LEN__SHIFT    18
#define DMAC_AXI_SECURE__CCR7__DST_PROT_CTRL__SHIFT    22
#define DMAC_AXI_SECURE__CCR7__DST_CACHE_CTRL__SHIFT    25
#define DMAC_AXI_SECURE__CCR7__ENDIAN_SWAP_SIZE__SHIFT    28
#define DMAC_AXI_SECURE__CCR7__RESERVED_31_31__SHIFT    31

#define DMAC_AXI_SECURE__CCR7__SRC_INC__MASK    0x00000001
#define DMAC_AXI_SECURE__CCR7__SRC_BURST_SIZE__MASK    0x0000000e
#define DMAC_AXI_SECURE__CCR7__SRC_BURST_LEN__MASK    0x000000f0
#define DMAC_AXI_SECURE__CCR7__SRC_PROT_CTRL__MASK    0x00000700
#define DMAC_AXI_SECURE__CCR7__SRC_CACHE_CTRL__MASK    0x00003800
#define DMAC_AXI_SECURE__CCR7__DST_INC__MASK    0x00004000
#define DMAC_AXI_SECURE__CCR7__DST_BURST_SIZE__MASK    0x00038000
#define DMAC_AXI_SECURE__CCR7__DST_BURST_LEN__MASK    0x003c0000
#define DMAC_AXI_SECURE__CCR7__DST_PROT_CTRL__MASK    0x01c00000
#define DMAC_AXI_SECURE__CCR7__DST_CACHE_CTRL__MASK    0x0e000000
#define DMAC_AXI_SECURE__CCR7__ENDIAN_SWAP_SIZE__MASK    0x70000000
#define DMAC_AXI_SECURE__CCR7__RESERVED_31_31__MASK    0x80000000

#define DMAC_AXI_SECURE__CCR7__SRC_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__SRC_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__SRC_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__SRC_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR7__SRC_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__DST_INC__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__DST_BURST_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__DST_BURST_LEN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__DST_PROT_CTRL__POR_VALUE    0x40000000
#define DMAC_AXI_SECURE__CCR7__DST_CACHE_CTRL__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__ENDIAN_SWAP_SIZE__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CCR7__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC0_7
// Loop counter 0 for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC0_7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4ECULL)
#define DMAC_AXI_SECURE__LC0_7__NUM  0x1

#define DMAC_AXI_SECURE__LC0_7__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC0_7__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC0_7__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC0_7__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC0_7__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC0_7__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LC1_7
// Loop counter 1 for DMA channel 7
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__LC1_7__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0x4F0ULL)
#define DMAC_AXI_SECURE__LC1_7__NUM  0x1

#define DMAC_AXI_SECURE__LC1_7__LOOP_COUNTER_ITERATIONS__SHIFT    0
#define DMAC_AXI_SECURE__LC1_7__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__LC1_7__LOOP_COUNTER_ITERATIONS__MASK    0x000000ff
#define DMAC_AXI_SECURE__LC1_7__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__LC1_7__LOOP_COUNTER_ITERATIONS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__LC1_7__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGSTATUS
// Debug Status Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DBGSTATUS__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xD00ULL)
#define DMAC_AXI_SECURE__DBGSTATUS__NUM  0x1

#define DMAC_AXI_SECURE__DBGSTATUS__DBGSTATUS__SHIFT    0
#define DMAC_AXI_SECURE__DBGSTATUS__RESERVED_31_31__SHIFT    1

#define DMAC_AXI_SECURE__DBGSTATUS__DBGSTATUS__MASK    0x00000001
#define DMAC_AXI_SECURE__DBGSTATUS__RESERVED_31_31__MASK    0xfffffffe

#define DMAC_AXI_SECURE__DBGSTATUS__DBGSTATUS__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGSTATUS__RESERVED_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGCMD
// Debug Command Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DBGCMD__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xD04ULL)
#define DMAC_AXI_SECURE__DBGCMD__NUM  0x1

#define DMAC_AXI_SECURE__DBGCMD__DBGCMD__SHIFT    0
#define DMAC_AXI_SECURE__DBGCMD__RESERVED_31_2__SHIFT    2

#define DMAC_AXI_SECURE__DBGCMD__DBGCMD__MASK    0x00000003
#define DMAC_AXI_SECURE__DBGCMD__RESERVED_31_2__MASK    0xfffffffc

#define DMAC_AXI_SECURE__DBGCMD__DBGCMD__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGCMD__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGINST0
// Debug Instruction-0 Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DBGINST0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xD08ULL)
#define DMAC_AXI_SECURE__DBGINST0__NUM  0x1

#define DMAC_AXI_SECURE__DBGINST0__DEBUG_THREAD__SHIFT    0
#define DMAC_AXI_SECURE__DBGINST0__RESERVED_7_1__SHIFT    1
#define DMAC_AXI_SECURE__DBGINST0__CHANNEL_NUMBER__SHIFT    8
#define DMAC_AXI_SECURE__DBGINST0__RESERVED_15_11__SHIFT    11
#define DMAC_AXI_SECURE__DBGINST0__INSTRUCTION_BYTE_0__SHIFT    16
#define DMAC_AXI_SECURE__DBGINST0__INSTRUCTION_BYTE_1__SHIFT    24

#define DMAC_AXI_SECURE__DBGINST0__DEBUG_THREAD__MASK    0x00000001
#define DMAC_AXI_SECURE__DBGINST0__RESERVED_7_1__MASK    0x000000fe
#define DMAC_AXI_SECURE__DBGINST0__CHANNEL_NUMBER__MASK    0x00000700
#define DMAC_AXI_SECURE__DBGINST0__RESERVED_15_11__MASK    0x0000f800
#define DMAC_AXI_SECURE__DBGINST0__INSTRUCTION_BYTE_0__MASK    0x00ff0000
#define DMAC_AXI_SECURE__DBGINST0__INSTRUCTION_BYTE_1__MASK    0xff000000

#define DMAC_AXI_SECURE__DBGINST0__DEBUG_THREAD__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST0__RESERVED_7_1__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST0__CHANNEL_NUMBER__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST0__RESERVED_15_11__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST0__INSTRUCTION_BYTE_0__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST0__INSTRUCTION_BYTE_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DBGINST1
// Debug Instruction-1 Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__DBGINST1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xD0CULL)
#define DMAC_AXI_SECURE__DBGINST1__NUM  0x1

#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_2__SHIFT    0
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_3__SHIFT    8
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_4__SHIFT    16
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_5__SHIFT    24

#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_2__MASK    0x000000ff
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_3__MASK    0x0000ff00
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_4__MASK    0x00ff0000
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_5__MASK    0xff000000

#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_2__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_3__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_4__POR_VALUE    0x0
#define DMAC_AXI_SECURE__DBGINST1__INSTRUCTION_BYTE_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR0
// Configuration Register 0
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CR0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE00ULL)
#define DMAC_AXI_SECURE__CR0__NUM  0x1

#define DMAC_AXI_SECURE__CR0__PERIPH_REQ__SHIFT    0
#define DMAC_AXI_SECURE__CR0__BOOT_EN__SHIFT    1
#define DMAC_AXI_SECURE__CR0__MGR_NS_AT_RST__SHIFT    2
#define DMAC_AXI_SECURE__CR0__RESERVED_3_3__SHIFT    3
#define DMAC_AXI_SECURE__CR0__NUM_CHNLS__SHIFT    4
#define DMAC_AXI_SECURE__CR0__RESERVED_11_7__SHIFT    7
#define DMAC_AXI_SECURE__CR0__NUM_PERIPH_REQ__SHIFT    12
#define DMAC_AXI_SECURE__CR0__NUM_EVENTS__SHIFT    17
#define DMAC_AXI_SECURE__CR0__RESERVED_31_22__SHIFT    22

#define DMAC_AXI_SECURE__CR0__PERIPH_REQ__MASK    0x00000001
#define DMAC_AXI_SECURE__CR0__BOOT_EN__MASK    0x00000002
#define DMAC_AXI_SECURE__CR0__MGR_NS_AT_RST__MASK    0x00000004
#define DMAC_AXI_SECURE__CR0__RESERVED_3_3__MASK    0x00000008
#define DMAC_AXI_SECURE__CR0__NUM_CHNLS__MASK    0x00000070
#define DMAC_AXI_SECURE__CR0__RESERVED_11_7__MASK    0x00000f80
#define DMAC_AXI_SECURE__CR0__NUM_PERIPH_REQ__MASK    0x0001f000
#define DMAC_AXI_SECURE__CR0__NUM_EVENTS__MASK    0x003e0000
#define DMAC_AXI_SECURE__CR0__RESERVED_31_22__MASK    0xffc00000

#define DMAC_AXI_SECURE__CR0__PERIPH_REQ__POR_VALUE    0x80000000
#define DMAC_AXI_SECURE__CR0__BOOT_EN__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CR0__MGR_NS_AT_RST__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CR0__RESERVED_3_3__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CR0__NUM_CHNLS__POR_VALUE    0xe0000000
#define DMAC_AXI_SECURE__CR0__RESERVED_11_7__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CR0__NUM_PERIPH_REQ__POR_VALUE    0x18000000
#define DMAC_AXI_SECURE__CR0__NUM_EVENTS__POR_VALUE    0x78000000
#define DMAC_AXI_SECURE__CR0__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR1
// Configuration Register 1
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CR1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE04ULL)
#define DMAC_AXI_SECURE__CR1__NUM  0x1

#define DMAC_AXI_SECURE__CR1__I_CACHE_LEN__SHIFT    0
#define DMAC_AXI_SECURE__CR1__RESERVED_3_3__SHIFT    3
#define DMAC_AXI_SECURE__CR1__NUM_I_CACHE_LINES__SHIFT    4
#define DMAC_AXI_SECURE__CR1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__CR1__I_CACHE_LEN__MASK    0x00000007
#define DMAC_AXI_SECURE__CR1__RESERVED_3_3__MASK    0x00000008
#define DMAC_AXI_SECURE__CR1__NUM_I_CACHE_LINES__MASK    0x000000f0
#define DMAC_AXI_SECURE__CR1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__CR1__I_CACHE_LEN__POR_VALUE    0xa0000000
#define DMAC_AXI_SECURE__CR1__RESERVED_3_3__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CR1__NUM_I_CACHE_LINES__POR_VALUE    0xF
#define DMAC_AXI_SECURE__CR1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR2
// Configuration Register 2
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CR2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE08ULL)
#define DMAC_AXI_SECURE__CR2__NUM  0x1

#define DMAC_AXI_SECURE__CR2__BOOT_ADDR__SHIFT    0

#define DMAC_AXI_SECURE__CR2__BOOT_ADDR__MASK    0xffffffff

#define DMAC_AXI_SECURE__CR2__BOOT_ADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR3
// Configuration Register 3
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CR3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE0CULL)
#define DMAC_AXI_SECURE__CR3__NUM  0x1

#define DMAC_AXI_SECURE__CR3__INS__SHIFT    0

#define DMAC_AXI_SECURE__CR3__INS__MASK    0xffffffff

#define DMAC_AXI_SECURE__CR3__INS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CR4
// Configuration Register 4
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CR4__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE10ULL)
#define DMAC_AXI_SECURE__CR4__NUM  0x1

#define DMAC_AXI_SECURE__CR4__PNS__SHIFT    0

#define DMAC_AXI_SECURE__CR4__PNS__MASK    0xffffffff

#define DMAC_AXI_SECURE__CR4__PNS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CRD
// DMA Configuration Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__CRD__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE14ULL)
#define DMAC_AXI_SECURE__CRD__NUM  0x1

#define DMAC_AXI_SECURE__CRD__DATA_WIDTH__SHIFT    0
#define DMAC_AXI_SECURE__CRD__RESERVED_3_3__SHIFT    3
#define DMAC_AXI_SECURE__CRD__WR_CAP__SHIFT    4
#define DMAC_AXI_SECURE__CRD__RESERVED_7_7__SHIFT    7
#define DMAC_AXI_SECURE__CRD__WR_Q_DEP__SHIFT    8
#define DMAC_AXI_SECURE__CRD__RD_CAP__SHIFT    12
#define DMAC_AXI_SECURE__CRD__RESERVED_15_15__SHIFT    15
#define DMAC_AXI_SECURE__CRD__RD_Q_DEP__SHIFT    16
#define DMAC_AXI_SECURE__CRD__DATA_BUFFER_DEP__SHIFT    20
#define DMAC_AXI_SECURE__CRD__RESERVED_31_30__SHIFT    30

#define DMAC_AXI_SECURE__CRD__DATA_WIDTH__MASK    0x00000007
#define DMAC_AXI_SECURE__CRD__RESERVED_3_3__MASK    0x00000008
#define DMAC_AXI_SECURE__CRD__WR_CAP__MASK    0x00000070
#define DMAC_AXI_SECURE__CRD__RESERVED_7_7__MASK    0x00000080
#define DMAC_AXI_SECURE__CRD__WR_Q_DEP__MASK    0x00000f00
#define DMAC_AXI_SECURE__CRD__RD_CAP__MASK    0x00007000
#define DMAC_AXI_SECURE__CRD__RESERVED_15_15__MASK    0x00008000
#define DMAC_AXI_SECURE__CRD__RD_Q_DEP__MASK    0x000f0000
#define DMAC_AXI_SECURE__CRD__DATA_BUFFER_DEP__MASK    0x3ff00000
#define DMAC_AXI_SECURE__CRD__RESERVED_31_30__MASK    0xc0000000

#define DMAC_AXI_SECURE__CRD__DATA_WIDTH__POR_VALUE    0x80000000
#define DMAC_AXI_SECURE__CRD__RESERVED_3_3__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CRD__WR_CAP__POR_VALUE    0xe0000000
#define DMAC_AXI_SECURE__CRD__RESERVED_7_7__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CRD__WR_Q_DEP__POR_VALUE    0xf0000000
#define DMAC_AXI_SECURE__CRD__RD_CAP__POR_VALUE    0xe0000000
#define DMAC_AXI_SECURE__CRD__RESERVED_15_15__POR_VALUE    0x0
#define DMAC_AXI_SECURE__CRD__RD_Q_DEP__POR_VALUE    0xf0000000
#define DMAC_AXI_SECURE__CRD__DATA_BUFFER_DEP__POR_VALUE    0x3c00000
#define DMAC_AXI_SECURE__CRD__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WD
// Watchdog Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__WD__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xE80ULL)
#define DMAC_AXI_SECURE__WD__NUM  0x1

#define DMAC_AXI_SECURE__WD__WD_IRQ_ONLY__SHIFT    0
#define DMAC_AXI_SECURE__WD__RESERVED_31_1__SHIFT    1

#define DMAC_AXI_SECURE__WD__WD_IRQ_ONLY__MASK    0x00000001
#define DMAC_AXI_SECURE__WD__RESERVED_31_1__MASK    0xfffffffe

#define DMAC_AXI_SECURE__WD__WD_IRQ_ONLY__POR_VALUE    0x0
#define DMAC_AXI_SECURE__WD__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_0
// Peripheral Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PERIPH_ID_0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFE0ULL)
#define DMAC_AXI_SECURE__PERIPH_ID_0__NUM  0x1

#define DMAC_AXI_SECURE__PERIPH_ID_0__PART_NUMBER_0__SHIFT    0
#define DMAC_AXI_SECURE__PERIPH_ID_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PERIPH_ID_0__PART_NUMBER_0__MASK    0x000000ff
#define DMAC_AXI_SECURE__PERIPH_ID_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PERIPH_ID_0__PART_NUMBER_0__POR_VALUE    0x30
#define DMAC_AXI_SECURE__PERIPH_ID_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_1
// Peripheral Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PERIPH_ID_1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFE4ULL)
#define DMAC_AXI_SECURE__PERIPH_ID_1__NUM  0x1

#define DMAC_AXI_SECURE__PERIPH_ID_1__PART_NUMBER_1__SHIFT    0
#define DMAC_AXI_SECURE__PERIPH_ID_1__DESIGNER_0__SHIFT    4
#define DMAC_AXI_SECURE__PERIPH_ID_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PERIPH_ID_1__PART_NUMBER_1__MASK    0x0000000f
#define DMAC_AXI_SECURE__PERIPH_ID_1__DESIGNER_0__MASK    0x000000f0
#define DMAC_AXI_SECURE__PERIPH_ID_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PERIPH_ID_1__PART_NUMBER_1__POR_VALUE    0x3
#define DMAC_AXI_SECURE__PERIPH_ID_1__DESIGNER_0__POR_VALUE    0x1
#define DMAC_AXI_SECURE__PERIPH_ID_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_2
// Peripheral Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PERIPH_ID_2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFE8ULL)
#define DMAC_AXI_SECURE__PERIPH_ID_2__NUM  0x1

#define DMAC_AXI_SECURE__PERIPH_ID_2__DESIGNER_1__SHIFT    0
#define DMAC_AXI_SECURE__PERIPH_ID_2__REVISION__SHIFT    4
#define DMAC_AXI_SECURE__PERIPH_ID_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PERIPH_ID_2__DESIGNER_1__MASK    0x0000000f
#define DMAC_AXI_SECURE__PERIPH_ID_2__REVISION__MASK    0x000000f0
#define DMAC_AXI_SECURE__PERIPH_ID_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PERIPH_ID_2__DESIGNER_1__POR_VALUE    0x4
#define DMAC_AXI_SECURE__PERIPH_ID_2__REVISION__POR_VALUE    0x2
#define DMAC_AXI_SECURE__PERIPH_ID_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_3
// Peripheral Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PERIPH_ID_3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFECULL)
#define DMAC_AXI_SECURE__PERIPH_ID_3__NUM  0x1

#define DMAC_AXI_SECURE__PERIPH_ID_3__INTEGRATION_CFG__SHIFT    0
#define DMAC_AXI_SECURE__PERIPH_ID_3__RESERVED_7_1__SHIFT    1
#define DMAC_AXI_SECURE__PERIPH_ID_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PERIPH_ID_3__INTEGRATION_CFG__MASK    0x00000001
#define DMAC_AXI_SECURE__PERIPH_ID_3__RESERVED_7_1__MASK    0x000000fe
#define DMAC_AXI_SECURE__PERIPH_ID_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PERIPH_ID_3__INTEGRATION_CFG__POR_VALUE    0x0
#define DMAC_AXI_SECURE__PERIPH_ID_3__RESERVED_7_1__POR_VALUE    0x0
#define DMAC_AXI_SECURE__PERIPH_ID_3__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_0
// Component Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PCELL_ID_0__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFF0ULL)
#define DMAC_AXI_SECURE__PCELL_ID_0__NUM  0x1

#define DMAC_AXI_SECURE__PCELL_ID_0__PCELL_ID_0__SHIFT    0
#define DMAC_AXI_SECURE__PCELL_ID_0__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PCELL_ID_0__PCELL_ID_0__MASK    0x000000ff
#define DMAC_AXI_SECURE__PCELL_ID_0__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PCELL_ID_0__PCELL_ID_0__POR_VALUE    0x0D
#define DMAC_AXI_SECURE__PCELL_ID_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_1
// Component Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PCELL_ID_1__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFF4ULL)
#define DMAC_AXI_SECURE__PCELL_ID_1__NUM  0x1

#define DMAC_AXI_SECURE__PCELL_ID_1__PCELL_ID_1__SHIFT    0
#define DMAC_AXI_SECURE__PCELL_ID_1__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PCELL_ID_1__PCELL_ID_1__MASK    0x000000ff
#define DMAC_AXI_SECURE__PCELL_ID_1__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PCELL_ID_1__PCELL_ID_1__POR_VALUE    0xF0
#define DMAC_AXI_SECURE__PCELL_ID_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_2
// Component Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PCELL_ID_2__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFF8ULL)
#define DMAC_AXI_SECURE__PCELL_ID_2__NUM  0x1

#define DMAC_AXI_SECURE__PCELL_ID_2__PCELL_ID_2__SHIFT    0
#define DMAC_AXI_SECURE__PCELL_ID_2__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PCELL_ID_2__PCELL_ID_2__MASK    0x000000ff
#define DMAC_AXI_SECURE__PCELL_ID_2__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PCELL_ID_2__PCELL_ID_2__POR_VALUE    0x05
#define DMAC_AXI_SECURE__PCELL_ID_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_3
// Component Identification Register
///////////////////////////////////////////////////////

#define DMAC_AXI_SECURE__PCELL_ID_3__ADDR (DMAC_AXI_SECURE__BASE_ADDR + 0xFFCULL)
#define DMAC_AXI_SECURE__PCELL_ID_3__NUM  0x1

#define DMAC_AXI_SECURE__PCELL_ID_3__PCELL_ID_3__SHIFT    0
#define DMAC_AXI_SECURE__PCELL_ID_3__RESERVED_31_8__SHIFT    8

#define DMAC_AXI_SECURE__PCELL_ID_3__PCELL_ID_3__MASK    0x000000ff
#define DMAC_AXI_SECURE__PCELL_ID_3__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AXI_SECURE__PCELL_ID_3__PCELL_ID_3__POR_VALUE    0xB1
#define DMAC_AXI_SECURE__PCELL_ID_3__RESERVED_31_8__POR_VALUE    0x0



#define DMAC_AHB__BASE_ADDR 0xF804D000ULL

///////////////////////////////////////////////////////
// Register: SAR0
// Source Address for Channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR0__ACC_T;

#define DMAC_AHB__SAR0__ADDR (DMAC_AHB__BASE_ADDR + 0x0ULL)
#define DMAC_AHB__SAR0__NUM  0x1

#define DMAC_AHB__SAR0__SAR__SHIFT    0

#define DMAC_AHB__SAR0__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR0__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR0
// Destination Address Register for Channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR0__ACC_T;

#define DMAC_AHB__DAR0__ADDR (DMAC_AHB__BASE_ADDR + 0x8ULL)
#define DMAC_AHB__DAR0__NUM  0x1

#define DMAC_AHB__DAR0__DAR__SHIFT    0

#define DMAC_AHB__DAR0__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR0__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP0
// Linked List Pointer Register for Channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP0__ACC_T;

#define DMAC_AHB__LLP0__ADDR (DMAC_AHB__BASE_ADDR + 0x10ULL)
#define DMAC_AHB__LLP0__NUM  0x1

#define DMAC_AHB__LLP0__LMS__SHIFT    0
#define DMAC_AHB__LLP0__LOC__SHIFT    2

#define DMAC_AHB__LLP0__LMS__MASK    0x00000003
#define DMAC_AHB__LLP0__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP0__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP0__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL0_LOWER
// Lower 32-bit Control Register for Channel 0. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL0_LOWER__ACC_T;

#define DMAC_AHB__CTL0_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x18ULL)
#define DMAC_AHB__CTL0_LOWER__NUM  0x1

#define DMAC_AHB__CTL0_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL0_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL0_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL0_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL0_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL0_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL0_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL0_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL0_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL0_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL0_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL0_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL0_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL0_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL0_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL0_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL0_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL0_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL0_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL0_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL0_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL0_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL0_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL0_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL0_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL0_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL0_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL0_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL0_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL0_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL0_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL0_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL0_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL0_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL0_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL0_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL0_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL0_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL0_UPPER
// Upper 32-bit Control Register for Channel 0. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL0_UPPER__ACC_T;

#define DMAC_AHB__CTL0_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x1CULL)
#define DMAC_AHB__CTL0_UPPER__NUM  0x1

#define DMAC_AHB__CTL0_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL0_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL0_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL0_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL0_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL0_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL0_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL0_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL0_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG0_LOWER
// Lower 32-bit Configuration Register for Channel 0. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG0_LOWER__ACC_T;

#define DMAC_AHB__CFG0_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x40ULL)
#define DMAC_AHB__CFG0_LOWER__NUM  0x1

#define DMAC_AHB__CFG0_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG0_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG0_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG0_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG0_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG0_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG0_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG0_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG0_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG0_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG0_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG0_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG0_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG0_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG0_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG0_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG0_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG0_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG0_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG0_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG0_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG0_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG0_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG0_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG0_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__CH_PRIOR__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG0_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG0_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG0_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG0_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG0_UPPER
// Upper 32-bit Configuration Register for Channel 0. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG0_UPPER__ACC_T;

#define DMAC_AHB__CFG0_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x44ULL)
#define DMAC_AHB__CFG0_UPPER__NUM  0x1

#define DMAC_AHB__CFG0_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG0_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG0_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG0_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG0_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG0_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG0_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG0_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG0_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG0_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG0_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG0_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG0_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG0_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG0_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG0_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG0_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG0_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG0_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG0_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG0_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR0
// Source Gather Register for Channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR0__ACC_T;

#define DMAC_AHB__SGR0__ADDR (DMAC_AHB__BASE_ADDR + 0x48ULL)
#define DMAC_AHB__SGR0__NUM  0x1

#define DMAC_AHB__SGR0__SGI__SHIFT    0
#define DMAC_AHB__SGR0__SGC__SHIFT    20

#define DMAC_AHB__SGR0__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR0__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR0__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR0__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR0
// Destination Scatter Register for Channel 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR0__ACC_T;

#define DMAC_AHB__DSR0__ADDR (DMAC_AHB__BASE_ADDR + 0x50ULL)
#define DMAC_AHB__DSR0__NUM  0x1

#define DMAC_AHB__DSR0__DSI__SHIFT    0
#define DMAC_AHB__DSR0__DSC__SHIFT    20

#define DMAC_AHB__DSR0__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR0__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR0__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR0__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR1
// Source Address for Channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR1__ACC_T;

#define DMAC_AHB__SAR1__ADDR (DMAC_AHB__BASE_ADDR + 0x58ULL)
#define DMAC_AHB__SAR1__NUM  0x1

#define DMAC_AHB__SAR1__SAR__SHIFT    0

#define DMAC_AHB__SAR1__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR1__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR1
// Destination Address Register for Channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR1__ACC_T;

#define DMAC_AHB__DAR1__ADDR (DMAC_AHB__BASE_ADDR + 0x60ULL)
#define DMAC_AHB__DAR1__NUM  0x1

#define DMAC_AHB__DAR1__DAR__SHIFT    0

#define DMAC_AHB__DAR1__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR1__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP1
// Linked List Pointer Register for Channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP1__ACC_T;

#define DMAC_AHB__LLP1__ADDR (DMAC_AHB__BASE_ADDR + 0x68ULL)
#define DMAC_AHB__LLP1__NUM  0x1

#define DMAC_AHB__LLP1__LMS__SHIFT    0
#define DMAC_AHB__LLP1__LOC__SHIFT    2

#define DMAC_AHB__LLP1__LMS__MASK    0x00000003
#define DMAC_AHB__LLP1__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP1__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP1__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL1_LOWER
// Lower 32-bit Control Register for Channel 1. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL1_LOWER__ACC_T;

#define DMAC_AHB__CTL1_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x70ULL)
#define DMAC_AHB__CTL1_LOWER__NUM  0x1

#define DMAC_AHB__CTL1_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL1_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL1_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL1_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL1_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL1_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL1_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL1_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL1_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL1_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL1_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL1_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL1_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL1_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL1_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL1_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL1_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL1_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL1_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL1_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL1_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL1_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL1_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL1_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL1_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL1_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL1_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL1_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL1_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL1_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL1_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL1_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL1_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL1_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL1_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL1_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL1_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL1_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL1_UPPER
// Upper 32-bit Control Register for Channel 1. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL1_UPPER__ACC_T;

#define DMAC_AHB__CTL1_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x74ULL)
#define DMAC_AHB__CTL1_UPPER__NUM  0x1

#define DMAC_AHB__CTL1_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL1_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL1_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL1_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL1_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL1_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL1_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL1_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL1_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG1_LOWER
// Lower 32-bit Configuration Register for Channel 1. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG1_LOWER__ACC_T;

#define DMAC_AHB__CFG1_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x98ULL)
#define DMAC_AHB__CFG1_LOWER__NUM  0x1

#define DMAC_AHB__CFG1_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG1_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG1_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG1_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG1_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG1_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG1_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG1_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG1_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG1_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG1_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG1_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG1_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG1_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG1_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG1_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG1_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG1_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG1_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG1_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG1_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG1_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG1_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG1_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG1_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__CH_PRIOR__POR_VALUE    0x1
#define DMAC_AHB__CFG1_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG1_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG1_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG1_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG1_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG1_UPPER
// Upper 32-bit Configuration Register for Channel 1. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG1_UPPER__ACC_T;

#define DMAC_AHB__CFG1_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x9CULL)
#define DMAC_AHB__CFG1_UPPER__NUM  0x1

#define DMAC_AHB__CFG1_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG1_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG1_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG1_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG1_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG1_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG1_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG1_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG1_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG1_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG1_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG1_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG1_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG1_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG1_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG1_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG1_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG1_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG1_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG1_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG1_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR1
// Source Gather Register for Channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR1__ACC_T;

#define DMAC_AHB__SGR1__ADDR (DMAC_AHB__BASE_ADDR + 0xA0ULL)
#define DMAC_AHB__SGR1__NUM  0x1

#define DMAC_AHB__SGR1__SGI__SHIFT    0
#define DMAC_AHB__SGR1__SGC__SHIFT    20

#define DMAC_AHB__SGR1__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR1__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR1__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR1__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR1
// Destination Scatter Register for Channel 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR1__ACC_T;

#define DMAC_AHB__DSR1__ADDR (DMAC_AHB__BASE_ADDR + 0xA8ULL)
#define DMAC_AHB__DSR1__NUM  0x1

#define DMAC_AHB__DSR1__DSI__SHIFT    0
#define DMAC_AHB__DSR1__DSC__SHIFT    20

#define DMAC_AHB__DSR1__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR1__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR1__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR1__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR2
// Source Address for Channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR2__ACC_T;

#define DMAC_AHB__SAR2__ADDR (DMAC_AHB__BASE_ADDR + 0xB0ULL)
#define DMAC_AHB__SAR2__NUM  0x1

#define DMAC_AHB__SAR2__SAR__SHIFT    0

#define DMAC_AHB__SAR2__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR2__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR2
// Destination Address Register for Channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR2__ACC_T;

#define DMAC_AHB__DAR2__ADDR (DMAC_AHB__BASE_ADDR + 0xB8ULL)
#define DMAC_AHB__DAR2__NUM  0x1

#define DMAC_AHB__DAR2__DAR__SHIFT    0

#define DMAC_AHB__DAR2__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR2__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP2
// Linked List Pointer Register for Channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP2__ACC_T;

#define DMAC_AHB__LLP2__ADDR (DMAC_AHB__BASE_ADDR + 0xC0ULL)
#define DMAC_AHB__LLP2__NUM  0x1

#define DMAC_AHB__LLP2__LMS__SHIFT    0
#define DMAC_AHB__LLP2__LOC__SHIFT    2

#define DMAC_AHB__LLP2__LMS__MASK    0x00000003
#define DMAC_AHB__LLP2__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP2__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP2__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL2_LOWER
// Lower 32-bit Control Register for Channel 2. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL2_LOWER__ACC_T;

#define DMAC_AHB__CTL2_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0xC8ULL)
#define DMAC_AHB__CTL2_LOWER__NUM  0x1

#define DMAC_AHB__CTL2_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL2_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL2_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL2_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL2_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL2_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL2_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL2_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL2_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL2_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL2_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL2_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL2_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL2_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL2_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL2_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL2_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL2_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL2_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL2_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL2_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL2_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL2_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL2_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL2_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL2_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL2_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL2_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL2_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL2_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL2_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL2_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL2_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL2_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL2_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL2_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL2_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL2_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL2_UPPER
// Upper 32-bit Control Register for Channel 2. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL2_UPPER__ACC_T;

#define DMAC_AHB__CTL2_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0xCCULL)
#define DMAC_AHB__CTL2_UPPER__NUM  0x1

#define DMAC_AHB__CTL2_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL2_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL2_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL2_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL2_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL2_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL2_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL2_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL2_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG2_LOWER
// Lower 32-bit Configuration Register for Channel 2. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG2_LOWER__ACC_T;

#define DMAC_AHB__CFG2_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0xF0ULL)
#define DMAC_AHB__CFG2_LOWER__NUM  0x1

#define DMAC_AHB__CFG2_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG2_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG2_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG2_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG2_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG2_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG2_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG2_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG2_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG2_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG2_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG2_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG2_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG2_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG2_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG2_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG2_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG2_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG2_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG2_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG2_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG2_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG2_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG2_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG2_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__CH_PRIOR__POR_VALUE    0x2
#define DMAC_AHB__CFG2_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG2_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG2_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG2_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG2_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG2_UPPER
// Upper 32-bit Configuration Register for Channel 2. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG2_UPPER__ACC_T;

#define DMAC_AHB__CFG2_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0xF4ULL)
#define DMAC_AHB__CFG2_UPPER__NUM  0x1

#define DMAC_AHB__CFG2_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG2_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG2_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG2_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG2_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG2_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG2_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG2_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG2_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG2_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG2_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG2_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG2_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG2_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG2_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG2_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG2_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG2_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG2_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG2_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG2_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR2
// Source Gather Register for Channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR2__ACC_T;

#define DMAC_AHB__SGR2__ADDR (DMAC_AHB__BASE_ADDR + 0xF8ULL)
#define DMAC_AHB__SGR2__NUM  0x1

#define DMAC_AHB__SGR2__SGI__SHIFT    0
#define DMAC_AHB__SGR2__SGC__SHIFT    20

#define DMAC_AHB__SGR2__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR2__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR2__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR2__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR2
// Destination Scatter Register for Channel 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR2__ACC_T;

#define DMAC_AHB__DSR2__ADDR (DMAC_AHB__BASE_ADDR + 0x100ULL)
#define DMAC_AHB__DSR2__NUM  0x1

#define DMAC_AHB__DSR2__DSI__SHIFT    0
#define DMAC_AHB__DSR2__DSC__SHIFT    20

#define DMAC_AHB__DSR2__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR2__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR2__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR2__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR3
// Source Address for Channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR3__ACC_T;

#define DMAC_AHB__SAR3__ADDR (DMAC_AHB__BASE_ADDR + 0x108ULL)
#define DMAC_AHB__SAR3__NUM  0x1

#define DMAC_AHB__SAR3__SAR__SHIFT    0

#define DMAC_AHB__SAR3__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR3__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR3
// Destination Address Register for Channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR3__ACC_T;

#define DMAC_AHB__DAR3__ADDR (DMAC_AHB__BASE_ADDR + 0x110ULL)
#define DMAC_AHB__DAR3__NUM  0x1

#define DMAC_AHB__DAR3__DAR__SHIFT    0

#define DMAC_AHB__DAR3__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR3__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP3
// Linked List Pointer Register for Channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP3__ACC_T;

#define DMAC_AHB__LLP3__ADDR (DMAC_AHB__BASE_ADDR + 0x118ULL)
#define DMAC_AHB__LLP3__NUM  0x1

#define DMAC_AHB__LLP3__LMS__SHIFT    0
#define DMAC_AHB__LLP3__LOC__SHIFT    2

#define DMAC_AHB__LLP3__LMS__MASK    0x00000003
#define DMAC_AHB__LLP3__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP3__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP3__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL3_LOWER
// Lower 32-bit Control Register for Channel 3. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL3_LOWER__ACC_T;

#define DMAC_AHB__CTL3_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x120ULL)
#define DMAC_AHB__CTL3_LOWER__NUM  0x1

#define DMAC_AHB__CTL3_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL3_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL3_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL3_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL3_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL3_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL3_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL3_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL3_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL3_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL3_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL3_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL3_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL3_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL3_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL3_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL3_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL3_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL3_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL3_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL3_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL3_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL3_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL3_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL3_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL3_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL3_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL3_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL3_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL3_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL3_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL3_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL3_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL3_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL3_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL3_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL3_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL3_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL3_UPPER
// Upper 32-bit Control Register for Channel 3. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL3_UPPER__ACC_T;

#define DMAC_AHB__CTL3_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x124ULL)
#define DMAC_AHB__CTL3_UPPER__NUM  0x1

#define DMAC_AHB__CTL3_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL3_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL3_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL3_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL3_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL3_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL3_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL3_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL3_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG3_LOWER
// Lower 32-bit Configuration Register for Channel 3. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG3_LOWER__ACC_T;

#define DMAC_AHB__CFG3_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x148ULL)
#define DMAC_AHB__CFG3_LOWER__NUM  0x1

#define DMAC_AHB__CFG3_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG3_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG3_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG3_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG3_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG3_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG3_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG3_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG3_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG3_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG3_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG3_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG3_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG3_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG3_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG3_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG3_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG3_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG3_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG3_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG3_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG3_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG3_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG3_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG3_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__CH_PRIOR__POR_VALUE    0x3
#define DMAC_AHB__CFG3_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG3_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG3_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG3_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG3_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG3_UPPER
// Upper 32-bit Configuration Register for Channel 3. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG3_UPPER__ACC_T;

#define DMAC_AHB__CFG3_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x14CULL)
#define DMAC_AHB__CFG3_UPPER__NUM  0x1

#define DMAC_AHB__CFG3_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG3_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG3_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG3_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG3_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG3_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG3_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG3_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG3_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG3_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG3_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG3_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG3_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG3_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG3_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG3_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG3_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG3_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG3_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG3_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG3_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR3
// Source Gather Register for Channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR3__ACC_T;

#define DMAC_AHB__SGR3__ADDR (DMAC_AHB__BASE_ADDR + 0x150ULL)
#define DMAC_AHB__SGR3__NUM  0x1

#define DMAC_AHB__SGR3__SGI__SHIFT    0
#define DMAC_AHB__SGR3__SGC__SHIFT    20

#define DMAC_AHB__SGR3__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR3__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR3__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR3__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR3
// Destination Scatter Register for Channel 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR3__ACC_T;

#define DMAC_AHB__DSR3__ADDR (DMAC_AHB__BASE_ADDR + 0x158ULL)
#define DMAC_AHB__DSR3__NUM  0x1

#define DMAC_AHB__DSR3__DSI__SHIFT    0
#define DMAC_AHB__DSR3__DSC__SHIFT    20

#define DMAC_AHB__DSR3__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR3__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR3__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR3__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR4
// Source Address for Channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR4__ACC_T;

#define DMAC_AHB__SAR4__ADDR (DMAC_AHB__BASE_ADDR + 0x160ULL)
#define DMAC_AHB__SAR4__NUM  0x1

#define DMAC_AHB__SAR4__SAR__SHIFT    0

#define DMAC_AHB__SAR4__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR4__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR4
// Destination Address Register for Channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR4__ACC_T;

#define DMAC_AHB__DAR4__ADDR (DMAC_AHB__BASE_ADDR + 0x168ULL)
#define DMAC_AHB__DAR4__NUM  0x1

#define DMAC_AHB__DAR4__DAR__SHIFT    0

#define DMAC_AHB__DAR4__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR4__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP4
// Linked List Pointer Register for Channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP4__ACC_T;

#define DMAC_AHB__LLP4__ADDR (DMAC_AHB__BASE_ADDR + 0x170ULL)
#define DMAC_AHB__LLP4__NUM  0x1

#define DMAC_AHB__LLP4__LMS__SHIFT    0
#define DMAC_AHB__LLP4__LOC__SHIFT    2

#define DMAC_AHB__LLP4__LMS__MASK    0x00000003
#define DMAC_AHB__LLP4__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP4__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP4__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL4_LOWER
// Lower 32-bit Control Register for Channel 4. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL4_LOWER__ACC_T;

#define DMAC_AHB__CTL4_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x178ULL)
#define DMAC_AHB__CTL4_LOWER__NUM  0x1

#define DMAC_AHB__CTL4_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL4_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL4_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL4_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL4_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL4_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL4_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL4_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL4_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL4_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL4_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL4_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL4_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL4_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL4_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL4_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL4_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL4_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL4_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL4_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL4_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL4_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL4_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL4_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL4_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL4_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL4_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL4_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL4_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL4_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL4_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL4_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL4_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL4_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL4_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL4_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL4_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL4_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL4_UPPER
// Upper 32-bit Control Register for Channel 4. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL4_UPPER__ACC_T;

#define DMAC_AHB__CTL4_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x17CULL)
#define DMAC_AHB__CTL4_UPPER__NUM  0x1

#define DMAC_AHB__CTL4_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL4_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL4_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL4_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL4_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL4_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL4_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL4_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL4_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG4_LOWER
// Lower 32-bit Configuration Register for Channel 4. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG4_LOWER__ACC_T;

#define DMAC_AHB__CFG4_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x1A0ULL)
#define DMAC_AHB__CFG4_LOWER__NUM  0x1

#define DMAC_AHB__CFG4_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG4_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG4_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG4_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG4_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG4_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG4_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG4_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG4_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG4_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG4_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG4_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG4_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG4_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG4_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG4_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG4_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG4_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG4_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG4_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG4_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG4_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG4_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG4_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG4_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__CH_PRIOR__POR_VALUE    0x4
#define DMAC_AHB__CFG4_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG4_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG4_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG4_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG4_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG4_UPPER
// Upper 32-bit Configuration Register for Channel 4. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG4_UPPER__ACC_T;

#define DMAC_AHB__CFG4_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x1A4ULL)
#define DMAC_AHB__CFG4_UPPER__NUM  0x1

#define DMAC_AHB__CFG4_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG4_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG4_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG4_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG4_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG4_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG4_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG4_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG4_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG4_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG4_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG4_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG4_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG4_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG4_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG4_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG4_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG4_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG4_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG4_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG4_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR4
// Source Gather Register for Channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR4__ACC_T;

#define DMAC_AHB__SGR4__ADDR (DMAC_AHB__BASE_ADDR + 0x1A8ULL)
#define DMAC_AHB__SGR4__NUM  0x1

#define DMAC_AHB__SGR4__SGI__SHIFT    0
#define DMAC_AHB__SGR4__SGC__SHIFT    20

#define DMAC_AHB__SGR4__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR4__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR4__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR4__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR4
// Destination Scatter Register for Channel 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR4__ACC_T;

#define DMAC_AHB__DSR4__ADDR (DMAC_AHB__BASE_ADDR + 0x1B0ULL)
#define DMAC_AHB__DSR4__NUM  0x1

#define DMAC_AHB__DSR4__DSI__SHIFT    0
#define DMAC_AHB__DSR4__DSC__SHIFT    20

#define DMAC_AHB__DSR4__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR4__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR4__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR4__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR5
// Source Address for Channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR5__ACC_T;

#define DMAC_AHB__SAR5__ADDR (DMAC_AHB__BASE_ADDR + 0x1B8ULL)
#define DMAC_AHB__SAR5__NUM  0x1

#define DMAC_AHB__SAR5__SAR__SHIFT    0

#define DMAC_AHB__SAR5__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR5__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR5
// Destination Address Register for Channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR5__ACC_T;

#define DMAC_AHB__DAR5__ADDR (DMAC_AHB__BASE_ADDR + 0x1C0ULL)
#define DMAC_AHB__DAR5__NUM  0x1

#define DMAC_AHB__DAR5__DAR__SHIFT    0

#define DMAC_AHB__DAR5__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR5__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP5
// Linked List Pointer Register for Channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP5__ACC_T;

#define DMAC_AHB__LLP5__ADDR (DMAC_AHB__BASE_ADDR + 0x1C8ULL)
#define DMAC_AHB__LLP5__NUM  0x1

#define DMAC_AHB__LLP5__LMS__SHIFT    0
#define DMAC_AHB__LLP5__LOC__SHIFT    2

#define DMAC_AHB__LLP5__LMS__MASK    0x00000003
#define DMAC_AHB__LLP5__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP5__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP5__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL5_LOWER
// Lower 32-bit Control Register for Channel 5. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL5_LOWER__ACC_T;

#define DMAC_AHB__CTL5_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x1D0ULL)
#define DMAC_AHB__CTL5_LOWER__NUM  0x1

#define DMAC_AHB__CTL5_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL5_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL5_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL5_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL5_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL5_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL5_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL5_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL5_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL5_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL5_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL5_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL5_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL5_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL5_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL5_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL5_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL5_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL5_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL5_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL5_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL5_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL5_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL5_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL5_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL5_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL5_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL5_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL5_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL5_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL5_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL5_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL5_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL5_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL5_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL5_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL5_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL5_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL5_UPPER
// Upper 32-bit Control Register for Channel 5. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL5_UPPER__ACC_T;

#define DMAC_AHB__CTL5_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x1D4ULL)
#define DMAC_AHB__CTL5_UPPER__NUM  0x1

#define DMAC_AHB__CTL5_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL5_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL5_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL5_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL5_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL5_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL5_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL5_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL5_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG5_LOWER
// Lower 32-bit Configuration Register for Channel 5. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG5_LOWER__ACC_T;

#define DMAC_AHB__CFG5_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x1F8ULL)
#define DMAC_AHB__CFG5_LOWER__NUM  0x1

#define DMAC_AHB__CFG5_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG5_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG5_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG5_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG5_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG5_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG5_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG5_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG5_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG5_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG5_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG5_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG5_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG5_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG5_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG5_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG5_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG5_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG5_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG5_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG5_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG5_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG5_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG5_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG5_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__CH_PRIOR__POR_VALUE    0x5
#define DMAC_AHB__CFG5_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG5_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG5_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG5_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG5_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG5_UPPER
// Upper 32-bit Configuration Register for Channel 5. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG5_UPPER__ACC_T;

#define DMAC_AHB__CFG5_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x1FCULL)
#define DMAC_AHB__CFG5_UPPER__NUM  0x1

#define DMAC_AHB__CFG5_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG5_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG5_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG5_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG5_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG5_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG5_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG5_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG5_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG5_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG5_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG5_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG5_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG5_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG5_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG5_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG5_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG5_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG5_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG5_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG5_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR5
// Source Gather Register for Channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR5__ACC_T;

#define DMAC_AHB__SGR5__ADDR (DMAC_AHB__BASE_ADDR + 0x200ULL)
#define DMAC_AHB__SGR5__NUM  0x1

#define DMAC_AHB__SGR5__SGI__SHIFT    0
#define DMAC_AHB__SGR5__SGC__SHIFT    20

#define DMAC_AHB__SGR5__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR5__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR5__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR5__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR5
// Destination Scatter Register for Channel 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR5__ACC_T;

#define DMAC_AHB__DSR5__ADDR (DMAC_AHB__BASE_ADDR + 0x208ULL)
#define DMAC_AHB__DSR5__NUM  0x1

#define DMAC_AHB__DSR5__DSI__SHIFT    0
#define DMAC_AHB__DSR5__DSC__SHIFT    20

#define DMAC_AHB__DSR5__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR5__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR5__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR5__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR6
// Source Address for Channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR6__ACC_T;

#define DMAC_AHB__SAR6__ADDR (DMAC_AHB__BASE_ADDR + 0x210ULL)
#define DMAC_AHB__SAR6__NUM  0x1

#define DMAC_AHB__SAR6__SAR__SHIFT    0

#define DMAC_AHB__SAR6__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR6__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR6
// Destination Address Register for Channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR6__ACC_T;

#define DMAC_AHB__DAR6__ADDR (DMAC_AHB__BASE_ADDR + 0x218ULL)
#define DMAC_AHB__DAR6__NUM  0x1

#define DMAC_AHB__DAR6__DAR__SHIFT    0

#define DMAC_AHB__DAR6__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR6__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP6
// Linked List Pointer Register for Channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP6__ACC_T;

#define DMAC_AHB__LLP6__ADDR (DMAC_AHB__BASE_ADDR + 0x220ULL)
#define DMAC_AHB__LLP6__NUM  0x1

#define DMAC_AHB__LLP6__LMS__SHIFT    0
#define DMAC_AHB__LLP6__LOC__SHIFT    2

#define DMAC_AHB__LLP6__LMS__MASK    0x00000003
#define DMAC_AHB__LLP6__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP6__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP6__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL6_LOWER
// Lower 32-bit Control Register for Channel 6. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL6_LOWER__ACC_T;

#define DMAC_AHB__CTL6_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x228ULL)
#define DMAC_AHB__CTL6_LOWER__NUM  0x1

#define DMAC_AHB__CTL6_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL6_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL6_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL6_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL6_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL6_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL6_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL6_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL6_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL6_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL6_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL6_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL6_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL6_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL6_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL6_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL6_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL6_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL6_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL6_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL6_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL6_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL6_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL6_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL6_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL6_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL6_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL6_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL6_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL6_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL6_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL6_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL6_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL6_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL6_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL6_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL6_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL6_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL6_UPPER
// Upper 32-bit Control Register for Channel 6. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL6_UPPER__ACC_T;

#define DMAC_AHB__CTL6_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x22CULL)
#define DMAC_AHB__CTL6_UPPER__NUM  0x1

#define DMAC_AHB__CTL6_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL6_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL6_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL6_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL6_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL6_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL6_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL6_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL6_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG6_LOWER
// Lower 32-bit Configuration Register for Channel 6. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG6_LOWER__ACC_T;

#define DMAC_AHB__CFG6_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x250ULL)
#define DMAC_AHB__CFG6_LOWER__NUM  0x1

#define DMAC_AHB__CFG6_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG6_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG6_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG6_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG6_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG6_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG6_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG6_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG6_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG6_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG6_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG6_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG6_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG6_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG6_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG6_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG6_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG6_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG6_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG6_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG6_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG6_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG6_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG6_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG6_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__CH_PRIOR__POR_VALUE    0x6
#define DMAC_AHB__CFG6_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG6_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG6_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG6_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG6_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG6_UPPER
// Upper 32-bit Configuration Register for Channel 6. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG6_UPPER__ACC_T;

#define DMAC_AHB__CFG6_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x254ULL)
#define DMAC_AHB__CFG6_UPPER__NUM  0x1

#define DMAC_AHB__CFG6_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG6_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG6_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG6_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG6_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG6_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG6_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG6_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG6_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG6_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG6_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG6_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG6_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG6_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG6_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG6_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG6_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG6_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG6_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG6_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG6_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR6
// Source Gather Register for Channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR6__ACC_T;

#define DMAC_AHB__SGR6__ADDR (DMAC_AHB__BASE_ADDR + 0x258ULL)
#define DMAC_AHB__SGR6__NUM  0x1

#define DMAC_AHB__SGR6__SGI__SHIFT    0
#define DMAC_AHB__SGR6__SGC__SHIFT    20

#define DMAC_AHB__SGR6__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR6__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR6__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR6__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR6
// Destination Scatter Register for Channel 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR6__ACC_T;

#define DMAC_AHB__DSR6__ADDR (DMAC_AHB__BASE_ADDR + 0x260ULL)
#define DMAC_AHB__DSR6__NUM  0x1

#define DMAC_AHB__DSR6__DSI__SHIFT    0
#define DMAC_AHB__DSR6__DSC__SHIFT    20

#define DMAC_AHB__DSR6__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR6__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR6__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR6__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SAR7
// Source Address for Channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sar : 32;
    };
    unsigned reg;
} DMAC_AHB__SAR7__ACC_T;

#define DMAC_AHB__SAR7__ADDR (DMAC_AHB__BASE_ADDR + 0x268ULL)
#define DMAC_AHB__SAR7__NUM  0x1

#define DMAC_AHB__SAR7__SAR__SHIFT    0

#define DMAC_AHB__SAR7__SAR__MASK    0xffffffff

#define DMAC_AHB__SAR7__SAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAR7
// Destination Address Register for Channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dar : 32;
    };
    unsigned reg;
} DMAC_AHB__DAR7__ACC_T;

#define DMAC_AHB__DAR7__ADDR (DMAC_AHB__BASE_ADDR + 0x270ULL)
#define DMAC_AHB__DAR7__NUM  0x1

#define DMAC_AHB__DAR7__DAR__SHIFT    0

#define DMAC_AHB__DAR7__DAR__MASK    0xffffffff

#define DMAC_AHB__DAR7__DAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LLP7
// Linked List Pointer Register for Channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lms : 2;
        unsigned loc : 30;
    };
    unsigned reg;
} DMAC_AHB__LLP7__ACC_T;

#define DMAC_AHB__LLP7__ADDR (DMAC_AHB__BASE_ADDR + 0x278ULL)
#define DMAC_AHB__LLP7__NUM  0x1

#define DMAC_AHB__LLP7__LMS__SHIFT    0
#define DMAC_AHB__LLP7__LOC__SHIFT    2

#define DMAC_AHB__LLP7__LMS__MASK    0x00000003
#define DMAC_AHB__LLP7__LOC__MASK    0xfffffffc

#define DMAC_AHB__LLP7__LMS__POR_VALUE    0x0
#define DMAC_AHB__LLP7__LOC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL7_LOWER
// Lower 32-bit Control Register for Channel 7. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en : 1;
        unsigned dst_tr_width : 3;
        unsigned src_tr_width : 3;
        unsigned dinc : 2;
        unsigned sinc : 2;
        unsigned dest_msize : 3;
        unsigned src_msize : 3;
        unsigned src_gather_en : 1;
        unsigned dst_scatter_en : 1;
        unsigned reserved_19 : 1;
        unsigned tt_fc : 3;
        unsigned dms : 2;
        unsigned sms : 2;
        unsigned llp_dst_en : 1;
        unsigned llp_src_en : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} DMAC_AHB__CTL7_LOWER__ACC_T;

#define DMAC_AHB__CTL7_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x280ULL)
#define DMAC_AHB__CTL7_LOWER__NUM  0x1

#define DMAC_AHB__CTL7_LOWER__INT_EN__SHIFT    0
#define DMAC_AHB__CTL7_LOWER__DST_TR_WIDTH__SHIFT    1
#define DMAC_AHB__CTL7_LOWER__SRC_TR_WIDTH__SHIFT    4
#define DMAC_AHB__CTL7_LOWER__DINC__SHIFT    7
#define DMAC_AHB__CTL7_LOWER__SINC__SHIFT    9
#define DMAC_AHB__CTL7_LOWER__DEST_MSIZE__SHIFT    11
#define DMAC_AHB__CTL7_LOWER__SRC_MSIZE__SHIFT    14
#define DMAC_AHB__CTL7_LOWER__SRC_GATHER_EN__SHIFT    17
#define DMAC_AHB__CTL7_LOWER__DST_SCATTER_EN__SHIFT    18
#define DMAC_AHB__CTL7_LOWER__RESERVED_19__SHIFT    19
#define DMAC_AHB__CTL7_LOWER__TT_FC__SHIFT    20
#define DMAC_AHB__CTL7_LOWER__DMS__SHIFT    23
#define DMAC_AHB__CTL7_LOWER__SMS__SHIFT    25
#define DMAC_AHB__CTL7_LOWER__LLP_DST_EN__SHIFT    27
#define DMAC_AHB__CTL7_LOWER__LLP_SRC_EN__SHIFT    28
#define DMAC_AHB__CTL7_LOWER__RESERVED_31_29__SHIFT    29

#define DMAC_AHB__CTL7_LOWER__INT_EN__MASK    0x00000001
#define DMAC_AHB__CTL7_LOWER__DST_TR_WIDTH__MASK    0x0000000e
#define DMAC_AHB__CTL7_LOWER__SRC_TR_WIDTH__MASK    0x00000070
#define DMAC_AHB__CTL7_LOWER__DINC__MASK    0x00000180
#define DMAC_AHB__CTL7_LOWER__SINC__MASK    0x00000600
#define DMAC_AHB__CTL7_LOWER__DEST_MSIZE__MASK    0x00003800
#define DMAC_AHB__CTL7_LOWER__SRC_MSIZE__MASK    0x0001c000
#define DMAC_AHB__CTL7_LOWER__SRC_GATHER_EN__MASK    0x00020000
#define DMAC_AHB__CTL7_LOWER__DST_SCATTER_EN__MASK    0x00040000
#define DMAC_AHB__CTL7_LOWER__RESERVED_19__MASK    0x00080000
#define DMAC_AHB__CTL7_LOWER__TT_FC__MASK    0x00700000
#define DMAC_AHB__CTL7_LOWER__DMS__MASK    0x01800000
#define DMAC_AHB__CTL7_LOWER__SMS__MASK    0x06000000
#define DMAC_AHB__CTL7_LOWER__LLP_DST_EN__MASK    0x08000000
#define DMAC_AHB__CTL7_LOWER__LLP_SRC_EN__MASK    0x10000000
#define DMAC_AHB__CTL7_LOWER__RESERVED_31_29__MASK    0xe0000000

#define DMAC_AHB__CTL7_LOWER__INT_EN__POR_VALUE    0x1
#define DMAC_AHB__CTL7_LOWER__DST_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__SRC_TR_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__DINC__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__SINC__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__DEST_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL7_LOWER__SRC_MSIZE__POR_VALUE    0x1
#define DMAC_AHB__CTL7_LOWER__SRC_GATHER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__DST_SCATTER_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__RESERVED_19__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__TT_FC__POR_VALUE    0x3
#define DMAC_AHB__CTL7_LOWER__DMS__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__SMS__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__LLP_DST_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__LLP_SRC_EN__POR_VALUE    0x0
#define DMAC_AHB__CTL7_LOWER__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTL7_UPPER
// Upper 32-bit Control Register for Channel 7. This register contains fields that control the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned block_ts : 12;
        unsigned done : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} DMAC_AHB__CTL7_UPPER__ACC_T;

#define DMAC_AHB__CTL7_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x284ULL)
#define DMAC_AHB__CTL7_UPPER__NUM  0x1

#define DMAC_AHB__CTL7_UPPER__BLOCK_TS__SHIFT    0
#define DMAC_AHB__CTL7_UPPER__DONE__SHIFT    12
#define DMAC_AHB__CTL7_UPPER__RESERVED_31_13__SHIFT    13

#define DMAC_AHB__CTL7_UPPER__BLOCK_TS__MASK    0x00000fff
#define DMAC_AHB__CTL7_UPPER__DONE__MASK    0x00001000
#define DMAC_AHB__CTL7_UPPER__RESERVED_31_13__MASK    0xffffe000

#define DMAC_AHB__CTL7_UPPER__BLOCK_TS__POR_VALUE    0x2
#define DMAC_AHB__CTL7_UPPER__DONE__POR_VALUE    0x0
#define DMAC_AHB__CTL7_UPPER__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG7_LOWER
// Lower 32-bit Configuration Register for Channel 7. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_4_0 : 5;
        unsigned ch_prior : 3;
        unsigned ch_susp : 1;
        unsigned fifo_empty : 1;
        unsigned hs_sel_dst : 1;
        unsigned hs_sel_src : 1;
        unsigned reserved_17_12 : 6;
        unsigned dst_hs_pol : 1;
        unsigned src_hs_pol : 1;
        unsigned reserved_29_20 : 10;
        unsigned reload_src : 1;
        unsigned reload_dst : 1;
    };
    unsigned reg;
} DMAC_AHB__CFG7_LOWER__ACC_T;

#define DMAC_AHB__CFG7_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x2A8ULL)
#define DMAC_AHB__CFG7_LOWER__NUM  0x1

#define DMAC_AHB__CFG7_LOWER__RESERVED_4_0__SHIFT    0
#define DMAC_AHB__CFG7_LOWER__CH_PRIOR__SHIFT    5
#define DMAC_AHB__CFG7_LOWER__CH_SUSP__SHIFT    8
#define DMAC_AHB__CFG7_LOWER__FIFO_EMPTY__SHIFT    9
#define DMAC_AHB__CFG7_LOWER__HS_SEL_DST__SHIFT    10
#define DMAC_AHB__CFG7_LOWER__HS_SEL_SRC__SHIFT    11
#define DMAC_AHB__CFG7_LOWER__RESERVED_17_12__SHIFT    12
#define DMAC_AHB__CFG7_LOWER__DST_HS_POL__SHIFT    18
#define DMAC_AHB__CFG7_LOWER__SRC_HS_POL__SHIFT    19
#define DMAC_AHB__CFG7_LOWER__RESERVED_29_20__SHIFT    20
#define DMAC_AHB__CFG7_LOWER__RELOAD_SRC__SHIFT    30
#define DMAC_AHB__CFG7_LOWER__RELOAD_DST__SHIFT    31

#define DMAC_AHB__CFG7_LOWER__RESERVED_4_0__MASK    0x0000001f
#define DMAC_AHB__CFG7_LOWER__CH_PRIOR__MASK    0x000000e0
#define DMAC_AHB__CFG7_LOWER__CH_SUSP__MASK    0x00000100
#define DMAC_AHB__CFG7_LOWER__FIFO_EMPTY__MASK    0x00000200
#define DMAC_AHB__CFG7_LOWER__HS_SEL_DST__MASK    0x00000400
#define DMAC_AHB__CFG7_LOWER__HS_SEL_SRC__MASK    0x00000800
#define DMAC_AHB__CFG7_LOWER__RESERVED_17_12__MASK    0x0003f000
#define DMAC_AHB__CFG7_LOWER__DST_HS_POL__MASK    0x00040000
#define DMAC_AHB__CFG7_LOWER__SRC_HS_POL__MASK    0x00080000
#define DMAC_AHB__CFG7_LOWER__RESERVED_29_20__MASK    0x3ff00000
#define DMAC_AHB__CFG7_LOWER__RELOAD_SRC__MASK    0x40000000
#define DMAC_AHB__CFG7_LOWER__RELOAD_DST__MASK    0x80000000

#define DMAC_AHB__CFG7_LOWER__RESERVED_4_0__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__CH_PRIOR__POR_VALUE    0x7
#define DMAC_AHB__CFG7_LOWER__CH_SUSP__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__FIFO_EMPTY__POR_VALUE    0x1
#define DMAC_AHB__CFG7_LOWER__HS_SEL_DST__POR_VALUE    0x1
#define DMAC_AHB__CFG7_LOWER__HS_SEL_SRC__POR_VALUE    0x1
#define DMAC_AHB__CFG7_LOWER__RESERVED_17_12__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__DST_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__SRC_HS_POL__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__RESERVED_29_20__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__RELOAD_SRC__POR_VALUE    0x0
#define DMAC_AHB__CFG7_LOWER__RELOAD_DST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG7_UPPER
// Upper 32-bit Configuration Register for Channel 7. This register contains fields that configure the DMA transfer.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcmode : 1;
        unsigned fifo_mode : 1;
        unsigned protctl : 3;
        unsigned reserved_6_5 : 2;
        unsigned src_per : 4;
        unsigned dest_per : 4;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} DMAC_AHB__CFG7_UPPER__ACC_T;

#define DMAC_AHB__CFG7_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x2ACULL)
#define DMAC_AHB__CFG7_UPPER__NUM  0x1

#define DMAC_AHB__CFG7_UPPER__FCMODE__SHIFT    0
#define DMAC_AHB__CFG7_UPPER__FIFO_MODE__SHIFT    1
#define DMAC_AHB__CFG7_UPPER__PROTCTL__SHIFT    2
#define DMAC_AHB__CFG7_UPPER__RESERVED_6_5__SHIFT    5
#define DMAC_AHB__CFG7_UPPER__SRC_PER__SHIFT    7
#define DMAC_AHB__CFG7_UPPER__DEST_PER__SHIFT    11
#define DMAC_AHB__CFG7_UPPER__RESERVED_31_15__SHIFT    15

#define DMAC_AHB__CFG7_UPPER__FCMODE__MASK    0x00000001
#define DMAC_AHB__CFG7_UPPER__FIFO_MODE__MASK    0x00000002
#define DMAC_AHB__CFG7_UPPER__PROTCTL__MASK    0x0000001c
#define DMAC_AHB__CFG7_UPPER__RESERVED_6_5__MASK    0x00000060
#define DMAC_AHB__CFG7_UPPER__SRC_PER__MASK    0x00000780
#define DMAC_AHB__CFG7_UPPER__DEST_PER__MASK    0x00007800
#define DMAC_AHB__CFG7_UPPER__RESERVED_31_15__MASK    0xffff8000

#define DMAC_AHB__CFG7_UPPER__FCMODE__POR_VALUE    0x0
#define DMAC_AHB__CFG7_UPPER__FIFO_MODE__POR_VALUE    0x0
#define DMAC_AHB__CFG7_UPPER__PROTCTL__POR_VALUE    0x1
#define DMAC_AHB__CFG7_UPPER__RESERVED_6_5__POR_VALUE    0x0
#define DMAC_AHB__CFG7_UPPER__SRC_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG7_UPPER__DEST_PER__POR_VALUE    0x0
#define DMAC_AHB__CFG7_UPPER__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SGR7
// Source Gather Register for Channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 20;
        unsigned sgc : 12;
    };
    unsigned reg;
} DMAC_AHB__SGR7__ACC_T;

#define DMAC_AHB__SGR7__ADDR (DMAC_AHB__BASE_ADDR + 0x2B0ULL)
#define DMAC_AHB__SGR7__NUM  0x1

#define DMAC_AHB__SGR7__SGI__SHIFT    0
#define DMAC_AHB__SGR7__SGC__SHIFT    20

#define DMAC_AHB__SGR7__SGI__MASK    0x000fffff
#define DMAC_AHB__SGR7__SGC__MASK    0xfff00000

#define DMAC_AHB__SGR7__SGI__POR_VALUE    0x0
#define DMAC_AHB__SGR7__SGC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSR7
// Destination Scatter Register for Channel 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dsi : 20;
        unsigned dsc : 12;
    };
    unsigned reg;
} DMAC_AHB__DSR7__ACC_T;

#define DMAC_AHB__DSR7__ADDR (DMAC_AHB__BASE_ADDR + 0x2B8ULL)
#define DMAC_AHB__DSR7__NUM  0x1

#define DMAC_AHB__DSR7__DSI__SHIFT    0
#define DMAC_AHB__DSR7__DSC__SHIFT    20

#define DMAC_AHB__DSR7__DSI__MASK    0x000fffff
#define DMAC_AHB__DSR7__DSC__MASK    0xfff00000

#define DMAC_AHB__DSR7__DSI__POR_VALUE    0x0
#define DMAC_AHB__DSR7__DSC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RawTfr
// Raw Status for IntTfr Interrupt. This register has a bit allocated per channel; for example, RawTfr[2] is the Channel 2 raw transfer complete interrupt.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned raw : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__RAWTFR__ACC_T;

#define DMAC_AHB__RAWTFR__ADDR (DMAC_AHB__BASE_ADDR + 0x2C0ULL)
#define DMAC_AHB__RAWTFR__NUM  0x1

#define DMAC_AHB__RAWTFR__RAW__SHIFT    0
#define DMAC_AHB__RAWTFR__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__RAWTFR__RAW__MASK    0x000000ff
#define DMAC_AHB__RAWTFR__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__RAWTFR__RAW__POR_VALUE    0x0
#define DMAC_AHB__RAWTFR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RawBlock
// Raw Status for IntBlock Interrupt. This register has a bit allocated per channel; for example, RawBlock[2] is the Channel 2 raw block complete interrupt.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned raw : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__RAWBLOCK__ACC_T;

#define DMAC_AHB__RAWBLOCK__ADDR (DMAC_AHB__BASE_ADDR + 0x2C8ULL)
#define DMAC_AHB__RAWBLOCK__NUM  0x1

#define DMAC_AHB__RAWBLOCK__RAW__SHIFT    0
#define DMAC_AHB__RAWBLOCK__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__RAWBLOCK__RAW__MASK    0x000000ff
#define DMAC_AHB__RAWBLOCK__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__RAWBLOCK__RAW__POR_VALUE    0x0
#define DMAC_AHB__RAWBLOCK__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RawSrcTran
// Raw Status for IntSrcTran Interrupt. This register has a bit allocated per channel; for example, RawSrcTran[2] is the Channel 2 raw source transaction complete interrupt.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned raw : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__RAWSRCTRAN__ACC_T;

#define DMAC_AHB__RAWSRCTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x2D0ULL)
#define DMAC_AHB__RAWSRCTRAN__NUM  0x1

#define DMAC_AHB__RAWSRCTRAN__RAW__SHIFT    0
#define DMAC_AHB__RAWSRCTRAN__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__RAWSRCTRAN__RAW__MASK    0x000000ff
#define DMAC_AHB__RAWSRCTRAN__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__RAWSRCTRAN__RAW__POR_VALUE    0x0
#define DMAC_AHB__RAWSRCTRAN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RawDstTran
// Raw Status for IntDstTran Interrupt. This register has a bit allocated per channel; for example, RawDstTran[2] is the Channel 2 raw destination transaction complete interrupt.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned raw : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__RAWDSTTRAN__ACC_T;

#define DMAC_AHB__RAWDSTTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x2D8ULL)
#define DMAC_AHB__RAWDSTTRAN__NUM  0x1

#define DMAC_AHB__RAWDSTTRAN__RAW__SHIFT    0
#define DMAC_AHB__RAWDSTTRAN__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__RAWDSTTRAN__RAW__MASK    0x000000ff
#define DMAC_AHB__RAWDSTTRAN__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__RAWDSTTRAN__RAW__POR_VALUE    0x0
#define DMAC_AHB__RAWDSTTRAN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RawErr
// Raw Status for IntErr Interrupt. This register has a bit allocated per channel; for example, RawErr[2] is the Channel 2 raw error interrupt.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned raw : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__RAWERR__ACC_T;

#define DMAC_AHB__RAWERR__ADDR (DMAC_AHB__BASE_ADDR + 0x2E0ULL)
#define DMAC_AHB__RAWERR__NUM  0x1

#define DMAC_AHB__RAWERR__RAW__SHIFT    0
#define DMAC_AHB__RAWERR__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__RAWERR__RAW__MASK    0x000000ff
#define DMAC_AHB__RAWERR__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__RAWERR__RAW__POR_VALUE    0x0
#define DMAC_AHB__RAWERR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: StatusTfr
// Status for IntTfr Interrupt. Channel DMA Transfer complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__STATUSTFR__ACC_T;

#define DMAC_AHB__STATUSTFR__ADDR (DMAC_AHB__BASE_ADDR + 0x2E8ULL)
#define DMAC_AHB__STATUSTFR__NUM  0x1

#define DMAC_AHB__STATUSTFR__STATUS__SHIFT    0
#define DMAC_AHB__STATUSTFR__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__STATUSTFR__STATUS__MASK    0x000000ff
#define DMAC_AHB__STATUSTFR__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__STATUSTFR__STATUS__POR_VALUE    0x0
#define DMAC_AHB__STATUSTFR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: StatusBlock
// Status for IntBlock Interrupt. Channel Block complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__STATUSBLOCK__ACC_T;

#define DMAC_AHB__STATUSBLOCK__ADDR (DMAC_AHB__BASE_ADDR + 0x2F0ULL)
#define DMAC_AHB__STATUSBLOCK__NUM  0x1

#define DMAC_AHB__STATUSBLOCK__STATUS__SHIFT    0
#define DMAC_AHB__STATUSBLOCK__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__STATUSBLOCK__STATUS__MASK    0x000000ff
#define DMAC_AHB__STATUSBLOCK__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__STATUSBLOCK__STATUS__POR_VALUE    0x0
#define DMAC_AHB__STATUSBLOCK__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: StatusSrcTran
// Status for IntSrcTran Interrupt. Channel Source Transaction complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__STATUSSRCTRAN__ACC_T;

#define DMAC_AHB__STATUSSRCTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x2F8ULL)
#define DMAC_AHB__STATUSSRCTRAN__NUM  0x1

#define DMAC_AHB__STATUSSRCTRAN__STATUS__SHIFT    0
#define DMAC_AHB__STATUSSRCTRAN__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__STATUSSRCTRAN__STATUS__MASK    0x000000ff
#define DMAC_AHB__STATUSSRCTRAN__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__STATUSSRCTRAN__STATUS__POR_VALUE    0x0
#define DMAC_AHB__STATUSSRCTRAN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: StatusDstTran
// Status for IntDstTran Interrupt. Channel destination transaction complete interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__STATUSDSTTRAN__ACC_T;

#define DMAC_AHB__STATUSDSTTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x300ULL)
#define DMAC_AHB__STATUSDSTTRAN__NUM  0x1

#define DMAC_AHB__STATUSDSTTRAN__STATUS__SHIFT    0
#define DMAC_AHB__STATUSDSTTRAN__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__STATUSDSTTRAN__STATUS__MASK    0x000000ff
#define DMAC_AHB__STATUSDSTTRAN__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__STATUSDSTTRAN__STATUS__POR_VALUE    0x0
#define DMAC_AHB__STATUSDSTTRAN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: StatusErr
// Status for IntErr Interrupt. Channel Error interrupt event from all channels is stored in this Interrupt Status register after masking. This register has a bit allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__STATUSERR__ACC_T;

#define DMAC_AHB__STATUSERR__ADDR (DMAC_AHB__BASE_ADDR + 0x308ULL)
#define DMAC_AHB__STATUSERR__NUM  0x1

#define DMAC_AHB__STATUSERR__STATUS__SHIFT    0
#define DMAC_AHB__STATUSERR__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__STATUSERR__STATUS__MASK    0x000000ff
#define DMAC_AHB__STATUSERR__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__STATUSERR__STATUS__POR_VALUE    0x0
#define DMAC_AHB__STATUSERR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MaskTfr
// Mask for IntTfr Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_mask : 8;
        unsigned int_mask_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__MASKTFR__ACC_T;

#define DMAC_AHB__MASKTFR__ADDR (DMAC_AHB__BASE_ADDR + 0x310ULL)
#define DMAC_AHB__MASKTFR__NUM  0x1

#define DMAC_AHB__MASKTFR__INT_MASK__SHIFT    0
#define DMAC_AHB__MASKTFR__INT_MASK_WE__SHIFT    8
#define DMAC_AHB__MASKTFR__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__MASKTFR__INT_MASK__MASK    0x000000ff
#define DMAC_AHB__MASKTFR__INT_MASK_WE__MASK    0x0000ff00
#define DMAC_AHB__MASKTFR__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__MASKTFR__INT_MASK__POR_VALUE    0x0
#define DMAC_AHB__MASKTFR__INT_MASK_WE__POR_VALUE    0x0
#define DMAC_AHB__MASKTFR__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MaskBlock
// Mask for IntBlock Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_mask : 8;
        unsigned int_mask_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__MASKBLOCK__ACC_T;

#define DMAC_AHB__MASKBLOCK__ADDR (DMAC_AHB__BASE_ADDR + 0x318ULL)
#define DMAC_AHB__MASKBLOCK__NUM  0x1

#define DMAC_AHB__MASKBLOCK__INT_MASK__SHIFT    0
#define DMAC_AHB__MASKBLOCK__INT_MASK_WE__SHIFT    8
#define DMAC_AHB__MASKBLOCK__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__MASKBLOCK__INT_MASK__MASK    0x000000ff
#define DMAC_AHB__MASKBLOCK__INT_MASK_WE__MASK    0x0000ff00
#define DMAC_AHB__MASKBLOCK__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__MASKBLOCK__INT_MASK__POR_VALUE    0x0
#define DMAC_AHB__MASKBLOCK__INT_MASK_WE__POR_VALUE    0x0
#define DMAC_AHB__MASKBLOCK__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MaskSrcTran
// Mask for IntSrcTran Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_mask : 8;
        unsigned int_mask_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__MASKSRCTRAN__ACC_T;

#define DMAC_AHB__MASKSRCTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x320ULL)
#define DMAC_AHB__MASKSRCTRAN__NUM  0x1

#define DMAC_AHB__MASKSRCTRAN__INT_MASK__SHIFT    0
#define DMAC_AHB__MASKSRCTRAN__INT_MASK_WE__SHIFT    8
#define DMAC_AHB__MASKSRCTRAN__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__MASKSRCTRAN__INT_MASK__MASK    0x000000ff
#define DMAC_AHB__MASKSRCTRAN__INT_MASK_WE__MASK    0x0000ff00
#define DMAC_AHB__MASKSRCTRAN__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__MASKSRCTRAN__INT_MASK__POR_VALUE    0x0
#define DMAC_AHB__MASKSRCTRAN__INT_MASK_WE__POR_VALUE    0x0
#define DMAC_AHB__MASKSRCTRAN__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MaskDstTran
// Mask for IntDstTran Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_mask : 8;
        unsigned int_mask_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__MASKDSTTRAN__ACC_T;

#define DMAC_AHB__MASKDSTTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x328ULL)
#define DMAC_AHB__MASKDSTTRAN__NUM  0x1

#define DMAC_AHB__MASKDSTTRAN__INT_MASK__SHIFT    0
#define DMAC_AHB__MASKDSTTRAN__INT_MASK_WE__SHIFT    8
#define DMAC_AHB__MASKDSTTRAN__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__MASKDSTTRAN__INT_MASK__MASK    0x000000ff
#define DMAC_AHB__MASKDSTTRAN__INT_MASK_WE__MASK    0x0000ff00
#define DMAC_AHB__MASKDSTTRAN__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__MASKDSTTRAN__INT_MASK__POR_VALUE    0x0
#define DMAC_AHB__MASKDSTTRAN__INT_MASK_WE__POR_VALUE    0x0
#define DMAC_AHB__MASKDSTTRAN__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MaskErr
// Mask for IntErr Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_mask : 8;
        unsigned int_mask_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__MASKERR__ACC_T;

#define DMAC_AHB__MASKERR__ADDR (DMAC_AHB__BASE_ADDR + 0x330ULL)
#define DMAC_AHB__MASKERR__NUM  0x1

#define DMAC_AHB__MASKERR__INT_MASK__SHIFT    0
#define DMAC_AHB__MASKERR__INT_MASK_WE__SHIFT    8
#define DMAC_AHB__MASKERR__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__MASKERR__INT_MASK__MASK    0x000000ff
#define DMAC_AHB__MASKERR__INT_MASK_WE__MASK    0x0000ff00
#define DMAC_AHB__MASKERR__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__MASKERR__INT_MASK__POR_VALUE    0x0
#define DMAC_AHB__MASKERR__INT_MASK_WE__POR_VALUE    0x0
#define DMAC_AHB__MASKERR__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ClearTfr
// Clear for IntTfr Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clear : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__CLEARTFR__ACC_T;

#define DMAC_AHB__CLEARTFR__ADDR (DMAC_AHB__BASE_ADDR + 0x338ULL)
#define DMAC_AHB__CLEARTFR__NUM  0x1

#define DMAC_AHB__CLEARTFR__CLEAR__SHIFT    0
#define DMAC_AHB__CLEARTFR__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__CLEARTFR__CLEAR__MASK    0x000000ff
#define DMAC_AHB__CLEARTFR__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__CLEARTFR__CLEAR__POR_VALUE    0x0
#define DMAC_AHB__CLEARTFR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ClearBlock
// Clear for IntBlock Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clear : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__CLEARBLOCK__ACC_T;

#define DMAC_AHB__CLEARBLOCK__ADDR (DMAC_AHB__BASE_ADDR + 0x340ULL)
#define DMAC_AHB__CLEARBLOCK__NUM  0x1

#define DMAC_AHB__CLEARBLOCK__CLEAR__SHIFT    0
#define DMAC_AHB__CLEARBLOCK__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__CLEARBLOCK__CLEAR__MASK    0x000000ff
#define DMAC_AHB__CLEARBLOCK__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__CLEARBLOCK__CLEAR__POR_VALUE    0x0
#define DMAC_AHB__CLEARBLOCK__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ClearSrcTran
// Clear for IntSrcTran Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clear : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__CLEARSRCTRAN__ACC_T;

#define DMAC_AHB__CLEARSRCTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x348ULL)
#define DMAC_AHB__CLEARSRCTRAN__NUM  0x1

#define DMAC_AHB__CLEARSRCTRAN__CLEAR__SHIFT    0
#define DMAC_AHB__CLEARSRCTRAN__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__CLEARSRCTRAN__CLEAR__MASK    0x000000ff
#define DMAC_AHB__CLEARSRCTRAN__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__CLEARSRCTRAN__CLEAR__POR_VALUE    0x0
#define DMAC_AHB__CLEARSRCTRAN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ClearDstTran
// Clear for IntDstTran Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clear : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__CLEARDSTTRAN__ACC_T;

#define DMAC_AHB__CLEARDSTTRAN__ADDR (DMAC_AHB__BASE_ADDR + 0x350ULL)
#define DMAC_AHB__CLEARDSTTRAN__NUM  0x1

#define DMAC_AHB__CLEARDSTTRAN__CLEAR__SHIFT    0
#define DMAC_AHB__CLEARDSTTRAN__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__CLEARDSTTRAN__CLEAR__MASK    0x000000ff
#define DMAC_AHB__CLEARDSTTRAN__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__CLEARDSTTRAN__CLEAR__POR_VALUE    0x0
#define DMAC_AHB__CLEARDSTTRAN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ClearErr
// Clear for IntErr Interrupt. Each bit of register is allocated per channel.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clear : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} DMAC_AHB__CLEARERR__ACC_T;

#define DMAC_AHB__CLEARERR__ADDR (DMAC_AHB__BASE_ADDR + 0x358ULL)
#define DMAC_AHB__CLEARERR__NUM  0x1

#define DMAC_AHB__CLEARERR__CLEAR__SHIFT    0
#define DMAC_AHB__CLEARERR__RESERVED_31_8__SHIFT    8

#define DMAC_AHB__CLEARERR__CLEAR__MASK    0x000000ff
#define DMAC_AHB__CLEARERR__RESERVED_31_8__MASK    0xffffff00

#define DMAC_AHB__CLEARERR__CLEAR__POR_VALUE    0x0
#define DMAC_AHB__CLEARERR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: StatusInt
// Status for each Interrupt type. The contents of each of the five Status registers StatusTfr, StatusBlock, StatusSrcTran, StatusDstTran, StatusErr is ORed to produce a single bit for each interrupt type in the Combined Status register (StatusInt).
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tfr : 1;
        unsigned block : 1;
        unsigned srct : 1;
        unsigned dstt : 1;
        unsigned err : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} DMAC_AHB__STATUSINT__ACC_T;

#define DMAC_AHB__STATUSINT__ADDR (DMAC_AHB__BASE_ADDR + 0x360ULL)
#define DMAC_AHB__STATUSINT__NUM  0x1

#define DMAC_AHB__STATUSINT__TFR__SHIFT    0
#define DMAC_AHB__STATUSINT__BLOCK__SHIFT    1
#define DMAC_AHB__STATUSINT__SRCT__SHIFT    2
#define DMAC_AHB__STATUSINT__DSTT__SHIFT    3
#define DMAC_AHB__STATUSINT__ERR__SHIFT    4
#define DMAC_AHB__STATUSINT__RESERVED_31_5__SHIFT    5

#define DMAC_AHB__STATUSINT__TFR__MASK    0x00000001
#define DMAC_AHB__STATUSINT__BLOCK__MASK    0x00000002
#define DMAC_AHB__STATUSINT__SRCT__MASK    0x00000004
#define DMAC_AHB__STATUSINT__DSTT__MASK    0x00000008
#define DMAC_AHB__STATUSINT__ERR__MASK    0x00000010
#define DMAC_AHB__STATUSINT__RESERVED_31_5__MASK    0xffffffe0

#define DMAC_AHB__STATUSINT__TFR__POR_VALUE    0x0
#define DMAC_AHB__STATUSINT__BLOCK__POR_VALUE    0x0
#define DMAC_AHB__STATUSINT__SRCT__POR_VALUE    0x0
#define DMAC_AHB__STATUSINT__DSTT__POR_VALUE    0x0
#define DMAC_AHB__STATUSINT__ERR__POR_VALUE    0x0
#define DMAC_AHB__STATUSINT__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ReqSrcReg
// Source Software Transaction Request register. A bit is assigned for each channel in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_req : 8;
        unsigned src_req_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__REQSRCREG__ACC_T;

#define DMAC_AHB__REQSRCREG__ADDR (DMAC_AHB__BASE_ADDR + 0x368ULL)
#define DMAC_AHB__REQSRCREG__NUM  0x1

#define DMAC_AHB__REQSRCREG__SRC_REQ__SHIFT    0
#define DMAC_AHB__REQSRCREG__SRC_REQ_WE__SHIFT    8
#define DMAC_AHB__REQSRCREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__REQSRCREG__SRC_REQ__MASK    0x000000ff
#define DMAC_AHB__REQSRCREG__SRC_REQ_WE__MASK    0x0000ff00
#define DMAC_AHB__REQSRCREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__REQSRCREG__SRC_REQ__POR_VALUE    0x0
#define DMAC_AHB__REQSRCREG__SRC_REQ_WE__POR_VALUE    0x0
#define DMAC_AHB__REQSRCREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ReqDstReg
// Destination Software Transaction Request register. A bit is assigned for each channel in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_req : 8;
        unsigned dst_req_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__REQDSTREG__ACC_T;

#define DMAC_AHB__REQDSTREG__ADDR (DMAC_AHB__BASE_ADDR + 0x370ULL)
#define DMAC_AHB__REQDSTREG__NUM  0x1

#define DMAC_AHB__REQDSTREG__DST_REQ__SHIFT    0
#define DMAC_AHB__REQDSTREG__DST_REQ_WE__SHIFT    8
#define DMAC_AHB__REQDSTREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__REQDSTREG__DST_REQ__MASK    0x000000ff
#define DMAC_AHB__REQDSTREG__DST_REQ_WE__MASK    0x0000ff00
#define DMAC_AHB__REQDSTREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__REQDSTREG__DST_REQ__POR_VALUE    0x0
#define DMAC_AHB__REQDSTREG__DST_REQ_WE__POR_VALUE    0x0
#define DMAC_AHB__REQDSTREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SglRqSrcReg
// Source Single Transaction Request register. A bit is assigned for each channel in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned src_sglreq : 8;
        unsigned src_sglreq_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__SGLRQSRCREG__ACC_T;

#define DMAC_AHB__SGLRQSRCREG__ADDR (DMAC_AHB__BASE_ADDR + 0x378ULL)
#define DMAC_AHB__SGLRQSRCREG__NUM  0x1

#define DMAC_AHB__SGLRQSRCREG__SRC_SGLREQ__SHIFT    0
#define DMAC_AHB__SGLRQSRCREG__SRC_SGLREQ_WE__SHIFT    8
#define DMAC_AHB__SGLRQSRCREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__SGLRQSRCREG__SRC_SGLREQ__MASK    0x000000ff
#define DMAC_AHB__SGLRQSRCREG__SRC_SGLREQ_WE__MASK    0x0000ff00
#define DMAC_AHB__SGLRQSRCREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__SGLRQSRCREG__SRC_SGLREQ__POR_VALUE    0x0
#define DMAC_AHB__SGLRQSRCREG__SRC_SGLREQ_WE__POR_VALUE    0x0
#define DMAC_AHB__SGLRQSRCREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SglRqDstReg
// Destination Single Transaction Request register. A bit is assigned for each channel in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dst_sglreq : 8;
        unsigned dst_sglreq_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__SGLRQDSTREG__ACC_T;

#define DMAC_AHB__SGLRQDSTREG__ADDR (DMAC_AHB__BASE_ADDR + 0x380ULL)
#define DMAC_AHB__SGLRQDSTREG__NUM  0x1

#define DMAC_AHB__SGLRQDSTREG__DST_SGLREQ__SHIFT    0
#define DMAC_AHB__SGLRQDSTREG__DST_SGLREQ_WE__SHIFT    8
#define DMAC_AHB__SGLRQDSTREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__SGLRQDSTREG__DST_SGLREQ__MASK    0x000000ff
#define DMAC_AHB__SGLRQDSTREG__DST_SGLREQ_WE__MASK    0x0000ff00
#define DMAC_AHB__SGLRQDSTREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__SGLRQDSTREG__DST_SGLREQ__POR_VALUE    0x0
#define DMAC_AHB__SGLRQDSTREG__DST_SGLREQ_WE__POR_VALUE    0x0
#define DMAC_AHB__SGLRQDSTREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LstSrcReg
// Source Last Transaction Request register. A bit is assigned for each channel in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lstsrc : 8;
        unsigned lstsrc_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__LSTSRCREG__ACC_T;

#define DMAC_AHB__LSTSRCREG__ADDR (DMAC_AHB__BASE_ADDR + 0x388ULL)
#define DMAC_AHB__LSTSRCREG__NUM  0x1

#define DMAC_AHB__LSTSRCREG__LSTSRC__SHIFT    0
#define DMAC_AHB__LSTSRCREG__LSTSRC_WE__SHIFT    8
#define DMAC_AHB__LSTSRCREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__LSTSRCREG__LSTSRC__MASK    0x000000ff
#define DMAC_AHB__LSTSRCREG__LSTSRC_WE__MASK    0x0000ff00
#define DMAC_AHB__LSTSRCREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__LSTSRCREG__LSTSRC__POR_VALUE    0x0
#define DMAC_AHB__LSTSRCREG__LSTSRC_WE__POR_VALUE    0x0
#define DMAC_AHB__LSTSRCREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LstDstReg
// Destination Last Transaction Request register. A bit is assigned for each channel in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lstdst : 8;
        unsigned lstdst_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__LSTDSTREG__ACC_T;

#define DMAC_AHB__LSTDSTREG__ADDR (DMAC_AHB__BASE_ADDR + 0x390ULL)
#define DMAC_AHB__LSTDSTREG__NUM  0x1

#define DMAC_AHB__LSTDSTREG__LSTDST__SHIFT    0
#define DMAC_AHB__LSTDSTREG__LSTDST_WE__SHIFT    8
#define DMAC_AHB__LSTDSTREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__LSTDSTREG__LSTDST__MASK    0x000000ff
#define DMAC_AHB__LSTDSTREG__LSTDST_WE__MASK    0x0000ff00
#define DMAC_AHB__LSTDSTREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__LSTDSTREG__LSTDST__POR_VALUE    0x0
#define DMAC_AHB__LSTDSTREG__LSTDST_WE__POR_VALUE    0x0
#define DMAC_AHB__LSTDSTREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DmaCfgReg
// DW_ahb_dmac Configuration Register. This register is used to enable the DW_ahb_dmac, which must be done before any channel activity can begin.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dma_en : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} DMAC_AHB__DMACFGREG__ACC_T;

#define DMAC_AHB__DMACFGREG__ADDR (DMAC_AHB__BASE_ADDR + 0x398ULL)
#define DMAC_AHB__DMACFGREG__NUM  0x1

#define DMAC_AHB__DMACFGREG__DMA_EN__SHIFT    0
#define DMAC_AHB__DMACFGREG__RESERVED_31_1__SHIFT    1

#define DMAC_AHB__DMACFGREG__DMA_EN__MASK    0x00000001
#define DMAC_AHB__DMACFGREG__RESERVED_31_1__MASK    0xfffffffe

#define DMAC_AHB__DMACFGREG__DMA_EN__POR_VALUE    0x0
#define DMAC_AHB__DMACFGREG__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ChEnReg
// DW_ahb_dmac Channel Enable Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch_en : 8;
        unsigned ch_en_we : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} DMAC_AHB__CHENREG__ACC_T;

#define DMAC_AHB__CHENREG__ADDR (DMAC_AHB__BASE_ADDR + 0x3A0ULL)
#define DMAC_AHB__CHENREG__NUM  0x1

#define DMAC_AHB__CHENREG__CH_EN__SHIFT    0
#define DMAC_AHB__CHENREG__CH_EN_WE__SHIFT    8
#define DMAC_AHB__CHENREG__RESERVED_31_16__SHIFT    16

#define DMAC_AHB__CHENREG__CH_EN__MASK    0x000000ff
#define DMAC_AHB__CHENREG__CH_EN_WE__MASK    0x0000ff00
#define DMAC_AHB__CHENREG__RESERVED_31_16__MASK    0xffff0000

#define DMAC_AHB__CHENREG__CH_EN__POR_VALUE    0x0
#define DMAC_AHB__CHENREG__CH_EN_WE__POR_VALUE    0x0
#define DMAC_AHB__CHENREG__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DmaIdReg
// DW_ahb_dmac ID registe. which is a read-only register that reads back the coreConsultant-configured hardcoded ID number.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dma_id : 32;
    };
    unsigned reg;
} DMAC_AHB__DMAIDREG__ACC_T;

#define DMAC_AHB__DMAIDREG__ADDR (DMAC_AHB__BASE_ADDR + 0x3A8ULL)
#define DMAC_AHB__DMAIDREG__NUM  0x1

#define DMAC_AHB__DMAIDREG__DMA_ID__SHIFT    0

#define DMAC_AHB__DMAIDREG__DMA_ID__MASK    0xffffffff

#define DMAC_AHB__DMAIDREG__DMA_ID__POR_VALUE    0x000a9000


///////////////////////////////////////////////////////
// Register: DmaTestReg
// DMA Test registers. This register is used to put the AHB slave interface into test mode, during which the readback value of the writable registers match the value written.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned test_slv_if : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} DMAC_AHB__DMATESTREG__ACC_T;

#define DMAC_AHB__DMATESTREG__ADDR (DMAC_AHB__BASE_ADDR + 0x3B0ULL)
#define DMAC_AHB__DMATESTREG__NUM  0x1

#define DMAC_AHB__DMATESTREG__TEST_SLV_IF__SHIFT    0
#define DMAC_AHB__DMATESTREG__RESERVED_31_1__SHIFT    1

#define DMAC_AHB__DMATESTREG__TEST_SLV_IF__MASK    0x00000001
#define DMAC_AHB__DMATESTREG__RESERVED_31_1__MASK    0xfffffffe

#define DMAC_AHB__DMATESTREG__TEST_SLV_IF__POR_VALUE    0x0
#define DMAC_AHB__DMATESTREG__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_6
// DW_ahb_dmac Component Parameters Register 6. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch7_dtw : 3;
        unsigned ch7_stw : 3;
        unsigned ch7_stat_dst : 1;
        unsigned ch7_stat_src : 1;
        unsigned ch7_dst_sca_en : 1;
        unsigned ch7_src_gat_en : 1;
        unsigned ch7_lock_en : 1;
        unsigned ch7_multi_blk_en : 1;
        unsigned ch7_ctl_wb_en : 1;
        unsigned ch7_hc_llp : 1;
        unsigned ch7_fc : 2;
        unsigned ch7_max_mult_size : 3;
        unsigned ch7_dms : 3;
        unsigned ch7_lms : 3;
        unsigned ch7_sms : 3;
        unsigned ch7_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_6__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_6__ADDR (DMAC_AHB__BASE_ADDR + 0x3CCULL)
#define DMAC_AHB__DMA_COMP_PARAMS_6__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_6__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_6__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_6__CH7_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_6__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_5_LOWER
// Lower 32-bit DW_ahb_dmac Component Parameters Register 5. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch6_dtw : 3;
        unsigned ch6_stw : 3;
        unsigned ch6_stat_dst : 1;
        unsigned ch6_stat_src : 1;
        unsigned ch6_dst_sca_en : 1;
        unsigned ch6_src_gat_en : 1;
        unsigned ch6_lock_en : 1;
        unsigned ch6_multi_blk_en : 1;
        unsigned ch6_ctl_wb_en : 1;
        unsigned ch6_hc_llp : 1;
        unsigned ch6_fc : 2;
        unsigned ch6_max_mult_size : 3;
        unsigned ch6_dms : 3;
        unsigned ch6_lms : 3;
        unsigned ch6_sms : 3;
        unsigned ch6_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x3D0ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__CH6_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_5_LOWER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_5_UPPER
// Upper 32-bit DW_ahb_dmac Component Parameters Register 5. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch5_dtw : 3;
        unsigned ch5_stw : 3;
        unsigned ch5_stat_dst : 1;
        unsigned ch5_stat_src : 1;
        unsigned ch5_dst_sca_en : 1;
        unsigned ch5_src_gat_en : 1;
        unsigned ch5_lock_en : 1;
        unsigned ch5_multi_blk_en : 1;
        unsigned ch5_ctl_wb_en : 1;
        unsigned ch5_hc_llp : 1;
        unsigned ch5_fc : 2;
        unsigned ch5_max_mult_size : 3;
        unsigned ch5_dms : 3;
        unsigned ch5_lms : 3;
        unsigned ch5_sms : 3;
        unsigned ch5_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x3D4ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__CH5_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_5_UPPER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_4_LOWER
// Lower 32-bit DW_ahb_dmac Component Parameters Register 4. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch4_dtw : 3;
        unsigned ch4_stw : 3;
        unsigned ch4_stat_dst : 1;
        unsigned ch4_stat_src : 1;
        unsigned ch4_dst_sca_en : 1;
        unsigned ch4_src_gat_en : 1;
        unsigned ch4_lock_en : 1;
        unsigned ch4_multi_blk_en : 1;
        unsigned ch4_ctl_wb_en : 1;
        unsigned ch4_hc_llp : 1;
        unsigned ch4_fc : 2;
        unsigned ch4_max_mult_size : 3;
        unsigned ch4_dms : 3;
        unsigned ch4_lms : 3;
        unsigned ch4_sms : 3;
        unsigned ch4_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x3D8ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__CH4_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_4_LOWER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_4_UPPER
// Upper 32-bit DW_ahb_dmac Component Parameters Register 4. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch3_dtw : 3;
        unsigned ch3_stw : 3;
        unsigned ch3_stat_dst : 1;
        unsigned ch3_stat_src : 1;
        unsigned ch3_dst_sca_en : 1;
        unsigned ch3_src_gat_en : 1;
        unsigned ch3_lock_en : 1;
        unsigned ch3_multi_blk_en : 1;
        unsigned ch3_ctl_wb_en : 1;
        unsigned ch3_hc_llp : 1;
        unsigned ch3_fc : 2;
        unsigned ch3_max_mult_size : 3;
        unsigned ch3_dms : 3;
        unsigned ch3_lms : 3;
        unsigned ch3_sms : 3;
        unsigned ch3_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x3DCULL)
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__CH3_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_4_UPPER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_3_LOWER
// Lower 32-bit DW_ahb_dmac Component Parameters Register 3. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch2_dtw : 3;
        unsigned ch2_stw : 3;
        unsigned ch2_stat_dst : 1;
        unsigned ch2_stat_src : 1;
        unsigned ch2_dst_sca_en : 1;
        unsigned ch2_src_gat_en : 1;
        unsigned ch2_lock_en : 1;
        unsigned ch2_multi_blk_en : 1;
        unsigned ch2_ctl_wb_en : 1;
        unsigned ch2_hc_llp : 1;
        unsigned ch2_fc : 2;
        unsigned ch2_max_mult_size : 3;
        unsigned ch2_dms : 3;
        unsigned ch2_lms : 3;
        unsigned ch2_sms : 3;
        unsigned ch2_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x3E0ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__CH2_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_3_LOWER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_3_UPPER
// Upper 32-bit DW_ahb_dmac Component Parameters Register 3. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch1_dtw : 3;
        unsigned ch1_stw : 3;
        unsigned ch1_stat_dst : 1;
        unsigned ch1_stat_src : 1;
        unsigned ch1_dst_sca_en : 1;
        unsigned ch1_src_gat_en : 1;
        unsigned ch1_lock_en : 1;
        unsigned ch1_multi_blk_en : 1;
        unsigned ch1_ctl_wb_en : 1;
        unsigned ch1_hc_llp : 1;
        unsigned ch1_fc : 2;
        unsigned ch1_max_mult_size : 3;
        unsigned ch1_dms : 3;
        unsigned ch1_lms : 3;
        unsigned ch1_sms : 3;
        unsigned ch1_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x3E4ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__CH1_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_3_UPPER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_2_LOWER
// Lower 32-bit DW_ahb_dmac Component Parameters Register 2. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch0_dtw : 3;
        unsigned ch0_stw : 3;
        unsigned ch0_stat_dst : 1;
        unsigned ch0_stat_src : 1;
        unsigned ch0_dst_sca_en : 1;
        unsigned ch0_src_gat_en : 1;
        unsigned ch0_lock_en : 1;
        unsigned ch0_multi_blk_en : 1;
        unsigned ch0_ctl_wb_en : 1;
        unsigned ch0_hc_llp : 1;
        unsigned ch0_fc : 2;
        unsigned ch0_max_mult_size : 3;
        unsigned ch0_dms : 3;
        unsigned ch0_lms : 3;
        unsigned ch0_sms : 3;
        unsigned ch0_fifo_depth : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x3E8ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DTW__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STW__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STAT_DST__SHIFT    6
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STAT_SRC__SHIFT    7
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DST_SCA_EN__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_SRC_GAT_EN__SHIFT    9
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_LOCK_EN__SHIFT    10
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_MULTI_BLK_EN__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_CTL_WB_EN__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_HC_LLP__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_FC__SHIFT    14
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_MAX_MULT_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DMS__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_LMS__SHIFT    22
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_SMS__SHIFT    25
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_FIFO_DEPTH__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__RESERVED_31__SHIFT    31

#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DTW__MASK    0x00000007
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STW__MASK    0x00000038
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STAT_DST__MASK    0x00000040
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STAT_SRC__MASK    0x00000080
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DST_SCA_EN__MASK    0x00000100
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_SRC_GAT_EN__MASK    0x00000200
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_LOCK_EN__MASK    0x00000400
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_MULTI_BLK_EN__MASK    0x00000800
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_CTL_WB_EN__MASK    0x00001000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_HC_LLP__MASK    0x00002000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_FC__MASK    0x0000c000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_MAX_MULT_SIZE__MASK    0x00070000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DMS__MASK    0x00380000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_LMS__MASK    0x01c00000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_SMS__MASK    0x0e000000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_FIFO_DEPTH__MASK    0x70000000
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__RESERVED_31__MASK    0x80000000

#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DTW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STW__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STAT_DST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_STAT_SRC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DST_SCA_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_SRC_GAT_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_LOCK_EN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_MULTI_BLK_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_CTL_WB_EN__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_HC_LLP__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_FC__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_MAX_MULT_SIZE__POR_VALUE    0x6
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_DMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_LMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_SMS__POR_VALUE    0x4
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__CH0_FIFO_DEPTH__POR_VALUE    0x3
#define DMAC_AHB__DMA_COMP_PARAMS_2_LOWER__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_2_UPPER
// Upper 32-bit DW_ahb_dmac Component Parameters Register 2. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch0_multi_blk_type : 4;
        unsigned ch1_multi_blk_type : 4;
        unsigned ch2_multi_blk_type : 4;
        unsigned ch3_multi_blk_type : 4;
        unsigned ch4_multi_blk_type : 4;
        unsigned ch5_multi_blk_type : 4;
        unsigned ch6_multi_blk_type : 4;
        unsigned ch7_multi_blk_type : 4;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x3ECULL)
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH0_MULTI_BLK_TYPE__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH1_MULTI_BLK_TYPE__SHIFT    4
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH2_MULTI_BLK_TYPE__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH3_MULTI_BLK_TYPE__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH4_MULTI_BLK_TYPE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH5_MULTI_BLK_TYPE__SHIFT    20
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH6_MULTI_BLK_TYPE__SHIFT    24
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH7_MULTI_BLK_TYPE__SHIFT    28

#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH0_MULTI_BLK_TYPE__MASK    0x0000000f
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH1_MULTI_BLK_TYPE__MASK    0x000000f0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH2_MULTI_BLK_TYPE__MASK    0x00000f00
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH3_MULTI_BLK_TYPE__MASK    0x0000f000
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH4_MULTI_BLK_TYPE__MASK    0x000f0000
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH5_MULTI_BLK_TYPE__MASK    0x00f00000
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH6_MULTI_BLK_TYPE__MASK    0x0f000000
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH7_MULTI_BLK_TYPE__MASK    0xf0000000

#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH0_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH1_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH2_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH3_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH4_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH5_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH6_MULTI_BLK_TYPE__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_2_UPPER__CH7_MULTI_BLK_TYPE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_1_LOWER
// Lower 32-bit DW_ahb_dmac Component Parameters Register 1. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ch0_max_blk_size : 4;
        unsigned ch1_max_blk_size : 4;
        unsigned ch2_max_blk_size : 4;
        unsigned ch3_max_blk_size : 4;
        unsigned ch4_max_blk_size : 4;
        unsigned ch5_max_blk_size : 4;
        unsigned ch6_max_blk_size : 4;
        unsigned ch7_max_blk_size : 4;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x3F0ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH0_MAX_BLK_SIZE__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH1_MAX_BLK_SIZE__SHIFT    4
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH2_MAX_BLK_SIZE__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH3_MAX_BLK_SIZE__SHIFT    12
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH4_MAX_BLK_SIZE__SHIFT    16
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH5_MAX_BLK_SIZE__SHIFT    20
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH6_MAX_BLK_SIZE__SHIFT    24
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH7_MAX_BLK_SIZE__SHIFT    28

#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH0_MAX_BLK_SIZE__MASK    0x0000000f
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH1_MAX_BLK_SIZE__MASK    0x000000f0
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH2_MAX_BLK_SIZE__MASK    0x00000f00
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH3_MAX_BLK_SIZE__MASK    0x0000f000
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH4_MAX_BLK_SIZE__MASK    0x000f0000
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH5_MAX_BLK_SIZE__MASK    0x00f00000
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH6_MAX_BLK_SIZE__MASK    0x0f000000
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH7_MAX_BLK_SIZE__MASK    0xf0000000

#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH0_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH1_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH2_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH3_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH4_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH5_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH6_MAX_BLK_SIZE__POR_VALUE    0xa
#define DMAC_AHB__DMA_COMP_PARAMS_1_LOWER__CH7_MAX_BLK_SIZE__POR_VALUE    0xa


///////////////////////////////////////////////////////
// Register: DMA_COMP_PARAMS_1_UPPER
// Upper 32-bit DW_ahb_dmac Component Parameters Register 1. This register contains encoded information about the component parameter settings.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned big_endian : 1;
        unsigned intr_io : 2;
        unsigned max_abrst : 1;
        unsigned reserved_7_4 : 4;
        unsigned num_channels : 3;
        unsigned num_master_int : 2;
        unsigned s_hdata_width : 2;
        unsigned m4_hdata_width : 2;
        unsigned m3_hdata_width : 2;
        unsigned m2_hdata_width : 2;
        unsigned m1_hdata_width : 2;
        unsigned num_hs_int : 5;
        unsigned add_encoded_params : 1;
        unsigned static_endian_select : 1;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__ACC_T;

#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x3F4ULL)
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM  0x1

#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__BIG_ENDIAN__SHIFT    0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__INTR_IO__SHIFT    1
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__MAX_ABRST__SHIFT    3
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__RESERVED_7_4__SHIFT    4
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_CHANNELS__SHIFT    8
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_MASTER_INT__SHIFT    11
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__S_HDATA_WIDTH__SHIFT    13
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M4_HDATA_WIDTH__SHIFT    15
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M3_HDATA_WIDTH__SHIFT    17
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M2_HDATA_WIDTH__SHIFT    19
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M1_HDATA_WIDTH__SHIFT    21
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_HS_INT__SHIFT    23
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__ADD_ENCODED_PARAMS__SHIFT    28
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__STATIC_ENDIAN_SELECT__SHIFT    29
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__RESERVED_31_30__SHIFT    30

#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__BIG_ENDIAN__MASK    0x00000001
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__INTR_IO__MASK    0x00000006
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__MAX_ABRST__MASK    0x00000008
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__RESERVED_7_4__MASK    0x000000f0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_CHANNELS__MASK    0x00000700
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_MASTER_INT__MASK    0x00001800
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__S_HDATA_WIDTH__MASK    0x00006000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M4_HDATA_WIDTH__MASK    0x00018000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M3_HDATA_WIDTH__MASK    0x00060000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M2_HDATA_WIDTH__MASK    0x00180000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M1_HDATA_WIDTH__MASK    0x00600000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_HS_INT__MASK    0x0f800000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__ADD_ENCODED_PARAMS__MASK    0x10000000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__STATIC_ENDIAN_SELECT__MASK    0x20000000
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__RESERVED_31_30__MASK    0xc0000000

#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__BIG_ENDIAN__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__INTR_IO__POR_VALUE    0x2
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__MAX_ABRST__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__RESERVED_7_4__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_CHANNELS__POR_VALUE    0x7
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_MASTER_INT__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__S_HDATA_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M4_HDATA_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M3_HDATA_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M2_HDATA_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__M1_HDATA_WIDTH__POR_VALUE    0x0
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__NUM_HS_INT__POR_VALUE    0x10
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__STATIC_ENDIAN_SELECT__POR_VALUE    0x1
#define DMAC_AHB__DMA_COMP_PARAMS_1_UPPER__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DmaCompsID_LOWER
// Lower 32-bit DMA Component ID register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dma_comp_type : 32;
    };
    unsigned reg;
} DMAC_AHB__DMACOMPSID_LOWER__ACC_T;

#define DMAC_AHB__DMACOMPSID_LOWER__ADDR (DMAC_AHB__BASE_ADDR + 0x3F8ULL)
#define DMAC_AHB__DMACOMPSID_LOWER__NUM  0x1

#define DMAC_AHB__DMACOMPSID_LOWER__DMA_COMP_TYPE__SHIFT    0

#define DMAC_AHB__DMACOMPSID_LOWER__DMA_COMP_TYPE__MASK    0xffffffff

#define DMAC_AHB__DMACOMPSID_LOWER__DMA_COMP_TYPE__POR_VALUE    0x44571110


///////////////////////////////////////////////////////
// Register: DmaCompsID_UPPER
// Upper 32-bit DMA Component ID register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dma_comp_version : 32;
    };
    unsigned reg;
} DMAC_AHB__DMACOMPSID_UPPER__ACC_T;

#define DMAC_AHB__DMACOMPSID_UPPER__ADDR (DMAC_AHB__BASE_ADDR + 0x3FCULL)
#define DMAC_AHB__DMACOMPSID_UPPER__NUM  0x1

#define DMAC_AHB__DMACOMPSID_UPPER__DMA_COMP_VERSION__SHIFT    0

#define DMAC_AHB__DMACOMPSID_UPPER__DMA_COMP_VERSION__MASK    0xffffffff

#define DMAC_AHB__DMACOMPSID_UPPER__DMA_COMP_VERSION__POR_VALUE    0x3232332a



#define GBE__GBE0__BASE_ADDR 0xF8100000ULL

///////////////////////////////////////////////////////
// Register: DMA_Mode
// Tx Packet Count Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned swr : 1;
        unsigned da : 1;
        unsigned reserved_4_2 : 3;
        unsigned reserved_7_5 : 3;
        unsigned reserved_8 : 1;
        unsigned arbc : 1;
        unsigned reserved_10 : 1;
        unsigned txpr : 1;
        unsigned pr : 3;
        unsigned reserved_15 : 1;
        unsigned intm : 2;
        unsigned reserved_31_18 : 14;
    };
    unsigned reg;
} GBE__DMA_MODE__ACC_T;

#define GBE__GBE0__DMA_MODE__ADDR (GBE__GBE0__BASE_ADDR + 0x1000ULL)
#define GBE__GBE0__DMA_MODE__NUM  0x1

#define GBE__GBE0__DMA_MODE__SWR__SHIFT    0
#define GBE__GBE0__DMA_MODE__DA__SHIFT    1
#define GBE__GBE0__DMA_MODE__RESERVED_4_2__SHIFT    2
#define GBE__GBE0__DMA_MODE__RESERVED_7_5__SHIFT    5
#define GBE__GBE0__DMA_MODE__RESERVED_8__SHIFT    8
#define GBE__GBE0__DMA_MODE__ARBC__SHIFT    9
#define GBE__GBE0__DMA_MODE__RESERVED_10__SHIFT    10
#define GBE__GBE0__DMA_MODE__TXPR__SHIFT    11
#define GBE__GBE0__DMA_MODE__PR__SHIFT    12
#define GBE__GBE0__DMA_MODE__RESERVED_15__SHIFT    15
#define GBE__GBE0__DMA_MODE__INTM__SHIFT    16
#define GBE__GBE0__DMA_MODE__RESERVED_31_18__SHIFT    18

#define GBE__GBE0__DMA_MODE__SWR__MASK    0x00000001
#define GBE__GBE0__DMA_MODE__DA__MASK    0x00000002
#define GBE__GBE0__DMA_MODE__RESERVED_4_2__MASK    0x0000001c
#define GBE__GBE0__DMA_MODE__RESERVED_7_5__MASK    0x000000e0
#define GBE__GBE0__DMA_MODE__RESERVED_8__MASK    0x00000100
#define GBE__GBE0__DMA_MODE__ARBC__MASK    0x00000200
#define GBE__GBE0__DMA_MODE__RESERVED_10__MASK    0x00000400
#define GBE__GBE0__DMA_MODE__TXPR__MASK    0x00000800
#define GBE__GBE0__DMA_MODE__PR__MASK    0x00007000
#define GBE__GBE0__DMA_MODE__RESERVED_15__MASK    0x00008000
#define GBE__GBE0__DMA_MODE__INTM__MASK    0x00030000
#define GBE__GBE0__DMA_MODE__RESERVED_31_18__MASK    0xfffc0000

#define GBE__GBE0__DMA_MODE__SWR__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__DA__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__RESERVED_4_2__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__RESERVED_7_5__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__RESERVED_8__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__ARBC__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__RESERVED_10__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__TXPR__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__PR__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__INTM__POR_VALUE    0x0
#define GBE__GBE0__DMA_MODE__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_SysBus_Mode
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fb : 1;
        unsigned reserved_11_1 : 11;
        unsigned aal : 1;
        unsigned reserved_13 : 1;
        unsigned mb : 1;
        unsigned rb : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__DMA_SYSBUS_MODE__ACC_T;

#define GBE__GBE0__DMA_SYSBUS_MODE__ADDR (GBE__GBE0__BASE_ADDR + 0x1004ULL)
#define GBE__GBE0__DMA_SYSBUS_MODE__NUM  0x1

#define GBE__GBE0__DMA_SYSBUS_MODE__FB__SHIFT    0
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_11_1__SHIFT    1
#define GBE__GBE0__DMA_SYSBUS_MODE__AAL__SHIFT    12
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_13__SHIFT    13
#define GBE__GBE0__DMA_SYSBUS_MODE__MB__SHIFT    14
#define GBE__GBE0__DMA_SYSBUS_MODE__RB__SHIFT    15
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__DMA_SYSBUS_MODE__FB__MASK    0x00000001
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_11_1__MASK    0x00000ffe
#define GBE__GBE0__DMA_SYSBUS_MODE__AAL__MASK    0x00001000
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_13__MASK    0x00002000
#define GBE__GBE0__DMA_SYSBUS_MODE__MB__MASK    0x00004000
#define GBE__GBE0__DMA_SYSBUS_MODE__RB__MASK    0x00008000
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__DMA_SYSBUS_MODE__FB__POR_VALUE    0x0
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_11_1__POR_VALUE    0x0
#define GBE__GBE0__DMA_SYSBUS_MODE__AAL__POR_VALUE    0x0
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_13__POR_VALUE    0x0
#define GBE__GBE0__DMA_SYSBUS_MODE__MB__POR_VALUE    0x0
#define GBE__GBE0__DMA_SYSBUS_MODE__RB__POR_VALUE    0x0
#define GBE__GBE0__DMA_SYSBUS_MODE__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_Interrupt_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dc0is : 1;
        unsigned reserved_15_1 : 15;
        unsigned mtlis : 1;
        unsigned macis : 1;
        unsigned reserved_31_18 : 14;
    };
    unsigned reg;
} GBE__DMA_INTERRUPT_STATUS__ACC_T;

#define GBE__GBE0__DMA_INTERRUPT_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0x1008ULL)
#define GBE__GBE0__DMA_INTERRUPT_STATUS__NUM  0x1

#define GBE__GBE0__DMA_INTERRUPT_STATUS__DC0IS__SHIFT    0
#define GBE__GBE0__DMA_INTERRUPT_STATUS__RESERVED_15_1__SHIFT    1
#define GBE__GBE0__DMA_INTERRUPT_STATUS__MTLIS__SHIFT    16
#define GBE__GBE0__DMA_INTERRUPT_STATUS__MACIS__SHIFT    17
#define GBE__GBE0__DMA_INTERRUPT_STATUS__RESERVED_31_18__SHIFT    18

#define GBE__GBE0__DMA_INTERRUPT_STATUS__DC0IS__MASK    0x00000001
#define GBE__GBE0__DMA_INTERRUPT_STATUS__RESERVED_15_1__MASK    0x0000fffe
#define GBE__GBE0__DMA_INTERRUPT_STATUS__MTLIS__MASK    0x00010000
#define GBE__GBE0__DMA_INTERRUPT_STATUS__MACIS__MASK    0x00020000
#define GBE__GBE0__DMA_INTERRUPT_STATUS__RESERVED_31_18__MASK    0xfffc0000

#define GBE__GBE0__DMA_INTERRUPT_STATUS__DC0IS__POR_VALUE    0x0
#define GBE__GBE0__DMA_INTERRUPT_STATUS__RESERVED_15_1__POR_VALUE    0x0
#define GBE__GBE0__DMA_INTERRUPT_STATUS__MTLIS__POR_VALUE    0x0
#define GBE__GBE0__DMA_INTERRUPT_STATUS__MACIS__POR_VALUE    0x0
#define GBE__GBE0__DMA_INTERRUPT_STATUS__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_Debug_Status0
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned axwhsts : 1;
        unsigned reserved_7_1 : 7;
        unsigned rps0 : 4;
        unsigned tps0 : 4;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__DMA_DEBUG_STATUS0__ACC_T;

#define GBE__GBE0__DMA_DEBUG_STATUS0__ADDR (GBE__GBE0__BASE_ADDR + 0x100CULL)
#define GBE__GBE0__DMA_DEBUG_STATUS0__NUM  0x1

#define GBE__GBE0__DMA_DEBUG_STATUS0__AXWHSTS__SHIFT    0
#define GBE__GBE0__DMA_DEBUG_STATUS0__RESERVED_7_1__SHIFT    1
#define GBE__GBE0__DMA_DEBUG_STATUS0__RPS0__SHIFT    8
#define GBE__GBE0__DMA_DEBUG_STATUS0__TPS0__SHIFT    12
#define GBE__GBE0__DMA_DEBUG_STATUS0__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__DMA_DEBUG_STATUS0__AXWHSTS__MASK    0x00000001
#define GBE__GBE0__DMA_DEBUG_STATUS0__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE0__DMA_DEBUG_STATUS0__RPS0__MASK    0x00000f00
#define GBE__GBE0__DMA_DEBUG_STATUS0__TPS0__MASK    0x0000f000
#define GBE__GBE0__DMA_DEBUG_STATUS0__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__DMA_DEBUG_STATUS0__AXWHSTS__POR_VALUE    0x0
#define GBE__GBE0__DMA_DEBUG_STATUS0__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE0__DMA_DEBUG_STATUS0__RPS0__POR_VALUE    0x0
#define GBE__GBE0__DMA_DEBUG_STATUS0__TPS0__POR_VALUE    0x0
#define GBE__GBE0__DMA_DEBUG_STATUS0__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Control
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mss : 14;
        unsigned reserved_15_14 : 2;
        unsigned pblx8 : 1;
        unsigned reserved_17 : 1;
        unsigned dsl : 3;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} GBE__DMA_CH0_CONTROL__ACC_T;

#define GBE__GBE0__DMA_CH0_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0x1100ULL)
#define GBE__GBE0__DMA_CH0_CONTROL__NUM  0x1

#define GBE__GBE0__DMA_CH0_CONTROL__MSS__SHIFT    0
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_15_14__SHIFT    14
#define GBE__GBE0__DMA_CH0_CONTROL__PBLX8__SHIFT    16
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_17__SHIFT    17
#define GBE__GBE0__DMA_CH0_CONTROL__DSL__SHIFT    18
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_31_21__SHIFT    21

#define GBE__GBE0__DMA_CH0_CONTROL__MSS__MASK    0x00003fff
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_15_14__MASK    0x0000c000
#define GBE__GBE0__DMA_CH0_CONTROL__PBLX8__MASK    0x00010000
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_17__MASK    0x00020000
#define GBE__GBE0__DMA_CH0_CONTROL__DSL__MASK    0x001c0000
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_31_21__MASK    0xffe00000

#define GBE__GBE0__DMA_CH0_CONTROL__MSS__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_15_14__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_CONTROL__PBLX8__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_17__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_CONTROL__DSL__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_CONTROL__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Tx_Control
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned st : 1;
        unsigned reserved_3_1 : 3;
        unsigned osf : 1;
        unsigned reserved_11_5 : 7;
        unsigned tse : 1;
        unsigned reserved_15_13 : 3;
        unsigned txpbl : 6;
        unsigned etic : 1;
        unsigned reserved_31_23 : 9;
    };
    unsigned reg;
} GBE__DMA_CH0_TX_CONTROL__ACC_T;

#define GBE__GBE0__DMA_CH0_TX_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0x1104ULL)
#define GBE__GBE0__DMA_CH0_TX_CONTROL__NUM  0x1

#define GBE__GBE0__DMA_CH0_TX_CONTROL__ST__SHIFT    0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_3_1__SHIFT    1
#define GBE__GBE0__DMA_CH0_TX_CONTROL__OSF__SHIFT    4
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_11_5__SHIFT    5
#define GBE__GBE0__DMA_CH0_TX_CONTROL__TSE__SHIFT    12
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_15_13__SHIFT    13
#define GBE__GBE0__DMA_CH0_TX_CONTROL__TXPBL__SHIFT    16
#define GBE__GBE0__DMA_CH0_TX_CONTROL__ETIC__SHIFT    22
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_31_23__SHIFT    23

#define GBE__GBE0__DMA_CH0_TX_CONTROL__ST__MASK    0x00000001
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_3_1__MASK    0x0000000e
#define GBE__GBE0__DMA_CH0_TX_CONTROL__OSF__MASK    0x00000010
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_11_5__MASK    0x00000fe0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__TSE__MASK    0x00001000
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_15_13__MASK    0x0000e000
#define GBE__GBE0__DMA_CH0_TX_CONTROL__TXPBL__MASK    0x003f0000
#define GBE__GBE0__DMA_CH0_TX_CONTROL__ETIC__MASK    0x00400000
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_31_23__MASK    0xff800000

#define GBE__GBE0__DMA_CH0_TX_CONTROL__ST__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_3_1__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__OSF__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_11_5__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__TSE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_15_13__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__TXPBL__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__ETIC__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TX_CONTROL__RESERVED_31_23__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Rx_Control
//  
// Rx Packet Flush.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sr : 1;
        unsigned rbsz_x_0 : 2;
        unsigned rbsz_13_y : 12;
        unsigned reserved_15 : 1;
        unsigned rxpbl : 6;
        unsigned eric : 1;
        unsigned reserved_30_23 : 8;
        unsigned rpf : 1;
    };
    unsigned reg;
} GBE__DMA_CH0_RX_CONTROL__ACC_T;

#define GBE__GBE0__DMA_CH0_RX_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0x1108ULL)
#define GBE__GBE0__DMA_CH0_RX_CONTROL__NUM  0x1

#define GBE__GBE0__DMA_CH0_RX_CONTROL__SR__SHIFT    0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RBSZ_X_0__SHIFT    1
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RBSZ_13_Y__SHIFT    3
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RESERVED_15__SHIFT    15
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RXPBL__SHIFT    16
#define GBE__GBE0__DMA_CH0_RX_CONTROL__ERIC__SHIFT    22
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RESERVED_30_23__SHIFT    23
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RPF__SHIFT    31

#define GBE__GBE0__DMA_CH0_RX_CONTROL__SR__MASK    0x00000001
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RBSZ_X_0__MASK    0x00000006
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RBSZ_13_Y__MASK    0x00007ff8
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RESERVED_15__MASK    0x00008000
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RXPBL__MASK    0x003f0000
#define GBE__GBE0__DMA_CH0_RX_CONTROL__ERIC__MASK    0x00400000
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RESERVED_30_23__MASK    0x7f800000
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RPF__MASK    0x80000000

#define GBE__GBE0__DMA_CH0_RX_CONTROL__SR__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RBSZ_X_0__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RBSZ_13_Y__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RXPBL__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__ERIC__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RESERVED_30_23__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_CONTROL__RPF__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_TxDesc_List_Address
// Start of Transmit List
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_lsb : 2;
        unsigned tdesla : 30;
    };
    unsigned reg;
} GBE__DMA_CH0_TXDESC_LIST_ADDRESS__ACC_T;

#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__ADDR (GBE__GBE0__BASE_ADDR + 0x1114ULL)
#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__NUM  0x1

#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__RESERVED_LSB__SHIFT    0
#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__TDESLA__SHIFT    2

#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__TDESLA__MASK    0xfffffffc

#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TXDESC_LIST_ADDRESS__TDESLA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RxDesc_List_Address
// Start of Receive List
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_lsb : 2;
        unsigned rdesla : 30;
    };
    unsigned reg;
} GBE__DMA_CH0_RXDESC_LIST_ADDRESS__ACC_T;

#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__ADDR (GBE__GBE0__BASE_ADDR + 0x111CULL)
#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__NUM  0x1

#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__RESERVED_LSB__SHIFT    0
#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__RDESLA__SHIFT    2

#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__RDESLA__MASK    0xfffffffc

#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RXDESC_LIST_ADDRESS__RDESLA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_TxDesc_Tail_Pointer
// Transmit Descriptor Tail Pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_lsb : 2;
        unsigned tdtp : 30;
    };
    unsigned reg;
} GBE__DMA_CH0_TXDESC_TAIL_POINTER__ACC_T;

#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__ADDR (GBE__GBE0__BASE_ADDR + 0x1120ULL)
#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__NUM  0x1

#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__RESERVED_LSB__SHIFT    0
#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__TDTP__SHIFT    2

#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__TDTP__MASK    0xfffffffc

#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TXDESC_TAIL_POINTER__TDTP__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RxDesc_Tail_Pointer
// Receive Descriptor Tail Pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_lsb : 2;
        unsigned rdtp : 30;
    };
    unsigned reg;
} GBE__DMA_CH0_RXDESC_TAIL_POINTER__ACC_T;

#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__ADDR (GBE__GBE0__BASE_ADDR + 0x1128ULL)
#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__NUM  0x1

#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__RESERVED_LSB__SHIFT    0
#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__RDTP__SHIFT    2

#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__RDTP__MASK    0xfffffffc

#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RXDESC_TAIL_POINTER__RDTP__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_TxDesc_Ring_Length
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tdrl : 10;
        unsigned reserved_31_10 : 22;
    };
    unsigned reg;
} GBE__DMA_CH0_TXDESC_RING_LENGTH__ACC_T;

#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__ADDR (GBE__GBE0__BASE_ADDR + 0x112CULL)
#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__NUM  0x1

#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__TDRL__SHIFT    0
#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__RESERVED_31_10__SHIFT    10

#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__TDRL__MASK    0x000003ff
#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__RESERVED_31_10__MASK    0xfffffc00

#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__TDRL__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_TXDESC_RING_LENGTH__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RxDesc_Ring_Length
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rdrl : 10;
        unsigned reserved_31_10 : 22;
    };
    unsigned reg;
} GBE__DMA_CH0_RXDESC_RING_LENGTH__ACC_T;

#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__ADDR (GBE__GBE0__BASE_ADDR + 0x1130ULL)
#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__NUM  0x1

#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__RDRL__SHIFT    0
#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__RESERVED_31_10__SHIFT    10

#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__RDRL__MASK    0x000003ff
#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__RESERVED_31_10__MASK    0xfffffc00

#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__RDRL__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RXDESC_RING_LENGTH__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Interrupt_Enable
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tie : 1;
        unsigned txse : 1;
        unsigned tbue : 1;
        unsigned reserved_5_3 : 3;
        unsigned rie : 1;
        unsigned rbue : 1;
        unsigned rse : 1;
        unsigned rwte : 1;
        unsigned etie : 1;
        unsigned erie : 1;
        unsigned fbee : 1;
        unsigned cdee : 1;
        unsigned aie : 1;
        unsigned nie : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__DMA_CH0_INTERRUPT_ENABLE__ACC_T;

#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ADDR (GBE__GBE0__BASE_ADDR + 0x1134ULL)
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__NUM  0x1

#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TIE__SHIFT    0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TXSE__SHIFT    1
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TBUE__SHIFT    2
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RESERVED_5_3__SHIFT    3
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RIE__SHIFT    6
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RBUE__SHIFT    7
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RSE__SHIFT    8
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RWTE__SHIFT    9
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ETIE__SHIFT    10
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ERIE__SHIFT    11
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__FBEE__SHIFT    12
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__CDEE__SHIFT    13
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__AIE__SHIFT    14
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__NIE__SHIFT    15
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TIE__MASK    0x00000001
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TXSE__MASK    0x00000002
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TBUE__MASK    0x00000004
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RESERVED_5_3__MASK    0x00000038
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RIE__MASK    0x00000040
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RBUE__MASK    0x00000080
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RSE__MASK    0x00000100
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RWTE__MASK    0x00000200
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ETIE__MASK    0x00000400
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ERIE__MASK    0x00000800
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__FBEE__MASK    0x00001000
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__CDEE__MASK    0x00002000
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__AIE__MASK    0x00004000
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__NIE__MASK    0x00008000
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TIE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TXSE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__TBUE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RESERVED_5_3__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RIE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RBUE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RSE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RWTE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ETIE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__ERIE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__FBEE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__CDEE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__AIE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__NIE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_INTERRUPT_ENABLE__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Rx_Interrupt_Watchdog_Timer
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwt : 8;
        unsigned reserved_15_8 : 8;
        unsigned rwtu : 2;
        unsigned reserved_31_18 : 14;
    };
    unsigned reg;
} GBE__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__ACC_T;

#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__ADDR (GBE__GBE0__BASE_ADDR + 0x1138ULL)
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__NUM  0x1

#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWT__SHIFT    0
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_15_8__SHIFT    8
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWTU__SHIFT    16
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_31_18__SHIFT    18

#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWT__MASK    0x000000ff
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_15_8__MASK    0x0000ff00
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWTU__MASK    0x00030000
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_31_18__MASK    0xfffc0000

#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWT__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_15_8__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWTU__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_TxDesc
// Application Transmit Descriptor Address Pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned curtdesaptr : 32;
    };
    unsigned reg;
} GBE__DMA_CH0_CURRENT_APP_TXDESC__ACC_T;

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXDESC__ADDR (GBE__GBE0__BASE_ADDR + 0x1144ULL)
#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXDESC__NUM  0x1

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXDESC__CURTDESAPTR__SHIFT    0

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXDESC__CURTDESAPTR__MASK    0xffffffff

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXDESC__CURTDESAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_RxDesc
// Application Receive Descriptor Address Pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned currdesaptr : 32;
    };
    unsigned reg;
} GBE__DMA_CH0_CURRENT_APP_RXDESC__ACC_T;

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXDESC__ADDR (GBE__GBE0__BASE_ADDR + 0x114CULL)
#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXDESC__NUM  0x1

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXDESC__CURRDESAPTR__SHIFT    0

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXDESC__CURRDESAPTR__MASK    0xffffffff

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXDESC__CURRDESAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_TxBuffer
// Application Transmit Buffer Address Pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned curtbufaptr : 32;
    };
    unsigned reg;
} GBE__DMA_CH0_CURRENT_APP_TXBUFFER__ACC_T;

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXBUFFER__ADDR (GBE__GBE0__BASE_ADDR + 0x1154ULL)
#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXBUFFER__NUM  0x1

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXBUFFER__CURTBUFAPTR__SHIFT    0

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXBUFFER__CURTBUFAPTR__MASK    0xffffffff

#define GBE__GBE0__DMA_CH0_CURRENT_APP_TXBUFFER__CURTBUFAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_RxBuffer
// Application Receive Buffer Address Pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned currbufaptr : 32;
    };
    unsigned reg;
} GBE__DMA_CH0_CURRENT_APP_RXBUFFER__ACC_T;

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXBUFFER__ADDR (GBE__GBE0__BASE_ADDR + 0x115CULL)
#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXBUFFER__NUM  0x1

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXBUFFER__CURRBUFAPTR__SHIFT    0

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXBUFFER__CURRBUFAPTR__MASK    0xffffffff

#define GBE__GBE0__DMA_CH0_CURRENT_APP_RXBUFFER__CURRBUFAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ti : 1;
        unsigned tps : 1;
        unsigned tbu : 1;
        unsigned reserved_5_3 : 3;
        unsigned ri : 1;
        unsigned rbu : 1;
        unsigned rps : 1;
        unsigned rwt : 1;
        unsigned eti : 1;
        unsigned eri : 1;
        unsigned fbe : 1;
        unsigned cde : 1;
        unsigned ais : 1;
        unsigned nis : 1;
        unsigned teb : 3;
        unsigned reb : 3;
        unsigned reserved_31_22 : 10;
    };
    unsigned reg;
} GBE__DMA_CH0_STATUS__ACC_T;

#define GBE__GBE0__DMA_CH0_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0x1160ULL)
#define GBE__GBE0__DMA_CH0_STATUS__NUM  0x1

#define GBE__GBE0__DMA_CH0_STATUS__TI__SHIFT    0
#define GBE__GBE0__DMA_CH0_STATUS__TPS__SHIFT    1
#define GBE__GBE0__DMA_CH0_STATUS__TBU__SHIFT    2
#define GBE__GBE0__DMA_CH0_STATUS__RESERVED_5_3__SHIFT    3
#define GBE__GBE0__DMA_CH0_STATUS__RI__SHIFT    6
#define GBE__GBE0__DMA_CH0_STATUS__RBU__SHIFT    7
#define GBE__GBE0__DMA_CH0_STATUS__RPS__SHIFT    8
#define GBE__GBE0__DMA_CH0_STATUS__RWT__SHIFT    9
#define GBE__GBE0__DMA_CH0_STATUS__ETI__SHIFT    10
#define GBE__GBE0__DMA_CH0_STATUS__ERI__SHIFT    11
#define GBE__GBE0__DMA_CH0_STATUS__FBE__SHIFT    12
#define GBE__GBE0__DMA_CH0_STATUS__CDE__SHIFT    13
#define GBE__GBE0__DMA_CH0_STATUS__AIS__SHIFT    14
#define GBE__GBE0__DMA_CH0_STATUS__NIS__SHIFT    15
#define GBE__GBE0__DMA_CH0_STATUS__TEB__SHIFT    16
#define GBE__GBE0__DMA_CH0_STATUS__REB__SHIFT    19
#define GBE__GBE0__DMA_CH0_STATUS__RESERVED_31_22__SHIFT    22

#define GBE__GBE0__DMA_CH0_STATUS__TI__MASK    0x00000001
#define GBE__GBE0__DMA_CH0_STATUS__TPS__MASK    0x00000002
#define GBE__GBE0__DMA_CH0_STATUS__TBU__MASK    0x00000004
#define GBE__GBE0__DMA_CH0_STATUS__RESERVED_5_3__MASK    0x00000038
#define GBE__GBE0__DMA_CH0_STATUS__RI__MASK    0x00000040
#define GBE__GBE0__DMA_CH0_STATUS__RBU__MASK    0x00000080
#define GBE__GBE0__DMA_CH0_STATUS__RPS__MASK    0x00000100
#define GBE__GBE0__DMA_CH0_STATUS__RWT__MASK    0x00000200
#define GBE__GBE0__DMA_CH0_STATUS__ETI__MASK    0x00000400
#define GBE__GBE0__DMA_CH0_STATUS__ERI__MASK    0x00000800
#define GBE__GBE0__DMA_CH0_STATUS__FBE__MASK    0x00001000
#define GBE__GBE0__DMA_CH0_STATUS__CDE__MASK    0x00002000
#define GBE__GBE0__DMA_CH0_STATUS__AIS__MASK    0x00004000
#define GBE__GBE0__DMA_CH0_STATUS__NIS__MASK    0x00008000
#define GBE__GBE0__DMA_CH0_STATUS__TEB__MASK    0x00070000
#define GBE__GBE0__DMA_CH0_STATUS__REB__MASK    0x00380000
#define GBE__GBE0__DMA_CH0_STATUS__RESERVED_31_22__MASK    0xffc00000

#define GBE__GBE0__DMA_CH0_STATUS__TI__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__TPS__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__TBU__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__RESERVED_5_3__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__RI__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__RBU__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__RPS__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__RWT__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__ETI__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__ERI__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__FBE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__CDE__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__AIS__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__NIS__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__TEB__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__REB__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_STATUS__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Miss_Frame_Cnt
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mfc : 11;
        unsigned reserved_14_11 : 4;
        unsigned mfco : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__DMA_CH0_MISS_FRAME_CNT__ACC_T;

#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__ADDR (GBE__GBE0__BASE_ADDR + 0x1164ULL)
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__NUM  0x1

#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__MFC__SHIFT    0
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__RESERVED_14_11__SHIFT    11
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__MFCO__SHIFT    15
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__MFC__MASK    0x000007ff
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__RESERVED_14_11__MASK    0x00007800
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__MFCO__MASK    0x00008000
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__MFC__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__RESERVED_14_11__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__MFCO__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_MISS_FRAME_CNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RX_ERI_Cnt
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecnt : 12;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} GBE__DMA_CH0_RX_ERI_CNT__ACC_T;

#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__ADDR (GBE__GBE0__BASE_ADDR + 0x1168ULL)
#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__NUM  0x1

#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__ECNT__SHIFT    0
#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__RESERVED_31_12__SHIFT    12

#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__ECNT__MASK    0x00000fff
#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__RESERVED_31_12__MASK    0xfffff000

#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__ECNT__POR_VALUE    0x0
#define GBE__GBE0__DMA_CH0_RX_ERI_CNT__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Configuration
// ARP Offload Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned re : 1;
        unsigned te : 1;
        unsigned prelen : 2;
        unsigned reserved_10_4 : 7;
        unsigned ecrsfd : 1;
        unsigned lm : 1;
        unsigned dm : 1;
        unsigned fes : 1;
        unsigned ps : 1;
        unsigned je : 1;
        unsigned jd : 1;
        unsigned reserved_18 : 1;
        unsigned wd : 1;
        unsigned acs : 1;
        unsigned cst : 1;
        unsigned s2kp : 1;
        unsigned gpslce : 1;
        unsigned ipg : 3;
        unsigned ipc : 1;
        unsigned reserved_30_28 : 3;
        unsigned arpen : 1;
    };
    unsigned reg;
} GBE__MAC_CONFIGURATION__ACC_T;

#define GBE__GBE0__MAC_CONFIGURATION__ADDR (GBE__GBE0__BASE_ADDR + 0x0ULL)
#define GBE__GBE0__MAC_CONFIGURATION__NUM  0x1

#define GBE__GBE0__MAC_CONFIGURATION__RE__SHIFT    0
#define GBE__GBE0__MAC_CONFIGURATION__TE__SHIFT    1
#define GBE__GBE0__MAC_CONFIGURATION__PRELEN__SHIFT    2
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_10_4__SHIFT    4
#define GBE__GBE0__MAC_CONFIGURATION__ECRSFD__SHIFT    11
#define GBE__GBE0__MAC_CONFIGURATION__LM__SHIFT    12
#define GBE__GBE0__MAC_CONFIGURATION__DM__SHIFT    13
#define GBE__GBE0__MAC_CONFIGURATION__FES__SHIFT    14
#define GBE__GBE0__MAC_CONFIGURATION__PS__SHIFT    15
#define GBE__GBE0__MAC_CONFIGURATION__JE__SHIFT    16
#define GBE__GBE0__MAC_CONFIGURATION__JD__SHIFT    17
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_18__SHIFT    18
#define GBE__GBE0__MAC_CONFIGURATION__WD__SHIFT    19
#define GBE__GBE0__MAC_CONFIGURATION__ACS__SHIFT    20
#define GBE__GBE0__MAC_CONFIGURATION__CST__SHIFT    21
#define GBE__GBE0__MAC_CONFIGURATION__S2KP__SHIFT    22
#define GBE__GBE0__MAC_CONFIGURATION__GPSLCE__SHIFT    23
#define GBE__GBE0__MAC_CONFIGURATION__IPG__SHIFT    24
#define GBE__GBE0__MAC_CONFIGURATION__IPC__SHIFT    27
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_30_28__SHIFT    28
#define GBE__GBE0__MAC_CONFIGURATION__ARPEN__SHIFT    31

#define GBE__GBE0__MAC_CONFIGURATION__RE__MASK    0x00000001
#define GBE__GBE0__MAC_CONFIGURATION__TE__MASK    0x00000002
#define GBE__GBE0__MAC_CONFIGURATION__PRELEN__MASK    0x0000000c
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_10_4__MASK    0x000007f0
#define GBE__GBE0__MAC_CONFIGURATION__ECRSFD__MASK    0x00000800
#define GBE__GBE0__MAC_CONFIGURATION__LM__MASK    0x00001000
#define GBE__GBE0__MAC_CONFIGURATION__DM__MASK    0x00002000
#define GBE__GBE0__MAC_CONFIGURATION__FES__MASK    0x00004000
#define GBE__GBE0__MAC_CONFIGURATION__PS__MASK    0x00008000
#define GBE__GBE0__MAC_CONFIGURATION__JE__MASK    0x00010000
#define GBE__GBE0__MAC_CONFIGURATION__JD__MASK    0x00020000
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_18__MASK    0x00040000
#define GBE__GBE0__MAC_CONFIGURATION__WD__MASK    0x00080000
#define GBE__GBE0__MAC_CONFIGURATION__ACS__MASK    0x00100000
#define GBE__GBE0__MAC_CONFIGURATION__CST__MASK    0x00200000
#define GBE__GBE0__MAC_CONFIGURATION__S2KP__MASK    0x00400000
#define GBE__GBE0__MAC_CONFIGURATION__GPSLCE__MASK    0x00800000
#define GBE__GBE0__MAC_CONFIGURATION__IPG__MASK    0x07000000
#define GBE__GBE0__MAC_CONFIGURATION__IPC__MASK    0x08000000
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_30_28__MASK    0x70000000
#define GBE__GBE0__MAC_CONFIGURATION__ARPEN__MASK    0x80000000

#define GBE__GBE0__MAC_CONFIGURATION__RE__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__TE__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__PRELEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_10_4__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__ECRSFD__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__LM__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__DM__POR_VALUE    0x1
#define GBE__GBE0__MAC_CONFIGURATION__FES__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__PS__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__JE__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__JD__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_18__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__WD__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__ACS__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__CST__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__S2KP__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__GPSLCE__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__IPG__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__IPC__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__RESERVED_30_28__POR_VALUE    0x0
#define GBE__GBE0__MAC_CONFIGURATION__ARPEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Ext_Configuration
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpsl : 14;
        unsigned reserved_15_14 : 2;
        unsigned dcrcc : 1;
        unsigned spen : 1;
        unsigned usp : 1;
        unsigned reserved_23_19 : 5;
        unsigned eipgen : 1;
        unsigned eipg : 5;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} GBE__MAC_EXT_CONFIGURATION__ACC_T;

#define GBE__GBE0__MAC_EXT_CONFIGURATION__ADDR (GBE__GBE0__BASE_ADDR + 0x4ULL)
#define GBE__GBE0__MAC_EXT_CONFIGURATION__NUM  0x1

#define GBE__GBE0__MAC_EXT_CONFIGURATION__GPSL__SHIFT    0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_15_14__SHIFT    14
#define GBE__GBE0__MAC_EXT_CONFIGURATION__DCRCC__SHIFT    16
#define GBE__GBE0__MAC_EXT_CONFIGURATION__SPEN__SHIFT    17
#define GBE__GBE0__MAC_EXT_CONFIGURATION__USP__SHIFT    18
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_23_19__SHIFT    19
#define GBE__GBE0__MAC_EXT_CONFIGURATION__EIPGEN__SHIFT    24
#define GBE__GBE0__MAC_EXT_CONFIGURATION__EIPG__SHIFT    25
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_31_30__SHIFT    30

#define GBE__GBE0__MAC_EXT_CONFIGURATION__GPSL__MASK    0x00003fff
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_15_14__MASK    0x0000c000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__DCRCC__MASK    0x00010000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__SPEN__MASK    0x00020000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__USP__MASK    0x00040000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_23_19__MASK    0x00f80000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__EIPGEN__MASK    0x01000000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__EIPG__MASK    0x3e000000
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE0__MAC_EXT_CONFIGURATION__GPSL__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_15_14__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__DCRCC__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__SPEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__USP__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_23_19__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__EIPGEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__EIPG__POR_VALUE    0x0
#define GBE__GBE0__MAC_EXT_CONFIGURATION__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Packet_Filter
// Receive All
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pr : 1;
        unsigned reserved_2_1 : 2;
        unsigned daif : 1;
        unsigned pm : 1;
        unsigned dbf : 1;
        unsigned pcf : 2;
        unsigned reserved_15_8 : 8;
        unsigned vtfe : 1;
        unsigned reserved_30_17 : 14;
        unsigned ra : 1;
    };
    unsigned reg;
} GBE__MAC_PACKET_FILTER__ACC_T;

#define GBE__GBE0__MAC_PACKET_FILTER__ADDR (GBE__GBE0__BASE_ADDR + 0x8ULL)
#define GBE__GBE0__MAC_PACKET_FILTER__NUM  0x1

#define GBE__GBE0__MAC_PACKET_FILTER__PR__SHIFT    0
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_2_1__SHIFT    1
#define GBE__GBE0__MAC_PACKET_FILTER__DAIF__SHIFT    3
#define GBE__GBE0__MAC_PACKET_FILTER__PM__SHIFT    4
#define GBE__GBE0__MAC_PACKET_FILTER__DBF__SHIFT    5
#define GBE__GBE0__MAC_PACKET_FILTER__PCF__SHIFT    6
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_15_8__SHIFT    8
#define GBE__GBE0__MAC_PACKET_FILTER__VTFE__SHIFT    16
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_30_17__SHIFT    17
#define GBE__GBE0__MAC_PACKET_FILTER__RA__SHIFT    31

#define GBE__GBE0__MAC_PACKET_FILTER__PR__MASK    0x00000001
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_2_1__MASK    0x00000006
#define GBE__GBE0__MAC_PACKET_FILTER__DAIF__MASK    0x00000008
#define GBE__GBE0__MAC_PACKET_FILTER__PM__MASK    0x00000010
#define GBE__GBE0__MAC_PACKET_FILTER__DBF__MASK    0x00000020
#define GBE__GBE0__MAC_PACKET_FILTER__PCF__MASK    0x000000c0
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_15_8__MASK    0x0000ff00
#define GBE__GBE0__MAC_PACKET_FILTER__VTFE__MASK    0x00010000
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_30_17__MASK    0x7ffe0000
#define GBE__GBE0__MAC_PACKET_FILTER__RA__MASK    0x80000000

#define GBE__GBE0__MAC_PACKET_FILTER__PR__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_2_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__DAIF__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__PM__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__DBF__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__PCF__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_15_8__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__VTFE__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__RESERVED_30_17__POR_VALUE    0x0
#define GBE__GBE0__MAC_PACKET_FILTER__RA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Watchdog_Timeout
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wto : 4;
        unsigned reserved_7_4 : 4;
        unsigned pwe : 1;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} GBE__MAC_WATCHDOG_TIMEOUT__ACC_T;

#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__ADDR (GBE__GBE0__BASE_ADDR + 0xCULL)
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__NUM  0x1

#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__WTO__SHIFT    0
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__RESERVED_7_4__SHIFT    4
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__PWE__SHIFT    8
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__RESERVED_31_9__SHIFT    9

#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__WTO__MASK    0x0000000f
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__RESERVED_7_4__MASK    0x000000f0
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__PWE__MASK    0x00000100
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__WTO__POR_VALUE    0x0
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__RESERVED_7_4__POR_VALUE    0x0
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__PWE__POR_VALUE    0x0
#define GBE__GBE0__MAC_WATCHDOG_TIMEOUT__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_VLAN_Tag
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned vl : 16;
        unsigned etv : 1;
        unsigned vtim : 1;
        unsigned esvl : 1;
        unsigned ersvlm : 1;
        unsigned dovltc : 1;
        unsigned evls : 2;
        unsigned reserved_23 : 1;
        unsigned evlrxs : 1;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} GBE__MAC_VLAN_TAG__ACC_T;

#define GBE__GBE0__MAC_VLAN_TAG__ADDR (GBE__GBE0__BASE_ADDR + 0x50ULL)
#define GBE__GBE0__MAC_VLAN_TAG__NUM  0x1

#define GBE__GBE0__MAC_VLAN_TAG__VL__SHIFT    0
#define GBE__GBE0__MAC_VLAN_TAG__ETV__SHIFT    16
#define GBE__GBE0__MAC_VLAN_TAG__VTIM__SHIFT    17
#define GBE__GBE0__MAC_VLAN_TAG__ESVL__SHIFT    18
#define GBE__GBE0__MAC_VLAN_TAG__ERSVLM__SHIFT    19
#define GBE__GBE0__MAC_VLAN_TAG__DOVLTC__SHIFT    20
#define GBE__GBE0__MAC_VLAN_TAG__EVLS__SHIFT    21
#define GBE__GBE0__MAC_VLAN_TAG__RESERVED_23__SHIFT    23
#define GBE__GBE0__MAC_VLAN_TAG__EVLRXS__SHIFT    24
#define GBE__GBE0__MAC_VLAN_TAG__RESERVED_31_25__SHIFT    25

#define GBE__GBE0__MAC_VLAN_TAG__VL__MASK    0x0000ffff
#define GBE__GBE0__MAC_VLAN_TAG__ETV__MASK    0x00010000
#define GBE__GBE0__MAC_VLAN_TAG__VTIM__MASK    0x00020000
#define GBE__GBE0__MAC_VLAN_TAG__ESVL__MASK    0x00040000
#define GBE__GBE0__MAC_VLAN_TAG__ERSVLM__MASK    0x00080000
#define GBE__GBE0__MAC_VLAN_TAG__DOVLTC__MASK    0x00100000
#define GBE__GBE0__MAC_VLAN_TAG__EVLS__MASK    0x00600000
#define GBE__GBE0__MAC_VLAN_TAG__RESERVED_23__MASK    0x00800000
#define GBE__GBE0__MAC_VLAN_TAG__EVLRXS__MASK    0x01000000
#define GBE__GBE0__MAC_VLAN_TAG__RESERVED_31_25__MASK    0xfe000000

#define GBE__GBE0__MAC_VLAN_TAG__VL__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__ETV__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__VTIM__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__ESVL__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__ERSVLM__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__DOVLTC__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__EVLS__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__RESERVED_23__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__EVLRXS__POR_VALUE    0x0
#define GBE__GBE0__MAC_VLAN_TAG__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Q0_Tx_Flow_Ctrl
// Pause Time
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fcb_bpa : 1;
        unsigned tfe : 1;
        unsigned reserved_3_2 : 2;
        unsigned plt : 3;
        unsigned dzpq : 1;
        unsigned reserved_15_8 : 8;
        unsigned pt : 16;
    };
    unsigned reg;
} GBE__MAC_Q0_TX_FLOW_CTRL__ACC_T;

#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__ADDR (GBE__GBE0__BASE_ADDR + 0x70ULL)
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__NUM  0x1

#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__FCB_BPA__SHIFT    0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__TFE__SHIFT    1
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__RESERVED_3_2__SHIFT    2
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__PLT__SHIFT    4
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__DZPQ__SHIFT    7
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__RESERVED_15_8__SHIFT    8
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__PT__SHIFT    16

#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__FCB_BPA__MASK    0x00000001
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__TFE__MASK    0x00000002
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__RESERVED_3_2__MASK    0x0000000c
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__PLT__MASK    0x00000070
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__DZPQ__MASK    0x00000080
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__RESERVED_15_8__MASK    0x0000ff00
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__PT__MASK    0xffff0000

#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__FCB_BPA__POR_VALUE    0x0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__TFE__POR_VALUE    0x0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__RESERVED_3_2__POR_VALUE    0x0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__PLT__POR_VALUE    0x0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__DZPQ__POR_VALUE    0x0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__RESERVED_15_8__POR_VALUE    0x0
#define GBE__GBE0__MAC_Q0_TX_FLOW_CTRL__PT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Rx_Flow_Ctrl
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rfe : 1;
        unsigned up : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} GBE__MAC_RX_FLOW_CTRL__ACC_T;

#define GBE__GBE0__MAC_RX_FLOW_CTRL__ADDR (GBE__GBE0__BASE_ADDR + 0x90ULL)
#define GBE__GBE0__MAC_RX_FLOW_CTRL__NUM  0x1

#define GBE__GBE0__MAC_RX_FLOW_CTRL__RFE__SHIFT    0
#define GBE__GBE0__MAC_RX_FLOW_CTRL__UP__SHIFT    1
#define GBE__GBE0__MAC_RX_FLOW_CTRL__RESERVED_31_2__SHIFT    2

#define GBE__GBE0__MAC_RX_FLOW_CTRL__RFE__MASK    0x00000001
#define GBE__GBE0__MAC_RX_FLOW_CTRL__UP__MASK    0x00000002
#define GBE__GBE0__MAC_RX_FLOW_CTRL__RESERVED_31_2__MASK    0xfffffffc

#define GBE__GBE0__MAC_RX_FLOW_CTRL__RFE__POR_VALUE    0x0
#define GBE__GBE0__MAC_RX_FLOW_CTRL__UP__POR_VALUE    0x0
#define GBE__GBE0__MAC_RX_FLOW_CTRL__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Interrupt_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rgsmiiis : 1;
        unsigned reserved_2_1 : 2;
        unsigned phyis : 1;
        unsigned reserved_7_4 : 4;
        unsigned mmcis : 1;
        unsigned mmcrxis : 1;
        unsigned mmctxis : 1;
        unsigned reserved_11 : 1;
        unsigned tsis : 1;
        unsigned txstsis : 1;
        unsigned rxstsis : 1;
        unsigned reserved_17_15 : 3;
        unsigned mdiois : 1;
        unsigned reserved_31_19 : 13;
    };
    unsigned reg;
} GBE__MAC_INTERRUPT_STATUS__ACC_T;

#define GBE__GBE0__MAC_INTERRUPT_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0xB0ULL)
#define GBE__GBE0__MAC_INTERRUPT_STATUS__NUM  0x1

#define GBE__GBE0__MAC_INTERRUPT_STATUS__RGSMIIIS__SHIFT    0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_2_1__SHIFT    1
#define GBE__GBE0__MAC_INTERRUPT_STATUS__PHYIS__SHIFT    3
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_7_4__SHIFT    4
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCIS__SHIFT    8
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCRXIS__SHIFT    9
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCTXIS__SHIFT    10
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_11__SHIFT    11
#define GBE__GBE0__MAC_INTERRUPT_STATUS__TSIS__SHIFT    12
#define GBE__GBE0__MAC_INTERRUPT_STATUS__TXSTSIS__SHIFT    13
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RXSTSIS__SHIFT    14
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_17_15__SHIFT    15
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MDIOIS__SHIFT    18
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_31_19__SHIFT    19

#define GBE__GBE0__MAC_INTERRUPT_STATUS__RGSMIIIS__MASK    0x00000001
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_2_1__MASK    0x00000006
#define GBE__GBE0__MAC_INTERRUPT_STATUS__PHYIS__MASK    0x00000008
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_7_4__MASK    0x000000f0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCIS__MASK    0x00000100
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCRXIS__MASK    0x00000200
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCTXIS__MASK    0x00000400
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_11__MASK    0x00000800
#define GBE__GBE0__MAC_INTERRUPT_STATUS__TSIS__MASK    0x00001000
#define GBE__GBE0__MAC_INTERRUPT_STATUS__TXSTSIS__MASK    0x00002000
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RXSTSIS__MASK    0x00004000
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_17_15__MASK    0x00038000
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MDIOIS__MASK    0x00040000
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE0__MAC_INTERRUPT_STATUS__RGSMIIIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_2_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__PHYIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_7_4__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCRXIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MMCTXIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_11__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__TSIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__TXSTSIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RXSTSIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_17_15__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__MDIOIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_STATUS__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Interrupt_Enable
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rgsmiiie : 1;
        unsigned reserved_2_1 : 2;
        unsigned phyie : 1;
        unsigned reserved_11_4 : 8;
        unsigned tsie : 1;
        unsigned txstsie : 1;
        unsigned rxstsie : 1;
        unsigned reserved_17_15 : 3;
        unsigned mdioie : 1;
        unsigned reserved_31_19 : 13;
    };
    unsigned reg;
} GBE__MAC_INTERRUPT_ENABLE__ACC_T;

#define GBE__GBE0__MAC_INTERRUPT_ENABLE__ADDR (GBE__GBE0__BASE_ADDR + 0xB4ULL)
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__NUM  0x1

#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RGSMIIIE__SHIFT    0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_2_1__SHIFT    1
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__PHYIE__SHIFT    3
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_11_4__SHIFT    4
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__TSIE__SHIFT    12
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__TXSTSIE__SHIFT    13
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RXSTSIE__SHIFT    14
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_17_15__SHIFT    15
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__MDIOIE__SHIFT    18
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_31_19__SHIFT    19

#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RGSMIIIE__MASK    0x00000001
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_2_1__MASK    0x00000006
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__PHYIE__MASK    0x00000008
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_11_4__MASK    0x00000ff0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__TSIE__MASK    0x00001000
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__TXSTSIE__MASK    0x00002000
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RXSTSIE__MASK    0x00004000
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_17_15__MASK    0x00038000
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__MDIOIE__MASK    0x00040000
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RGSMIIIE__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_2_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__PHYIE__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_11_4__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__TSIE__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__TXSTSIE__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RXSTSIE__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_17_15__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__MDIOIE__POR_VALUE    0x0
#define GBE__GBE0__MAC_INTERRUPT_ENABLE__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Rx_Tx_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tjt : 1;
        unsigned reserved_7_1 : 7;
        unsigned rwt : 1;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} GBE__MAC_RX_TX_STATUS__ACC_T;

#define GBE__GBE0__MAC_RX_TX_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0xB8ULL)
#define GBE__GBE0__MAC_RX_TX_STATUS__NUM  0x1

#define GBE__GBE0__MAC_RX_TX_STATUS__TJT__SHIFT    0
#define GBE__GBE0__MAC_RX_TX_STATUS__RESERVED_7_1__SHIFT    1
#define GBE__GBE0__MAC_RX_TX_STATUS__RWT__SHIFT    8
#define GBE__GBE0__MAC_RX_TX_STATUS__RESERVED_31_9__SHIFT    9

#define GBE__GBE0__MAC_RX_TX_STATUS__TJT__MASK    0x00000001
#define GBE__GBE0__MAC_RX_TX_STATUS__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE0__MAC_RX_TX_STATUS__RWT__MASK    0x00000100
#define GBE__GBE0__MAC_RX_TX_STATUS__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE0__MAC_RX_TX_STATUS__TJT__POR_VALUE    0x0
#define GBE__GBE0__MAC_RX_TX_STATUS__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_RX_TX_STATUS__RWT__POR_VALUE    0x0
#define GBE__GBE0__MAC_RX_TX_STATUS__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PHYIF_Control_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tc : 1;
        unsigned lud : 1;
        unsigned reserved_15_2 : 14;
        unsigned lnkmod : 1;
        unsigned lnkspeed : 2;
        unsigned lnksts : 1;
        unsigned reserved_31_20 : 12;
    };
    unsigned reg;
} GBE__MAC_PHYIF_CONTROL_STATUS__ACC_T;

#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0xF8ULL)
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__NUM  0x1

#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__TC__SHIFT    0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LUD__SHIFT    1
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__RESERVED_15_2__SHIFT    2
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKMOD__SHIFT    16
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKSPEED__SHIFT    17
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKSTS__SHIFT    19
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__RESERVED_31_20__SHIFT    20

#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__TC__MASK    0x00000001
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LUD__MASK    0x00000002
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__RESERVED_15_2__MASK    0x0000fffc
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKMOD__MASK    0x00010000
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKSPEED__MASK    0x00060000
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKSTS__MASK    0x00080000
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__RESERVED_31_20__MASK    0xfff00000

#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__TC__POR_VALUE    0x0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LUD__POR_VALUE    0x0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__RESERVED_15_2__POR_VALUE    0x0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKMOD__POR_VALUE    0x0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKSPEED__POR_VALUE    0x0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__LNKSTS__POR_VALUE    0x0
#define GBE__GBE0__MAC_PHYIF_CONTROL_STATUS__RESERVED_31_20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Version
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned snpsver : 8;
        unsigned userver : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__MAC_VERSION__ACC_T;

#define GBE__GBE0__MAC_VERSION__ADDR (GBE__GBE0__BASE_ADDR + 0x110ULL)
#define GBE__GBE0__MAC_VERSION__NUM  0x1

#define GBE__GBE0__MAC_VERSION__SNPSVER__SHIFT    0
#define GBE__GBE0__MAC_VERSION__USERVER__SHIFT    8
#define GBE__GBE0__MAC_VERSION__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__MAC_VERSION__SNPSVER__MASK    0x000000ff
#define GBE__GBE0__MAC_VERSION__USERVER__MASK    0x0000ff00
#define GBE__GBE0__MAC_VERSION__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__MAC_VERSION__SNPSVER__POR_VALUE    0x33
#define GBE__GBE0__MAC_VERSION__USERVER__POR_VALUE    0xa
#define GBE__GBE0__MAC_VERSION__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Debug
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rpests : 1;
        unsigned rfcfcsts : 2;
        unsigned reserved_15_3 : 13;
        unsigned tpests : 1;
        unsigned tfcsts : 2;
        unsigned reserved_31_19 : 13;
    };
    unsigned reg;
} GBE__MAC_DEBUG__ACC_T;

#define GBE__GBE0__MAC_DEBUG__ADDR (GBE__GBE0__BASE_ADDR + 0x114ULL)
#define GBE__GBE0__MAC_DEBUG__NUM  0x1

#define GBE__GBE0__MAC_DEBUG__RPESTS__SHIFT    0
#define GBE__GBE0__MAC_DEBUG__RFCFCSTS__SHIFT    1
#define GBE__GBE0__MAC_DEBUG__RESERVED_15_3__SHIFT    3
#define GBE__GBE0__MAC_DEBUG__TPESTS__SHIFT    16
#define GBE__GBE0__MAC_DEBUG__TFCSTS__SHIFT    17
#define GBE__GBE0__MAC_DEBUG__RESERVED_31_19__SHIFT    19

#define GBE__GBE0__MAC_DEBUG__RPESTS__MASK    0x00000001
#define GBE__GBE0__MAC_DEBUG__RFCFCSTS__MASK    0x00000006
#define GBE__GBE0__MAC_DEBUG__RESERVED_15_3__MASK    0x0000fff8
#define GBE__GBE0__MAC_DEBUG__TPESTS__MASK    0x00010000
#define GBE__GBE0__MAC_DEBUG__TFCSTS__MASK    0x00060000
#define GBE__GBE0__MAC_DEBUG__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE0__MAC_DEBUG__RPESTS__POR_VALUE    0x0
#define GBE__GBE0__MAC_DEBUG__RFCFCSTS__POR_VALUE    0x0
#define GBE__GBE0__MAC_DEBUG__RESERVED_15_3__POR_VALUE    0x0
#define GBE__GBE0__MAC_DEBUG__TPESTS__POR_VALUE    0x0
#define GBE__GBE0__MAC_DEBUG__TFCSTS__POR_VALUE    0x0
#define GBE__GBE0__MAC_DEBUG__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature0
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned miisel : 1;
        unsigned gmiisel : 1;
        unsigned hdsel : 1;
        unsigned pcssel : 1;
        unsigned vlhash : 1;
        unsigned smasel : 1;
        unsigned rwksel : 1;
        unsigned mgksel : 1;
        unsigned mmcsel : 1;
        unsigned arpoffsel : 1;
        unsigned reserved_11_10 : 2;
        unsigned tssel : 1;
        unsigned eeesel : 1;
        unsigned txcoesel : 1;
        unsigned reserved_15 : 1;
        unsigned rxcoesel : 1;
        unsigned reserved_17 : 1;
        unsigned addmacadrsel : 5;
        unsigned macadr32sel : 1;
        unsigned macadr64sel : 1;
        unsigned tsstssel : 2;
        unsigned savlanins : 1;
        unsigned actphysel : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} GBE__MAC_HW_FEATURE0__ACC_T;

#define GBE__GBE0__MAC_HW_FEATURE0__ADDR (GBE__GBE0__BASE_ADDR + 0x11CULL)
#define GBE__GBE0__MAC_HW_FEATURE0__NUM  0x1

#define GBE__GBE0__MAC_HW_FEATURE0__MIISEL__SHIFT    0
#define GBE__GBE0__MAC_HW_FEATURE0__GMIISEL__SHIFT    1
#define GBE__GBE0__MAC_HW_FEATURE0__HDSEL__SHIFT    2
#define GBE__GBE0__MAC_HW_FEATURE0__PCSSEL__SHIFT    3
#define GBE__GBE0__MAC_HW_FEATURE0__VLHASH__SHIFT    4
#define GBE__GBE0__MAC_HW_FEATURE0__SMASEL__SHIFT    5
#define GBE__GBE0__MAC_HW_FEATURE0__RWKSEL__SHIFT    6
#define GBE__GBE0__MAC_HW_FEATURE0__MGKSEL__SHIFT    7
#define GBE__GBE0__MAC_HW_FEATURE0__MMCSEL__SHIFT    8
#define GBE__GBE0__MAC_HW_FEATURE0__ARPOFFSEL__SHIFT    9
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_11_10__SHIFT    10
#define GBE__GBE0__MAC_HW_FEATURE0__TSSEL__SHIFT    12
#define GBE__GBE0__MAC_HW_FEATURE0__EEESEL__SHIFT    13
#define GBE__GBE0__MAC_HW_FEATURE0__TXCOESEL__SHIFT    14
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_15__SHIFT    15
#define GBE__GBE0__MAC_HW_FEATURE0__RXCOESEL__SHIFT    16
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_17__SHIFT    17
#define GBE__GBE0__MAC_HW_FEATURE0__ADDMACADRSEL__SHIFT    18
#define GBE__GBE0__MAC_HW_FEATURE0__MACADR32SEL__SHIFT    23
#define GBE__GBE0__MAC_HW_FEATURE0__MACADR64SEL__SHIFT    24
#define GBE__GBE0__MAC_HW_FEATURE0__TSSTSSEL__SHIFT    25
#define GBE__GBE0__MAC_HW_FEATURE0__SAVLANINS__SHIFT    27
#define GBE__GBE0__MAC_HW_FEATURE0__ACTPHYSEL__SHIFT    28
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_31__SHIFT    31

#define GBE__GBE0__MAC_HW_FEATURE0__MIISEL__MASK    0x00000001
#define GBE__GBE0__MAC_HW_FEATURE0__GMIISEL__MASK    0x00000002
#define GBE__GBE0__MAC_HW_FEATURE0__HDSEL__MASK    0x00000004
#define GBE__GBE0__MAC_HW_FEATURE0__PCSSEL__MASK    0x00000008
#define GBE__GBE0__MAC_HW_FEATURE0__VLHASH__MASK    0x00000010
#define GBE__GBE0__MAC_HW_FEATURE0__SMASEL__MASK    0x00000020
#define GBE__GBE0__MAC_HW_FEATURE0__RWKSEL__MASK    0x00000040
#define GBE__GBE0__MAC_HW_FEATURE0__MGKSEL__MASK    0x00000080
#define GBE__GBE0__MAC_HW_FEATURE0__MMCSEL__MASK    0x00000100
#define GBE__GBE0__MAC_HW_FEATURE0__ARPOFFSEL__MASK    0x00000200
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_11_10__MASK    0x00000c00
#define GBE__GBE0__MAC_HW_FEATURE0__TSSEL__MASK    0x00001000
#define GBE__GBE0__MAC_HW_FEATURE0__EEESEL__MASK    0x00002000
#define GBE__GBE0__MAC_HW_FEATURE0__TXCOESEL__MASK    0x00004000
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_15__MASK    0x00008000
#define GBE__GBE0__MAC_HW_FEATURE0__RXCOESEL__MASK    0x00010000
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_17__MASK    0x00020000
#define GBE__GBE0__MAC_HW_FEATURE0__ADDMACADRSEL__MASK    0x007c0000
#define GBE__GBE0__MAC_HW_FEATURE0__MACADR32SEL__MASK    0x00800000
#define GBE__GBE0__MAC_HW_FEATURE0__MACADR64SEL__MASK    0x01000000
#define GBE__GBE0__MAC_HW_FEATURE0__TSSTSSEL__MASK    0x06000000
#define GBE__GBE0__MAC_HW_FEATURE0__SAVLANINS__MASK    0x08000000
#define GBE__GBE0__MAC_HW_FEATURE0__ACTPHYSEL__MASK    0x70000000
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_31__MASK    0x80000000

#define GBE__GBE0__MAC_HW_FEATURE0__MIISEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__GMIISEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__HDSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__PCSSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__VLHASH__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__SMASEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__RWKSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__MGKSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__MMCSEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__ARPOFFSEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_11_10__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__TSSEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__EEESEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__TXCOESEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__RXCOESEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_17__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__ADDMACADRSEL__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__MACADR32SEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__MACADR64SEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__TSSTSSEL__POR_VALUE    0x3
#define GBE__GBE0__MAC_HW_FEATURE0__SAVLANINS__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE0__ACTPHYSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE0__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature1
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxfifosize : 5;
        unsigned spram : 1;
        unsigned txfifosize : 5;
        unsigned osten : 1;
        unsigned ptoen : 1;
        unsigned advthword : 1;
        unsigned addr64 : 2;
        unsigned dcben : 1;
        unsigned sphen : 1;
        unsigned tsoen : 1;
        unsigned dbgmema : 1;
        unsigned avsel : 1;
        unsigned ravsel : 1;
        unsigned reserved_22 : 1;
        unsigned pouost : 1;
        unsigned hashtblsz : 2;
        unsigned reserved_26 : 1;
        unsigned l3l4fnum : 4;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} GBE__MAC_HW_FEATURE1__ACC_T;

#define GBE__GBE0__MAC_HW_FEATURE1__ADDR (GBE__GBE0__BASE_ADDR + 0x120ULL)
#define GBE__GBE0__MAC_HW_FEATURE1__NUM  0x1

#define GBE__GBE0__MAC_HW_FEATURE1__RXFIFOSIZE__SHIFT    0
#define GBE__GBE0__MAC_HW_FEATURE1__SPRAM__SHIFT    5
#define GBE__GBE0__MAC_HW_FEATURE1__TXFIFOSIZE__SHIFT    6
#define GBE__GBE0__MAC_HW_FEATURE1__OSTEN__SHIFT    11
#define GBE__GBE0__MAC_HW_FEATURE1__PTOEN__SHIFT    12
#define GBE__GBE0__MAC_HW_FEATURE1__ADVTHWORD__SHIFT    13
#define GBE__GBE0__MAC_HW_FEATURE1__ADDR64__SHIFT    14
#define GBE__GBE0__MAC_HW_FEATURE1__DCBEN__SHIFT    16
#define GBE__GBE0__MAC_HW_FEATURE1__SPHEN__SHIFT    17
#define GBE__GBE0__MAC_HW_FEATURE1__TSOEN__SHIFT    18
#define GBE__GBE0__MAC_HW_FEATURE1__DBGMEMA__SHIFT    19
#define GBE__GBE0__MAC_HW_FEATURE1__AVSEL__SHIFT    20
#define GBE__GBE0__MAC_HW_FEATURE1__RAVSEL__SHIFT    21
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_22__SHIFT    22
#define GBE__GBE0__MAC_HW_FEATURE1__POUOST__SHIFT    23
#define GBE__GBE0__MAC_HW_FEATURE1__HASHTBLSZ__SHIFT    24
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_26__SHIFT    26
#define GBE__GBE0__MAC_HW_FEATURE1__L3L4FNUM__SHIFT    27
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_31__SHIFT    31

#define GBE__GBE0__MAC_HW_FEATURE1__RXFIFOSIZE__MASK    0x0000001f
#define GBE__GBE0__MAC_HW_FEATURE1__SPRAM__MASK    0x00000020
#define GBE__GBE0__MAC_HW_FEATURE1__TXFIFOSIZE__MASK    0x000007c0
#define GBE__GBE0__MAC_HW_FEATURE1__OSTEN__MASK    0x00000800
#define GBE__GBE0__MAC_HW_FEATURE1__PTOEN__MASK    0x00001000
#define GBE__GBE0__MAC_HW_FEATURE1__ADVTHWORD__MASK    0x00002000
#define GBE__GBE0__MAC_HW_FEATURE1__ADDR64__MASK    0x0000c000
#define GBE__GBE0__MAC_HW_FEATURE1__DCBEN__MASK    0x00010000
#define GBE__GBE0__MAC_HW_FEATURE1__SPHEN__MASK    0x00020000
#define GBE__GBE0__MAC_HW_FEATURE1__TSOEN__MASK    0x00040000
#define GBE__GBE0__MAC_HW_FEATURE1__DBGMEMA__MASK    0x00080000
#define GBE__GBE0__MAC_HW_FEATURE1__AVSEL__MASK    0x00100000
#define GBE__GBE0__MAC_HW_FEATURE1__RAVSEL__MASK    0x00200000
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_22__MASK    0x00400000
#define GBE__GBE0__MAC_HW_FEATURE1__POUOST__MASK    0x00800000
#define GBE__GBE0__MAC_HW_FEATURE1__HASHTBLSZ__MASK    0x03000000
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_26__MASK    0x04000000
#define GBE__GBE0__MAC_HW_FEATURE1__L3L4FNUM__MASK    0x78000000
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_31__MASK    0x80000000

#define GBE__GBE0__MAC_HW_FEATURE1__RXFIFOSIZE__POR_VALUE    0x7
#define GBE__GBE0__MAC_HW_FEATURE1__SPRAM__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__TXFIFOSIZE__POR_VALUE    0x7
#define GBE__GBE0__MAC_HW_FEATURE1__OSTEN__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__PTOEN__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__ADVTHWORD__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__ADDR64__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__DCBEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__SPHEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__TSOEN__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__DBGMEMA__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__AVSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__RAVSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_22__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__POUOST__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE1__HASHTBLSZ__POR_VALUE    0x3
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_26__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__L3L4FNUM__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE1__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature2
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxqcnt : 4;
        unsigned reserved_5_4 : 2;
        unsigned txqcnt : 4;
        unsigned reserved_11_10 : 2;
        unsigned rxchcnt : 4;
        unsigned reserved_17_16 : 2;
        unsigned txchcnt : 4;
        unsigned reserved_23_22 : 2;
        unsigned ppsoutnum : 3;
        unsigned reserved_27 : 1;
        unsigned auxsnapnum : 3;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} GBE__MAC_HW_FEATURE2__ACC_T;

#define GBE__GBE0__MAC_HW_FEATURE2__ADDR (GBE__GBE0__BASE_ADDR + 0x124ULL)
#define GBE__GBE0__MAC_HW_FEATURE2__NUM  0x1

#define GBE__GBE0__MAC_HW_FEATURE2__RXQCNT__SHIFT    0
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_5_4__SHIFT    4
#define GBE__GBE0__MAC_HW_FEATURE2__TXQCNT__SHIFT    6
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_11_10__SHIFT    10
#define GBE__GBE0__MAC_HW_FEATURE2__RXCHCNT__SHIFT    12
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_17_16__SHIFT    16
#define GBE__GBE0__MAC_HW_FEATURE2__TXCHCNT__SHIFT    18
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_23_22__SHIFT    22
#define GBE__GBE0__MAC_HW_FEATURE2__PPSOUTNUM__SHIFT    24
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_27__SHIFT    27
#define GBE__GBE0__MAC_HW_FEATURE2__AUXSNAPNUM__SHIFT    28
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_31__SHIFT    31

#define GBE__GBE0__MAC_HW_FEATURE2__RXQCNT__MASK    0x0000000f
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_5_4__MASK    0x00000030
#define GBE__GBE0__MAC_HW_FEATURE2__TXQCNT__MASK    0x000003c0
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_11_10__MASK    0x00000c00
#define GBE__GBE0__MAC_HW_FEATURE2__RXCHCNT__MASK    0x0000f000
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_17_16__MASK    0x00030000
#define GBE__GBE0__MAC_HW_FEATURE2__TXCHCNT__MASK    0x003c0000
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_23_22__MASK    0x00c00000
#define GBE__GBE0__MAC_HW_FEATURE2__PPSOUTNUM__MASK    0x07000000
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_27__MASK    0x08000000
#define GBE__GBE0__MAC_HW_FEATURE2__AUXSNAPNUM__MASK    0x70000000
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_31__MASK    0x80000000

#define GBE__GBE0__MAC_HW_FEATURE2__RXQCNT__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_5_4__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__TXQCNT__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_11_10__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__RXCHCNT__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_17_16__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__TXCHCNT__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_23_22__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__PPSOUTNUM__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_27__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE2__AUXSNAPNUM__POR_VALUE    0x1
#define GBE__GBE0__MAC_HW_FEATURE2__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature3
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nrvf : 3;
        unsigned reserved_3 : 1;
        unsigned cbtisel : 1;
        unsigned dvlan : 1;
        unsigned reserved_8_6 : 3;
        unsigned pdupsel : 1;
        unsigned frpsel : 1;
        unsigned frpbs : 2;
        unsigned frpes : 2;
        unsigned reserved_15 : 1;
        unsigned estsel : 1;
        unsigned estdep : 3;
        unsigned estwid : 2;
        unsigned reserved_25_22 : 4;
        unsigned fpesel : 1;
        unsigned tbssel : 1;
        unsigned asp : 2;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} GBE__MAC_HW_FEATURE3__ACC_T;

#define GBE__GBE0__MAC_HW_FEATURE3__ADDR (GBE__GBE0__BASE_ADDR + 0x128ULL)
#define GBE__GBE0__MAC_HW_FEATURE3__NUM  0x1

#define GBE__GBE0__MAC_HW_FEATURE3__NRVF__SHIFT    0
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_3__SHIFT    3
#define GBE__GBE0__MAC_HW_FEATURE3__CBTISEL__SHIFT    4
#define GBE__GBE0__MAC_HW_FEATURE3__DVLAN__SHIFT    5
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_8_6__SHIFT    6
#define GBE__GBE0__MAC_HW_FEATURE3__PDUPSEL__SHIFT    9
#define GBE__GBE0__MAC_HW_FEATURE3__FRPSEL__SHIFT    10
#define GBE__GBE0__MAC_HW_FEATURE3__FRPBS__SHIFT    11
#define GBE__GBE0__MAC_HW_FEATURE3__FRPES__SHIFT    13
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_15__SHIFT    15
#define GBE__GBE0__MAC_HW_FEATURE3__ESTSEL__SHIFT    16
#define GBE__GBE0__MAC_HW_FEATURE3__ESTDEP__SHIFT    17
#define GBE__GBE0__MAC_HW_FEATURE3__ESTWID__SHIFT    20
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_25_22__SHIFT    22
#define GBE__GBE0__MAC_HW_FEATURE3__FPESEL__SHIFT    26
#define GBE__GBE0__MAC_HW_FEATURE3__TBSSEL__SHIFT    27
#define GBE__GBE0__MAC_HW_FEATURE3__ASP__SHIFT    28
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_31_30__SHIFT    30

#define GBE__GBE0__MAC_HW_FEATURE3__NRVF__MASK    0x00000007
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_3__MASK    0x00000008
#define GBE__GBE0__MAC_HW_FEATURE3__CBTISEL__MASK    0x00000010
#define GBE__GBE0__MAC_HW_FEATURE3__DVLAN__MASK    0x00000020
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_8_6__MASK    0x000001c0
#define GBE__GBE0__MAC_HW_FEATURE3__PDUPSEL__MASK    0x00000200
#define GBE__GBE0__MAC_HW_FEATURE3__FRPSEL__MASK    0x00000400
#define GBE__GBE0__MAC_HW_FEATURE3__FRPBS__MASK    0x00001800
#define GBE__GBE0__MAC_HW_FEATURE3__FRPES__MASK    0x00006000
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_15__MASK    0x00008000
#define GBE__GBE0__MAC_HW_FEATURE3__ESTSEL__MASK    0x00010000
#define GBE__GBE0__MAC_HW_FEATURE3__ESTDEP__MASK    0x000e0000
#define GBE__GBE0__MAC_HW_FEATURE3__ESTWID__MASK    0x00300000
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_25_22__MASK    0x03c00000
#define GBE__GBE0__MAC_HW_FEATURE3__FPESEL__MASK    0x04000000
#define GBE__GBE0__MAC_HW_FEATURE3__TBSSEL__MASK    0x08000000
#define GBE__GBE0__MAC_HW_FEATURE3__ASP__MASK    0x30000000
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE0__MAC_HW_FEATURE3__NRVF__POR_VALUE    0x3
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_3__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__CBTISEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__DVLAN__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_8_6__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__PDUPSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__FRPSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__FRPBS__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__FRPES__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__ESTSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__ESTDEP__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__ESTWID__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_25_22__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__FPESEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__TBSSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__ASP__POR_VALUE    0x0
#define GBE__GBE0__MAC_HW_FEATURE3__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_MDIO_Address
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gb : 1;
        unsigned c45e : 1;
        unsigned goc_0 : 1;
        unsigned goc_1 : 1;
        unsigned skap : 1;
        unsigned reserved_7_5 : 3;
        unsigned cr : 4;
        unsigned ntc : 3;
        unsigned reserved_15 : 1;
        unsigned rda : 5;
        unsigned pa : 5;
        unsigned btb : 1;
        unsigned pse : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} GBE__MAC_MDIO_ADDRESS__ACC_T;

#define GBE__GBE0__MAC_MDIO_ADDRESS__ADDR (GBE__GBE0__BASE_ADDR + 0x200ULL)
#define GBE__GBE0__MAC_MDIO_ADDRESS__NUM  0x1

#define GBE__GBE0__MAC_MDIO_ADDRESS__GB__SHIFT    0
#define GBE__GBE0__MAC_MDIO_ADDRESS__C45E__SHIFT    1
#define GBE__GBE0__MAC_MDIO_ADDRESS__GOC_0__SHIFT    2
#define GBE__GBE0__MAC_MDIO_ADDRESS__GOC_1__SHIFT    3
#define GBE__GBE0__MAC_MDIO_ADDRESS__SKAP__SHIFT    4
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_7_5__SHIFT    5
#define GBE__GBE0__MAC_MDIO_ADDRESS__CR__SHIFT    8
#define GBE__GBE0__MAC_MDIO_ADDRESS__NTC__SHIFT    12
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_15__SHIFT    15
#define GBE__GBE0__MAC_MDIO_ADDRESS__RDA__SHIFT    16
#define GBE__GBE0__MAC_MDIO_ADDRESS__PA__SHIFT    21
#define GBE__GBE0__MAC_MDIO_ADDRESS__BTB__SHIFT    26
#define GBE__GBE0__MAC_MDIO_ADDRESS__PSE__SHIFT    27
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_31_28__SHIFT    28

#define GBE__GBE0__MAC_MDIO_ADDRESS__GB__MASK    0x00000001
#define GBE__GBE0__MAC_MDIO_ADDRESS__C45E__MASK    0x00000002
#define GBE__GBE0__MAC_MDIO_ADDRESS__GOC_0__MASK    0x00000004
#define GBE__GBE0__MAC_MDIO_ADDRESS__GOC_1__MASK    0x00000008
#define GBE__GBE0__MAC_MDIO_ADDRESS__SKAP__MASK    0x00000010
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_7_5__MASK    0x000000e0
#define GBE__GBE0__MAC_MDIO_ADDRESS__CR__MASK    0x00000f00
#define GBE__GBE0__MAC_MDIO_ADDRESS__NTC__MASK    0x00007000
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_15__MASK    0x00008000
#define GBE__GBE0__MAC_MDIO_ADDRESS__RDA__MASK    0x001f0000
#define GBE__GBE0__MAC_MDIO_ADDRESS__PA__MASK    0x03e00000
#define GBE__GBE0__MAC_MDIO_ADDRESS__BTB__MASK    0x04000000
#define GBE__GBE0__MAC_MDIO_ADDRESS__PSE__MASK    0x08000000
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE0__MAC_MDIO_ADDRESS__GB__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__C45E__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__GOC_0__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__GOC_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__SKAP__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_7_5__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__CR__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__NTC__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__RDA__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__PA__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__BTB__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__PSE__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_ADDRESS__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_MDIO_Data
// Register Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gd : 16;
        unsigned ra : 16;
    };
    unsigned reg;
} GBE__MAC_MDIO_DATA__ACC_T;

#define GBE__GBE0__MAC_MDIO_DATA__ADDR (GBE__GBE0__BASE_ADDR + 0x204ULL)
#define GBE__GBE0__MAC_MDIO_DATA__NUM  0x1

#define GBE__GBE0__MAC_MDIO_DATA__GD__SHIFT    0
#define GBE__GBE0__MAC_MDIO_DATA__RA__SHIFT    16

#define GBE__GBE0__MAC_MDIO_DATA__GD__MASK    0x0000ffff
#define GBE__GBE0__MAC_MDIO_DATA__RA__MASK    0xffff0000

#define GBE__GBE0__MAC_MDIO_DATA__GD__POR_VALUE    0x0
#define GBE__GBE0__MAC_MDIO_DATA__RA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_ARP_Address
//  
// ARP Protocol Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned arppa : 32;
    };
    unsigned reg;
} GBE__MAC_ARP_ADDRESS__ACC_T;

#define GBE__GBE0__MAC_ARP_ADDRESS__ADDR (GBE__GBE0__BASE_ADDR + 0x210ULL)
#define GBE__GBE0__MAC_ARP_ADDRESS__NUM  0x1

#define GBE__GBE0__MAC_ARP_ADDRESS__ARPPA__SHIFT    0

#define GBE__GBE0__MAC_ARP_ADDRESS__ARPPA__MASK    0xffffffff

#define GBE__GBE0__MAC_ARP_ADDRESS__ARPPA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_CSR_SW_Ctrl
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rcwe : 1;
        unsigned reserved_7_1 : 7;
        unsigned seen : 1;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} GBE__MAC_CSR_SW_CTRL__ACC_T;

#define GBE__GBE0__MAC_CSR_SW_CTRL__ADDR (GBE__GBE0__BASE_ADDR + 0x230ULL)
#define GBE__GBE0__MAC_CSR_SW_CTRL__NUM  0x1

#define GBE__GBE0__MAC_CSR_SW_CTRL__RCWE__SHIFT    0
#define GBE__GBE0__MAC_CSR_SW_CTRL__RESERVED_7_1__SHIFT    1
#define GBE__GBE0__MAC_CSR_SW_CTRL__SEEN__SHIFT    8
#define GBE__GBE0__MAC_CSR_SW_CTRL__RESERVED_31_9__SHIFT    9

#define GBE__GBE0__MAC_CSR_SW_CTRL__RCWE__MASK    0x00000001
#define GBE__GBE0__MAC_CSR_SW_CTRL__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE0__MAC_CSR_SW_CTRL__SEEN__MASK    0x00000100
#define GBE__GBE0__MAC_CSR_SW_CTRL__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE0__MAC_CSR_SW_CTRL__RCWE__POR_VALUE    0x0
#define GBE__GBE0__MAC_CSR_SW_CTRL__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_CSR_SW_CTRL__SEEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_CSR_SW_CTRL__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Address0_High
// Address Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned addrhi : 16;
        unsigned reserved_30_16 : 15;
        unsigned ae : 1;
    };
    unsigned reg;
} GBE__MAC_ADDRESS0_HIGH__ACC_T;

#define GBE__GBE0__MAC_ADDRESS0_HIGH__ADDR (GBE__GBE0__BASE_ADDR + 0x300ULL)
#define GBE__GBE0__MAC_ADDRESS0_HIGH__NUM  0x1

#define GBE__GBE0__MAC_ADDRESS0_HIGH__ADDRHI__SHIFT    0
#define GBE__GBE0__MAC_ADDRESS0_HIGH__RESERVED_30_16__SHIFT    16
#define GBE__GBE0__MAC_ADDRESS0_HIGH__AE__SHIFT    31

#define GBE__GBE0__MAC_ADDRESS0_HIGH__ADDRHI__MASK    0x0000ffff
#define GBE__GBE0__MAC_ADDRESS0_HIGH__RESERVED_30_16__MASK    0x7fff0000
#define GBE__GBE0__MAC_ADDRESS0_HIGH__AE__MASK    0x80000000

#define GBE__GBE0__MAC_ADDRESS0_HIGH__ADDRHI__POR_VALUE    0x0
#define GBE__GBE0__MAC_ADDRESS0_HIGH__RESERVED_30_16__POR_VALUE    0x0
#define GBE__GBE0__MAC_ADDRESS0_HIGH__AE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Address0_Low
// MAC Address0[31:0]
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned addrlo : 32;
    };
    unsigned reg;
} GBE__MAC_ADDRESS0_LOW__ACC_T;

#define GBE__GBE0__MAC_ADDRESS0_LOW__ADDR (GBE__GBE0__BASE_ADDR + 0x304ULL)
#define GBE__GBE0__MAC_ADDRESS0_LOW__NUM  0x1

#define GBE__GBE0__MAC_ADDRESS0_LOW__ADDRLO__SHIFT    0

#define GBE__GBE0__MAC_ADDRESS0_LOW__ADDRLO__MASK    0xffffffff

#define GBE__GBE0__MAC_ADDRESS0_LOW__ADDRLO__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Control
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cntrst : 1;
        unsigned cntstopro : 1;
        unsigned rstonrd : 1;
        unsigned cntfreez : 1;
        unsigned cntprst : 1;
        unsigned cntprstlvl : 1;
        unsigned reserved_7_6 : 2;
        unsigned ucdbc : 1;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} GBE__MMC_CONTROL__ACC_T;

#define GBE__GBE0__MMC_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0x700ULL)
#define GBE__GBE0__MMC_CONTROL__NUM  0x1

#define GBE__GBE0__MMC_CONTROL__CNTRST__SHIFT    0
#define GBE__GBE0__MMC_CONTROL__CNTSTOPRO__SHIFT    1
#define GBE__GBE0__MMC_CONTROL__RSTONRD__SHIFT    2
#define GBE__GBE0__MMC_CONTROL__CNTFREEZ__SHIFT    3
#define GBE__GBE0__MMC_CONTROL__CNTPRST__SHIFT    4
#define GBE__GBE0__MMC_CONTROL__CNTPRSTLVL__SHIFT    5
#define GBE__GBE0__MMC_CONTROL__RESERVED_7_6__SHIFT    6
#define GBE__GBE0__MMC_CONTROL__UCDBC__SHIFT    8
#define GBE__GBE0__MMC_CONTROL__RESERVED_31_9__SHIFT    9

#define GBE__GBE0__MMC_CONTROL__CNTRST__MASK    0x00000001
#define GBE__GBE0__MMC_CONTROL__CNTSTOPRO__MASK    0x00000002
#define GBE__GBE0__MMC_CONTROL__RSTONRD__MASK    0x00000004
#define GBE__GBE0__MMC_CONTROL__CNTFREEZ__MASK    0x00000008
#define GBE__GBE0__MMC_CONTROL__CNTPRST__MASK    0x00000010
#define GBE__GBE0__MMC_CONTROL__CNTPRSTLVL__MASK    0x00000020
#define GBE__GBE0__MMC_CONTROL__RESERVED_7_6__MASK    0x000000c0
#define GBE__GBE0__MMC_CONTROL__UCDBC__MASK    0x00000100
#define GBE__GBE0__MMC_CONTROL__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE0__MMC_CONTROL__CNTRST__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__CNTSTOPRO__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__RSTONRD__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__CNTFREEZ__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__CNTPRST__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__CNTPRSTLVL__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__RESERVED_7_6__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__UCDBC__POR_VALUE    0x0
#define GBE__GBE0__MMC_CONTROL__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Rx_Interrupt
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxgbpktis : 1;
        unsigned rxgboctis : 1;
        unsigned rxgoctis : 1;
        unsigned rxbcgpis : 1;
        unsigned rxmcgpis : 1;
        unsigned rxcrcerpis : 1;
        unsigned rxalgnerpis : 1;
        unsigned rxruntpis : 1;
        unsigned rxjaberpis : 1;
        unsigned rxusizegpis : 1;
        unsigned rxosizegpis : 1;
        unsigned rx64octgbpis : 1;
        unsigned rx65t127octgbpis : 1;
        unsigned rx128t255octgbpis : 1;
        unsigned rx256t511octgbpis : 1;
        unsigned rx512t1023octgbpis : 1;
        unsigned rx1024tmaxoctgbpis : 1;
        unsigned rxucgpis : 1;
        unsigned rxlenerpis : 1;
        unsigned rxorangepis : 1;
        unsigned rxpauspis : 1;
        unsigned rxfovpis : 1;
        unsigned rxvlangbpis : 1;
        unsigned rxwdogpis : 1;
        unsigned rxrcverrpis : 1;
        unsigned rxctrlpis : 1;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} GBE__MMC_RX_INTERRUPT__ACC_T;

#define GBE__GBE0__MMC_RX_INTERRUPT__ADDR (GBE__GBE0__BASE_ADDR + 0x704ULL)
#define GBE__GBE0__MMC_RX_INTERRUPT__NUM  0x1

#define GBE__GBE0__MMC_RX_INTERRUPT__RXGBPKTIS__SHIFT    0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXGBOCTIS__SHIFT    1
#define GBE__GBE0__MMC_RX_INTERRUPT__RXGOCTIS__SHIFT    2
#define GBE__GBE0__MMC_RX_INTERRUPT__RXBCGPIS__SHIFT    3
#define GBE__GBE0__MMC_RX_INTERRUPT__RXMCGPIS__SHIFT    4
#define GBE__GBE0__MMC_RX_INTERRUPT__RXCRCERPIS__SHIFT    5
#define GBE__GBE0__MMC_RX_INTERRUPT__RXALGNERPIS__SHIFT    6
#define GBE__GBE0__MMC_RX_INTERRUPT__RXRUNTPIS__SHIFT    7
#define GBE__GBE0__MMC_RX_INTERRUPT__RXJABERPIS__SHIFT    8
#define GBE__GBE0__MMC_RX_INTERRUPT__RXUSIZEGPIS__SHIFT    9
#define GBE__GBE0__MMC_RX_INTERRUPT__RXOSIZEGPIS__SHIFT    10
#define GBE__GBE0__MMC_RX_INTERRUPT__RX64OCTGBPIS__SHIFT    11
#define GBE__GBE0__MMC_RX_INTERRUPT__RX65T127OCTGBPIS__SHIFT    12
#define GBE__GBE0__MMC_RX_INTERRUPT__RX128T255OCTGBPIS__SHIFT    13
#define GBE__GBE0__MMC_RX_INTERRUPT__RX256T511OCTGBPIS__SHIFT    14
#define GBE__GBE0__MMC_RX_INTERRUPT__RX512T1023OCTGBPIS__SHIFT    15
#define GBE__GBE0__MMC_RX_INTERRUPT__RX1024TMAXOCTGBPIS__SHIFT    16
#define GBE__GBE0__MMC_RX_INTERRUPT__RXUCGPIS__SHIFT    17
#define GBE__GBE0__MMC_RX_INTERRUPT__RXLENERPIS__SHIFT    18
#define GBE__GBE0__MMC_RX_INTERRUPT__RXORANGEPIS__SHIFT    19
#define GBE__GBE0__MMC_RX_INTERRUPT__RXPAUSPIS__SHIFT    20
#define GBE__GBE0__MMC_RX_INTERRUPT__RXFOVPIS__SHIFT    21
#define GBE__GBE0__MMC_RX_INTERRUPT__RXVLANGBPIS__SHIFT    22
#define GBE__GBE0__MMC_RX_INTERRUPT__RXWDOGPIS__SHIFT    23
#define GBE__GBE0__MMC_RX_INTERRUPT__RXRCVERRPIS__SHIFT    24
#define GBE__GBE0__MMC_RX_INTERRUPT__RXCTRLPIS__SHIFT    25
#define GBE__GBE0__MMC_RX_INTERRUPT__RESERVED_31_26__SHIFT    26

#define GBE__GBE0__MMC_RX_INTERRUPT__RXGBPKTIS__MASK    0x00000001
#define GBE__GBE0__MMC_RX_INTERRUPT__RXGBOCTIS__MASK    0x00000002
#define GBE__GBE0__MMC_RX_INTERRUPT__RXGOCTIS__MASK    0x00000004
#define GBE__GBE0__MMC_RX_INTERRUPT__RXBCGPIS__MASK    0x00000008
#define GBE__GBE0__MMC_RX_INTERRUPT__RXMCGPIS__MASK    0x00000010
#define GBE__GBE0__MMC_RX_INTERRUPT__RXCRCERPIS__MASK    0x00000020
#define GBE__GBE0__MMC_RX_INTERRUPT__RXALGNERPIS__MASK    0x00000040
#define GBE__GBE0__MMC_RX_INTERRUPT__RXRUNTPIS__MASK    0x00000080
#define GBE__GBE0__MMC_RX_INTERRUPT__RXJABERPIS__MASK    0x00000100
#define GBE__GBE0__MMC_RX_INTERRUPT__RXUSIZEGPIS__MASK    0x00000200
#define GBE__GBE0__MMC_RX_INTERRUPT__RXOSIZEGPIS__MASK    0x00000400
#define GBE__GBE0__MMC_RX_INTERRUPT__RX64OCTGBPIS__MASK    0x00000800
#define GBE__GBE0__MMC_RX_INTERRUPT__RX65T127OCTGBPIS__MASK    0x00001000
#define GBE__GBE0__MMC_RX_INTERRUPT__RX128T255OCTGBPIS__MASK    0x00002000
#define GBE__GBE0__MMC_RX_INTERRUPT__RX256T511OCTGBPIS__MASK    0x00004000
#define GBE__GBE0__MMC_RX_INTERRUPT__RX512T1023OCTGBPIS__MASK    0x00008000
#define GBE__GBE0__MMC_RX_INTERRUPT__RX1024TMAXOCTGBPIS__MASK    0x00010000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXUCGPIS__MASK    0x00020000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXLENERPIS__MASK    0x00040000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXORANGEPIS__MASK    0x00080000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXPAUSPIS__MASK    0x00100000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXFOVPIS__MASK    0x00200000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXVLANGBPIS__MASK    0x00400000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXWDOGPIS__MASK    0x00800000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXRCVERRPIS__MASK    0x01000000
#define GBE__GBE0__MMC_RX_INTERRUPT__RXCTRLPIS__MASK    0x02000000
#define GBE__GBE0__MMC_RX_INTERRUPT__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE0__MMC_RX_INTERRUPT__RXGBPKTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXGBOCTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXGOCTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXBCGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXMCGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXCRCERPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXALGNERPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXRUNTPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXJABERPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXUSIZEGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXOSIZEGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RX64OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RX65T127OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RX128T255OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RX256T511OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RX512T1023OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RX1024TMAXOCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXUCGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXLENERPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXORANGEPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXPAUSPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXFOVPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXVLANGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXWDOGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXRCVERRPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RXCTRLPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Tx_Interrupt
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txgboctis : 1;
        unsigned txgbpktis : 1;
        unsigned txbcgpis : 1;
        unsigned txmcgpis : 1;
        unsigned tx64octgbpis : 1;
        unsigned tx65t127octgbpis : 1;
        unsigned tx128t255octgbpis : 1;
        unsigned tx256t511octgbpis : 1;
        unsigned tx512t1023octgbpis : 1;
        unsigned tx1024tmaxoctgbpis : 1;
        unsigned txucgbpis : 1;
        unsigned txmcgbpis : 1;
        unsigned txbcgbpis : 1;
        unsigned txuflowerpis : 1;
        unsigned reserved_19_14 : 6;
        unsigned txgoctis : 1;
        unsigned txgpktis : 1;
        unsigned reserved_22 : 1;
        unsigned txpauspis : 1;
        unsigned txvlangpis : 1;
        unsigned txosizegpis : 1;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} GBE__MMC_TX_INTERRUPT__ACC_T;

#define GBE__GBE0__MMC_TX_INTERRUPT__ADDR (GBE__GBE0__BASE_ADDR + 0x708ULL)
#define GBE__GBE0__MMC_TX_INTERRUPT__NUM  0x1

#define GBE__GBE0__MMC_TX_INTERRUPT__TXGBOCTIS__SHIFT    0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGBPKTIS__SHIFT    1
#define GBE__GBE0__MMC_TX_INTERRUPT__TXBCGPIS__SHIFT    2
#define GBE__GBE0__MMC_TX_INTERRUPT__TXMCGPIS__SHIFT    3
#define GBE__GBE0__MMC_TX_INTERRUPT__TX64OCTGBPIS__SHIFT    4
#define GBE__GBE0__MMC_TX_INTERRUPT__TX65T127OCTGBPIS__SHIFT    5
#define GBE__GBE0__MMC_TX_INTERRUPT__TX128T255OCTGBPIS__SHIFT    6
#define GBE__GBE0__MMC_TX_INTERRUPT__TX256T511OCTGBPIS__SHIFT    7
#define GBE__GBE0__MMC_TX_INTERRUPT__TX512T1023OCTGBPIS__SHIFT    8
#define GBE__GBE0__MMC_TX_INTERRUPT__TX1024TMAXOCTGBPIS__SHIFT    9
#define GBE__GBE0__MMC_TX_INTERRUPT__TXUCGBPIS__SHIFT    10
#define GBE__GBE0__MMC_TX_INTERRUPT__TXMCGBPIS__SHIFT    11
#define GBE__GBE0__MMC_TX_INTERRUPT__TXBCGBPIS__SHIFT    12
#define GBE__GBE0__MMC_TX_INTERRUPT__TXUFLOWERPIS__SHIFT    13
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_19_14__SHIFT    14
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGOCTIS__SHIFT    20
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGPKTIS__SHIFT    21
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_22__SHIFT    22
#define GBE__GBE0__MMC_TX_INTERRUPT__TXPAUSPIS__SHIFT    23
#define GBE__GBE0__MMC_TX_INTERRUPT__TXVLANGPIS__SHIFT    24
#define GBE__GBE0__MMC_TX_INTERRUPT__TXOSIZEGPIS__SHIFT    25
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_31_26__SHIFT    26

#define GBE__GBE0__MMC_TX_INTERRUPT__TXGBOCTIS__MASK    0x00000001
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGBPKTIS__MASK    0x00000002
#define GBE__GBE0__MMC_TX_INTERRUPT__TXBCGPIS__MASK    0x00000004
#define GBE__GBE0__MMC_TX_INTERRUPT__TXMCGPIS__MASK    0x00000008
#define GBE__GBE0__MMC_TX_INTERRUPT__TX64OCTGBPIS__MASK    0x00000010
#define GBE__GBE0__MMC_TX_INTERRUPT__TX65T127OCTGBPIS__MASK    0x00000020
#define GBE__GBE0__MMC_TX_INTERRUPT__TX128T255OCTGBPIS__MASK    0x00000040
#define GBE__GBE0__MMC_TX_INTERRUPT__TX256T511OCTGBPIS__MASK    0x00000080
#define GBE__GBE0__MMC_TX_INTERRUPT__TX512T1023OCTGBPIS__MASK    0x00000100
#define GBE__GBE0__MMC_TX_INTERRUPT__TX1024TMAXOCTGBPIS__MASK    0x00000200
#define GBE__GBE0__MMC_TX_INTERRUPT__TXUCGBPIS__MASK    0x00000400
#define GBE__GBE0__MMC_TX_INTERRUPT__TXMCGBPIS__MASK    0x00000800
#define GBE__GBE0__MMC_TX_INTERRUPT__TXBCGBPIS__MASK    0x00001000
#define GBE__GBE0__MMC_TX_INTERRUPT__TXUFLOWERPIS__MASK    0x00002000
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_19_14__MASK    0x000fc000
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGOCTIS__MASK    0x00100000
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGPKTIS__MASK    0x00200000
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_22__MASK    0x00400000
#define GBE__GBE0__MMC_TX_INTERRUPT__TXPAUSPIS__MASK    0x00800000
#define GBE__GBE0__MMC_TX_INTERRUPT__TXVLANGPIS__MASK    0x01000000
#define GBE__GBE0__MMC_TX_INTERRUPT__TXOSIZEGPIS__MASK    0x02000000
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE0__MMC_TX_INTERRUPT__TXGBOCTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGBPKTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXBCGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXMCGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TX64OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TX65T127OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TX128T255OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TX256T511OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TX512T1023OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TX1024TMAXOCTGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXUCGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXMCGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXBCGBPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXUFLOWERPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_19_14__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGOCTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXGPKTIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_22__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXPAUSPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXVLANGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__TXOSIZEGPIS__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Rx_Interrupt_Mask
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxgbpktim : 1;
        unsigned rxgboctim : 1;
        unsigned rxgoctim : 1;
        unsigned rxbcgpim : 1;
        unsigned rxmcgpim : 1;
        unsigned rxcrcerpim : 1;
        unsigned rxalgnerpim : 1;
        unsigned rxruntpim : 1;
        unsigned rxjaberpim : 1;
        unsigned rxusizegpim : 1;
        unsigned rxosizegpim : 1;
        unsigned rx64octgbpim : 1;
        unsigned rx65t127octgbpim : 1;
        unsigned rx128t255octgbpim : 1;
        unsigned rx256t511octgbpim : 1;
        unsigned rx512t1023octgbpim : 1;
        unsigned rx1024tmaxoctgbpim : 1;
        unsigned rxucgpim : 1;
        unsigned rxlenerpim : 1;
        unsigned rxorangepim : 1;
        unsigned rxpauspim : 1;
        unsigned rxfovpim : 1;
        unsigned rxvlangbpim : 1;
        unsigned rxwdogpim : 1;
        unsigned rxrcverrpim : 1;
        unsigned rxctrlpim : 1;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} GBE__MMC_RX_INTERRUPT_MASK__ACC_T;

#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__ADDR (GBE__GBE0__BASE_ADDR + 0x70CULL)
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__NUM  0x1

#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGBPKTIM__SHIFT    0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGBOCTIM__SHIFT    1
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGOCTIM__SHIFT    2
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXBCGPIM__SHIFT    3
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXMCGPIM__SHIFT    4
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXCRCERPIM__SHIFT    5
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXALGNERPIM__SHIFT    6
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXRUNTPIM__SHIFT    7
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXJABERPIM__SHIFT    8
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXUSIZEGPIM__SHIFT    9
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXOSIZEGPIM__SHIFT    10
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX64OCTGBPIM__SHIFT    11
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX65T127OCTGBPIM__SHIFT    12
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX128T255OCTGBPIM__SHIFT    13
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX256T511OCTGBPIM__SHIFT    14
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX512T1023OCTGBPIM__SHIFT    15
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX1024TMAXOCTGBPIM__SHIFT    16
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXUCGPIM__SHIFT    17
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXLENERPIM__SHIFT    18
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXORANGEPIM__SHIFT    19
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXPAUSPIM__SHIFT    20
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXFOVPIM__SHIFT    21
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXVLANGBPIM__SHIFT    22
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXWDOGPIM__SHIFT    23
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXRCVERRPIM__SHIFT    24
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXCTRLPIM__SHIFT    25
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RESERVED_31_26__SHIFT    26

#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGBPKTIM__MASK    0x00000001
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGBOCTIM__MASK    0x00000002
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGOCTIM__MASK    0x00000004
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXBCGPIM__MASK    0x00000008
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXMCGPIM__MASK    0x00000010
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXCRCERPIM__MASK    0x00000020
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXALGNERPIM__MASK    0x00000040
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXRUNTPIM__MASK    0x00000080
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXJABERPIM__MASK    0x00000100
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXUSIZEGPIM__MASK    0x00000200
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXOSIZEGPIM__MASK    0x00000400
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX64OCTGBPIM__MASK    0x00000800
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX65T127OCTGBPIM__MASK    0x00001000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX128T255OCTGBPIM__MASK    0x00002000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX256T511OCTGBPIM__MASK    0x00004000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX512T1023OCTGBPIM__MASK    0x00008000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX1024TMAXOCTGBPIM__MASK    0x00010000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXUCGPIM__MASK    0x00020000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXLENERPIM__MASK    0x00040000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXORANGEPIM__MASK    0x00080000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXPAUSPIM__MASK    0x00100000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXFOVPIM__MASK    0x00200000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXVLANGBPIM__MASK    0x00400000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXWDOGPIM__MASK    0x00800000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXRCVERRPIM__MASK    0x01000000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXCTRLPIM__MASK    0x02000000
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGBPKTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGBOCTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXGOCTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXBCGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXMCGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXCRCERPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXALGNERPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXRUNTPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXJABERPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXUSIZEGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXOSIZEGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX64OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX65T127OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX128T255OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX256T511OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX512T1023OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RX1024TMAXOCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXUCGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXLENERPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXORANGEPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXPAUSPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXFOVPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXVLANGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXWDOGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXRCVERRPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RXCTRLPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_RX_INTERRUPT_MASK__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Tx_Interrupt_Mask
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txgboctim : 1;
        unsigned txgbpktim : 1;
        unsigned txbcgpim : 1;
        unsigned txmcgpim : 1;
        unsigned tx64octgbpim : 1;
        unsigned tx65t127octgbpim : 1;
        unsigned tx128t255octgbpim : 1;
        unsigned tx256t511octgbpim : 1;
        unsigned tx512t1023octgbpim : 1;
        unsigned tx1024tmaxoctgbpim : 1;
        unsigned txucgbpim : 1;
        unsigned txmcgbpim : 1;
        unsigned txbcgbpim : 1;
        unsigned txuflowerpim : 1;
        unsigned reserved_19_14 : 6;
        unsigned txgoctim : 1;
        unsigned txgpktim : 1;
        unsigned reserved_22 : 1;
        unsigned txpauspim : 1;
        unsigned txvlangpim : 1;
        unsigned txosizegpim : 1;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} GBE__MMC_TX_INTERRUPT_MASK__ACC_T;

#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__ADDR (GBE__GBE0__BASE_ADDR + 0x710ULL)
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__NUM  0x1

#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGBOCTIM__SHIFT    0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGBPKTIM__SHIFT    1
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXBCGPIM__SHIFT    2
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXMCGPIM__SHIFT    3
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX64OCTGBPIM__SHIFT    4
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX65T127OCTGBPIM__SHIFT    5
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX128T255OCTGBPIM__SHIFT    6
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX256T511OCTGBPIM__SHIFT    7
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX512T1023OCTGBPIM__SHIFT    8
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX1024TMAXOCTGBPIM__SHIFT    9
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXUCGBPIM__SHIFT    10
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXMCGBPIM__SHIFT    11
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXBCGBPIM__SHIFT    12
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXUFLOWERPIM__SHIFT    13
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_19_14__SHIFT    14
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGOCTIM__SHIFT    20
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGPKTIM__SHIFT    21
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_22__SHIFT    22
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXPAUSPIM__SHIFT    23
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXVLANGPIM__SHIFT    24
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXOSIZEGPIM__SHIFT    25
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_31_26__SHIFT    26

#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGBOCTIM__MASK    0x00000001
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGBPKTIM__MASK    0x00000002
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXBCGPIM__MASK    0x00000004
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXMCGPIM__MASK    0x00000008
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX64OCTGBPIM__MASK    0x00000010
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX65T127OCTGBPIM__MASK    0x00000020
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX128T255OCTGBPIM__MASK    0x00000040
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX256T511OCTGBPIM__MASK    0x00000080
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX512T1023OCTGBPIM__MASK    0x00000100
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX1024TMAXOCTGBPIM__MASK    0x00000200
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXUCGBPIM__MASK    0x00000400
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXMCGBPIM__MASK    0x00000800
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXBCGBPIM__MASK    0x00001000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXUFLOWERPIM__MASK    0x00002000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_19_14__MASK    0x000fc000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGOCTIM__MASK    0x00100000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGPKTIM__MASK    0x00200000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_22__MASK    0x00400000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXPAUSPIM__MASK    0x00800000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXVLANGPIM__MASK    0x01000000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXOSIZEGPIM__MASK    0x02000000
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGBOCTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGBPKTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXBCGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXMCGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX64OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX65T127OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX128T255OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX256T511OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX512T1023OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TX1024TMAXOCTGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXUCGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXMCGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXBCGBPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXUFLOWERPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_19_14__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGOCTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXGPKTIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_22__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXPAUSPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXVLANGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__TXOSIZEGPIM__POR_VALUE    0x0
#define GBE__GBE0__MMC_TX_INTERRUPT_MASK__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Octet_Count_Good_Bad
// Tx Octet Count Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txoctgb : 32;
    };
    unsigned reg;
} GBE__TX_OCTET_COUNT_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_OCTET_COUNT_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x714ULL)
#define GBE__GBE0__TX_OCTET_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_OCTET_COUNT_GOOD_BAD__TXOCTGB__SHIFT    0

#define GBE__GBE0__TX_OCTET_COUNT_GOOD_BAD__TXOCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_OCTET_COUNT_GOOD_BAD__TXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Packet_Count_Good_Bad
// Tx Packet Count Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txpktgb : 32;
    };
    unsigned reg;
} GBE__TX_PACKET_COUNT_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_PACKET_COUNT_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x718ULL)
#define GBE__GBE0__TX_PACKET_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_PACKET_COUNT_GOOD_BAD__TXPKTGB__SHIFT    0

#define GBE__GBE0__TX_PACKET_COUNT_GOOD_BAD__TXPKTGB__MASK    0xffffffff

#define GBE__GBE0__TX_PACKET_COUNT_GOOD_BAD__TXPKTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Broadcast_Packets_Good
// Tx Broadcast Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txbcastg : 32;
    };
    unsigned reg;
} GBE__TX_BROADCAST_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x71CULL)
#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD__TXBCASTG__SHIFT    0

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD__TXBCASTG__MASK    0xffffffff

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD__TXBCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Multicast_Packets_Good
// Tx Multicast Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txmcastg : 32;
    };
    unsigned reg;
} GBE__TX_MULTICAST_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x720ULL)
#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD__TXMCASTG__SHIFT    0

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD__TXMCASTG__MASK    0xffffffff

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD__TXMCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_64Octets_Packets_Good_Bad
// Tx 64Octets Packets Good_Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx64octgb : 32;
    };
    unsigned reg;
} GBE__TX_64OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_64OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x724ULL)
#define GBE__GBE0__TX_64OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_64OCTETS_PACKETS_GOOD_BAD__TX64OCTGB__SHIFT    0

#define GBE__GBE0__TX_64OCTETS_PACKETS_GOOD_BAD__TX64OCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_64OCTETS_PACKETS_GOOD_BAD__TX64OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_65To127Octets_Packets_Good_Bad
// Tx 65To127Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx65_127octgb : 32;
    };
    unsigned reg;
} GBE__TX_65TO127OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_65TO127OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x728ULL)
#define GBE__GBE0__TX_65TO127OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_65TO127OCTETS_PACKETS_GOOD_BAD__TX65_127OCTGB__SHIFT    0

#define GBE__GBE0__TX_65TO127OCTETS_PACKETS_GOOD_BAD__TX65_127OCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_65TO127OCTETS_PACKETS_GOOD_BAD__TX65_127OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_128To255Octets_Packets_Good_Bad
// Tx 128To255Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx128_255octgb : 32;
    };
    unsigned reg;
} GBE__TX_128TO255OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_128TO255OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x72CULL)
#define GBE__GBE0__TX_128TO255OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_128TO255OCTETS_PACKETS_GOOD_BAD__TX128_255OCTGB__SHIFT    0

#define GBE__GBE0__TX_128TO255OCTETS_PACKETS_GOOD_BAD__TX128_255OCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_128TO255OCTETS_PACKETS_GOOD_BAD__TX128_255OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_256To511Octets_Packets_Good_Bad
// Tx 256To511Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx256_511octgb : 32;
    };
    unsigned reg;
} GBE__TX_256TO511OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_256TO511OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x730ULL)
#define GBE__GBE0__TX_256TO511OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_256TO511OCTETS_PACKETS_GOOD_BAD__TX256_511OCTGB__SHIFT    0

#define GBE__GBE0__TX_256TO511OCTETS_PACKETS_GOOD_BAD__TX256_511OCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_256TO511OCTETS_PACKETS_GOOD_BAD__TX256_511OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_512To1023Octets_Packets_Good_Bad
//  
// Tx 512To1023Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx512_1023octgb : 32;
    };
    unsigned reg;
} GBE__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x734ULL)
#define GBE__GBE0__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__TX512_1023OCTGB__SHIFT    0

#define GBE__GBE0__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__TX512_1023OCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__TX512_1023OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_1024ToMaxOctets_Packets_Good_Bad
// Tx 1024ToMaxOctets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx1024_maxoctgb : 32;
    };
    unsigned reg;
} GBE__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x738ULL)
#define GBE__GBE0__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__TX1024_MAXOCTGB__SHIFT    0

#define GBE__GBE0__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__TX1024_MAXOCTGB__MASK    0xffffffff

#define GBE__GBE0__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__TX1024_MAXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Unicast_Packets_Good_Bad
//  
// Tx Unicast Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txucastgb : 32;
    };
    unsigned reg;
} GBE__TX_UNICAST_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_UNICAST_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x73CULL)
#define GBE__GBE0__TX_UNICAST_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_UNICAST_PACKETS_GOOD_BAD__TXUCASTGB__SHIFT    0

#define GBE__GBE0__TX_UNICAST_PACKETS_GOOD_BAD__TXUCASTGB__MASK    0xffffffff

#define GBE__GBE0__TX_UNICAST_PACKETS_GOOD_BAD__TXUCASTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Multicast_Packets_Good_Bad
//  
// Tx Multicast Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txmcastgb : 32;
    };
    unsigned reg;
} GBE__TX_MULTICAST_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x740ULL)
#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD_BAD__TXMCASTGB__SHIFT    0

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD_BAD__TXMCASTGB__MASK    0xffffffff

#define GBE__GBE0__TX_MULTICAST_PACKETS_GOOD_BAD__TXMCASTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Broadcast_Packets_Good_Bad
// Tx Broadcast Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txbcastgb : 32;
    };
    unsigned reg;
} GBE__TX_BROADCAST_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x744ULL)
#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD_BAD__TXBCASTGB__SHIFT    0

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD_BAD__TXBCASTGB__MASK    0xffffffff

#define GBE__GBE0__TX_BROADCAST_PACKETS_GOOD_BAD__TXBCASTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Underflow_Error_Packets
// Tx Underflow Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txundrflw : 32;
    };
    unsigned reg;
} GBE__TX_UNDERFLOW_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__TX_UNDERFLOW_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x748ULL)
#define GBE__GBE0__TX_UNDERFLOW_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__TX_UNDERFLOW_ERROR_PACKETS__TXUNDRFLW__SHIFT    0

#define GBE__GBE0__TX_UNDERFLOW_ERROR_PACKETS__TXUNDRFLW__MASK    0xffffffff

#define GBE__GBE0__TX_UNDERFLOW_ERROR_PACKETS__TXUNDRFLW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Octet_Count_Good
// Tx Octet Count Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txoctg : 32;
    };
    unsigned reg;
} GBE__TX_OCTET_COUNT_GOOD__ACC_T;

#define GBE__GBE0__TX_OCTET_COUNT_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x764ULL)
#define GBE__GBE0__TX_OCTET_COUNT_GOOD__NUM  0x1

#define GBE__GBE0__TX_OCTET_COUNT_GOOD__TXOCTG__SHIFT    0

#define GBE__GBE0__TX_OCTET_COUNT_GOOD__TXOCTG__MASK    0xffffffff

#define GBE__GBE0__TX_OCTET_COUNT_GOOD__TXOCTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Packet_Count_Good
//  
// Tx Packet Count Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txpktg : 32;
    };
    unsigned reg;
} GBE__TX_PACKET_COUNT_GOOD__ACC_T;

#define GBE__GBE0__TX_PACKET_COUNT_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x768ULL)
#define GBE__GBE0__TX_PACKET_COUNT_GOOD__NUM  0x1

#define GBE__GBE0__TX_PACKET_COUNT_GOOD__TXPKTG__SHIFT    0

#define GBE__GBE0__TX_PACKET_COUNT_GOOD__TXPKTG__MASK    0xffffffff

#define GBE__GBE0__TX_PACKET_COUNT_GOOD__TXPKTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Pause_Packets
// Tx Pause Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txpause : 32;
    };
    unsigned reg;
} GBE__TX_PAUSE_PACKETS__ACC_T;

#define GBE__GBE0__TX_PAUSE_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x770ULL)
#define GBE__GBE0__TX_PAUSE_PACKETS__NUM  0x1

#define GBE__GBE0__TX_PAUSE_PACKETS__TXPAUSE__SHIFT    0

#define GBE__GBE0__TX_PAUSE_PACKETS__TXPAUSE__MASK    0xffffffff

#define GBE__GBE0__TX_PAUSE_PACKETS__TXPAUSE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_VLAN_Packets_Good
// Tx VLAN Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txvlang : 32;
    };
    unsigned reg;
} GBE__TX_VLAN_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__TX_VLAN_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x774ULL)
#define GBE__GBE0__TX_VLAN_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__TX_VLAN_PACKETS_GOOD__TXVLANG__SHIFT    0

#define GBE__GBE0__TX_VLAN_PACKETS_GOOD__TXVLANG__MASK    0xffffffff

#define GBE__GBE0__TX_VLAN_PACKETS_GOOD__TXVLANG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_OSize_Packets_Good
// Tx OSize Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txosizg : 32;
    };
    unsigned reg;
} GBE__TX_OSIZE_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__TX_OSIZE_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x778ULL)
#define GBE__GBE0__TX_OSIZE_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__TX_OSIZE_PACKETS_GOOD__TXOSIZG__SHIFT    0

#define GBE__GBE0__TX_OSIZE_PACKETS_GOOD__TXOSIZG__MASK    0xffffffff

#define GBE__GBE0__TX_OSIZE_PACKETS_GOOD__TXOSIZG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Packets_Count_Good_Bad
// Rx Packets Count Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxpktgb : 32;
    };
    unsigned reg;
} GBE__RX_PACKETS_COUNT_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_PACKETS_COUNT_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x780ULL)
#define GBE__GBE0__RX_PACKETS_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_PACKETS_COUNT_GOOD_BAD__RXPKTGB__SHIFT    0

#define GBE__GBE0__RX_PACKETS_COUNT_GOOD_BAD__RXPKTGB__MASK    0xffffffff

#define GBE__GBE0__RX_PACKETS_COUNT_GOOD_BAD__RXPKTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Octet_Count_Good_Bad
//  
// Rx Octet Count Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoctgb : 32;
    };
    unsigned reg;
} GBE__RX_OCTET_COUNT_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_OCTET_COUNT_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x784ULL)
#define GBE__GBE0__RX_OCTET_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_OCTET_COUNT_GOOD_BAD__RXOCTGB__SHIFT    0

#define GBE__GBE0__RX_OCTET_COUNT_GOOD_BAD__RXOCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_OCTET_COUNT_GOOD_BAD__RXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Octet_Count_Good
// Rx Octet Count Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoctg : 32;
    };
    unsigned reg;
} GBE__RX_OCTET_COUNT_GOOD__ACC_T;

#define GBE__GBE0__RX_OCTET_COUNT_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x788ULL)
#define GBE__GBE0__RX_OCTET_COUNT_GOOD__NUM  0x1

#define GBE__GBE0__RX_OCTET_COUNT_GOOD__RXOCTG__SHIFT    0

#define GBE__GBE0__RX_OCTET_COUNT_GOOD__RXOCTG__MASK    0xffffffff

#define GBE__GBE0__RX_OCTET_COUNT_GOOD__RXOCTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Broadcast_Packets_Good
// Rx Broadcast Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxbcastg : 32;
    };
    unsigned reg;
} GBE__RX_BROADCAST_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__RX_BROADCAST_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x78CULL)
#define GBE__GBE0__RX_BROADCAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__RX_BROADCAST_PACKETS_GOOD__RXBCASTG__SHIFT    0

#define GBE__GBE0__RX_BROADCAST_PACKETS_GOOD__RXBCASTG__MASK    0xffffffff

#define GBE__GBE0__RX_BROADCAST_PACKETS_GOOD__RXBCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Multicast_Packets_Good
//  
// Rx Multicast Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxmcastg : 32;
    };
    unsigned reg;
} GBE__RX_MULTICAST_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__RX_MULTICAST_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x790ULL)
#define GBE__GBE0__RX_MULTICAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__RX_MULTICAST_PACKETS_GOOD__RXMCASTG__SHIFT    0

#define GBE__GBE0__RX_MULTICAST_PACKETS_GOOD__RXMCASTG__MASK    0xffffffff

#define GBE__GBE0__RX_MULTICAST_PACKETS_GOOD__RXMCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_CRC_Error_Packets
// Rx CRC Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxcrcerr : 32;
    };
    unsigned reg;
} GBE__RX_CRC_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_CRC_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x794ULL)
#define GBE__GBE0__RX_CRC_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_CRC_ERROR_PACKETS__RXCRCERR__SHIFT    0

#define GBE__GBE0__RX_CRC_ERROR_PACKETS__RXCRCERR__MASK    0xffffffff

#define GBE__GBE0__RX_CRC_ERROR_PACKETS__RXCRCERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Alignment_Error_Packets
// Rx Alignment Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxalgnerr : 32;
    };
    unsigned reg;
} GBE__RX_ALIGNMENT_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_ALIGNMENT_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x798ULL)
#define GBE__GBE0__RX_ALIGNMENT_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_ALIGNMENT_ERROR_PACKETS__RXALGNERR__SHIFT    0

#define GBE__GBE0__RX_ALIGNMENT_ERROR_PACKETS__RXALGNERR__MASK    0xffffffff

#define GBE__GBE0__RX_ALIGNMENT_ERROR_PACKETS__RXALGNERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Runt_Error_Packets
// Rx Runt Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxrunterr : 32;
    };
    unsigned reg;
} GBE__RX_RUNT_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_RUNT_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x79CULL)
#define GBE__GBE0__RX_RUNT_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_RUNT_ERROR_PACKETS__RXRUNTERR__SHIFT    0

#define GBE__GBE0__RX_RUNT_ERROR_PACKETS__RXRUNTERR__MASK    0xffffffff

#define GBE__GBE0__RX_RUNT_ERROR_PACKETS__RXRUNTERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Jabber_Error_Packets
// Rx Jabber Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxjaberr : 32;
    };
    unsigned reg;
} GBE__RX_JABBER_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_JABBER_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7A0ULL)
#define GBE__GBE0__RX_JABBER_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_JABBER_ERROR_PACKETS__RXJABERR__SHIFT    0

#define GBE__GBE0__RX_JABBER_ERROR_PACKETS__RXJABERR__MASK    0xffffffff

#define GBE__GBE0__RX_JABBER_ERROR_PACKETS__RXJABERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Undersize_Packets_Good
// Rx Undersize Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxunderszg : 32;
    };
    unsigned reg;
} GBE__RX_UNDERSIZE_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__RX_UNDERSIZE_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x7A4ULL)
#define GBE__GBE0__RX_UNDERSIZE_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__RX_UNDERSIZE_PACKETS_GOOD__RXUNDERSZG__SHIFT    0

#define GBE__GBE0__RX_UNDERSIZE_PACKETS_GOOD__RXUNDERSZG__MASK    0xffffffff

#define GBE__GBE0__RX_UNDERSIZE_PACKETS_GOOD__RXUNDERSZG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Oversize_Packets_Good
// Rx Oversize Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoverszg : 32;
    };
    unsigned reg;
} GBE__RX_OVERSIZE_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__RX_OVERSIZE_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x7A8ULL)
#define GBE__GBE0__RX_OVERSIZE_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__RX_OVERSIZE_PACKETS_GOOD__RXOVERSZG__SHIFT    0

#define GBE__GBE0__RX_OVERSIZE_PACKETS_GOOD__RXOVERSZG__MASK    0xffffffff

#define GBE__GBE0__RX_OVERSIZE_PACKETS_GOOD__RXOVERSZG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_64Octets_Packets_Good_Bad
// Rx 64 Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx64octgb : 32;
    };
    unsigned reg;
} GBE__RX_64OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_64OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7ACULL)
#define GBE__GBE0__RX_64OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_64OCTETS_PACKETS_GOOD_BAD__RX64OCTGB__SHIFT    0

#define GBE__GBE0__RX_64OCTETS_PACKETS_GOOD_BAD__RX64OCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_64OCTETS_PACKETS_GOOD_BAD__RX64OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_65To127Octets_Packets_Good_Bad
//  
// Rx 65-127 Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx65_127octgb : 32;
    };
    unsigned reg;
} GBE__RX_65TO127OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_65TO127OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7B0ULL)
#define GBE__GBE0__RX_65TO127OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_65TO127OCTETS_PACKETS_GOOD_BAD__RX65_127OCTGB__SHIFT    0

#define GBE__GBE0__RX_65TO127OCTETS_PACKETS_GOOD_BAD__RX65_127OCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_65TO127OCTETS_PACKETS_GOOD_BAD__RX65_127OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_128To255Octets_Packets_Good_Bad
//  
// Rx 128-255 Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx128_255octgb : 32;
    };
    unsigned reg;
} GBE__RX_128TO255OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_128TO255OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7B4ULL)
#define GBE__GBE0__RX_128TO255OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_128TO255OCTETS_PACKETS_GOOD_BAD__RX128_255OCTGB__SHIFT    0

#define GBE__GBE0__RX_128TO255OCTETS_PACKETS_GOOD_BAD__RX128_255OCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_128TO255OCTETS_PACKETS_GOOD_BAD__RX128_255OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_256To511Octets_Packets_Good_Bad
// Rx 256-511 Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx256_511octgb : 32;
    };
    unsigned reg;
} GBE__RX_256TO511OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_256TO511OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7B8ULL)
#define GBE__GBE0__RX_256TO511OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_256TO511OCTETS_PACKETS_GOOD_BAD__RX256_511OCTGB__SHIFT    0

#define GBE__GBE0__RX_256TO511OCTETS_PACKETS_GOOD_BAD__RX256_511OCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_256TO511OCTETS_PACKETS_GOOD_BAD__RX256_511OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_512To1023Octets_Packets_Good_Bad
// RX 512-1023 Octets Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx512_1023octgb : 32;
    };
    unsigned reg;
} GBE__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7BCULL)
#define GBE__GBE0__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__RX512_1023OCTGB__SHIFT    0

#define GBE__GBE0__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__RX512_1023OCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__RX512_1023OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_1024ToMaxOctets_Packets_Good_Bad
// Rx 1024-Max Octets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx1024_maxoctgb : 32;
    };
    unsigned reg;
} GBE__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7C0ULL)
#define GBE__GBE0__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__RX1024_MAXOCTGB__SHIFT    0

#define GBE__GBE0__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__RX1024_MAXOCTGB__MASK    0xffffffff

#define GBE__GBE0__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__RX1024_MAXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Unicast_Packets_Good
// Rx Unicast Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxucastg : 32;
    };
    unsigned reg;
} GBE__RX_UNICAST_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__RX_UNICAST_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x7C4ULL)
#define GBE__GBE0__RX_UNICAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__RX_UNICAST_PACKETS_GOOD__RXUCASTG__SHIFT    0

#define GBE__GBE0__RX_UNICAST_PACKETS_GOOD__RXUCASTG__MASK    0xffffffff

#define GBE__GBE0__RX_UNICAST_PACKETS_GOOD__RXUCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Length_Error_Packets
// Rx Length Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxlenerr : 32;
    };
    unsigned reg;
} GBE__RX_LENGTH_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_LENGTH_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7C8ULL)
#define GBE__GBE0__RX_LENGTH_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_LENGTH_ERROR_PACKETS__RXLENERR__SHIFT    0

#define GBE__GBE0__RX_LENGTH_ERROR_PACKETS__RXLENERR__MASK    0xffffffff

#define GBE__GBE0__RX_LENGTH_ERROR_PACKETS__RXLENERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Out_Of_Range_Type_Packets
// Rx Out of Range Type Packet
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoutofrng : 32;
    };
    unsigned reg;
} GBE__RX_OUT_OF_RANGE_TYPE_PACKETS__ACC_T;

#define GBE__GBE0__RX_OUT_OF_RANGE_TYPE_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7CCULL)
#define GBE__GBE0__RX_OUT_OF_RANGE_TYPE_PACKETS__NUM  0x1

#define GBE__GBE0__RX_OUT_OF_RANGE_TYPE_PACKETS__RXOUTOFRNG__SHIFT    0

#define GBE__GBE0__RX_OUT_OF_RANGE_TYPE_PACKETS__RXOUTOFRNG__MASK    0xffffffff

#define GBE__GBE0__RX_OUT_OF_RANGE_TYPE_PACKETS__RXOUTOFRNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Pause_Packets
// Rx Pause Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxpausepkt : 32;
    };
    unsigned reg;
} GBE__RX_PAUSE_PACKETS__ACC_T;

#define GBE__GBE0__RX_PAUSE_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7D0ULL)
#define GBE__GBE0__RX_PAUSE_PACKETS__NUM  0x1

#define GBE__GBE0__RX_PAUSE_PACKETS__RXPAUSEPKT__SHIFT    0

#define GBE__GBE0__RX_PAUSE_PACKETS__RXPAUSEPKT__MASK    0xffffffff

#define GBE__GBE0__RX_PAUSE_PACKETS__RXPAUSEPKT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_FIFO_Overflow_Packets
// Rx FIFO Overflow Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxfifoovfl : 32;
    };
    unsigned reg;
} GBE__RX_FIFO_OVERFLOW_PACKETS__ACC_T;

#define GBE__GBE0__RX_FIFO_OVERFLOW_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7D4ULL)
#define GBE__GBE0__RX_FIFO_OVERFLOW_PACKETS__NUM  0x1

#define GBE__GBE0__RX_FIFO_OVERFLOW_PACKETS__RXFIFOOVFL__SHIFT    0

#define GBE__GBE0__RX_FIFO_OVERFLOW_PACKETS__RXFIFOOVFL__MASK    0xffffffff

#define GBE__GBE0__RX_FIFO_OVERFLOW_PACKETS__RXFIFOOVFL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_VLAN_Packets_Good_Bad
//  
// Rx VLAN Packets Good Bad
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxvlanpktgb : 32;
    };
    unsigned reg;
} GBE__RX_VLAN_PACKETS_GOOD_BAD__ACC_T;

#define GBE__GBE0__RX_VLAN_PACKETS_GOOD_BAD__ADDR (GBE__GBE0__BASE_ADDR + 0x7D8ULL)
#define GBE__GBE0__RX_VLAN_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE0__RX_VLAN_PACKETS_GOOD_BAD__RXVLANPKTGB__SHIFT    0

#define GBE__GBE0__RX_VLAN_PACKETS_GOOD_BAD__RXVLANPKTGB__MASK    0xffffffff

#define GBE__GBE0__RX_VLAN_PACKETS_GOOD_BAD__RXVLANPKTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Watchdog_Error_Packets
// Rx Watchdog Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxwdgerr : 32;
    };
    unsigned reg;
} GBE__RX_WATCHDOG_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_WATCHDOG_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7DCULL)
#define GBE__GBE0__RX_WATCHDOG_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_WATCHDOG_ERROR_PACKETS__RXWDGERR__SHIFT    0

#define GBE__GBE0__RX_WATCHDOG_ERROR_PACKETS__RXWDGERR__MASK    0xffffffff

#define GBE__GBE0__RX_WATCHDOG_ERROR_PACKETS__RXWDGERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Receive_Error_Packets
// Rx Receive Error Packets
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxrcverr : 32;
    };
    unsigned reg;
} GBE__RX_RECEIVE_ERROR_PACKETS__ACC_T;

#define GBE__GBE0__RX_RECEIVE_ERROR_PACKETS__ADDR (GBE__GBE0__BASE_ADDR + 0x7E0ULL)
#define GBE__GBE0__RX_RECEIVE_ERROR_PACKETS__NUM  0x1

#define GBE__GBE0__RX_RECEIVE_ERROR_PACKETS__RXRCVERR__SHIFT    0

#define GBE__GBE0__RX_RECEIVE_ERROR_PACKETS__RXRCVERR__MASK    0xffffffff

#define GBE__GBE0__RX_RECEIVE_ERROR_PACKETS__RXRCVERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Control_Packets_Good
// Rx Control Packets Good
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxctrlg : 32;
    };
    unsigned reg;
} GBE__RX_CONTROL_PACKETS_GOOD__ACC_T;

#define GBE__GBE0__RX_CONTROL_PACKETS_GOOD__ADDR (GBE__GBE0__BASE_ADDR + 0x7E4ULL)
#define GBE__GBE0__RX_CONTROL_PACKETS_GOOD__NUM  0x1

#define GBE__GBE0__RX_CONTROL_PACKETS_GOOD__RXCTRLG__SHIFT    0

#define GBE__GBE0__RX_CONTROL_PACKETS_GOOD__RXCTRLG__MASK    0xffffffff

#define GBE__GBE0__RX_CONTROL_PACKETS_GOOD__RXCTRLG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Control
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tsena : 1;
        unsigned tscfupdt : 1;
        unsigned tsinit : 1;
        unsigned tsupdt : 1;
        unsigned tstrig : 1;
        unsigned tsaddreg : 1;
        unsigned reserved_7_6 : 2;
        unsigned tsenall : 1;
        unsigned tsctrlssr : 1;
        unsigned tsver2ena : 1;
        unsigned tsipena : 1;
        unsigned tsipv6ena : 1;
        unsigned tsipv4ena : 1;
        unsigned tsevntena : 1;
        unsigned tsmstrena : 1;
        unsigned snaptypsel : 2;
        unsigned tsenmacaddr : 1;
        unsigned csc : 1;
        unsigned esti : 1;
        unsigned reserved_23_21 : 3;
        unsigned txtsstsm : 1;
        unsigned reserved_27_25 : 3;
        unsigned av8021asmen : 1;
        unsigned reserved_31_29 : 3;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_CONTROL__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0xB00ULL)
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENA__SHIFT    0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSCFUPDT__SHIFT    1
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSINIT__SHIFT    2
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSUPDT__SHIFT    3
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSTRIG__SHIFT    4
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSADDREG__SHIFT    5
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_7_6__SHIFT    6
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENALL__SHIFT    8
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSCTRLSSR__SHIFT    9
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSVER2ENA__SHIFT    10
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPENA__SHIFT    11
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPV6ENA__SHIFT    12
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPV4ENA__SHIFT    13
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSEVNTENA__SHIFT    14
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSMSTRENA__SHIFT    15
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__SNAPTYPSEL__SHIFT    16
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENMACADDR__SHIFT    18
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__CSC__SHIFT    19
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__ESTI__SHIFT    20
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_23_21__SHIFT    21
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TXTSSTSM__SHIFT    24
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_27_25__SHIFT    25
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__AV8021ASMEN__SHIFT    28
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_31_29__SHIFT    29

#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENA__MASK    0x00000001
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSCFUPDT__MASK    0x00000002
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSINIT__MASK    0x00000004
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSUPDT__MASK    0x00000008
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSTRIG__MASK    0x00000010
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSADDREG__MASK    0x00000020
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_7_6__MASK    0x000000c0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENALL__MASK    0x00000100
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSCTRLSSR__MASK    0x00000200
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSVER2ENA__MASK    0x00000400
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPENA__MASK    0x00000800
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPV6ENA__MASK    0x00001000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPV4ENA__MASK    0x00002000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSEVNTENA__MASK    0x00004000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSMSTRENA__MASK    0x00008000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__SNAPTYPSEL__MASK    0x00030000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENMACADDR__MASK    0x00040000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__CSC__MASK    0x00080000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__ESTI__MASK    0x00100000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_23_21__MASK    0x00e00000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TXTSSTSM__MASK    0x01000000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_27_25__MASK    0x0e000000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__AV8021ASMEN__MASK    0x10000000
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_31_29__MASK    0xe0000000

#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENA__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSCFUPDT__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSINIT__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSUPDT__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSTRIG__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSADDREG__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_7_6__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENALL__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSCTRLSSR__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSVER2ENA__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPENA__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPV6ENA__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSIPV4ENA__POR_VALUE    0x1
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSEVNTENA__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSMSTRENA__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__SNAPTYPSEL__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TSENMACADDR__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__CSC__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__ESTI__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_23_21__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__TXTSSTSM__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_27_25__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__AV8021ASMEN__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_CONTROL__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Sub_Second_Increment
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_7_0 : 8;
        unsigned snsinc : 8;
        unsigned ssinc : 8;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} GBE__MAC_SUB_SECOND_INCREMENT__ACC_T;

#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__ADDR (GBE__GBE0__BASE_ADDR + 0xB04ULL)
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__NUM  0x1

#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__RESERVED_7_0__SHIFT    0
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__SNSINC__SHIFT    8
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__SSINC__SHIFT    16
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__RESERVED_31_24__SHIFT    24

#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__SNSINC__MASK    0x0000ff00
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__SSINC__MASK    0x00ff0000
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__RESERVED_31_24__MASK    0xff000000

#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__SNSINC__POR_VALUE    0x0
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__SSINC__POR_VALUE    0x0
#define GBE__GBE0__MAC_SUB_SECOND_INCREMENT__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Seconds
//  
// Timestamp Second
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tss : 32;
    };
    unsigned reg;
} GBE__MAC_SYSTEM_TIME_SECONDS__ACC_T;

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0xB08ULL)
#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS__NUM  0x1

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS__TSS__SHIFT    0

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS__TSS__MASK    0xffffffff

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS__TSS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Nanoseconds
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tsss : 31;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} GBE__MAC_SYSTEM_TIME_NANOSECONDS__ACC_T;

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0xB0CULL)
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__NUM  0x1

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__TSSS__SHIFT    0
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__RESERVED_31__SHIFT    31

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__TSSS__MASK    0x7fffffff
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__RESERVED_31__MASK    0x80000000

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__TSSS__POR_VALUE    0x0
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Seconds_Update
//  
// Timestamp Seconds
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tss : 32;
    };
    unsigned reg;
} GBE__MAC_SYSTEM_TIME_SECONDS_UPDATE__ACC_T;

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS_UPDATE__ADDR (GBE__GBE0__BASE_ADDR + 0xB10ULL)
#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS_UPDATE__NUM  0x1

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS_UPDATE__TSS__SHIFT    0

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS_UPDATE__TSS__MASK    0xffffffff

#define GBE__GBE0__MAC_SYSTEM_TIME_SECONDS_UPDATE__TSS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Nanoseconds_Update
// Add or Subtract Time
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tsss : 31;
        unsigned addsub : 1;
    };
    unsigned reg;
} GBE__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ACC_T;

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDR (GBE__GBE0__BASE_ADDR + 0xB14ULL)
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__NUM  0x1

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__TSSS__SHIFT    0
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDSUB__SHIFT    31

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__TSSS__MASK    0x7fffffff
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDSUB__MASK    0x80000000

#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__TSSS__POR_VALUE    0x0
#define GBE__GBE0__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDSUB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Addend
// Timestamp Addend Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tsar : 32;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_ADDEND__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_ADDEND__ADDR (GBE__GBE0__BASE_ADDR + 0xB18ULL)
#define GBE__GBE0__MAC_TIMESTAMP_ADDEND__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_ADDEND__TSAR__SHIFT    0

#define GBE__GBE0__MAC_TIMESTAMP_ADDEND__TSAR__MASK    0xffffffff

#define GBE__GBE0__MAC_TIMESTAMP_ADDEND__TSAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tssovf : 1;
        unsigned tstargt0 : 1;
        unsigned auxtstrig : 1;
        unsigned tstrgterr0 : 1;
        unsigned reserved_14_4 : 11;
        unsigned txtssis : 1;
        unsigned reserved_23_16 : 8;
        unsigned atsstm : 1;
        unsigned atsns : 5;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_STATUS__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0xB20ULL)
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSSOVF__SHIFT    0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSTARGT0__SHIFT    1
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__AUXTSTRIG__SHIFT    2
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSTRGTERR0__SHIFT    3
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_14_4__SHIFT    4
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TXTSSIS__SHIFT    15
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_23_16__SHIFT    16
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ATSSTM__SHIFT    24
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ATSNS__SHIFT    25
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_31_30__SHIFT    30

#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSSOVF__MASK    0x00000001
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSTARGT0__MASK    0x00000002
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__AUXTSTRIG__MASK    0x00000004
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSTRGTERR0__MASK    0x00000008
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_14_4__MASK    0x00007ff0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TXTSSIS__MASK    0x00008000
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_23_16__MASK    0x00ff0000
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ATSSTM__MASK    0x01000000
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ATSNS__MASK    0x3e000000
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSSOVF__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSTARGT0__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__AUXTSTRIG__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TSTRGTERR0__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_14_4__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__TXTSSIS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_23_16__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ATSSTM__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__ATSNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_STATUS__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Tx_Timestamp_Status_Nanoseconds
// Transmit Timestamp Status Missed
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txtsslo : 31;
        unsigned txtssmis : 1;
    };
    unsigned reg;
} GBE__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__ACC_T;

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0xB30ULL)
#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__NUM  0x1

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSLO__SHIFT    0
#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSMIS__SHIFT    31

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSLO__MASK    0x7fffffff
#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSMIS__MASK    0x80000000

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSLO__POR_VALUE    0x0
#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSMIS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Tx_Timestamp_Status_Seconds
// Transmit Timestamp Status High
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txtsshi : 32;
    };
    unsigned reg;
} GBE__MAC_TX_TIMESTAMP_STATUS_SECONDS__ACC_T;

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_SECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0xB34ULL)
#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_SECONDS__NUM  0x1

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_SECONDS__TXTSSHI__SHIFT    0

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_SECONDS__TXTSSHI__MASK    0xffffffff

#define GBE__GBE0__MAC_TX_TIMESTAMP_STATUS_SECONDS__TXTSSHI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Auxiliary_Control
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned atsfc : 1;
        unsigned reserved_3_1 : 3;
        unsigned atsen0 : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} GBE__MAC_AUXILIARY_CONTROL__ACC_T;

#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0xB40ULL)
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__NUM  0x1

#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ATSFC__SHIFT    0
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__RESERVED_3_1__SHIFT    1
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ATSEN0__SHIFT    4
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__RESERVED_31_5__SHIFT    5

#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ATSFC__MASK    0x00000001
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__RESERVED_3_1__MASK    0x0000000e
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ATSEN0__MASK    0x00000010
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__RESERVED_31_5__MASK    0xffffffe0

#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ATSFC__POR_VALUE    0x0
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__RESERVED_3_1__POR_VALUE    0x0
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__ATSEN0__POR_VALUE    0x0
#define GBE__GBE0__MAC_AUXILIARY_CONTROL__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Auxiliary_Timestamp_Nanoseconds
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned auxtslo : 31;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} GBE__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__ACC_T;

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0xB48ULL)
#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__NUM  0x1

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__AUXTSLO__SHIFT    0
#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__RESERVED_31__SHIFT    31

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__AUXTSLO__MASK    0x7fffffff
#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__RESERVED_31__MASK    0x80000000

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__AUXTSLO__POR_VALUE    0x0
#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Auxiliary_Timestamp_Seconds
// Auxiliary Timestamp
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned auxtshi : 32;
    };
    unsigned reg;
} GBE__MAC_AUXILIARY_TIMESTAMP_SECONDS__ACC_T;

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_SECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0xB4CULL)
#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_SECONDS__NUM  0x1

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_SECONDS__AUXTSHI__SHIFT    0

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_SECONDS__AUXTSHI__MASK    0xffffffff

#define GBE__GBE0__MAC_AUXILIARY_TIMESTAMP_SECONDS__AUXTSHI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Asym_Corr
//  
// One-Step Timestamp Ingress Asymmetry Correction
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ostiac : 32;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_INGRESS_ASYM_CORR__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_ASYM_CORR__ADDR (GBE__GBE0__BASE_ADDR + 0xB50ULL)
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_ASYM_CORR__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_ASYM_CORR__OSTIAC__SHIFT    0

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_ASYM_CORR__OSTIAC__MASK    0xffffffff

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_ASYM_CORR__OSTIAC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Egress_Asym_Corr
//  
// One-Step Timestamp Ingress Asymmetry Correction
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned osteac : 32;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_EGRESS_ASYM_CORR__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_ASYM_CORR__ADDR (GBE__GBE0__BASE_ADDR + 0xB54ULL)
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_ASYM_CORR__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_ASYM_CORR__OSTEAC__SHIFT    0

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_ASYM_CORR__OSTEAC__MASK    0xffffffff

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_ASYM_CORR__OSTEAC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Corr_Nanosecond
// Timestamp Egress Correction
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tsic : 32;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__ADDR (GBE__GBE0__BASE_ADDR + 0xB58ULL)
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__TSIC__SHIFT    0

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__TSIC__MASK    0xffffffff

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__TSIC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Corr_Subnanosec
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_7_0 : 8;
        unsigned tsicsns : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__ADDR (GBE__GBE0__BASE_ADDR + 0xB60ULL)
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_7_0__SHIFT    0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__TSICSNS__SHIFT    8
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__TSICSNS__MASK    0x0000ff00
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__TSICSNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Egress_Corr_Subnanosec
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_7_0 : 8;
        unsigned tsecsns : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__ADDR (GBE__GBE0__BASE_ADDR + 0xB64ULL)
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_7_0__SHIFT    0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__TSECSNS__SHIFT    8
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_31_16__SHIFT    16

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__TSECSNS__MASK    0x0000ff00
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__TSECSNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Latency
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_7_0 : 8;
        unsigned itlsns : 8;
        unsigned itlns : 12;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_INGRESS_LATENCY__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ADDR (GBE__GBE0__BASE_ADDR + 0xB68ULL)
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_7_0__SHIFT    0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ITLSNS__SHIFT    8
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ITLNS__SHIFT    16
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_31_28__SHIFT    28

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ITLSNS__MASK    0x0000ff00
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ITLNS__MASK    0x0fff0000
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ITLSNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__ITLNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Egress_Latency
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_7_0 : 8;
        unsigned etlsns : 8;
        unsigned etlns : 12;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} GBE__MAC_TIMESTAMP_EGRESS_LATENCY__ACC_T;

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ADDR (GBE__GBE0__BASE_ADDR + 0xB6CULL)
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__NUM  0x1

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_7_0__SHIFT    0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ETLSNS__SHIFT    8
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ETLNS__SHIFT    16
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_31_28__SHIFT    28

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ETLSNS__MASK    0x0000ff00
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ETLNS__MASK    0x0fff0000
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ETLSNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__ETLNS__POR_VALUE    0x0
#define GBE__GBE0__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PPS_Control
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ppsctrl_ppscmd : 4;
        unsigned reserved_31_4 : 28;
    };
    unsigned reg;
} GBE__MAC_PPS_CONTROL__ACC_T;

#define GBE__GBE0__MAC_PPS_CONTROL__ADDR (GBE__GBE0__BASE_ADDR + 0xB70ULL)
#define GBE__GBE0__MAC_PPS_CONTROL__NUM  0x1

#define GBE__GBE0__MAC_PPS_CONTROL__PPSCTRL_PPSCMD__SHIFT    0
#define GBE__GBE0__MAC_PPS_CONTROL__RESERVED_31_4__SHIFT    4

#define GBE__GBE0__MAC_PPS_CONTROL__PPSCTRL_PPSCMD__MASK    0x0000000f
#define GBE__GBE0__MAC_PPS_CONTROL__RESERVED_31_4__MASK    0xfffffff0

#define GBE__GBE0__MAC_PPS_CONTROL__PPSCTRL_PPSCMD__POR_VALUE    0x0
#define GBE__GBE0__MAC_PPS_CONTROL__RESERVED_31_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PPS0_Target_Time_Seconds
// PPS Target Time Seconds Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tstrh0 : 32;
    };
    unsigned reg;
} GBE__MAC_PPS0_TARGET_TIME_SECONDS__ACC_T;

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_SECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0x0B80ULL)
#define GBE__GBE0__MAC_PPS0_TARGET_TIME_SECONDS__NUM  0x1

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_SECONDS__TSTRH0__SHIFT    0

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_SECONDS__TSTRH0__MASK    0xffffffff

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_SECONDS__TSTRH0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PPS0_Target_Time_Nanoseconds
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ttsl0 : 31;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} GBE__MAC_PPS0_TARGET_TIME_NANOSECONDS__ACC_T;

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__ADDR (GBE__GBE0__BASE_ADDR + 0x0B84ULL)
#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__NUM  0x1

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__TTSL0__SHIFT    0
#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__RESERVED_31__SHIFT    31

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__TTSL0__MASK    0x7fffffff
#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__RESERVED_31__MASK    0x80000000

#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__TTSL0__POR_VALUE    0x0
#define GBE__GBE0__MAC_PPS0_TARGET_TIME_NANOSECONDS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_Operation_Mode
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_0 : 1;
        unsigned dtxsts : 1;
        unsigned reserved_7_2 : 6;
        unsigned cntprst : 1;
        unsigned cntclr : 1;
        unsigned reserved_31_10 : 22;
    };
    unsigned reg;
} GBE__MTL_OPERATION_MODE__ACC_T;

#define GBE__GBE0__MTL_OPERATION_MODE__ADDR (GBE__GBE0__BASE_ADDR + 0xC00ULL)
#define GBE__GBE0__MTL_OPERATION_MODE__NUM  0x1

#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_0__SHIFT    0
#define GBE__GBE0__MTL_OPERATION_MODE__DTXSTS__SHIFT    1
#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_7_2__SHIFT    2
#define GBE__GBE0__MTL_OPERATION_MODE__CNTPRST__SHIFT    8
#define GBE__GBE0__MTL_OPERATION_MODE__CNTCLR__SHIFT    9
#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_31_10__SHIFT    10

#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_0__MASK    0x00000001
#define GBE__GBE0__MTL_OPERATION_MODE__DTXSTS__MASK    0x00000002
#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_7_2__MASK    0x000000fc
#define GBE__GBE0__MTL_OPERATION_MODE__CNTPRST__MASK    0x00000100
#define GBE__GBE0__MTL_OPERATION_MODE__CNTCLR__MASK    0x00000200
#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_31_10__MASK    0xfffffc00

#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_0__POR_VALUE    0x0
#define GBE__GBE0__MTL_OPERATION_MODE__DTXSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_7_2__POR_VALUE    0x0
#define GBE__GBE0__MTL_OPERATION_MODE__CNTPRST__POR_VALUE    0x0
#define GBE__GBE0__MTL_OPERATION_MODE__CNTCLR__POR_VALUE    0x0
#define GBE__GBE0__MTL_OPERATION_MODE__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_Interrupt_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned q0is : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} GBE__MTL_INTERRUPT_STATUS__ACC_T;

#define GBE__GBE0__MTL_INTERRUPT_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0xC20ULL)
#define GBE__GBE0__MTL_INTERRUPT_STATUS__NUM  0x1

#define GBE__GBE0__MTL_INTERRUPT_STATUS__Q0IS__SHIFT    0
#define GBE__GBE0__MTL_INTERRUPT_STATUS__RESERVED_31_1__SHIFT    1

#define GBE__GBE0__MTL_INTERRUPT_STATUS__Q0IS__MASK    0x00000001
#define GBE__GBE0__MTL_INTERRUPT_STATUS__RESERVED_31_1__MASK    0xfffffffe

#define GBE__GBE0__MTL_INTERRUPT_STATUS__Q0IS__POR_VALUE    0x0
#define GBE__GBE0__MTL_INTERRUPT_STATUS__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_TxQ0_Operation_Mode
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ftq : 1;
        unsigned tsf : 1;
        unsigned reserved_3_2 : 2;
        unsigned ttc : 3;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} GBE__MTL_TXQ0_OPERATION_MODE__ACC_T;

#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__ADDR (GBE__GBE0__BASE_ADDR + 0xD00ULL)
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__NUM  0x1

#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__FTQ__SHIFT    0
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__TSF__SHIFT    1
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__RESERVED_3_2__SHIFT    2
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__TTC__SHIFT    4
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__RESERVED_31_7__SHIFT    7

#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__FTQ__MASK    0x00000001
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__TSF__MASK    0x00000002
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__RESERVED_3_2__MASK    0x0000000c
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__TTC__MASK    0x00000070
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__RESERVED_31_7__MASK    0xffffff80

#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__FTQ__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__TSF__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__RESERVED_3_2__POR_VALUE    0x2
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__TTC__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_OPERATION_MODE__RESERVED_31_7__POR_VALUE    0x7


///////////////////////////////////////////////////////
// Register: MTL_TxQ0_Underflow
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned uffrmcnt : 11;
        unsigned ufcntovf : 1;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} GBE__MTL_TXQ0_UNDERFLOW__ACC_T;

#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__ADDR (GBE__GBE0__BASE_ADDR + 0xD04ULL)
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__NUM  0x1

#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__UFFRMCNT__SHIFT    0
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__UFCNTOVF__SHIFT    11
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__RESERVED_31_12__SHIFT    12

#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__UFFRMCNT__MASK    0x000007ff
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__UFCNTOVF__MASK    0x00000800
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__RESERVED_31_12__MASK    0xfffff000

#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__UFFRMCNT__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__UFCNTOVF__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_UNDERFLOW__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_TxQ0_Debug
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txqpaused : 1;
        unsigned trcsts : 2;
        unsigned twcsts : 1;
        unsigned txqsts : 1;
        unsigned txstsfsts : 1;
        unsigned reserved_15_6 : 10;
        unsigned ptxq : 3;
        unsigned reserved_19 : 1;
        unsigned stxstsf : 3;
        unsigned reserved_31_23 : 9;
    };
    unsigned reg;
} GBE__MTL_TXQ0_DEBUG__ACC_T;

#define GBE__GBE0__MTL_TXQ0_DEBUG__ADDR (GBE__GBE0__BASE_ADDR + 0xD08ULL)
#define GBE__GBE0__MTL_TXQ0_DEBUG__NUM  0x1

#define GBE__GBE0__MTL_TXQ0_DEBUG__TXQPAUSED__SHIFT    0
#define GBE__GBE0__MTL_TXQ0_DEBUG__TRCSTS__SHIFT    1
#define GBE__GBE0__MTL_TXQ0_DEBUG__TWCSTS__SHIFT    3
#define GBE__GBE0__MTL_TXQ0_DEBUG__TXQSTS__SHIFT    4
#define GBE__GBE0__MTL_TXQ0_DEBUG__TXSTSFSTS__SHIFT    5
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_15_6__SHIFT    6
#define GBE__GBE0__MTL_TXQ0_DEBUG__PTXQ__SHIFT    16
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_19__SHIFT    19
#define GBE__GBE0__MTL_TXQ0_DEBUG__STXSTSF__SHIFT    20
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_31_23__SHIFT    23

#define GBE__GBE0__MTL_TXQ0_DEBUG__TXQPAUSED__MASK    0x00000001
#define GBE__GBE0__MTL_TXQ0_DEBUG__TRCSTS__MASK    0x00000006
#define GBE__GBE0__MTL_TXQ0_DEBUG__TWCSTS__MASK    0x00000008
#define GBE__GBE0__MTL_TXQ0_DEBUG__TXQSTS__MASK    0x00000010
#define GBE__GBE0__MTL_TXQ0_DEBUG__TXSTSFSTS__MASK    0x00000020
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_15_6__MASK    0x0000ffc0
#define GBE__GBE0__MTL_TXQ0_DEBUG__PTXQ__MASK    0x00070000
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_19__MASK    0x00080000
#define GBE__GBE0__MTL_TXQ0_DEBUG__STXSTSF__MASK    0x00700000
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_31_23__MASK    0xff800000

#define GBE__GBE0__MTL_TXQ0_DEBUG__TXQPAUSED__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__TRCSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__TWCSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__TXQSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__TXSTSFSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_15_6__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__PTXQ__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_19__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__STXSTSF__POR_VALUE    0x0
#define GBE__GBE0__MTL_TXQ0_DEBUG__RESERVED_31_23__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_Q0_Interrupt_Control_Status
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txunfis : 1;
        unsigned reserved_7_1 : 7;
        unsigned txuie : 1;
        unsigned reserved_15_9 : 7;
        unsigned rxovfis : 1;
        unsigned reserved_23_17 : 7;
        unsigned rxoie : 1;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} GBE__MTL_Q0_INTERRUPT_CONTROL_STATUS__ACC_T;

#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__ADDR (GBE__GBE0__BASE_ADDR + 0xD2CULL)
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__NUM  0x1

#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUNFIS__SHIFT    0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_7_1__SHIFT    1
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUIE__SHIFT    8
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_15_9__SHIFT    9
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOVFIS__SHIFT    16
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_23_17__SHIFT    17
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOIE__SHIFT    24
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_31_25__SHIFT    25

#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUNFIS__MASK    0x00000001
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUIE__MASK    0x00000100
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_15_9__MASK    0x0000fe00
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOVFIS__MASK    0x00010000
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_23_17__MASK    0x00fe0000
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOIE__MASK    0x01000000
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_31_25__MASK    0xfe000000

#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUNFIS__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUIE__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_15_9__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOVFIS__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_23_17__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOIE__POR_VALUE    0x0
#define GBE__GBE0__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_RxQ0_Operation_Mode
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rtc : 2;
        unsigned reserved_2 : 1;
        unsigned fup : 1;
        unsigned fep : 1;
        unsigned rsf : 1;
        unsigned dis_tcp_ef : 1;
        unsigned ehfc : 1;
        unsigned rfa : 5;
        unsigned reserved_13 : 1;
        unsigned rfd : 5;
        unsigned reserved_31_19 : 13;
    };
    unsigned reg;
} GBE__MTL_RXQ0_OPERATION_MODE__ACC_T;

#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__ADDR (GBE__GBE0__BASE_ADDR + 0xD30ULL)
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__NUM  0x1

#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RTC__SHIFT    0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_2__SHIFT    2
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__FUP__SHIFT    3
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__FEP__SHIFT    4
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RSF__SHIFT    5
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__DIS_TCP_EF__SHIFT    6
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__EHFC__SHIFT    7
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RFA__SHIFT    8
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_13__SHIFT    13
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RFD__SHIFT    14
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_31_19__SHIFT    19

#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RTC__MASK    0x00000003
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_2__MASK    0x00000004
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__FUP__MASK    0x00000008
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__FEP__MASK    0x00000010
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RSF__MASK    0x00000020
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__DIS_TCP_EF__MASK    0x00000040
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__EHFC__MASK    0x00000080
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RFA__MASK    0x00001f00
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_13__MASK    0x00002000
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RFD__MASK    0x0007c000
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RTC__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_2__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__FUP__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__FEP__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RSF__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__DIS_TCP_EF__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__EHFC__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RFA__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_13__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RFD__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_OPERATION_MODE__RESERVED_31_19__POR_VALUE    0x7


///////////////////////////////////////////////////////
// Register: MTL_RxQ0_Missed_Packet_Overflow_Cnt
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ovfpktcnt : 11;
        unsigned ovfcntovf : 1;
        unsigned reserved_15_12 : 4;
        unsigned mispktcnt : 11;
        unsigned miscntovf : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} GBE__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__ACC_T;

#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__ADDR (GBE__GBE0__BASE_ADDR + 0xD34ULL)
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__NUM  0x1

#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFPKTCNT__SHIFT    0
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFCNTOVF__SHIFT    11
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_15_12__SHIFT    12
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISPKTCNT__SHIFT    16
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISCNTOVF__SHIFT    27
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_31_28__SHIFT    28

#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFPKTCNT__MASK    0x000007ff
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFCNTOVF__MASK    0x00000800
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_15_12__MASK    0x0000f000
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISPKTCNT__MASK    0x07ff0000
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISCNTOVF__MASK    0x08000000
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFPKTCNT__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFCNTOVF__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_15_12__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISPKTCNT__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISCNTOVF__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_RxQ0_Debug
// Reserved.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwcsts : 1;
        unsigned rrcsts : 2;
        unsigned reserved_3 : 1;
        unsigned rxqsts : 2;
        unsigned reserved_15_6 : 10;
        unsigned prxq : 14;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} GBE__MTL_RXQ0_DEBUG__ACC_T;

#define GBE__GBE0__MTL_RXQ0_DEBUG__ADDR (GBE__GBE0__BASE_ADDR + 0xD38ULL)
#define GBE__GBE0__MTL_RXQ0_DEBUG__NUM  0x1

#define GBE__GBE0__MTL_RXQ0_DEBUG__RWCSTS__SHIFT    0
#define GBE__GBE0__MTL_RXQ0_DEBUG__RRCSTS__SHIFT    1
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_3__SHIFT    3
#define GBE__GBE0__MTL_RXQ0_DEBUG__RXQSTS__SHIFT    4
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_15_6__SHIFT    6
#define GBE__GBE0__MTL_RXQ0_DEBUG__PRXQ__SHIFT    16
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_31_30__SHIFT    30

#define GBE__GBE0__MTL_RXQ0_DEBUG__RWCSTS__MASK    0x00000001
#define GBE__GBE0__MTL_RXQ0_DEBUG__RRCSTS__MASK    0x00000006
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_3__MASK    0x00000008
#define GBE__GBE0__MTL_RXQ0_DEBUG__RXQSTS__MASK    0x00000030
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_15_6__MASK    0x0000ffc0
#define GBE__GBE0__MTL_RXQ0_DEBUG__PRXQ__MASK    0x3fff0000
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE0__MTL_RXQ0_DEBUG__RWCSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_DEBUG__RRCSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_3__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_DEBUG__RXQSTS__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_15_6__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_DEBUG__PRXQ__POR_VALUE    0x0
#define GBE__GBE0__MTL_RXQ0_DEBUG__RESERVED_31_30__POR_VALUE    0x0



#define GBE__GBE1__BASE_ADDR 0xF8110000ULL

///////////////////////////////////////////////////////
// Register: DMA_Mode
// Tx Packet Count Good
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_MODE__ADDR (GBE__GBE1__BASE_ADDR + 0x1000ULL)
#define GBE__GBE1__DMA_MODE__NUM  0x1

#define GBE__GBE1__DMA_MODE__SWR__SHIFT    0
#define GBE__GBE1__DMA_MODE__DA__SHIFT    1
#define GBE__GBE1__DMA_MODE__RESERVED_4_2__SHIFT    2
#define GBE__GBE1__DMA_MODE__RESERVED_7_5__SHIFT    5
#define GBE__GBE1__DMA_MODE__RESERVED_8__SHIFT    8
#define GBE__GBE1__DMA_MODE__ARBC__SHIFT    9
#define GBE__GBE1__DMA_MODE__RESERVED_10__SHIFT    10
#define GBE__GBE1__DMA_MODE__TXPR__SHIFT    11
#define GBE__GBE1__DMA_MODE__PR__SHIFT    12
#define GBE__GBE1__DMA_MODE__RESERVED_15__SHIFT    15
#define GBE__GBE1__DMA_MODE__INTM__SHIFT    16
#define GBE__GBE1__DMA_MODE__RESERVED_31_18__SHIFT    18

#define GBE__GBE1__DMA_MODE__SWR__MASK    0x00000001
#define GBE__GBE1__DMA_MODE__DA__MASK    0x00000002
#define GBE__GBE1__DMA_MODE__RESERVED_4_2__MASK    0x0000001c
#define GBE__GBE1__DMA_MODE__RESERVED_7_5__MASK    0x000000e0
#define GBE__GBE1__DMA_MODE__RESERVED_8__MASK    0x00000100
#define GBE__GBE1__DMA_MODE__ARBC__MASK    0x00000200
#define GBE__GBE1__DMA_MODE__RESERVED_10__MASK    0x00000400
#define GBE__GBE1__DMA_MODE__TXPR__MASK    0x00000800
#define GBE__GBE1__DMA_MODE__PR__MASK    0x00007000
#define GBE__GBE1__DMA_MODE__RESERVED_15__MASK    0x00008000
#define GBE__GBE1__DMA_MODE__INTM__MASK    0x00030000
#define GBE__GBE1__DMA_MODE__RESERVED_31_18__MASK    0xfffc0000

#define GBE__GBE1__DMA_MODE__SWR__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__DA__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__RESERVED_4_2__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__RESERVED_7_5__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__RESERVED_8__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__ARBC__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__RESERVED_10__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__TXPR__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__PR__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__INTM__POR_VALUE    0x0
#define GBE__GBE1__DMA_MODE__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_SysBus_Mode
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_SYSBUS_MODE__ADDR (GBE__GBE1__BASE_ADDR + 0x1004ULL)
#define GBE__GBE1__DMA_SYSBUS_MODE__NUM  0x1

#define GBE__GBE1__DMA_SYSBUS_MODE__FB__SHIFT    0
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_11_1__SHIFT    1
#define GBE__GBE1__DMA_SYSBUS_MODE__AAL__SHIFT    12
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_13__SHIFT    13
#define GBE__GBE1__DMA_SYSBUS_MODE__MB__SHIFT    14
#define GBE__GBE1__DMA_SYSBUS_MODE__RB__SHIFT    15
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__DMA_SYSBUS_MODE__FB__MASK    0x00000001
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_11_1__MASK    0x00000ffe
#define GBE__GBE1__DMA_SYSBUS_MODE__AAL__MASK    0x00001000
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_13__MASK    0x00002000
#define GBE__GBE1__DMA_SYSBUS_MODE__MB__MASK    0x00004000
#define GBE__GBE1__DMA_SYSBUS_MODE__RB__MASK    0x00008000
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__DMA_SYSBUS_MODE__FB__POR_VALUE    0x0
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_11_1__POR_VALUE    0x0
#define GBE__GBE1__DMA_SYSBUS_MODE__AAL__POR_VALUE    0x0
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_13__POR_VALUE    0x0
#define GBE__GBE1__DMA_SYSBUS_MODE__MB__POR_VALUE    0x0
#define GBE__GBE1__DMA_SYSBUS_MODE__RB__POR_VALUE    0x0
#define GBE__GBE1__DMA_SYSBUS_MODE__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_Interrupt_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_INTERRUPT_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0x1008ULL)
#define GBE__GBE1__DMA_INTERRUPT_STATUS__NUM  0x1

#define GBE__GBE1__DMA_INTERRUPT_STATUS__DC0IS__SHIFT    0
#define GBE__GBE1__DMA_INTERRUPT_STATUS__RESERVED_15_1__SHIFT    1
#define GBE__GBE1__DMA_INTERRUPT_STATUS__MTLIS__SHIFT    16
#define GBE__GBE1__DMA_INTERRUPT_STATUS__MACIS__SHIFT    17
#define GBE__GBE1__DMA_INTERRUPT_STATUS__RESERVED_31_18__SHIFT    18

#define GBE__GBE1__DMA_INTERRUPT_STATUS__DC0IS__MASK    0x00000001
#define GBE__GBE1__DMA_INTERRUPT_STATUS__RESERVED_15_1__MASK    0x0000fffe
#define GBE__GBE1__DMA_INTERRUPT_STATUS__MTLIS__MASK    0x00010000
#define GBE__GBE1__DMA_INTERRUPT_STATUS__MACIS__MASK    0x00020000
#define GBE__GBE1__DMA_INTERRUPT_STATUS__RESERVED_31_18__MASK    0xfffc0000

#define GBE__GBE1__DMA_INTERRUPT_STATUS__DC0IS__POR_VALUE    0x0
#define GBE__GBE1__DMA_INTERRUPT_STATUS__RESERVED_15_1__POR_VALUE    0x0
#define GBE__GBE1__DMA_INTERRUPT_STATUS__MTLIS__POR_VALUE    0x0
#define GBE__GBE1__DMA_INTERRUPT_STATUS__MACIS__POR_VALUE    0x0
#define GBE__GBE1__DMA_INTERRUPT_STATUS__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_Debug_Status0
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_DEBUG_STATUS0__ADDR (GBE__GBE1__BASE_ADDR + 0x100CULL)
#define GBE__GBE1__DMA_DEBUG_STATUS0__NUM  0x1

#define GBE__GBE1__DMA_DEBUG_STATUS0__AXWHSTS__SHIFT    0
#define GBE__GBE1__DMA_DEBUG_STATUS0__RESERVED_7_1__SHIFT    1
#define GBE__GBE1__DMA_DEBUG_STATUS0__RPS0__SHIFT    8
#define GBE__GBE1__DMA_DEBUG_STATUS0__TPS0__SHIFT    12
#define GBE__GBE1__DMA_DEBUG_STATUS0__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__DMA_DEBUG_STATUS0__AXWHSTS__MASK    0x00000001
#define GBE__GBE1__DMA_DEBUG_STATUS0__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE1__DMA_DEBUG_STATUS0__RPS0__MASK    0x00000f00
#define GBE__GBE1__DMA_DEBUG_STATUS0__TPS0__MASK    0x0000f000
#define GBE__GBE1__DMA_DEBUG_STATUS0__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__DMA_DEBUG_STATUS0__AXWHSTS__POR_VALUE    0x0
#define GBE__GBE1__DMA_DEBUG_STATUS0__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE1__DMA_DEBUG_STATUS0__RPS0__POR_VALUE    0x0
#define GBE__GBE1__DMA_DEBUG_STATUS0__TPS0__POR_VALUE    0x0
#define GBE__GBE1__DMA_DEBUG_STATUS0__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Control
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0x1100ULL)
#define GBE__GBE1__DMA_CH0_CONTROL__NUM  0x1

#define GBE__GBE1__DMA_CH0_CONTROL__MSS__SHIFT    0
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_15_14__SHIFT    14
#define GBE__GBE1__DMA_CH0_CONTROL__PBLX8__SHIFT    16
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_17__SHIFT    17
#define GBE__GBE1__DMA_CH0_CONTROL__DSL__SHIFT    18
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_31_21__SHIFT    21

#define GBE__GBE1__DMA_CH0_CONTROL__MSS__MASK    0x00003fff
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_15_14__MASK    0x0000c000
#define GBE__GBE1__DMA_CH0_CONTROL__PBLX8__MASK    0x00010000
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_17__MASK    0x00020000
#define GBE__GBE1__DMA_CH0_CONTROL__DSL__MASK    0x001c0000
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_31_21__MASK    0xffe00000

#define GBE__GBE1__DMA_CH0_CONTROL__MSS__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_15_14__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_CONTROL__PBLX8__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_17__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_CONTROL__DSL__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_CONTROL__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Tx_Control
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_TX_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0x1104ULL)
#define GBE__GBE1__DMA_CH0_TX_CONTROL__NUM  0x1

#define GBE__GBE1__DMA_CH0_TX_CONTROL__ST__SHIFT    0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_3_1__SHIFT    1
#define GBE__GBE1__DMA_CH0_TX_CONTROL__OSF__SHIFT    4
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_11_5__SHIFT    5
#define GBE__GBE1__DMA_CH0_TX_CONTROL__TSE__SHIFT    12
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_15_13__SHIFT    13
#define GBE__GBE1__DMA_CH0_TX_CONTROL__TXPBL__SHIFT    16
#define GBE__GBE1__DMA_CH0_TX_CONTROL__ETIC__SHIFT    22
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_31_23__SHIFT    23

#define GBE__GBE1__DMA_CH0_TX_CONTROL__ST__MASK    0x00000001
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_3_1__MASK    0x0000000e
#define GBE__GBE1__DMA_CH0_TX_CONTROL__OSF__MASK    0x00000010
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_11_5__MASK    0x00000fe0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__TSE__MASK    0x00001000
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_15_13__MASK    0x0000e000
#define GBE__GBE1__DMA_CH0_TX_CONTROL__TXPBL__MASK    0x003f0000
#define GBE__GBE1__DMA_CH0_TX_CONTROL__ETIC__MASK    0x00400000
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_31_23__MASK    0xff800000

#define GBE__GBE1__DMA_CH0_TX_CONTROL__ST__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_3_1__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__OSF__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_11_5__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__TSE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_15_13__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__TXPBL__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__ETIC__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TX_CONTROL__RESERVED_31_23__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Rx_Control
//  
// Rx Packet Flush.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_RX_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0x1108ULL)
#define GBE__GBE1__DMA_CH0_RX_CONTROL__NUM  0x1

#define GBE__GBE1__DMA_CH0_RX_CONTROL__SR__SHIFT    0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RBSZ_X_0__SHIFT    1
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RBSZ_13_Y__SHIFT    3
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RESERVED_15__SHIFT    15
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RXPBL__SHIFT    16
#define GBE__GBE1__DMA_CH0_RX_CONTROL__ERIC__SHIFT    22
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RESERVED_30_23__SHIFT    23
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RPF__SHIFT    31

#define GBE__GBE1__DMA_CH0_RX_CONTROL__SR__MASK    0x00000001
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RBSZ_X_0__MASK    0x00000006
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RBSZ_13_Y__MASK    0x00007ff8
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RESERVED_15__MASK    0x00008000
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RXPBL__MASK    0x003f0000
#define GBE__GBE1__DMA_CH0_RX_CONTROL__ERIC__MASK    0x00400000
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RESERVED_30_23__MASK    0x7f800000
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RPF__MASK    0x80000000

#define GBE__GBE1__DMA_CH0_RX_CONTROL__SR__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RBSZ_X_0__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RBSZ_13_Y__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RXPBL__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__ERIC__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RESERVED_30_23__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_CONTROL__RPF__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_TxDesc_List_Address
// Start of Transmit List
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__ADDR (GBE__GBE1__BASE_ADDR + 0x1114ULL)
#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__NUM  0x1

#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__RESERVED_LSB__SHIFT    0
#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__TDESLA__SHIFT    2

#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__TDESLA__MASK    0xfffffffc

#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TXDESC_LIST_ADDRESS__TDESLA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RxDesc_List_Address
// Start of Receive List
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__ADDR (GBE__GBE1__BASE_ADDR + 0x111CULL)
#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__NUM  0x1

#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__RESERVED_LSB__SHIFT    0
#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__RDESLA__SHIFT    2

#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__RDESLA__MASK    0xfffffffc

#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RXDESC_LIST_ADDRESS__RDESLA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_TxDesc_Tail_Pointer
// Transmit Descriptor Tail Pointer
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__ADDR (GBE__GBE1__BASE_ADDR + 0x1120ULL)
#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__NUM  0x1

#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__RESERVED_LSB__SHIFT    0
#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__TDTP__SHIFT    2

#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__TDTP__MASK    0xfffffffc

#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TXDESC_TAIL_POINTER__TDTP__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RxDesc_Tail_Pointer
// Receive Descriptor Tail Pointer
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__ADDR (GBE__GBE1__BASE_ADDR + 0x1128ULL)
#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__NUM  0x1

#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__RESERVED_LSB__SHIFT    0
#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__RDTP__SHIFT    2

#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__RESERVED_LSB__MASK    0x00000003
#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__RDTP__MASK    0xfffffffc

#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__RESERVED_LSB__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RXDESC_TAIL_POINTER__RDTP__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_TxDesc_Ring_Length
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__ADDR (GBE__GBE1__BASE_ADDR + 0x112CULL)
#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__NUM  0x1

#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__TDRL__SHIFT    0
#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__RESERVED_31_10__SHIFT    10

#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__TDRL__MASK    0x000003ff
#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__RESERVED_31_10__MASK    0xfffffc00

#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__TDRL__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_TXDESC_RING_LENGTH__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RxDesc_Ring_Length
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__ADDR (GBE__GBE1__BASE_ADDR + 0x1130ULL)
#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__NUM  0x1

#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__RDRL__SHIFT    0
#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__RESERVED_31_10__SHIFT    10

#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__RDRL__MASK    0x000003ff
#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__RESERVED_31_10__MASK    0xfffffc00

#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__RDRL__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RXDESC_RING_LENGTH__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Interrupt_Enable
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ADDR (GBE__GBE1__BASE_ADDR + 0x1134ULL)
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__NUM  0x1

#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TIE__SHIFT    0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TXSE__SHIFT    1
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TBUE__SHIFT    2
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RESERVED_5_3__SHIFT    3
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RIE__SHIFT    6
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RBUE__SHIFT    7
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RSE__SHIFT    8
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RWTE__SHIFT    9
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ETIE__SHIFT    10
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ERIE__SHIFT    11
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__FBEE__SHIFT    12
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__CDEE__SHIFT    13
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__AIE__SHIFT    14
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__NIE__SHIFT    15
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TIE__MASK    0x00000001
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TXSE__MASK    0x00000002
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TBUE__MASK    0x00000004
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RESERVED_5_3__MASK    0x00000038
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RIE__MASK    0x00000040
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RBUE__MASK    0x00000080
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RSE__MASK    0x00000100
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RWTE__MASK    0x00000200
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ETIE__MASK    0x00000400
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ERIE__MASK    0x00000800
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__FBEE__MASK    0x00001000
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__CDEE__MASK    0x00002000
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__AIE__MASK    0x00004000
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__NIE__MASK    0x00008000
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TIE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TXSE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__TBUE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RESERVED_5_3__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RIE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RBUE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RSE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RWTE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ETIE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__ERIE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__FBEE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__CDEE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__AIE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__NIE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_INTERRUPT_ENABLE__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Rx_Interrupt_Watchdog_Timer
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__ADDR (GBE__GBE1__BASE_ADDR + 0x1138ULL)
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__NUM  0x1

#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWT__SHIFT    0
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_15_8__SHIFT    8
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWTU__SHIFT    16
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_31_18__SHIFT    18

#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWT__MASK    0x000000ff
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_15_8__MASK    0x0000ff00
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWTU__MASK    0x00030000
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_31_18__MASK    0xfffc0000

#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWT__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_15_8__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RWTU__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_INTERRUPT_WATCHDOG_TIMER__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_TxDesc
// Application Transmit Descriptor Address Pointer
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXDESC__ADDR (GBE__GBE1__BASE_ADDR + 0x1144ULL)
#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXDESC__NUM  0x1

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXDESC__CURTDESAPTR__SHIFT    0

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXDESC__CURTDESAPTR__MASK    0xffffffff

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXDESC__CURTDESAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_RxDesc
// Application Receive Descriptor Address Pointer
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXDESC__ADDR (GBE__GBE1__BASE_ADDR + 0x114CULL)
#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXDESC__NUM  0x1

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXDESC__CURRDESAPTR__SHIFT    0

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXDESC__CURRDESAPTR__MASK    0xffffffff

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXDESC__CURRDESAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_TxBuffer
// Application Transmit Buffer Address Pointer
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXBUFFER__ADDR (GBE__GBE1__BASE_ADDR + 0x1154ULL)
#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXBUFFER__NUM  0x1

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXBUFFER__CURTBUFAPTR__SHIFT    0

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXBUFFER__CURTBUFAPTR__MASK    0xffffffff

#define GBE__GBE1__DMA_CH0_CURRENT_APP_TXBUFFER__CURTBUFAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Current_App_RxBuffer
// Application Receive Buffer Address Pointer
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXBUFFER__ADDR (GBE__GBE1__BASE_ADDR + 0x115CULL)
#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXBUFFER__NUM  0x1

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXBUFFER__CURRBUFAPTR__SHIFT    0

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXBUFFER__CURRBUFAPTR__MASK    0xffffffff

#define GBE__GBE1__DMA_CH0_CURRENT_APP_RXBUFFER__CURRBUFAPTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0x1160ULL)
#define GBE__GBE1__DMA_CH0_STATUS__NUM  0x1

#define GBE__GBE1__DMA_CH0_STATUS__TI__SHIFT    0
#define GBE__GBE1__DMA_CH0_STATUS__TPS__SHIFT    1
#define GBE__GBE1__DMA_CH0_STATUS__TBU__SHIFT    2
#define GBE__GBE1__DMA_CH0_STATUS__RESERVED_5_3__SHIFT    3
#define GBE__GBE1__DMA_CH0_STATUS__RI__SHIFT    6
#define GBE__GBE1__DMA_CH0_STATUS__RBU__SHIFT    7
#define GBE__GBE1__DMA_CH0_STATUS__RPS__SHIFT    8
#define GBE__GBE1__DMA_CH0_STATUS__RWT__SHIFT    9
#define GBE__GBE1__DMA_CH0_STATUS__ETI__SHIFT    10
#define GBE__GBE1__DMA_CH0_STATUS__ERI__SHIFT    11
#define GBE__GBE1__DMA_CH0_STATUS__FBE__SHIFT    12
#define GBE__GBE1__DMA_CH0_STATUS__CDE__SHIFT    13
#define GBE__GBE1__DMA_CH0_STATUS__AIS__SHIFT    14
#define GBE__GBE1__DMA_CH0_STATUS__NIS__SHIFT    15
#define GBE__GBE1__DMA_CH0_STATUS__TEB__SHIFT    16
#define GBE__GBE1__DMA_CH0_STATUS__REB__SHIFT    19
#define GBE__GBE1__DMA_CH0_STATUS__RESERVED_31_22__SHIFT    22

#define GBE__GBE1__DMA_CH0_STATUS__TI__MASK    0x00000001
#define GBE__GBE1__DMA_CH0_STATUS__TPS__MASK    0x00000002
#define GBE__GBE1__DMA_CH0_STATUS__TBU__MASK    0x00000004
#define GBE__GBE1__DMA_CH0_STATUS__RESERVED_5_3__MASK    0x00000038
#define GBE__GBE1__DMA_CH0_STATUS__RI__MASK    0x00000040
#define GBE__GBE1__DMA_CH0_STATUS__RBU__MASK    0x00000080
#define GBE__GBE1__DMA_CH0_STATUS__RPS__MASK    0x00000100
#define GBE__GBE1__DMA_CH0_STATUS__RWT__MASK    0x00000200
#define GBE__GBE1__DMA_CH0_STATUS__ETI__MASK    0x00000400
#define GBE__GBE1__DMA_CH0_STATUS__ERI__MASK    0x00000800
#define GBE__GBE1__DMA_CH0_STATUS__FBE__MASK    0x00001000
#define GBE__GBE1__DMA_CH0_STATUS__CDE__MASK    0x00002000
#define GBE__GBE1__DMA_CH0_STATUS__AIS__MASK    0x00004000
#define GBE__GBE1__DMA_CH0_STATUS__NIS__MASK    0x00008000
#define GBE__GBE1__DMA_CH0_STATUS__TEB__MASK    0x00070000
#define GBE__GBE1__DMA_CH0_STATUS__REB__MASK    0x00380000
#define GBE__GBE1__DMA_CH0_STATUS__RESERVED_31_22__MASK    0xffc00000

#define GBE__GBE1__DMA_CH0_STATUS__TI__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__TPS__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__TBU__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__RESERVED_5_3__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__RI__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__RBU__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__RPS__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__RWT__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__ETI__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__ERI__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__FBE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__CDE__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__AIS__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__NIS__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__TEB__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__REB__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_STATUS__RESERVED_31_22__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_Miss_Frame_Cnt
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__ADDR (GBE__GBE1__BASE_ADDR + 0x1164ULL)
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__NUM  0x1

#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__MFC__SHIFT    0
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__RESERVED_14_11__SHIFT    11
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__MFCO__SHIFT    15
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__MFC__MASK    0x000007ff
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__RESERVED_14_11__MASK    0x00007800
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__MFCO__MASK    0x00008000
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__MFC__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__RESERVED_14_11__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__MFCO__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_MISS_FRAME_CNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMA_CH0_RX_ERI_Cnt
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__ADDR (GBE__GBE1__BASE_ADDR + 0x1168ULL)
#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__NUM  0x1

#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__ECNT__SHIFT    0
#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__RESERVED_31_12__SHIFT    12

#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__ECNT__MASK    0x00000fff
#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__RESERVED_31_12__MASK    0xfffff000

#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__ECNT__POR_VALUE    0x0
#define GBE__GBE1__DMA_CH0_RX_ERI_CNT__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Configuration
// ARP Offload Enable
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_CONFIGURATION__ADDR (GBE__GBE1__BASE_ADDR + 0x0ULL)
#define GBE__GBE1__MAC_CONFIGURATION__NUM  0x1

#define GBE__GBE1__MAC_CONFIGURATION__RE__SHIFT    0
#define GBE__GBE1__MAC_CONFIGURATION__TE__SHIFT    1
#define GBE__GBE1__MAC_CONFIGURATION__PRELEN__SHIFT    2
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_10_4__SHIFT    4
#define GBE__GBE1__MAC_CONFIGURATION__ECRSFD__SHIFT    11
#define GBE__GBE1__MAC_CONFIGURATION__LM__SHIFT    12
#define GBE__GBE1__MAC_CONFIGURATION__DM__SHIFT    13
#define GBE__GBE1__MAC_CONFIGURATION__FES__SHIFT    14
#define GBE__GBE1__MAC_CONFIGURATION__PS__SHIFT    15
#define GBE__GBE1__MAC_CONFIGURATION__JE__SHIFT    16
#define GBE__GBE1__MAC_CONFIGURATION__JD__SHIFT    17
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_18__SHIFT    18
#define GBE__GBE1__MAC_CONFIGURATION__WD__SHIFT    19
#define GBE__GBE1__MAC_CONFIGURATION__ACS__SHIFT    20
#define GBE__GBE1__MAC_CONFIGURATION__CST__SHIFT    21
#define GBE__GBE1__MAC_CONFIGURATION__S2KP__SHIFT    22
#define GBE__GBE1__MAC_CONFIGURATION__GPSLCE__SHIFT    23
#define GBE__GBE1__MAC_CONFIGURATION__IPG__SHIFT    24
#define GBE__GBE1__MAC_CONFIGURATION__IPC__SHIFT    27
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_30_28__SHIFT    28
#define GBE__GBE1__MAC_CONFIGURATION__ARPEN__SHIFT    31

#define GBE__GBE1__MAC_CONFIGURATION__RE__MASK    0x00000001
#define GBE__GBE1__MAC_CONFIGURATION__TE__MASK    0x00000002
#define GBE__GBE1__MAC_CONFIGURATION__PRELEN__MASK    0x0000000c
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_10_4__MASK    0x000007f0
#define GBE__GBE1__MAC_CONFIGURATION__ECRSFD__MASK    0x00000800
#define GBE__GBE1__MAC_CONFIGURATION__LM__MASK    0x00001000
#define GBE__GBE1__MAC_CONFIGURATION__DM__MASK    0x00002000
#define GBE__GBE1__MAC_CONFIGURATION__FES__MASK    0x00004000
#define GBE__GBE1__MAC_CONFIGURATION__PS__MASK    0x00008000
#define GBE__GBE1__MAC_CONFIGURATION__JE__MASK    0x00010000
#define GBE__GBE1__MAC_CONFIGURATION__JD__MASK    0x00020000
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_18__MASK    0x00040000
#define GBE__GBE1__MAC_CONFIGURATION__WD__MASK    0x00080000
#define GBE__GBE1__MAC_CONFIGURATION__ACS__MASK    0x00100000
#define GBE__GBE1__MAC_CONFIGURATION__CST__MASK    0x00200000
#define GBE__GBE1__MAC_CONFIGURATION__S2KP__MASK    0x00400000
#define GBE__GBE1__MAC_CONFIGURATION__GPSLCE__MASK    0x00800000
#define GBE__GBE1__MAC_CONFIGURATION__IPG__MASK    0x07000000
#define GBE__GBE1__MAC_CONFIGURATION__IPC__MASK    0x08000000
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_30_28__MASK    0x70000000
#define GBE__GBE1__MAC_CONFIGURATION__ARPEN__MASK    0x80000000

#define GBE__GBE1__MAC_CONFIGURATION__RE__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__TE__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__PRELEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_10_4__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__ECRSFD__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__LM__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__DM__POR_VALUE    0x1
#define GBE__GBE1__MAC_CONFIGURATION__FES__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__PS__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__JE__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__JD__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_18__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__WD__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__ACS__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__CST__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__S2KP__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__GPSLCE__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__IPG__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__IPC__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__RESERVED_30_28__POR_VALUE    0x0
#define GBE__GBE1__MAC_CONFIGURATION__ARPEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Ext_Configuration
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_EXT_CONFIGURATION__ADDR (GBE__GBE1__BASE_ADDR + 0x4ULL)
#define GBE__GBE1__MAC_EXT_CONFIGURATION__NUM  0x1

#define GBE__GBE1__MAC_EXT_CONFIGURATION__GPSL__SHIFT    0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_15_14__SHIFT    14
#define GBE__GBE1__MAC_EXT_CONFIGURATION__DCRCC__SHIFT    16
#define GBE__GBE1__MAC_EXT_CONFIGURATION__SPEN__SHIFT    17
#define GBE__GBE1__MAC_EXT_CONFIGURATION__USP__SHIFT    18
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_23_19__SHIFT    19
#define GBE__GBE1__MAC_EXT_CONFIGURATION__EIPGEN__SHIFT    24
#define GBE__GBE1__MAC_EXT_CONFIGURATION__EIPG__SHIFT    25
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_31_30__SHIFT    30

#define GBE__GBE1__MAC_EXT_CONFIGURATION__GPSL__MASK    0x00003fff
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_15_14__MASK    0x0000c000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__DCRCC__MASK    0x00010000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__SPEN__MASK    0x00020000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__USP__MASK    0x00040000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_23_19__MASK    0x00f80000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__EIPGEN__MASK    0x01000000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__EIPG__MASK    0x3e000000
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE1__MAC_EXT_CONFIGURATION__GPSL__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_15_14__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__DCRCC__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__SPEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__USP__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_23_19__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__EIPGEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__EIPG__POR_VALUE    0x0
#define GBE__GBE1__MAC_EXT_CONFIGURATION__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Packet_Filter
// Receive All
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_PACKET_FILTER__ADDR (GBE__GBE1__BASE_ADDR + 0x8ULL)
#define GBE__GBE1__MAC_PACKET_FILTER__NUM  0x1

#define GBE__GBE1__MAC_PACKET_FILTER__PR__SHIFT    0
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_2_1__SHIFT    1
#define GBE__GBE1__MAC_PACKET_FILTER__DAIF__SHIFT    3
#define GBE__GBE1__MAC_PACKET_FILTER__PM__SHIFT    4
#define GBE__GBE1__MAC_PACKET_FILTER__DBF__SHIFT    5
#define GBE__GBE1__MAC_PACKET_FILTER__PCF__SHIFT    6
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_15_8__SHIFT    8
#define GBE__GBE1__MAC_PACKET_FILTER__VTFE__SHIFT    16
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_30_17__SHIFT    17
#define GBE__GBE1__MAC_PACKET_FILTER__RA__SHIFT    31

#define GBE__GBE1__MAC_PACKET_FILTER__PR__MASK    0x00000001
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_2_1__MASK    0x00000006
#define GBE__GBE1__MAC_PACKET_FILTER__DAIF__MASK    0x00000008
#define GBE__GBE1__MAC_PACKET_FILTER__PM__MASK    0x00000010
#define GBE__GBE1__MAC_PACKET_FILTER__DBF__MASK    0x00000020
#define GBE__GBE1__MAC_PACKET_FILTER__PCF__MASK    0x000000c0
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_15_8__MASK    0x0000ff00
#define GBE__GBE1__MAC_PACKET_FILTER__VTFE__MASK    0x00010000
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_30_17__MASK    0x7ffe0000
#define GBE__GBE1__MAC_PACKET_FILTER__RA__MASK    0x80000000

#define GBE__GBE1__MAC_PACKET_FILTER__PR__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_2_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__DAIF__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__PM__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__DBF__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__PCF__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_15_8__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__VTFE__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__RESERVED_30_17__POR_VALUE    0x0
#define GBE__GBE1__MAC_PACKET_FILTER__RA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Watchdog_Timeout
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__ADDR (GBE__GBE1__BASE_ADDR + 0xCULL)
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__NUM  0x1

#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__WTO__SHIFT    0
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__RESERVED_7_4__SHIFT    4
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__PWE__SHIFT    8
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__RESERVED_31_9__SHIFT    9

#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__WTO__MASK    0x0000000f
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__RESERVED_7_4__MASK    0x000000f0
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__PWE__MASK    0x00000100
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__WTO__POR_VALUE    0x0
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__RESERVED_7_4__POR_VALUE    0x0
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__PWE__POR_VALUE    0x0
#define GBE__GBE1__MAC_WATCHDOG_TIMEOUT__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_VLAN_Tag
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_VLAN_TAG__ADDR (GBE__GBE1__BASE_ADDR + 0x50ULL)
#define GBE__GBE1__MAC_VLAN_TAG__NUM  0x1

#define GBE__GBE1__MAC_VLAN_TAG__VL__SHIFT    0
#define GBE__GBE1__MAC_VLAN_TAG__ETV__SHIFT    16
#define GBE__GBE1__MAC_VLAN_TAG__VTIM__SHIFT    17
#define GBE__GBE1__MAC_VLAN_TAG__ESVL__SHIFT    18
#define GBE__GBE1__MAC_VLAN_TAG__ERSVLM__SHIFT    19
#define GBE__GBE1__MAC_VLAN_TAG__DOVLTC__SHIFT    20
#define GBE__GBE1__MAC_VLAN_TAG__EVLS__SHIFT    21
#define GBE__GBE1__MAC_VLAN_TAG__RESERVED_23__SHIFT    23
#define GBE__GBE1__MAC_VLAN_TAG__EVLRXS__SHIFT    24
#define GBE__GBE1__MAC_VLAN_TAG__RESERVED_31_25__SHIFT    25

#define GBE__GBE1__MAC_VLAN_TAG__VL__MASK    0x0000ffff
#define GBE__GBE1__MAC_VLAN_TAG__ETV__MASK    0x00010000
#define GBE__GBE1__MAC_VLAN_TAG__VTIM__MASK    0x00020000
#define GBE__GBE1__MAC_VLAN_TAG__ESVL__MASK    0x00040000
#define GBE__GBE1__MAC_VLAN_TAG__ERSVLM__MASK    0x00080000
#define GBE__GBE1__MAC_VLAN_TAG__DOVLTC__MASK    0x00100000
#define GBE__GBE1__MAC_VLAN_TAG__EVLS__MASK    0x00600000
#define GBE__GBE1__MAC_VLAN_TAG__RESERVED_23__MASK    0x00800000
#define GBE__GBE1__MAC_VLAN_TAG__EVLRXS__MASK    0x01000000
#define GBE__GBE1__MAC_VLAN_TAG__RESERVED_31_25__MASK    0xfe000000

#define GBE__GBE1__MAC_VLAN_TAG__VL__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__ETV__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__VTIM__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__ESVL__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__ERSVLM__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__DOVLTC__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__EVLS__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__RESERVED_23__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__EVLRXS__POR_VALUE    0x0
#define GBE__GBE1__MAC_VLAN_TAG__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Q0_Tx_Flow_Ctrl
// Pause Time
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__ADDR (GBE__GBE1__BASE_ADDR + 0x70ULL)
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__NUM  0x1

#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__FCB_BPA__SHIFT    0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__TFE__SHIFT    1
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__RESERVED_3_2__SHIFT    2
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__PLT__SHIFT    4
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__DZPQ__SHIFT    7
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__RESERVED_15_8__SHIFT    8
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__PT__SHIFT    16

#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__FCB_BPA__MASK    0x00000001
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__TFE__MASK    0x00000002
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__RESERVED_3_2__MASK    0x0000000c
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__PLT__MASK    0x00000070
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__DZPQ__MASK    0x00000080
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__RESERVED_15_8__MASK    0x0000ff00
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__PT__MASK    0xffff0000

#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__FCB_BPA__POR_VALUE    0x0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__TFE__POR_VALUE    0x0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__RESERVED_3_2__POR_VALUE    0x0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__PLT__POR_VALUE    0x0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__DZPQ__POR_VALUE    0x0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__RESERVED_15_8__POR_VALUE    0x0
#define GBE__GBE1__MAC_Q0_TX_FLOW_CTRL__PT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Rx_Flow_Ctrl
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_RX_FLOW_CTRL__ADDR (GBE__GBE1__BASE_ADDR + 0x90ULL)
#define GBE__GBE1__MAC_RX_FLOW_CTRL__NUM  0x1

#define GBE__GBE1__MAC_RX_FLOW_CTRL__RFE__SHIFT    0
#define GBE__GBE1__MAC_RX_FLOW_CTRL__UP__SHIFT    1
#define GBE__GBE1__MAC_RX_FLOW_CTRL__RESERVED_31_2__SHIFT    2

#define GBE__GBE1__MAC_RX_FLOW_CTRL__RFE__MASK    0x00000001
#define GBE__GBE1__MAC_RX_FLOW_CTRL__UP__MASK    0x00000002
#define GBE__GBE1__MAC_RX_FLOW_CTRL__RESERVED_31_2__MASK    0xfffffffc

#define GBE__GBE1__MAC_RX_FLOW_CTRL__RFE__POR_VALUE    0x0
#define GBE__GBE1__MAC_RX_FLOW_CTRL__UP__POR_VALUE    0x0
#define GBE__GBE1__MAC_RX_FLOW_CTRL__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Interrupt_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_INTERRUPT_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0xB0ULL)
#define GBE__GBE1__MAC_INTERRUPT_STATUS__NUM  0x1

#define GBE__GBE1__MAC_INTERRUPT_STATUS__RGSMIIIS__SHIFT    0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_2_1__SHIFT    1
#define GBE__GBE1__MAC_INTERRUPT_STATUS__PHYIS__SHIFT    3
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_7_4__SHIFT    4
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCIS__SHIFT    8
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCRXIS__SHIFT    9
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCTXIS__SHIFT    10
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_11__SHIFT    11
#define GBE__GBE1__MAC_INTERRUPT_STATUS__TSIS__SHIFT    12
#define GBE__GBE1__MAC_INTERRUPT_STATUS__TXSTSIS__SHIFT    13
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RXSTSIS__SHIFT    14
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_17_15__SHIFT    15
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MDIOIS__SHIFT    18
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_31_19__SHIFT    19

#define GBE__GBE1__MAC_INTERRUPT_STATUS__RGSMIIIS__MASK    0x00000001
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_2_1__MASK    0x00000006
#define GBE__GBE1__MAC_INTERRUPT_STATUS__PHYIS__MASK    0x00000008
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_7_4__MASK    0x000000f0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCIS__MASK    0x00000100
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCRXIS__MASK    0x00000200
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCTXIS__MASK    0x00000400
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_11__MASK    0x00000800
#define GBE__GBE1__MAC_INTERRUPT_STATUS__TSIS__MASK    0x00001000
#define GBE__GBE1__MAC_INTERRUPT_STATUS__TXSTSIS__MASK    0x00002000
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RXSTSIS__MASK    0x00004000
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_17_15__MASK    0x00038000
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MDIOIS__MASK    0x00040000
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE1__MAC_INTERRUPT_STATUS__RGSMIIIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_2_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__PHYIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_7_4__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCRXIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MMCTXIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_11__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__TSIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__TXSTSIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RXSTSIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_17_15__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__MDIOIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_STATUS__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Interrupt_Enable
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_INTERRUPT_ENABLE__ADDR (GBE__GBE1__BASE_ADDR + 0xB4ULL)
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__NUM  0x1

#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RGSMIIIE__SHIFT    0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_2_1__SHIFT    1
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__PHYIE__SHIFT    3
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_11_4__SHIFT    4
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__TSIE__SHIFT    12
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__TXSTSIE__SHIFT    13
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RXSTSIE__SHIFT    14
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_17_15__SHIFT    15
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__MDIOIE__SHIFT    18
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_31_19__SHIFT    19

#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RGSMIIIE__MASK    0x00000001
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_2_1__MASK    0x00000006
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__PHYIE__MASK    0x00000008
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_11_4__MASK    0x00000ff0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__TSIE__MASK    0x00001000
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__TXSTSIE__MASK    0x00002000
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RXSTSIE__MASK    0x00004000
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_17_15__MASK    0x00038000
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__MDIOIE__MASK    0x00040000
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RGSMIIIE__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_2_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__PHYIE__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_11_4__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__TSIE__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__TXSTSIE__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RXSTSIE__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_17_15__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__MDIOIE__POR_VALUE    0x0
#define GBE__GBE1__MAC_INTERRUPT_ENABLE__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Rx_Tx_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_RX_TX_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0xB8ULL)
#define GBE__GBE1__MAC_RX_TX_STATUS__NUM  0x1

#define GBE__GBE1__MAC_RX_TX_STATUS__TJT__SHIFT    0
#define GBE__GBE1__MAC_RX_TX_STATUS__RESERVED_7_1__SHIFT    1
#define GBE__GBE1__MAC_RX_TX_STATUS__RWT__SHIFT    8
#define GBE__GBE1__MAC_RX_TX_STATUS__RESERVED_31_9__SHIFT    9

#define GBE__GBE1__MAC_RX_TX_STATUS__TJT__MASK    0x00000001
#define GBE__GBE1__MAC_RX_TX_STATUS__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE1__MAC_RX_TX_STATUS__RWT__MASK    0x00000100
#define GBE__GBE1__MAC_RX_TX_STATUS__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE1__MAC_RX_TX_STATUS__TJT__POR_VALUE    0x0
#define GBE__GBE1__MAC_RX_TX_STATUS__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_RX_TX_STATUS__RWT__POR_VALUE    0x0
#define GBE__GBE1__MAC_RX_TX_STATUS__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PHYIF_Control_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0xF8ULL)
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__NUM  0x1

#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__TC__SHIFT    0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LUD__SHIFT    1
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__RESERVED_15_2__SHIFT    2
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKMOD__SHIFT    16
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKSPEED__SHIFT    17
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKSTS__SHIFT    19
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__RESERVED_31_20__SHIFT    20

#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__TC__MASK    0x00000001
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LUD__MASK    0x00000002
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__RESERVED_15_2__MASK    0x0000fffc
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKMOD__MASK    0x00010000
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKSPEED__MASK    0x00060000
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKSTS__MASK    0x00080000
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__RESERVED_31_20__MASK    0xfff00000

#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__TC__POR_VALUE    0x0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LUD__POR_VALUE    0x0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__RESERVED_15_2__POR_VALUE    0x0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKMOD__POR_VALUE    0x0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKSPEED__POR_VALUE    0x0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__LNKSTS__POR_VALUE    0x0
#define GBE__GBE1__MAC_PHYIF_CONTROL_STATUS__RESERVED_31_20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Version
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_VERSION__ADDR (GBE__GBE1__BASE_ADDR + 0x110ULL)
#define GBE__GBE1__MAC_VERSION__NUM  0x1

#define GBE__GBE1__MAC_VERSION__SNPSVER__SHIFT    0
#define GBE__GBE1__MAC_VERSION__USERVER__SHIFT    8
#define GBE__GBE1__MAC_VERSION__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__MAC_VERSION__SNPSVER__MASK    0x000000ff
#define GBE__GBE1__MAC_VERSION__USERVER__MASK    0x0000ff00
#define GBE__GBE1__MAC_VERSION__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__MAC_VERSION__SNPSVER__POR_VALUE    0x33
#define GBE__GBE1__MAC_VERSION__USERVER__POR_VALUE    0xa
#define GBE__GBE1__MAC_VERSION__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Debug
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_DEBUG__ADDR (GBE__GBE1__BASE_ADDR + 0x114ULL)
#define GBE__GBE1__MAC_DEBUG__NUM  0x1

#define GBE__GBE1__MAC_DEBUG__RPESTS__SHIFT    0
#define GBE__GBE1__MAC_DEBUG__RFCFCSTS__SHIFT    1
#define GBE__GBE1__MAC_DEBUG__RESERVED_15_3__SHIFT    3
#define GBE__GBE1__MAC_DEBUG__TPESTS__SHIFT    16
#define GBE__GBE1__MAC_DEBUG__TFCSTS__SHIFT    17
#define GBE__GBE1__MAC_DEBUG__RESERVED_31_19__SHIFT    19

#define GBE__GBE1__MAC_DEBUG__RPESTS__MASK    0x00000001
#define GBE__GBE1__MAC_DEBUG__RFCFCSTS__MASK    0x00000006
#define GBE__GBE1__MAC_DEBUG__RESERVED_15_3__MASK    0x0000fff8
#define GBE__GBE1__MAC_DEBUG__TPESTS__MASK    0x00010000
#define GBE__GBE1__MAC_DEBUG__TFCSTS__MASK    0x00060000
#define GBE__GBE1__MAC_DEBUG__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE1__MAC_DEBUG__RPESTS__POR_VALUE    0x0
#define GBE__GBE1__MAC_DEBUG__RFCFCSTS__POR_VALUE    0x0
#define GBE__GBE1__MAC_DEBUG__RESERVED_15_3__POR_VALUE    0x0
#define GBE__GBE1__MAC_DEBUG__TPESTS__POR_VALUE    0x0
#define GBE__GBE1__MAC_DEBUG__TFCSTS__POR_VALUE    0x0
#define GBE__GBE1__MAC_DEBUG__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature0
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_HW_FEATURE0__ADDR (GBE__GBE1__BASE_ADDR + 0x11CULL)
#define GBE__GBE1__MAC_HW_FEATURE0__NUM  0x1

#define GBE__GBE1__MAC_HW_FEATURE0__MIISEL__SHIFT    0
#define GBE__GBE1__MAC_HW_FEATURE0__GMIISEL__SHIFT    1
#define GBE__GBE1__MAC_HW_FEATURE0__HDSEL__SHIFT    2
#define GBE__GBE1__MAC_HW_FEATURE0__PCSSEL__SHIFT    3
#define GBE__GBE1__MAC_HW_FEATURE0__VLHASH__SHIFT    4
#define GBE__GBE1__MAC_HW_FEATURE0__SMASEL__SHIFT    5
#define GBE__GBE1__MAC_HW_FEATURE0__RWKSEL__SHIFT    6
#define GBE__GBE1__MAC_HW_FEATURE0__MGKSEL__SHIFT    7
#define GBE__GBE1__MAC_HW_FEATURE0__MMCSEL__SHIFT    8
#define GBE__GBE1__MAC_HW_FEATURE0__ARPOFFSEL__SHIFT    9
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_11_10__SHIFT    10
#define GBE__GBE1__MAC_HW_FEATURE0__TSSEL__SHIFT    12
#define GBE__GBE1__MAC_HW_FEATURE0__EEESEL__SHIFT    13
#define GBE__GBE1__MAC_HW_FEATURE0__TXCOESEL__SHIFT    14
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_15__SHIFT    15
#define GBE__GBE1__MAC_HW_FEATURE0__RXCOESEL__SHIFT    16
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_17__SHIFT    17
#define GBE__GBE1__MAC_HW_FEATURE0__ADDMACADRSEL__SHIFT    18
#define GBE__GBE1__MAC_HW_FEATURE0__MACADR32SEL__SHIFT    23
#define GBE__GBE1__MAC_HW_FEATURE0__MACADR64SEL__SHIFT    24
#define GBE__GBE1__MAC_HW_FEATURE0__TSSTSSEL__SHIFT    25
#define GBE__GBE1__MAC_HW_FEATURE0__SAVLANINS__SHIFT    27
#define GBE__GBE1__MAC_HW_FEATURE0__ACTPHYSEL__SHIFT    28
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_31__SHIFT    31

#define GBE__GBE1__MAC_HW_FEATURE0__MIISEL__MASK    0x00000001
#define GBE__GBE1__MAC_HW_FEATURE0__GMIISEL__MASK    0x00000002
#define GBE__GBE1__MAC_HW_FEATURE0__HDSEL__MASK    0x00000004
#define GBE__GBE1__MAC_HW_FEATURE0__PCSSEL__MASK    0x00000008
#define GBE__GBE1__MAC_HW_FEATURE0__VLHASH__MASK    0x00000010
#define GBE__GBE1__MAC_HW_FEATURE0__SMASEL__MASK    0x00000020
#define GBE__GBE1__MAC_HW_FEATURE0__RWKSEL__MASK    0x00000040
#define GBE__GBE1__MAC_HW_FEATURE0__MGKSEL__MASK    0x00000080
#define GBE__GBE1__MAC_HW_FEATURE0__MMCSEL__MASK    0x00000100
#define GBE__GBE1__MAC_HW_FEATURE0__ARPOFFSEL__MASK    0x00000200
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_11_10__MASK    0x00000c00
#define GBE__GBE1__MAC_HW_FEATURE0__TSSEL__MASK    0x00001000
#define GBE__GBE1__MAC_HW_FEATURE0__EEESEL__MASK    0x00002000
#define GBE__GBE1__MAC_HW_FEATURE0__TXCOESEL__MASK    0x00004000
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_15__MASK    0x00008000
#define GBE__GBE1__MAC_HW_FEATURE0__RXCOESEL__MASK    0x00010000
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_17__MASK    0x00020000
#define GBE__GBE1__MAC_HW_FEATURE0__ADDMACADRSEL__MASK    0x007c0000
#define GBE__GBE1__MAC_HW_FEATURE0__MACADR32SEL__MASK    0x00800000
#define GBE__GBE1__MAC_HW_FEATURE0__MACADR64SEL__MASK    0x01000000
#define GBE__GBE1__MAC_HW_FEATURE0__TSSTSSEL__MASK    0x06000000
#define GBE__GBE1__MAC_HW_FEATURE0__SAVLANINS__MASK    0x08000000
#define GBE__GBE1__MAC_HW_FEATURE0__ACTPHYSEL__MASK    0x70000000
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_31__MASK    0x80000000

#define GBE__GBE1__MAC_HW_FEATURE0__MIISEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__GMIISEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__HDSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__PCSSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__VLHASH__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__SMASEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__RWKSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__MGKSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__MMCSEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__ARPOFFSEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_11_10__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__TSSEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__EEESEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__TXCOESEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__RXCOESEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_17__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__ADDMACADRSEL__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__MACADR32SEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__MACADR64SEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__TSSTSSEL__POR_VALUE    0x3
#define GBE__GBE1__MAC_HW_FEATURE0__SAVLANINS__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE0__ACTPHYSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE0__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature1
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_HW_FEATURE1__ADDR (GBE__GBE1__BASE_ADDR + 0x120ULL)
#define GBE__GBE1__MAC_HW_FEATURE1__NUM  0x1

#define GBE__GBE1__MAC_HW_FEATURE1__RXFIFOSIZE__SHIFT    0
#define GBE__GBE1__MAC_HW_FEATURE1__SPRAM__SHIFT    5
#define GBE__GBE1__MAC_HW_FEATURE1__TXFIFOSIZE__SHIFT    6
#define GBE__GBE1__MAC_HW_FEATURE1__OSTEN__SHIFT    11
#define GBE__GBE1__MAC_HW_FEATURE1__PTOEN__SHIFT    12
#define GBE__GBE1__MAC_HW_FEATURE1__ADVTHWORD__SHIFT    13
#define GBE__GBE1__MAC_HW_FEATURE1__ADDR64__SHIFT    14
#define GBE__GBE1__MAC_HW_FEATURE1__DCBEN__SHIFT    16
#define GBE__GBE1__MAC_HW_FEATURE1__SPHEN__SHIFT    17
#define GBE__GBE1__MAC_HW_FEATURE1__TSOEN__SHIFT    18
#define GBE__GBE1__MAC_HW_FEATURE1__DBGMEMA__SHIFT    19
#define GBE__GBE1__MAC_HW_FEATURE1__AVSEL__SHIFT    20
#define GBE__GBE1__MAC_HW_FEATURE1__RAVSEL__SHIFT    21
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_22__SHIFT    22
#define GBE__GBE1__MAC_HW_FEATURE1__POUOST__SHIFT    23
#define GBE__GBE1__MAC_HW_FEATURE1__HASHTBLSZ__SHIFT    24
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_26__SHIFT    26
#define GBE__GBE1__MAC_HW_FEATURE1__L3L4FNUM__SHIFT    27
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_31__SHIFT    31

#define GBE__GBE1__MAC_HW_FEATURE1__RXFIFOSIZE__MASK    0x0000001f
#define GBE__GBE1__MAC_HW_FEATURE1__SPRAM__MASK    0x00000020
#define GBE__GBE1__MAC_HW_FEATURE1__TXFIFOSIZE__MASK    0x000007c0
#define GBE__GBE1__MAC_HW_FEATURE1__OSTEN__MASK    0x00000800
#define GBE__GBE1__MAC_HW_FEATURE1__PTOEN__MASK    0x00001000
#define GBE__GBE1__MAC_HW_FEATURE1__ADVTHWORD__MASK    0x00002000
#define GBE__GBE1__MAC_HW_FEATURE1__ADDR64__MASK    0x0000c000
#define GBE__GBE1__MAC_HW_FEATURE1__DCBEN__MASK    0x00010000
#define GBE__GBE1__MAC_HW_FEATURE1__SPHEN__MASK    0x00020000
#define GBE__GBE1__MAC_HW_FEATURE1__TSOEN__MASK    0x00040000
#define GBE__GBE1__MAC_HW_FEATURE1__DBGMEMA__MASK    0x00080000
#define GBE__GBE1__MAC_HW_FEATURE1__AVSEL__MASK    0x00100000
#define GBE__GBE1__MAC_HW_FEATURE1__RAVSEL__MASK    0x00200000
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_22__MASK    0x00400000
#define GBE__GBE1__MAC_HW_FEATURE1__POUOST__MASK    0x00800000
#define GBE__GBE1__MAC_HW_FEATURE1__HASHTBLSZ__MASK    0x03000000
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_26__MASK    0x04000000
#define GBE__GBE1__MAC_HW_FEATURE1__L3L4FNUM__MASK    0x78000000
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_31__MASK    0x80000000

#define GBE__GBE1__MAC_HW_FEATURE1__RXFIFOSIZE__POR_VALUE    0x7
#define GBE__GBE1__MAC_HW_FEATURE1__SPRAM__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__TXFIFOSIZE__POR_VALUE    0x7
#define GBE__GBE1__MAC_HW_FEATURE1__OSTEN__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__PTOEN__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__ADVTHWORD__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__ADDR64__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__DCBEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__SPHEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__TSOEN__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__DBGMEMA__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__AVSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__RAVSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_22__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__POUOST__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE1__HASHTBLSZ__POR_VALUE    0x3
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_26__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__L3L4FNUM__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE1__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature2
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_HW_FEATURE2__ADDR (GBE__GBE1__BASE_ADDR + 0x124ULL)
#define GBE__GBE1__MAC_HW_FEATURE2__NUM  0x1

#define GBE__GBE1__MAC_HW_FEATURE2__RXQCNT__SHIFT    0
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_5_4__SHIFT    4
#define GBE__GBE1__MAC_HW_FEATURE2__TXQCNT__SHIFT    6
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_11_10__SHIFT    10
#define GBE__GBE1__MAC_HW_FEATURE2__RXCHCNT__SHIFT    12
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_17_16__SHIFT    16
#define GBE__GBE1__MAC_HW_FEATURE2__TXCHCNT__SHIFT    18
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_23_22__SHIFT    22
#define GBE__GBE1__MAC_HW_FEATURE2__PPSOUTNUM__SHIFT    24
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_27__SHIFT    27
#define GBE__GBE1__MAC_HW_FEATURE2__AUXSNAPNUM__SHIFT    28
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_31__SHIFT    31

#define GBE__GBE1__MAC_HW_FEATURE2__RXQCNT__MASK    0x0000000f
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_5_4__MASK    0x00000030
#define GBE__GBE1__MAC_HW_FEATURE2__TXQCNT__MASK    0x000003c0
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_11_10__MASK    0x00000c00
#define GBE__GBE1__MAC_HW_FEATURE2__RXCHCNT__MASK    0x0000f000
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_17_16__MASK    0x00030000
#define GBE__GBE1__MAC_HW_FEATURE2__TXCHCNT__MASK    0x003c0000
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_23_22__MASK    0x00c00000
#define GBE__GBE1__MAC_HW_FEATURE2__PPSOUTNUM__MASK    0x07000000
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_27__MASK    0x08000000
#define GBE__GBE1__MAC_HW_FEATURE2__AUXSNAPNUM__MASK    0x70000000
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_31__MASK    0x80000000

#define GBE__GBE1__MAC_HW_FEATURE2__RXQCNT__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_5_4__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__TXQCNT__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_11_10__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__RXCHCNT__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_17_16__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__TXCHCNT__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_23_22__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__PPSOUTNUM__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_27__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE2__AUXSNAPNUM__POR_VALUE    0x1
#define GBE__GBE1__MAC_HW_FEATURE2__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_HW_Feature3
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_HW_FEATURE3__ADDR (GBE__GBE1__BASE_ADDR + 0x128ULL)
#define GBE__GBE1__MAC_HW_FEATURE3__NUM  0x1

#define GBE__GBE1__MAC_HW_FEATURE3__NRVF__SHIFT    0
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_3__SHIFT    3
#define GBE__GBE1__MAC_HW_FEATURE3__CBTISEL__SHIFT    4
#define GBE__GBE1__MAC_HW_FEATURE3__DVLAN__SHIFT    5
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_8_6__SHIFT    6
#define GBE__GBE1__MAC_HW_FEATURE3__PDUPSEL__SHIFT    9
#define GBE__GBE1__MAC_HW_FEATURE3__FRPSEL__SHIFT    10
#define GBE__GBE1__MAC_HW_FEATURE3__FRPBS__SHIFT    11
#define GBE__GBE1__MAC_HW_FEATURE3__FRPES__SHIFT    13
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_15__SHIFT    15
#define GBE__GBE1__MAC_HW_FEATURE3__ESTSEL__SHIFT    16
#define GBE__GBE1__MAC_HW_FEATURE3__ESTDEP__SHIFT    17
#define GBE__GBE1__MAC_HW_FEATURE3__ESTWID__SHIFT    20
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_25_22__SHIFT    22
#define GBE__GBE1__MAC_HW_FEATURE3__FPESEL__SHIFT    26
#define GBE__GBE1__MAC_HW_FEATURE3__TBSSEL__SHIFT    27
#define GBE__GBE1__MAC_HW_FEATURE3__ASP__SHIFT    28
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_31_30__SHIFT    30

#define GBE__GBE1__MAC_HW_FEATURE3__NRVF__MASK    0x00000007
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_3__MASK    0x00000008
#define GBE__GBE1__MAC_HW_FEATURE3__CBTISEL__MASK    0x00000010
#define GBE__GBE1__MAC_HW_FEATURE3__DVLAN__MASK    0x00000020
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_8_6__MASK    0x000001c0
#define GBE__GBE1__MAC_HW_FEATURE3__PDUPSEL__MASK    0x00000200
#define GBE__GBE1__MAC_HW_FEATURE3__FRPSEL__MASK    0x00000400
#define GBE__GBE1__MAC_HW_FEATURE3__FRPBS__MASK    0x00001800
#define GBE__GBE1__MAC_HW_FEATURE3__FRPES__MASK    0x00006000
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_15__MASK    0x00008000
#define GBE__GBE1__MAC_HW_FEATURE3__ESTSEL__MASK    0x00010000
#define GBE__GBE1__MAC_HW_FEATURE3__ESTDEP__MASK    0x000e0000
#define GBE__GBE1__MAC_HW_FEATURE3__ESTWID__MASK    0x00300000
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_25_22__MASK    0x03c00000
#define GBE__GBE1__MAC_HW_FEATURE3__FPESEL__MASK    0x04000000
#define GBE__GBE1__MAC_HW_FEATURE3__TBSSEL__MASK    0x08000000
#define GBE__GBE1__MAC_HW_FEATURE3__ASP__MASK    0x30000000
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE1__MAC_HW_FEATURE3__NRVF__POR_VALUE    0x3
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_3__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__CBTISEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__DVLAN__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_8_6__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__PDUPSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__FRPSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__FRPBS__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__FRPES__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__ESTSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__ESTDEP__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__ESTWID__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_25_22__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__FPESEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__TBSSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__ASP__POR_VALUE    0x0
#define GBE__GBE1__MAC_HW_FEATURE3__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_MDIO_Address
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_MDIO_ADDRESS__ADDR (GBE__GBE1__BASE_ADDR + 0x200ULL)
#define GBE__GBE1__MAC_MDIO_ADDRESS__NUM  0x1

#define GBE__GBE1__MAC_MDIO_ADDRESS__GB__SHIFT    0
#define GBE__GBE1__MAC_MDIO_ADDRESS__C45E__SHIFT    1
#define GBE__GBE1__MAC_MDIO_ADDRESS__GOC_0__SHIFT    2
#define GBE__GBE1__MAC_MDIO_ADDRESS__GOC_1__SHIFT    3
#define GBE__GBE1__MAC_MDIO_ADDRESS__SKAP__SHIFT    4
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_7_5__SHIFT    5
#define GBE__GBE1__MAC_MDIO_ADDRESS__CR__SHIFT    8
#define GBE__GBE1__MAC_MDIO_ADDRESS__NTC__SHIFT    12
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_15__SHIFT    15
#define GBE__GBE1__MAC_MDIO_ADDRESS__RDA__SHIFT    16
#define GBE__GBE1__MAC_MDIO_ADDRESS__PA__SHIFT    21
#define GBE__GBE1__MAC_MDIO_ADDRESS__BTB__SHIFT    26
#define GBE__GBE1__MAC_MDIO_ADDRESS__PSE__SHIFT    27
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_31_28__SHIFT    28

#define GBE__GBE1__MAC_MDIO_ADDRESS__GB__MASK    0x00000001
#define GBE__GBE1__MAC_MDIO_ADDRESS__C45E__MASK    0x00000002
#define GBE__GBE1__MAC_MDIO_ADDRESS__GOC_0__MASK    0x00000004
#define GBE__GBE1__MAC_MDIO_ADDRESS__GOC_1__MASK    0x00000008
#define GBE__GBE1__MAC_MDIO_ADDRESS__SKAP__MASK    0x00000010
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_7_5__MASK    0x000000e0
#define GBE__GBE1__MAC_MDIO_ADDRESS__CR__MASK    0x00000f00
#define GBE__GBE1__MAC_MDIO_ADDRESS__NTC__MASK    0x00007000
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_15__MASK    0x00008000
#define GBE__GBE1__MAC_MDIO_ADDRESS__RDA__MASK    0x001f0000
#define GBE__GBE1__MAC_MDIO_ADDRESS__PA__MASK    0x03e00000
#define GBE__GBE1__MAC_MDIO_ADDRESS__BTB__MASK    0x04000000
#define GBE__GBE1__MAC_MDIO_ADDRESS__PSE__MASK    0x08000000
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE1__MAC_MDIO_ADDRESS__GB__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__C45E__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__GOC_0__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__GOC_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__SKAP__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_7_5__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__CR__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__NTC__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_15__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__RDA__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__PA__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__BTB__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__PSE__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_ADDRESS__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_MDIO_Data
// Register Address
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_MDIO_DATA__ADDR (GBE__GBE1__BASE_ADDR + 0x204ULL)
#define GBE__GBE1__MAC_MDIO_DATA__NUM  0x1

#define GBE__GBE1__MAC_MDIO_DATA__GD__SHIFT    0
#define GBE__GBE1__MAC_MDIO_DATA__RA__SHIFT    16

#define GBE__GBE1__MAC_MDIO_DATA__GD__MASK    0x0000ffff
#define GBE__GBE1__MAC_MDIO_DATA__RA__MASK    0xffff0000

#define GBE__GBE1__MAC_MDIO_DATA__GD__POR_VALUE    0x0
#define GBE__GBE1__MAC_MDIO_DATA__RA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_ARP_Address
//  
// ARP Protocol Address
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_ARP_ADDRESS__ADDR (GBE__GBE1__BASE_ADDR + 0x210ULL)
#define GBE__GBE1__MAC_ARP_ADDRESS__NUM  0x1

#define GBE__GBE1__MAC_ARP_ADDRESS__ARPPA__SHIFT    0

#define GBE__GBE1__MAC_ARP_ADDRESS__ARPPA__MASK    0xffffffff

#define GBE__GBE1__MAC_ARP_ADDRESS__ARPPA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_CSR_SW_Ctrl
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_CSR_SW_CTRL__ADDR (GBE__GBE1__BASE_ADDR + 0x230ULL)
#define GBE__GBE1__MAC_CSR_SW_CTRL__NUM  0x1

#define GBE__GBE1__MAC_CSR_SW_CTRL__RCWE__SHIFT    0
#define GBE__GBE1__MAC_CSR_SW_CTRL__RESERVED_7_1__SHIFT    1
#define GBE__GBE1__MAC_CSR_SW_CTRL__SEEN__SHIFT    8
#define GBE__GBE1__MAC_CSR_SW_CTRL__RESERVED_31_9__SHIFT    9

#define GBE__GBE1__MAC_CSR_SW_CTRL__RCWE__MASK    0x00000001
#define GBE__GBE1__MAC_CSR_SW_CTRL__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE1__MAC_CSR_SW_CTRL__SEEN__MASK    0x00000100
#define GBE__GBE1__MAC_CSR_SW_CTRL__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE1__MAC_CSR_SW_CTRL__RCWE__POR_VALUE    0x0
#define GBE__GBE1__MAC_CSR_SW_CTRL__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_CSR_SW_CTRL__SEEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_CSR_SW_CTRL__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Address0_High
// Address Enable
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_ADDRESS0_HIGH__ADDR (GBE__GBE1__BASE_ADDR + 0x300ULL)
#define GBE__GBE1__MAC_ADDRESS0_HIGH__NUM  0x1

#define GBE__GBE1__MAC_ADDRESS0_HIGH__ADDRHI__SHIFT    0
#define GBE__GBE1__MAC_ADDRESS0_HIGH__RESERVED_30_16__SHIFT    16
#define GBE__GBE1__MAC_ADDRESS0_HIGH__AE__SHIFT    31

#define GBE__GBE1__MAC_ADDRESS0_HIGH__ADDRHI__MASK    0x0000ffff
#define GBE__GBE1__MAC_ADDRESS0_HIGH__RESERVED_30_16__MASK    0x7fff0000
#define GBE__GBE1__MAC_ADDRESS0_HIGH__AE__MASK    0x80000000

#define GBE__GBE1__MAC_ADDRESS0_HIGH__ADDRHI__POR_VALUE    0x0
#define GBE__GBE1__MAC_ADDRESS0_HIGH__RESERVED_30_16__POR_VALUE    0x0
#define GBE__GBE1__MAC_ADDRESS0_HIGH__AE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Address0_Low
// MAC Address0[31:0]
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_ADDRESS0_LOW__ADDR (GBE__GBE1__BASE_ADDR + 0x304ULL)
#define GBE__GBE1__MAC_ADDRESS0_LOW__NUM  0x1

#define GBE__GBE1__MAC_ADDRESS0_LOW__ADDRLO__SHIFT    0

#define GBE__GBE1__MAC_ADDRESS0_LOW__ADDRLO__MASK    0xffffffff

#define GBE__GBE1__MAC_ADDRESS0_LOW__ADDRLO__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Control
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MMC_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0x700ULL)
#define GBE__GBE1__MMC_CONTROL__NUM  0x1

#define GBE__GBE1__MMC_CONTROL__CNTRST__SHIFT    0
#define GBE__GBE1__MMC_CONTROL__CNTSTOPRO__SHIFT    1
#define GBE__GBE1__MMC_CONTROL__RSTONRD__SHIFT    2
#define GBE__GBE1__MMC_CONTROL__CNTFREEZ__SHIFT    3
#define GBE__GBE1__MMC_CONTROL__CNTPRST__SHIFT    4
#define GBE__GBE1__MMC_CONTROL__CNTPRSTLVL__SHIFT    5
#define GBE__GBE1__MMC_CONTROL__RESERVED_7_6__SHIFT    6
#define GBE__GBE1__MMC_CONTROL__UCDBC__SHIFT    8
#define GBE__GBE1__MMC_CONTROL__RESERVED_31_9__SHIFT    9

#define GBE__GBE1__MMC_CONTROL__CNTRST__MASK    0x00000001
#define GBE__GBE1__MMC_CONTROL__CNTSTOPRO__MASK    0x00000002
#define GBE__GBE1__MMC_CONTROL__RSTONRD__MASK    0x00000004
#define GBE__GBE1__MMC_CONTROL__CNTFREEZ__MASK    0x00000008
#define GBE__GBE1__MMC_CONTROL__CNTPRST__MASK    0x00000010
#define GBE__GBE1__MMC_CONTROL__CNTPRSTLVL__MASK    0x00000020
#define GBE__GBE1__MMC_CONTROL__RESERVED_7_6__MASK    0x000000c0
#define GBE__GBE1__MMC_CONTROL__UCDBC__MASK    0x00000100
#define GBE__GBE1__MMC_CONTROL__RESERVED_31_9__MASK    0xfffffe00

#define GBE__GBE1__MMC_CONTROL__CNTRST__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__CNTSTOPRO__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__RSTONRD__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__CNTFREEZ__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__CNTPRST__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__CNTPRSTLVL__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__RESERVED_7_6__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__UCDBC__POR_VALUE    0x0
#define GBE__GBE1__MMC_CONTROL__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Rx_Interrupt
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MMC_RX_INTERRUPT__ADDR (GBE__GBE1__BASE_ADDR + 0x704ULL)
#define GBE__GBE1__MMC_RX_INTERRUPT__NUM  0x1

#define GBE__GBE1__MMC_RX_INTERRUPT__RXGBPKTIS__SHIFT    0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXGBOCTIS__SHIFT    1
#define GBE__GBE1__MMC_RX_INTERRUPT__RXGOCTIS__SHIFT    2
#define GBE__GBE1__MMC_RX_INTERRUPT__RXBCGPIS__SHIFT    3
#define GBE__GBE1__MMC_RX_INTERRUPT__RXMCGPIS__SHIFT    4
#define GBE__GBE1__MMC_RX_INTERRUPT__RXCRCERPIS__SHIFT    5
#define GBE__GBE1__MMC_RX_INTERRUPT__RXALGNERPIS__SHIFT    6
#define GBE__GBE1__MMC_RX_INTERRUPT__RXRUNTPIS__SHIFT    7
#define GBE__GBE1__MMC_RX_INTERRUPT__RXJABERPIS__SHIFT    8
#define GBE__GBE1__MMC_RX_INTERRUPT__RXUSIZEGPIS__SHIFT    9
#define GBE__GBE1__MMC_RX_INTERRUPT__RXOSIZEGPIS__SHIFT    10
#define GBE__GBE1__MMC_RX_INTERRUPT__RX64OCTGBPIS__SHIFT    11
#define GBE__GBE1__MMC_RX_INTERRUPT__RX65T127OCTGBPIS__SHIFT    12
#define GBE__GBE1__MMC_RX_INTERRUPT__RX128T255OCTGBPIS__SHIFT    13
#define GBE__GBE1__MMC_RX_INTERRUPT__RX256T511OCTGBPIS__SHIFT    14
#define GBE__GBE1__MMC_RX_INTERRUPT__RX512T1023OCTGBPIS__SHIFT    15
#define GBE__GBE1__MMC_RX_INTERRUPT__RX1024TMAXOCTGBPIS__SHIFT    16
#define GBE__GBE1__MMC_RX_INTERRUPT__RXUCGPIS__SHIFT    17
#define GBE__GBE1__MMC_RX_INTERRUPT__RXLENERPIS__SHIFT    18
#define GBE__GBE1__MMC_RX_INTERRUPT__RXORANGEPIS__SHIFT    19
#define GBE__GBE1__MMC_RX_INTERRUPT__RXPAUSPIS__SHIFT    20
#define GBE__GBE1__MMC_RX_INTERRUPT__RXFOVPIS__SHIFT    21
#define GBE__GBE1__MMC_RX_INTERRUPT__RXVLANGBPIS__SHIFT    22
#define GBE__GBE1__MMC_RX_INTERRUPT__RXWDOGPIS__SHIFT    23
#define GBE__GBE1__MMC_RX_INTERRUPT__RXRCVERRPIS__SHIFT    24
#define GBE__GBE1__MMC_RX_INTERRUPT__RXCTRLPIS__SHIFT    25
#define GBE__GBE1__MMC_RX_INTERRUPT__RESERVED_31_26__SHIFT    26

#define GBE__GBE1__MMC_RX_INTERRUPT__RXGBPKTIS__MASK    0x00000001
#define GBE__GBE1__MMC_RX_INTERRUPT__RXGBOCTIS__MASK    0x00000002
#define GBE__GBE1__MMC_RX_INTERRUPT__RXGOCTIS__MASK    0x00000004
#define GBE__GBE1__MMC_RX_INTERRUPT__RXBCGPIS__MASK    0x00000008
#define GBE__GBE1__MMC_RX_INTERRUPT__RXMCGPIS__MASK    0x00000010
#define GBE__GBE1__MMC_RX_INTERRUPT__RXCRCERPIS__MASK    0x00000020
#define GBE__GBE1__MMC_RX_INTERRUPT__RXALGNERPIS__MASK    0x00000040
#define GBE__GBE1__MMC_RX_INTERRUPT__RXRUNTPIS__MASK    0x00000080
#define GBE__GBE1__MMC_RX_INTERRUPT__RXJABERPIS__MASK    0x00000100
#define GBE__GBE1__MMC_RX_INTERRUPT__RXUSIZEGPIS__MASK    0x00000200
#define GBE__GBE1__MMC_RX_INTERRUPT__RXOSIZEGPIS__MASK    0x00000400
#define GBE__GBE1__MMC_RX_INTERRUPT__RX64OCTGBPIS__MASK    0x00000800
#define GBE__GBE1__MMC_RX_INTERRUPT__RX65T127OCTGBPIS__MASK    0x00001000
#define GBE__GBE1__MMC_RX_INTERRUPT__RX128T255OCTGBPIS__MASK    0x00002000
#define GBE__GBE1__MMC_RX_INTERRUPT__RX256T511OCTGBPIS__MASK    0x00004000
#define GBE__GBE1__MMC_RX_INTERRUPT__RX512T1023OCTGBPIS__MASK    0x00008000
#define GBE__GBE1__MMC_RX_INTERRUPT__RX1024TMAXOCTGBPIS__MASK    0x00010000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXUCGPIS__MASK    0x00020000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXLENERPIS__MASK    0x00040000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXORANGEPIS__MASK    0x00080000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXPAUSPIS__MASK    0x00100000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXFOVPIS__MASK    0x00200000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXVLANGBPIS__MASK    0x00400000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXWDOGPIS__MASK    0x00800000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXRCVERRPIS__MASK    0x01000000
#define GBE__GBE1__MMC_RX_INTERRUPT__RXCTRLPIS__MASK    0x02000000
#define GBE__GBE1__MMC_RX_INTERRUPT__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE1__MMC_RX_INTERRUPT__RXGBPKTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXGBOCTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXGOCTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXBCGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXMCGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXCRCERPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXALGNERPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXRUNTPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXJABERPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXUSIZEGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXOSIZEGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RX64OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RX65T127OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RX128T255OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RX256T511OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RX512T1023OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RX1024TMAXOCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXUCGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXLENERPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXORANGEPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXPAUSPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXFOVPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXVLANGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXWDOGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXRCVERRPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RXCTRLPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Tx_Interrupt
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MMC_TX_INTERRUPT__ADDR (GBE__GBE1__BASE_ADDR + 0x708ULL)
#define GBE__GBE1__MMC_TX_INTERRUPT__NUM  0x1

#define GBE__GBE1__MMC_TX_INTERRUPT__TXGBOCTIS__SHIFT    0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGBPKTIS__SHIFT    1
#define GBE__GBE1__MMC_TX_INTERRUPT__TXBCGPIS__SHIFT    2
#define GBE__GBE1__MMC_TX_INTERRUPT__TXMCGPIS__SHIFT    3
#define GBE__GBE1__MMC_TX_INTERRUPT__TX64OCTGBPIS__SHIFT    4
#define GBE__GBE1__MMC_TX_INTERRUPT__TX65T127OCTGBPIS__SHIFT    5
#define GBE__GBE1__MMC_TX_INTERRUPT__TX128T255OCTGBPIS__SHIFT    6
#define GBE__GBE1__MMC_TX_INTERRUPT__TX256T511OCTGBPIS__SHIFT    7
#define GBE__GBE1__MMC_TX_INTERRUPT__TX512T1023OCTGBPIS__SHIFT    8
#define GBE__GBE1__MMC_TX_INTERRUPT__TX1024TMAXOCTGBPIS__SHIFT    9
#define GBE__GBE1__MMC_TX_INTERRUPT__TXUCGBPIS__SHIFT    10
#define GBE__GBE1__MMC_TX_INTERRUPT__TXMCGBPIS__SHIFT    11
#define GBE__GBE1__MMC_TX_INTERRUPT__TXBCGBPIS__SHIFT    12
#define GBE__GBE1__MMC_TX_INTERRUPT__TXUFLOWERPIS__SHIFT    13
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_19_14__SHIFT    14
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGOCTIS__SHIFT    20
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGPKTIS__SHIFT    21
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_22__SHIFT    22
#define GBE__GBE1__MMC_TX_INTERRUPT__TXPAUSPIS__SHIFT    23
#define GBE__GBE1__MMC_TX_INTERRUPT__TXVLANGPIS__SHIFT    24
#define GBE__GBE1__MMC_TX_INTERRUPT__TXOSIZEGPIS__SHIFT    25
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_31_26__SHIFT    26

#define GBE__GBE1__MMC_TX_INTERRUPT__TXGBOCTIS__MASK    0x00000001
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGBPKTIS__MASK    0x00000002
#define GBE__GBE1__MMC_TX_INTERRUPT__TXBCGPIS__MASK    0x00000004
#define GBE__GBE1__MMC_TX_INTERRUPT__TXMCGPIS__MASK    0x00000008
#define GBE__GBE1__MMC_TX_INTERRUPT__TX64OCTGBPIS__MASK    0x00000010
#define GBE__GBE1__MMC_TX_INTERRUPT__TX65T127OCTGBPIS__MASK    0x00000020
#define GBE__GBE1__MMC_TX_INTERRUPT__TX128T255OCTGBPIS__MASK    0x00000040
#define GBE__GBE1__MMC_TX_INTERRUPT__TX256T511OCTGBPIS__MASK    0x00000080
#define GBE__GBE1__MMC_TX_INTERRUPT__TX512T1023OCTGBPIS__MASK    0x00000100
#define GBE__GBE1__MMC_TX_INTERRUPT__TX1024TMAXOCTGBPIS__MASK    0x00000200
#define GBE__GBE1__MMC_TX_INTERRUPT__TXUCGBPIS__MASK    0x00000400
#define GBE__GBE1__MMC_TX_INTERRUPT__TXMCGBPIS__MASK    0x00000800
#define GBE__GBE1__MMC_TX_INTERRUPT__TXBCGBPIS__MASK    0x00001000
#define GBE__GBE1__MMC_TX_INTERRUPT__TXUFLOWERPIS__MASK    0x00002000
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_19_14__MASK    0x000fc000
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGOCTIS__MASK    0x00100000
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGPKTIS__MASK    0x00200000
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_22__MASK    0x00400000
#define GBE__GBE1__MMC_TX_INTERRUPT__TXPAUSPIS__MASK    0x00800000
#define GBE__GBE1__MMC_TX_INTERRUPT__TXVLANGPIS__MASK    0x01000000
#define GBE__GBE1__MMC_TX_INTERRUPT__TXOSIZEGPIS__MASK    0x02000000
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE1__MMC_TX_INTERRUPT__TXGBOCTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGBPKTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXBCGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXMCGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TX64OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TX65T127OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TX128T255OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TX256T511OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TX512T1023OCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TX1024TMAXOCTGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXUCGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXMCGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXBCGBPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXUFLOWERPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_19_14__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGOCTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXGPKTIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_22__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXPAUSPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXVLANGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__TXOSIZEGPIS__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Rx_Interrupt_Mask
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__ADDR (GBE__GBE1__BASE_ADDR + 0x70CULL)
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__NUM  0x1

#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGBPKTIM__SHIFT    0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGBOCTIM__SHIFT    1
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGOCTIM__SHIFT    2
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXBCGPIM__SHIFT    3
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXMCGPIM__SHIFT    4
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXCRCERPIM__SHIFT    5
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXALGNERPIM__SHIFT    6
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXRUNTPIM__SHIFT    7
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXJABERPIM__SHIFT    8
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXUSIZEGPIM__SHIFT    9
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXOSIZEGPIM__SHIFT    10
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX64OCTGBPIM__SHIFT    11
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX65T127OCTGBPIM__SHIFT    12
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX128T255OCTGBPIM__SHIFT    13
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX256T511OCTGBPIM__SHIFT    14
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX512T1023OCTGBPIM__SHIFT    15
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX1024TMAXOCTGBPIM__SHIFT    16
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXUCGPIM__SHIFT    17
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXLENERPIM__SHIFT    18
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXORANGEPIM__SHIFT    19
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXPAUSPIM__SHIFT    20
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXFOVPIM__SHIFT    21
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXVLANGBPIM__SHIFT    22
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXWDOGPIM__SHIFT    23
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXRCVERRPIM__SHIFT    24
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXCTRLPIM__SHIFT    25
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RESERVED_31_26__SHIFT    26

#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGBPKTIM__MASK    0x00000001
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGBOCTIM__MASK    0x00000002
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGOCTIM__MASK    0x00000004
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXBCGPIM__MASK    0x00000008
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXMCGPIM__MASK    0x00000010
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXCRCERPIM__MASK    0x00000020
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXALGNERPIM__MASK    0x00000040
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXRUNTPIM__MASK    0x00000080
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXJABERPIM__MASK    0x00000100
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXUSIZEGPIM__MASK    0x00000200
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXOSIZEGPIM__MASK    0x00000400
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX64OCTGBPIM__MASK    0x00000800
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX65T127OCTGBPIM__MASK    0x00001000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX128T255OCTGBPIM__MASK    0x00002000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX256T511OCTGBPIM__MASK    0x00004000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX512T1023OCTGBPIM__MASK    0x00008000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX1024TMAXOCTGBPIM__MASK    0x00010000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXUCGPIM__MASK    0x00020000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXLENERPIM__MASK    0x00040000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXORANGEPIM__MASK    0x00080000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXPAUSPIM__MASK    0x00100000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXFOVPIM__MASK    0x00200000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXVLANGBPIM__MASK    0x00400000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXWDOGPIM__MASK    0x00800000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXRCVERRPIM__MASK    0x01000000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXCTRLPIM__MASK    0x02000000
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGBPKTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGBOCTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXGOCTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXBCGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXMCGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXCRCERPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXALGNERPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXRUNTPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXJABERPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXUSIZEGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXOSIZEGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX64OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX65T127OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX128T255OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX256T511OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX512T1023OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RX1024TMAXOCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXUCGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXLENERPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXORANGEPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXPAUSPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXFOVPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXVLANGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXWDOGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXRCVERRPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RXCTRLPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_RX_INTERRUPT_MASK__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MMC_Tx_Interrupt_Mask
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__ADDR (GBE__GBE1__BASE_ADDR + 0x710ULL)
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__NUM  0x1

#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGBOCTIM__SHIFT    0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGBPKTIM__SHIFT    1
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXBCGPIM__SHIFT    2
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXMCGPIM__SHIFT    3
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX64OCTGBPIM__SHIFT    4
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX65T127OCTGBPIM__SHIFT    5
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX128T255OCTGBPIM__SHIFT    6
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX256T511OCTGBPIM__SHIFT    7
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX512T1023OCTGBPIM__SHIFT    8
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX1024TMAXOCTGBPIM__SHIFT    9
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXUCGBPIM__SHIFT    10
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXMCGBPIM__SHIFT    11
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXBCGBPIM__SHIFT    12
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXUFLOWERPIM__SHIFT    13
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_19_14__SHIFT    14
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGOCTIM__SHIFT    20
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGPKTIM__SHIFT    21
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_22__SHIFT    22
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXPAUSPIM__SHIFT    23
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXVLANGPIM__SHIFT    24
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXOSIZEGPIM__SHIFT    25
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_31_26__SHIFT    26

#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGBOCTIM__MASK    0x00000001
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGBPKTIM__MASK    0x00000002
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXBCGPIM__MASK    0x00000004
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXMCGPIM__MASK    0x00000008
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX64OCTGBPIM__MASK    0x00000010
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX65T127OCTGBPIM__MASK    0x00000020
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX128T255OCTGBPIM__MASK    0x00000040
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX256T511OCTGBPIM__MASK    0x00000080
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX512T1023OCTGBPIM__MASK    0x00000100
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX1024TMAXOCTGBPIM__MASK    0x00000200
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXUCGBPIM__MASK    0x00000400
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXMCGBPIM__MASK    0x00000800
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXBCGBPIM__MASK    0x00001000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXUFLOWERPIM__MASK    0x00002000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_19_14__MASK    0x000fc000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGOCTIM__MASK    0x00100000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGPKTIM__MASK    0x00200000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_22__MASK    0x00400000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXPAUSPIM__MASK    0x00800000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXVLANGPIM__MASK    0x01000000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXOSIZEGPIM__MASK    0x02000000
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_31_26__MASK    0xfc000000

#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGBOCTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGBPKTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXBCGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXMCGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX64OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX65T127OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX128T255OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX256T511OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX512T1023OCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TX1024TMAXOCTGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXUCGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXMCGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXBCGBPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXUFLOWERPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_19_14__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGOCTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXGPKTIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_22__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXPAUSPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXVLANGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__TXOSIZEGPIM__POR_VALUE    0x0
#define GBE__GBE1__MMC_TX_INTERRUPT_MASK__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Octet_Count_Good_Bad
// Tx Octet Count Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_OCTET_COUNT_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x714ULL)
#define GBE__GBE1__TX_OCTET_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_OCTET_COUNT_GOOD_BAD__TXOCTGB__SHIFT    0

#define GBE__GBE1__TX_OCTET_COUNT_GOOD_BAD__TXOCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_OCTET_COUNT_GOOD_BAD__TXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Packet_Count_Good_Bad
// Tx Packet Count Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_PACKET_COUNT_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x718ULL)
#define GBE__GBE1__TX_PACKET_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_PACKET_COUNT_GOOD_BAD__TXPKTGB__SHIFT    0

#define GBE__GBE1__TX_PACKET_COUNT_GOOD_BAD__TXPKTGB__MASK    0xffffffff

#define GBE__GBE1__TX_PACKET_COUNT_GOOD_BAD__TXPKTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Broadcast_Packets_Good
// Tx Broadcast Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x71CULL)
#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD__TXBCASTG__SHIFT    0

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD__TXBCASTG__MASK    0xffffffff

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD__TXBCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Multicast_Packets_Good
// Tx Multicast Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x720ULL)
#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD__TXMCASTG__SHIFT    0

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD__TXMCASTG__MASK    0xffffffff

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD__TXMCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_64Octets_Packets_Good_Bad
// Tx 64Octets Packets Good_Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_64OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x724ULL)
#define GBE__GBE1__TX_64OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_64OCTETS_PACKETS_GOOD_BAD__TX64OCTGB__SHIFT    0

#define GBE__GBE1__TX_64OCTETS_PACKETS_GOOD_BAD__TX64OCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_64OCTETS_PACKETS_GOOD_BAD__TX64OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_65To127Octets_Packets_Good_Bad
// Tx 65To127Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_65TO127OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x728ULL)
#define GBE__GBE1__TX_65TO127OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_65TO127OCTETS_PACKETS_GOOD_BAD__TX65_127OCTGB__SHIFT    0

#define GBE__GBE1__TX_65TO127OCTETS_PACKETS_GOOD_BAD__TX65_127OCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_65TO127OCTETS_PACKETS_GOOD_BAD__TX65_127OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_128To255Octets_Packets_Good_Bad
// Tx 128To255Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_128TO255OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x72CULL)
#define GBE__GBE1__TX_128TO255OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_128TO255OCTETS_PACKETS_GOOD_BAD__TX128_255OCTGB__SHIFT    0

#define GBE__GBE1__TX_128TO255OCTETS_PACKETS_GOOD_BAD__TX128_255OCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_128TO255OCTETS_PACKETS_GOOD_BAD__TX128_255OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_256To511Octets_Packets_Good_Bad
// Tx 256To511Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_256TO511OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x730ULL)
#define GBE__GBE1__TX_256TO511OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_256TO511OCTETS_PACKETS_GOOD_BAD__TX256_511OCTGB__SHIFT    0

#define GBE__GBE1__TX_256TO511OCTETS_PACKETS_GOOD_BAD__TX256_511OCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_256TO511OCTETS_PACKETS_GOOD_BAD__TX256_511OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_512To1023Octets_Packets_Good_Bad
//  
// Tx 512To1023Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x734ULL)
#define GBE__GBE1__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__TX512_1023OCTGB__SHIFT    0

#define GBE__GBE1__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__TX512_1023OCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_512TO1023OCTETS_PACKETS_GOOD_BAD__TX512_1023OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_1024ToMaxOctets_Packets_Good_Bad
// Tx 1024ToMaxOctets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x738ULL)
#define GBE__GBE1__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__TX1024_MAXOCTGB__SHIFT    0

#define GBE__GBE1__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__TX1024_MAXOCTGB__MASK    0xffffffff

#define GBE__GBE1__TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__TX1024_MAXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Unicast_Packets_Good_Bad
//  
// Tx Unicast Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_UNICAST_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x73CULL)
#define GBE__GBE1__TX_UNICAST_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_UNICAST_PACKETS_GOOD_BAD__TXUCASTGB__SHIFT    0

#define GBE__GBE1__TX_UNICAST_PACKETS_GOOD_BAD__TXUCASTGB__MASK    0xffffffff

#define GBE__GBE1__TX_UNICAST_PACKETS_GOOD_BAD__TXUCASTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Multicast_Packets_Good_Bad
//  
// Tx Multicast Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x740ULL)
#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD_BAD__TXMCASTGB__SHIFT    0

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD_BAD__TXMCASTGB__MASK    0xffffffff

#define GBE__GBE1__TX_MULTICAST_PACKETS_GOOD_BAD__TXMCASTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Broadcast_Packets_Good_Bad
// Tx Broadcast Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x744ULL)
#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD_BAD__TXBCASTGB__SHIFT    0

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD_BAD__TXBCASTGB__MASK    0xffffffff

#define GBE__GBE1__TX_BROADCAST_PACKETS_GOOD_BAD__TXBCASTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Underflow_Error_Packets
// Tx Underflow Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_UNDERFLOW_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x748ULL)
#define GBE__GBE1__TX_UNDERFLOW_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__TX_UNDERFLOW_ERROR_PACKETS__TXUNDRFLW__SHIFT    0

#define GBE__GBE1__TX_UNDERFLOW_ERROR_PACKETS__TXUNDRFLW__MASK    0xffffffff

#define GBE__GBE1__TX_UNDERFLOW_ERROR_PACKETS__TXUNDRFLW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Octet_Count_Good
// Tx Octet Count Good
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_OCTET_COUNT_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x764ULL)
#define GBE__GBE1__TX_OCTET_COUNT_GOOD__NUM  0x1

#define GBE__GBE1__TX_OCTET_COUNT_GOOD__TXOCTG__SHIFT    0

#define GBE__GBE1__TX_OCTET_COUNT_GOOD__TXOCTG__MASK    0xffffffff

#define GBE__GBE1__TX_OCTET_COUNT_GOOD__TXOCTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Packet_Count_Good
//  
// Tx Packet Count Good
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_PACKET_COUNT_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x768ULL)
#define GBE__GBE1__TX_PACKET_COUNT_GOOD__NUM  0x1

#define GBE__GBE1__TX_PACKET_COUNT_GOOD__TXPKTG__SHIFT    0

#define GBE__GBE1__TX_PACKET_COUNT_GOOD__TXPKTG__MASK    0xffffffff

#define GBE__GBE1__TX_PACKET_COUNT_GOOD__TXPKTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_Pause_Packets
// Tx Pause Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_PAUSE_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x770ULL)
#define GBE__GBE1__TX_PAUSE_PACKETS__NUM  0x1

#define GBE__GBE1__TX_PAUSE_PACKETS__TXPAUSE__SHIFT    0

#define GBE__GBE1__TX_PAUSE_PACKETS__TXPAUSE__MASK    0xffffffff

#define GBE__GBE1__TX_PAUSE_PACKETS__TXPAUSE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_VLAN_Packets_Good
// Tx VLAN Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_VLAN_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x774ULL)
#define GBE__GBE1__TX_VLAN_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__TX_VLAN_PACKETS_GOOD__TXVLANG__SHIFT    0

#define GBE__GBE1__TX_VLAN_PACKETS_GOOD__TXVLANG__MASK    0xffffffff

#define GBE__GBE1__TX_VLAN_PACKETS_GOOD__TXVLANG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tx_OSize_Packets_Good
// Tx OSize Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__TX_OSIZE_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x778ULL)
#define GBE__GBE1__TX_OSIZE_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__TX_OSIZE_PACKETS_GOOD__TXOSIZG__SHIFT    0

#define GBE__GBE1__TX_OSIZE_PACKETS_GOOD__TXOSIZG__MASK    0xffffffff

#define GBE__GBE1__TX_OSIZE_PACKETS_GOOD__TXOSIZG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Packets_Count_Good_Bad
// Rx Packets Count Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_PACKETS_COUNT_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x780ULL)
#define GBE__GBE1__RX_PACKETS_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_PACKETS_COUNT_GOOD_BAD__RXPKTGB__SHIFT    0

#define GBE__GBE1__RX_PACKETS_COUNT_GOOD_BAD__RXPKTGB__MASK    0xffffffff

#define GBE__GBE1__RX_PACKETS_COUNT_GOOD_BAD__RXPKTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Octet_Count_Good_Bad
//  
// Rx Octet Count Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_OCTET_COUNT_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x784ULL)
#define GBE__GBE1__RX_OCTET_COUNT_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_OCTET_COUNT_GOOD_BAD__RXOCTGB__SHIFT    0

#define GBE__GBE1__RX_OCTET_COUNT_GOOD_BAD__RXOCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_OCTET_COUNT_GOOD_BAD__RXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Octet_Count_Good
// Rx Octet Count Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_OCTET_COUNT_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x788ULL)
#define GBE__GBE1__RX_OCTET_COUNT_GOOD__NUM  0x1

#define GBE__GBE1__RX_OCTET_COUNT_GOOD__RXOCTG__SHIFT    0

#define GBE__GBE1__RX_OCTET_COUNT_GOOD__RXOCTG__MASK    0xffffffff

#define GBE__GBE1__RX_OCTET_COUNT_GOOD__RXOCTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Broadcast_Packets_Good
// Rx Broadcast Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_BROADCAST_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x78CULL)
#define GBE__GBE1__RX_BROADCAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__RX_BROADCAST_PACKETS_GOOD__RXBCASTG__SHIFT    0

#define GBE__GBE1__RX_BROADCAST_PACKETS_GOOD__RXBCASTG__MASK    0xffffffff

#define GBE__GBE1__RX_BROADCAST_PACKETS_GOOD__RXBCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Multicast_Packets_Good
//  
// Rx Multicast Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_MULTICAST_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x790ULL)
#define GBE__GBE1__RX_MULTICAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__RX_MULTICAST_PACKETS_GOOD__RXMCASTG__SHIFT    0

#define GBE__GBE1__RX_MULTICAST_PACKETS_GOOD__RXMCASTG__MASK    0xffffffff

#define GBE__GBE1__RX_MULTICAST_PACKETS_GOOD__RXMCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_CRC_Error_Packets
// Rx CRC Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_CRC_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x794ULL)
#define GBE__GBE1__RX_CRC_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_CRC_ERROR_PACKETS__RXCRCERR__SHIFT    0

#define GBE__GBE1__RX_CRC_ERROR_PACKETS__RXCRCERR__MASK    0xffffffff

#define GBE__GBE1__RX_CRC_ERROR_PACKETS__RXCRCERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Alignment_Error_Packets
// Rx Alignment Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_ALIGNMENT_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x798ULL)
#define GBE__GBE1__RX_ALIGNMENT_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_ALIGNMENT_ERROR_PACKETS__RXALGNERR__SHIFT    0

#define GBE__GBE1__RX_ALIGNMENT_ERROR_PACKETS__RXALGNERR__MASK    0xffffffff

#define GBE__GBE1__RX_ALIGNMENT_ERROR_PACKETS__RXALGNERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Runt_Error_Packets
// Rx Runt Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_RUNT_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x79CULL)
#define GBE__GBE1__RX_RUNT_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_RUNT_ERROR_PACKETS__RXRUNTERR__SHIFT    0

#define GBE__GBE1__RX_RUNT_ERROR_PACKETS__RXRUNTERR__MASK    0xffffffff

#define GBE__GBE1__RX_RUNT_ERROR_PACKETS__RXRUNTERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Jabber_Error_Packets
// Rx Jabber Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_JABBER_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7A0ULL)
#define GBE__GBE1__RX_JABBER_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_JABBER_ERROR_PACKETS__RXJABERR__SHIFT    0

#define GBE__GBE1__RX_JABBER_ERROR_PACKETS__RXJABERR__MASK    0xffffffff

#define GBE__GBE1__RX_JABBER_ERROR_PACKETS__RXJABERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Undersize_Packets_Good
// Rx Undersize Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_UNDERSIZE_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x7A4ULL)
#define GBE__GBE1__RX_UNDERSIZE_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__RX_UNDERSIZE_PACKETS_GOOD__RXUNDERSZG__SHIFT    0

#define GBE__GBE1__RX_UNDERSIZE_PACKETS_GOOD__RXUNDERSZG__MASK    0xffffffff

#define GBE__GBE1__RX_UNDERSIZE_PACKETS_GOOD__RXUNDERSZG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Oversize_Packets_Good
// Rx Oversize Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_OVERSIZE_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x7A8ULL)
#define GBE__GBE1__RX_OVERSIZE_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__RX_OVERSIZE_PACKETS_GOOD__RXOVERSZG__SHIFT    0

#define GBE__GBE1__RX_OVERSIZE_PACKETS_GOOD__RXOVERSZG__MASK    0xffffffff

#define GBE__GBE1__RX_OVERSIZE_PACKETS_GOOD__RXOVERSZG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_64Octets_Packets_Good_Bad
// Rx 64 Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_64OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7ACULL)
#define GBE__GBE1__RX_64OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_64OCTETS_PACKETS_GOOD_BAD__RX64OCTGB__SHIFT    0

#define GBE__GBE1__RX_64OCTETS_PACKETS_GOOD_BAD__RX64OCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_64OCTETS_PACKETS_GOOD_BAD__RX64OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_65To127Octets_Packets_Good_Bad
//  
// Rx 65-127 Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_65TO127OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7B0ULL)
#define GBE__GBE1__RX_65TO127OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_65TO127OCTETS_PACKETS_GOOD_BAD__RX65_127OCTGB__SHIFT    0

#define GBE__GBE1__RX_65TO127OCTETS_PACKETS_GOOD_BAD__RX65_127OCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_65TO127OCTETS_PACKETS_GOOD_BAD__RX65_127OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_128To255Octets_Packets_Good_Bad
//  
// Rx 128-255 Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_128TO255OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7B4ULL)
#define GBE__GBE1__RX_128TO255OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_128TO255OCTETS_PACKETS_GOOD_BAD__RX128_255OCTGB__SHIFT    0

#define GBE__GBE1__RX_128TO255OCTETS_PACKETS_GOOD_BAD__RX128_255OCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_128TO255OCTETS_PACKETS_GOOD_BAD__RX128_255OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_256To511Octets_Packets_Good_Bad
// Rx 256-511 Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_256TO511OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7B8ULL)
#define GBE__GBE1__RX_256TO511OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_256TO511OCTETS_PACKETS_GOOD_BAD__RX256_511OCTGB__SHIFT    0

#define GBE__GBE1__RX_256TO511OCTETS_PACKETS_GOOD_BAD__RX256_511OCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_256TO511OCTETS_PACKETS_GOOD_BAD__RX256_511OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_512To1023Octets_Packets_Good_Bad
// RX 512-1023 Octets Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7BCULL)
#define GBE__GBE1__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__RX512_1023OCTGB__SHIFT    0

#define GBE__GBE1__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__RX512_1023OCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_512TO1023OCTETS_PACKETS_GOOD_BAD__RX512_1023OCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_1024ToMaxOctets_Packets_Good_Bad
// Rx 1024-Max Octets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7C0ULL)
#define GBE__GBE1__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__RX1024_MAXOCTGB__SHIFT    0

#define GBE__GBE1__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__RX1024_MAXOCTGB__MASK    0xffffffff

#define GBE__GBE1__RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD__RX1024_MAXOCTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Unicast_Packets_Good
// Rx Unicast Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_UNICAST_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x7C4ULL)
#define GBE__GBE1__RX_UNICAST_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__RX_UNICAST_PACKETS_GOOD__RXUCASTG__SHIFT    0

#define GBE__GBE1__RX_UNICAST_PACKETS_GOOD__RXUCASTG__MASK    0xffffffff

#define GBE__GBE1__RX_UNICAST_PACKETS_GOOD__RXUCASTG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Length_Error_Packets
// Rx Length Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_LENGTH_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7C8ULL)
#define GBE__GBE1__RX_LENGTH_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_LENGTH_ERROR_PACKETS__RXLENERR__SHIFT    0

#define GBE__GBE1__RX_LENGTH_ERROR_PACKETS__RXLENERR__MASK    0xffffffff

#define GBE__GBE1__RX_LENGTH_ERROR_PACKETS__RXLENERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Out_Of_Range_Type_Packets
// Rx Out of Range Type Packet
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_OUT_OF_RANGE_TYPE_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7CCULL)
#define GBE__GBE1__RX_OUT_OF_RANGE_TYPE_PACKETS__NUM  0x1

#define GBE__GBE1__RX_OUT_OF_RANGE_TYPE_PACKETS__RXOUTOFRNG__SHIFT    0

#define GBE__GBE1__RX_OUT_OF_RANGE_TYPE_PACKETS__RXOUTOFRNG__MASK    0xffffffff

#define GBE__GBE1__RX_OUT_OF_RANGE_TYPE_PACKETS__RXOUTOFRNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Pause_Packets
// Rx Pause Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_PAUSE_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7D0ULL)
#define GBE__GBE1__RX_PAUSE_PACKETS__NUM  0x1

#define GBE__GBE1__RX_PAUSE_PACKETS__RXPAUSEPKT__SHIFT    0

#define GBE__GBE1__RX_PAUSE_PACKETS__RXPAUSEPKT__MASK    0xffffffff

#define GBE__GBE1__RX_PAUSE_PACKETS__RXPAUSEPKT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_FIFO_Overflow_Packets
// Rx FIFO Overflow Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_FIFO_OVERFLOW_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7D4ULL)
#define GBE__GBE1__RX_FIFO_OVERFLOW_PACKETS__NUM  0x1

#define GBE__GBE1__RX_FIFO_OVERFLOW_PACKETS__RXFIFOOVFL__SHIFT    0

#define GBE__GBE1__RX_FIFO_OVERFLOW_PACKETS__RXFIFOOVFL__MASK    0xffffffff

#define GBE__GBE1__RX_FIFO_OVERFLOW_PACKETS__RXFIFOOVFL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_VLAN_Packets_Good_Bad
//  
// Rx VLAN Packets Good Bad
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_VLAN_PACKETS_GOOD_BAD__ADDR (GBE__GBE1__BASE_ADDR + 0x7D8ULL)
#define GBE__GBE1__RX_VLAN_PACKETS_GOOD_BAD__NUM  0x1

#define GBE__GBE1__RX_VLAN_PACKETS_GOOD_BAD__RXVLANPKTGB__SHIFT    0

#define GBE__GBE1__RX_VLAN_PACKETS_GOOD_BAD__RXVLANPKTGB__MASK    0xffffffff

#define GBE__GBE1__RX_VLAN_PACKETS_GOOD_BAD__RXVLANPKTGB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Watchdog_Error_Packets
// Rx Watchdog Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_WATCHDOG_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7DCULL)
#define GBE__GBE1__RX_WATCHDOG_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_WATCHDOG_ERROR_PACKETS__RXWDGERR__SHIFT    0

#define GBE__GBE1__RX_WATCHDOG_ERROR_PACKETS__RXWDGERR__MASK    0xffffffff

#define GBE__GBE1__RX_WATCHDOG_ERROR_PACKETS__RXWDGERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Receive_Error_Packets
// Rx Receive Error Packets
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_RECEIVE_ERROR_PACKETS__ADDR (GBE__GBE1__BASE_ADDR + 0x7E0ULL)
#define GBE__GBE1__RX_RECEIVE_ERROR_PACKETS__NUM  0x1

#define GBE__GBE1__RX_RECEIVE_ERROR_PACKETS__RXRCVERR__SHIFT    0

#define GBE__GBE1__RX_RECEIVE_ERROR_PACKETS__RXRCVERR__MASK    0xffffffff

#define GBE__GBE1__RX_RECEIVE_ERROR_PACKETS__RXRCVERR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Rx_Control_Packets_Good
// Rx Control Packets Good
///////////////////////////////////////////////////////

#define GBE__GBE1__RX_CONTROL_PACKETS_GOOD__ADDR (GBE__GBE1__BASE_ADDR + 0x7E4ULL)
#define GBE__GBE1__RX_CONTROL_PACKETS_GOOD__NUM  0x1

#define GBE__GBE1__RX_CONTROL_PACKETS_GOOD__RXCTRLG__SHIFT    0

#define GBE__GBE1__RX_CONTROL_PACKETS_GOOD__RXCTRLG__MASK    0xffffffff

#define GBE__GBE1__RX_CONTROL_PACKETS_GOOD__RXCTRLG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Control
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0xB00ULL)
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENA__SHIFT    0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSCFUPDT__SHIFT    1
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSINIT__SHIFT    2
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSUPDT__SHIFT    3
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSTRIG__SHIFT    4
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSADDREG__SHIFT    5
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_7_6__SHIFT    6
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENALL__SHIFT    8
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSCTRLSSR__SHIFT    9
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSVER2ENA__SHIFT    10
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPENA__SHIFT    11
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPV6ENA__SHIFT    12
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPV4ENA__SHIFT    13
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSEVNTENA__SHIFT    14
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSMSTRENA__SHIFT    15
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__SNAPTYPSEL__SHIFT    16
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENMACADDR__SHIFT    18
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__CSC__SHIFT    19
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__ESTI__SHIFT    20
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_23_21__SHIFT    21
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TXTSSTSM__SHIFT    24
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_27_25__SHIFT    25
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__AV8021ASMEN__SHIFT    28
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_31_29__SHIFT    29

#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENA__MASK    0x00000001
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSCFUPDT__MASK    0x00000002
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSINIT__MASK    0x00000004
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSUPDT__MASK    0x00000008
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSTRIG__MASK    0x00000010
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSADDREG__MASK    0x00000020
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_7_6__MASK    0x000000c0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENALL__MASK    0x00000100
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSCTRLSSR__MASK    0x00000200
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSVER2ENA__MASK    0x00000400
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPENA__MASK    0x00000800
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPV6ENA__MASK    0x00001000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPV4ENA__MASK    0x00002000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSEVNTENA__MASK    0x00004000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSMSTRENA__MASK    0x00008000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__SNAPTYPSEL__MASK    0x00030000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENMACADDR__MASK    0x00040000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__CSC__MASK    0x00080000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__ESTI__MASK    0x00100000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_23_21__MASK    0x00e00000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TXTSSTSM__MASK    0x01000000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_27_25__MASK    0x0e000000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__AV8021ASMEN__MASK    0x10000000
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_31_29__MASK    0xe0000000

#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENA__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSCFUPDT__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSINIT__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSUPDT__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSTRIG__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSADDREG__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_7_6__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENALL__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSCTRLSSR__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSVER2ENA__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPENA__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPV6ENA__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSIPV4ENA__POR_VALUE    0x1
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSEVNTENA__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSMSTRENA__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__SNAPTYPSEL__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TSENMACADDR__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__CSC__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__ESTI__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_23_21__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__TXTSSTSM__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_27_25__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__AV8021ASMEN__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_CONTROL__RESERVED_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Sub_Second_Increment
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__ADDR (GBE__GBE1__BASE_ADDR + 0xB04ULL)
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__NUM  0x1

#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__RESERVED_7_0__SHIFT    0
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__SNSINC__SHIFT    8
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__SSINC__SHIFT    16
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__RESERVED_31_24__SHIFT    24

#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__SNSINC__MASK    0x0000ff00
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__SSINC__MASK    0x00ff0000
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__RESERVED_31_24__MASK    0xff000000

#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__SNSINC__POR_VALUE    0x0
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__SSINC__POR_VALUE    0x0
#define GBE__GBE1__MAC_SUB_SECOND_INCREMENT__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Seconds
//  
// Timestamp Second
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0xB08ULL)
#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS__NUM  0x1

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS__TSS__SHIFT    0

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS__TSS__MASK    0xffffffff

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS__TSS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Nanoseconds
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0xB0CULL)
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__NUM  0x1

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__TSSS__SHIFT    0
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__RESERVED_31__SHIFT    31

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__TSSS__MASK    0x7fffffff
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__RESERVED_31__MASK    0x80000000

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__TSSS__POR_VALUE    0x0
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Seconds_Update
//  
// Timestamp Seconds
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS_UPDATE__ADDR (GBE__GBE1__BASE_ADDR + 0xB10ULL)
#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS_UPDATE__NUM  0x1

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS_UPDATE__TSS__SHIFT    0

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS_UPDATE__TSS__MASK    0xffffffff

#define GBE__GBE1__MAC_SYSTEM_TIME_SECONDS_UPDATE__TSS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_System_Time_Nanoseconds_Update
// Add or Subtract Time
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDR (GBE__GBE1__BASE_ADDR + 0xB14ULL)
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__NUM  0x1

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__TSSS__SHIFT    0
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDSUB__SHIFT    31

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__TSSS__MASK    0x7fffffff
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDSUB__MASK    0x80000000

#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__TSSS__POR_VALUE    0x0
#define GBE__GBE1__MAC_SYSTEM_TIME_NANOSECONDS_UPDATE__ADDSUB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Addend
// Timestamp Addend Register
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_ADDEND__ADDR (GBE__GBE1__BASE_ADDR + 0xB18ULL)
#define GBE__GBE1__MAC_TIMESTAMP_ADDEND__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_ADDEND__TSAR__SHIFT    0

#define GBE__GBE1__MAC_TIMESTAMP_ADDEND__TSAR__MASK    0xffffffff

#define GBE__GBE1__MAC_TIMESTAMP_ADDEND__TSAR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0xB20ULL)
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSSOVF__SHIFT    0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSTARGT0__SHIFT    1
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__AUXTSTRIG__SHIFT    2
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSTRGTERR0__SHIFT    3
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_14_4__SHIFT    4
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TXTSSIS__SHIFT    15
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_23_16__SHIFT    16
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ATSSTM__SHIFT    24
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ATSNS__SHIFT    25
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_31_30__SHIFT    30

#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSSOVF__MASK    0x00000001
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSTARGT0__MASK    0x00000002
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__AUXTSTRIG__MASK    0x00000004
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSTRGTERR0__MASK    0x00000008
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_14_4__MASK    0x00007ff0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TXTSSIS__MASK    0x00008000
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_23_16__MASK    0x00ff0000
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ATSSTM__MASK    0x01000000
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ATSNS__MASK    0x3e000000
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSSOVF__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSTARGT0__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__AUXTSTRIG__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TSTRGTERR0__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_14_4__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__TXTSSIS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_23_16__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ATSSTM__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__ATSNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_STATUS__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Tx_Timestamp_Status_Nanoseconds
// Transmit Timestamp Status Missed
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0xB30ULL)
#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__NUM  0x1

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSLO__SHIFT    0
#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSMIS__SHIFT    31

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSLO__MASK    0x7fffffff
#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSMIS__MASK    0x80000000

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSLO__POR_VALUE    0x0
#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_NANOSECONDS__TXTSSMIS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Tx_Timestamp_Status_Seconds
// Transmit Timestamp Status High
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_SECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0xB34ULL)
#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_SECONDS__NUM  0x1

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_SECONDS__TXTSSHI__SHIFT    0

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_SECONDS__TXTSSHI__MASK    0xffffffff

#define GBE__GBE1__MAC_TX_TIMESTAMP_STATUS_SECONDS__TXTSSHI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Auxiliary_Control
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0xB40ULL)
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__NUM  0x1

#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ATSFC__SHIFT    0
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__RESERVED_3_1__SHIFT    1
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ATSEN0__SHIFT    4
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__RESERVED_31_5__SHIFT    5

#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ATSFC__MASK    0x00000001
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__RESERVED_3_1__MASK    0x0000000e
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ATSEN0__MASK    0x00000010
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__RESERVED_31_5__MASK    0xffffffe0

#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ATSFC__POR_VALUE    0x0
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__RESERVED_3_1__POR_VALUE    0x0
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__ATSEN0__POR_VALUE    0x0
#define GBE__GBE1__MAC_AUXILIARY_CONTROL__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Auxiliary_Timestamp_Nanoseconds
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0xB48ULL)
#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__NUM  0x1

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__AUXTSLO__SHIFT    0
#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__RESERVED_31__SHIFT    31

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__AUXTSLO__MASK    0x7fffffff
#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__RESERVED_31__MASK    0x80000000

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__AUXTSLO__POR_VALUE    0x0
#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_NANOSECONDS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Auxiliary_Timestamp_Seconds
// Auxiliary Timestamp
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_SECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0xB4CULL)
#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_SECONDS__NUM  0x1

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_SECONDS__AUXTSHI__SHIFT    0

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_SECONDS__AUXTSHI__MASK    0xffffffff

#define GBE__GBE1__MAC_AUXILIARY_TIMESTAMP_SECONDS__AUXTSHI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Asym_Corr
//  
// One-Step Timestamp Ingress Asymmetry Correction
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_ASYM_CORR__ADDR (GBE__GBE1__BASE_ADDR + 0xB50ULL)
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_ASYM_CORR__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_ASYM_CORR__OSTIAC__SHIFT    0

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_ASYM_CORR__OSTIAC__MASK    0xffffffff

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_ASYM_CORR__OSTIAC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Egress_Asym_Corr
//  
// One-Step Timestamp Ingress Asymmetry Correction
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_ASYM_CORR__ADDR (GBE__GBE1__BASE_ADDR + 0xB54ULL)
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_ASYM_CORR__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_ASYM_CORR__OSTEAC__SHIFT    0

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_ASYM_CORR__OSTEAC__MASK    0xffffffff

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_ASYM_CORR__OSTEAC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Corr_Nanosecond
// Timestamp Egress Correction
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__ADDR (GBE__GBE1__BASE_ADDR + 0xB58ULL)
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__TSIC__SHIFT    0

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__TSIC__MASK    0xffffffff

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND__TSIC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Corr_Subnanosec
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__ADDR (GBE__GBE1__BASE_ADDR + 0xB60ULL)
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_7_0__SHIFT    0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__TSICSNS__SHIFT    8
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__TSICSNS__MASK    0x0000ff00
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__TSICSNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Egress_Corr_Subnanosec
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__ADDR (GBE__GBE1__BASE_ADDR + 0xB64ULL)
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_7_0__SHIFT    0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__TSECSNS__SHIFT    8
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_31_16__SHIFT    16

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__TSECSNS__MASK    0x0000ff00
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_31_16__MASK    0xffff0000

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__TSECSNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Ingress_Latency
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ADDR (GBE__GBE1__BASE_ADDR + 0xB68ULL)
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_7_0__SHIFT    0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ITLSNS__SHIFT    8
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ITLNS__SHIFT    16
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_31_28__SHIFT    28

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ITLSNS__MASK    0x0000ff00
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ITLNS__MASK    0x0fff0000
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ITLSNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__ITLNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_INGRESS_LATENCY__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_Timestamp_Egress_Latency
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ADDR (GBE__GBE1__BASE_ADDR + 0xB6CULL)
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__NUM  0x1

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_7_0__SHIFT    0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ETLSNS__SHIFT    8
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ETLNS__SHIFT    16
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_31_28__SHIFT    28

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_7_0__MASK    0x000000ff
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ETLSNS__MASK    0x0000ff00
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ETLNS__MASK    0x0fff0000
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_7_0__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ETLSNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__ETLNS__POR_VALUE    0x0
#define GBE__GBE1__MAC_TIMESTAMP_EGRESS_LATENCY__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PPS_Control
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_PPS_CONTROL__ADDR (GBE__GBE1__BASE_ADDR + 0xB70ULL)
#define GBE__GBE1__MAC_PPS_CONTROL__NUM  0x1

#define GBE__GBE1__MAC_PPS_CONTROL__PPSCTRL_PPSCMD__SHIFT    0
#define GBE__GBE1__MAC_PPS_CONTROL__RESERVED_31_4__SHIFT    4

#define GBE__GBE1__MAC_PPS_CONTROL__PPSCTRL_PPSCMD__MASK    0x0000000f
#define GBE__GBE1__MAC_PPS_CONTROL__RESERVED_31_4__MASK    0xfffffff0

#define GBE__GBE1__MAC_PPS_CONTROL__PPSCTRL_PPSCMD__POR_VALUE    0x0
#define GBE__GBE1__MAC_PPS_CONTROL__RESERVED_31_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PPS0_Target_Time_Seconds
// PPS Target Time Seconds Register
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_SECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0x0B80ULL)
#define GBE__GBE1__MAC_PPS0_TARGET_TIME_SECONDS__NUM  0x1

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_SECONDS__TSTRH0__SHIFT    0

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_SECONDS__TSTRH0__MASK    0xffffffff

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_SECONDS__TSTRH0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MAC_PPS0_Target_Time_Nanoseconds
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__ADDR (GBE__GBE1__BASE_ADDR + 0x0B84ULL)
#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__NUM  0x1

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__TTSL0__SHIFT    0
#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__RESERVED_31__SHIFT    31

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__TTSL0__MASK    0x7fffffff
#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__RESERVED_31__MASK    0x80000000

#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__TTSL0__POR_VALUE    0x0
#define GBE__GBE1__MAC_PPS0_TARGET_TIME_NANOSECONDS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_Operation_Mode
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_OPERATION_MODE__ADDR (GBE__GBE1__BASE_ADDR + 0xC00ULL)
#define GBE__GBE1__MTL_OPERATION_MODE__NUM  0x1

#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_0__SHIFT    0
#define GBE__GBE1__MTL_OPERATION_MODE__DTXSTS__SHIFT    1
#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_7_2__SHIFT    2
#define GBE__GBE1__MTL_OPERATION_MODE__CNTPRST__SHIFT    8
#define GBE__GBE1__MTL_OPERATION_MODE__CNTCLR__SHIFT    9
#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_31_10__SHIFT    10

#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_0__MASK    0x00000001
#define GBE__GBE1__MTL_OPERATION_MODE__DTXSTS__MASK    0x00000002
#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_7_2__MASK    0x000000fc
#define GBE__GBE1__MTL_OPERATION_MODE__CNTPRST__MASK    0x00000100
#define GBE__GBE1__MTL_OPERATION_MODE__CNTCLR__MASK    0x00000200
#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_31_10__MASK    0xfffffc00

#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_0__POR_VALUE    0x0
#define GBE__GBE1__MTL_OPERATION_MODE__DTXSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_7_2__POR_VALUE    0x0
#define GBE__GBE1__MTL_OPERATION_MODE__CNTPRST__POR_VALUE    0x0
#define GBE__GBE1__MTL_OPERATION_MODE__CNTCLR__POR_VALUE    0x0
#define GBE__GBE1__MTL_OPERATION_MODE__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_Interrupt_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_INTERRUPT_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0xC20ULL)
#define GBE__GBE1__MTL_INTERRUPT_STATUS__NUM  0x1

#define GBE__GBE1__MTL_INTERRUPT_STATUS__Q0IS__SHIFT    0
#define GBE__GBE1__MTL_INTERRUPT_STATUS__RESERVED_31_1__SHIFT    1

#define GBE__GBE1__MTL_INTERRUPT_STATUS__Q0IS__MASK    0x00000001
#define GBE__GBE1__MTL_INTERRUPT_STATUS__RESERVED_31_1__MASK    0xfffffffe

#define GBE__GBE1__MTL_INTERRUPT_STATUS__Q0IS__POR_VALUE    0x0
#define GBE__GBE1__MTL_INTERRUPT_STATUS__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_TxQ0_Operation_Mode
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__ADDR (GBE__GBE1__BASE_ADDR + 0xD00ULL)
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__NUM  0x1

#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__FTQ__SHIFT    0
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__TSF__SHIFT    1
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__RESERVED_3_2__SHIFT    2
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__TTC__SHIFT    4
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__RESERVED_31_7__SHIFT    7

#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__FTQ__MASK    0x00000001
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__TSF__MASK    0x00000002
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__RESERVED_3_2__MASK    0x0000000c
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__TTC__MASK    0x00000070
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__RESERVED_31_7__MASK    0xffffff80

#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__FTQ__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__TSF__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__RESERVED_3_2__POR_VALUE    0x2
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__TTC__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_OPERATION_MODE__RESERVED_31_7__POR_VALUE    0x7


///////////////////////////////////////////////////////
// Register: MTL_TxQ0_Underflow
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__ADDR (GBE__GBE1__BASE_ADDR + 0xD04ULL)
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__NUM  0x1

#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__UFFRMCNT__SHIFT    0
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__UFCNTOVF__SHIFT    11
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__RESERVED_31_12__SHIFT    12

#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__UFFRMCNT__MASK    0x000007ff
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__UFCNTOVF__MASK    0x00000800
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__RESERVED_31_12__MASK    0xfffff000

#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__UFFRMCNT__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__UFCNTOVF__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_UNDERFLOW__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_TxQ0_Debug
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_TXQ0_DEBUG__ADDR (GBE__GBE1__BASE_ADDR + 0xD08ULL)
#define GBE__GBE1__MTL_TXQ0_DEBUG__NUM  0x1

#define GBE__GBE1__MTL_TXQ0_DEBUG__TXQPAUSED__SHIFT    0
#define GBE__GBE1__MTL_TXQ0_DEBUG__TRCSTS__SHIFT    1
#define GBE__GBE1__MTL_TXQ0_DEBUG__TWCSTS__SHIFT    3
#define GBE__GBE1__MTL_TXQ0_DEBUG__TXQSTS__SHIFT    4
#define GBE__GBE1__MTL_TXQ0_DEBUG__TXSTSFSTS__SHIFT    5
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_15_6__SHIFT    6
#define GBE__GBE1__MTL_TXQ0_DEBUG__PTXQ__SHIFT    16
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_19__SHIFT    19
#define GBE__GBE1__MTL_TXQ0_DEBUG__STXSTSF__SHIFT    20
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_31_23__SHIFT    23

#define GBE__GBE1__MTL_TXQ0_DEBUG__TXQPAUSED__MASK    0x00000001
#define GBE__GBE1__MTL_TXQ0_DEBUG__TRCSTS__MASK    0x00000006
#define GBE__GBE1__MTL_TXQ0_DEBUG__TWCSTS__MASK    0x00000008
#define GBE__GBE1__MTL_TXQ0_DEBUG__TXQSTS__MASK    0x00000010
#define GBE__GBE1__MTL_TXQ0_DEBUG__TXSTSFSTS__MASK    0x00000020
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_15_6__MASK    0x0000ffc0
#define GBE__GBE1__MTL_TXQ0_DEBUG__PTXQ__MASK    0x00070000
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_19__MASK    0x00080000
#define GBE__GBE1__MTL_TXQ0_DEBUG__STXSTSF__MASK    0x00700000
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_31_23__MASK    0xff800000

#define GBE__GBE1__MTL_TXQ0_DEBUG__TXQPAUSED__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__TRCSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__TWCSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__TXQSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__TXSTSFSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_15_6__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__PTXQ__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_19__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__STXSTSF__POR_VALUE    0x0
#define GBE__GBE1__MTL_TXQ0_DEBUG__RESERVED_31_23__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_Q0_Interrupt_Control_Status
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__ADDR (GBE__GBE1__BASE_ADDR + 0xD2CULL)
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__NUM  0x1

#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUNFIS__SHIFT    0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_7_1__SHIFT    1
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUIE__SHIFT    8
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_15_9__SHIFT    9
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOVFIS__SHIFT    16
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_23_17__SHIFT    17
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOIE__SHIFT    24
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_31_25__SHIFT    25

#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUNFIS__MASK    0x00000001
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_7_1__MASK    0x000000fe
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUIE__MASK    0x00000100
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_15_9__MASK    0x0000fe00
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOVFIS__MASK    0x00010000
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_23_17__MASK    0x00fe0000
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOIE__MASK    0x01000000
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_31_25__MASK    0xfe000000

#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUNFIS__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_7_1__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__TXUIE__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_15_9__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOVFIS__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_23_17__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RXOIE__POR_VALUE    0x0
#define GBE__GBE1__MTL_Q0_INTERRUPT_CONTROL_STATUS__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_RxQ0_Operation_Mode
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__ADDR (GBE__GBE1__BASE_ADDR + 0xD30ULL)
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__NUM  0x1

#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RTC__SHIFT    0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_2__SHIFT    2
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__FUP__SHIFT    3
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__FEP__SHIFT    4
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RSF__SHIFT    5
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__DIS_TCP_EF__SHIFT    6
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__EHFC__SHIFT    7
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RFA__SHIFT    8
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_13__SHIFT    13
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RFD__SHIFT    14
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_31_19__SHIFT    19

#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RTC__MASK    0x00000003
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_2__MASK    0x00000004
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__FUP__MASK    0x00000008
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__FEP__MASK    0x00000010
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RSF__MASK    0x00000020
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__DIS_TCP_EF__MASK    0x00000040
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__EHFC__MASK    0x00000080
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RFA__MASK    0x00001f00
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_13__MASK    0x00002000
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RFD__MASK    0x0007c000
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_31_19__MASK    0xfff80000

#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RTC__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_2__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__FUP__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__FEP__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RSF__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__DIS_TCP_EF__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__EHFC__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RFA__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_13__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RFD__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_OPERATION_MODE__RESERVED_31_19__POR_VALUE    0x7


///////////////////////////////////////////////////////
// Register: MTL_RxQ0_Missed_Packet_Overflow_Cnt
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__ADDR (GBE__GBE1__BASE_ADDR + 0xD34ULL)
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__NUM  0x1

#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFPKTCNT__SHIFT    0
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFCNTOVF__SHIFT    11
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_15_12__SHIFT    12
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISPKTCNT__SHIFT    16
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISCNTOVF__SHIFT    27
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_31_28__SHIFT    28

#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFPKTCNT__MASK    0x000007ff
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFCNTOVF__MASK    0x00000800
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_15_12__MASK    0x0000f000
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISPKTCNT__MASK    0x07ff0000
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISCNTOVF__MASK    0x08000000
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_31_28__MASK    0xf0000000

#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFPKTCNT__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__OVFCNTOVF__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_15_12__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISPKTCNT__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__MISCNTOVF__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MTL_RxQ0_Debug
// Reserved.
///////////////////////////////////////////////////////

#define GBE__GBE1__MTL_RXQ0_DEBUG__ADDR (GBE__GBE1__BASE_ADDR + 0xD38ULL)
#define GBE__GBE1__MTL_RXQ0_DEBUG__NUM  0x1

#define GBE__GBE1__MTL_RXQ0_DEBUG__RWCSTS__SHIFT    0
#define GBE__GBE1__MTL_RXQ0_DEBUG__RRCSTS__SHIFT    1
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_3__SHIFT    3
#define GBE__GBE1__MTL_RXQ0_DEBUG__RXQSTS__SHIFT    4
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_15_6__SHIFT    6
#define GBE__GBE1__MTL_RXQ0_DEBUG__PRXQ__SHIFT    16
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_31_30__SHIFT    30

#define GBE__GBE1__MTL_RXQ0_DEBUG__RWCSTS__MASK    0x00000001
#define GBE__GBE1__MTL_RXQ0_DEBUG__RRCSTS__MASK    0x00000006
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_3__MASK    0x00000008
#define GBE__GBE1__MTL_RXQ0_DEBUG__RXQSTS__MASK    0x00000030
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_15_6__MASK    0x0000ffc0
#define GBE__GBE1__MTL_RXQ0_DEBUG__PRXQ__MASK    0x3fff0000
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_31_30__MASK    0xc0000000

#define GBE__GBE1__MTL_RXQ0_DEBUG__RWCSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_DEBUG__RRCSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_3__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_DEBUG__RXQSTS__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_15_6__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_DEBUG__PRXQ__POR_VALUE    0x0
#define GBE__GBE1__MTL_RXQ0_DEBUG__RESERVED_31_30__POR_VALUE    0x0



#define GIC_WRAP__BASE_ADDR 0xDD000000ULL

///////////////////////////////////////////////////////
// Register: GICD_CTLR
// Distributor Control Register
// In systems that include Security Support, the values of the configuration dependent fields of GICD_CTLR are:
// DS, bit[6] - 0.
// ARE_NS, bit[5] - no GICv2 backwards compatibility support included.
// ARE_S, bit[4] - no GICv2 backwards compatibility support included.
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_ctlr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CTLR__ACC_T;

#define GIC_WRAP__GICD_CTLR__ADDR (GIC_WRAP__BASE_ADDR + 0x000000ULL)
#define GIC_WRAP__GICD_CTLR__NUM  0x1

#define GIC_WRAP__GICD_CTLR__GICD_CTLR__SHIFT    0

#define GIC_WRAP__GICD_CTLR__GICD_CTLR__MASK    0xffffffff

#define GIC_WRAP__GICD_CTLR__GICD_CTLR__POR_VALUE    0x00000030


///////////////////////////////////////////////////////
// Register: GICD_TYPER
// Interrupt Controller Type Register
// The reset value depends on the configuration of the GIC-500. The values of the configuration dependent fields of the GICD_TYPER are:
// A3V, bit[24] - 0.
// IDbits, bits[23:19] - 0b01111.
// DVIS, bit[18] - 0.
// LPIS, bit[17] - ITS and LPI support included.
// MBIS, bit[16] - 1.
// LSPI, bits[15:11] - 0b00000.
// SecurityExtn, bit[10] - Security Support included.
// CPUNumber, bits[7:5] - the number of cores in the system, saturated to eight, minus one.
// ITLinesNumber, bits[4:0] - the Number of SPIs divided by 32.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned itlinesnumber : 5;
        unsigned cpunumber : 3;
        unsigned securityextn : 1;
        unsigned lspi : 5;
        unsigned mbis : 1;
        unsigned lpis : 1;
        unsigned dvis : 1;
        unsigned idbits : 5;
        unsigned a3v : 1;
    };
    unsigned reg;
} GIC_WRAP__GICD_TYPER__ACC_T;

#define GIC_WRAP__GICD_TYPER__ADDR (GIC_WRAP__BASE_ADDR + 0x000004ULL)
#define GIC_WRAP__GICD_TYPER__NUM  0x1

#define GIC_WRAP__GICD_TYPER__ITLINESNUMBER__SHIFT    0
#define GIC_WRAP__GICD_TYPER__CPUNUMBER__SHIFT    5
#define GIC_WRAP__GICD_TYPER__SECURITYEXTN__SHIFT    10
#define GIC_WRAP__GICD_TYPER__LSPI__SHIFT    11
#define GIC_WRAP__GICD_TYPER__MBIS__SHIFT    16
#define GIC_WRAP__GICD_TYPER__LPIS__SHIFT    17
#define GIC_WRAP__GICD_TYPER__DVIS__SHIFT    18
#define GIC_WRAP__GICD_TYPER__IDBITS__SHIFT    19
#define GIC_WRAP__GICD_TYPER__A3V__SHIFT    24

#define GIC_WRAP__GICD_TYPER__ITLINESNUMBER__MASK    0x0000001f
#define GIC_WRAP__GICD_TYPER__CPUNUMBER__MASK    0x000000e0
#define GIC_WRAP__GICD_TYPER__SECURITYEXTN__MASK    0x00000400
#define GIC_WRAP__GICD_TYPER__LSPI__MASK    0x0000f800
#define GIC_WRAP__GICD_TYPER__MBIS__MASK    0x00010000
#define GIC_WRAP__GICD_TYPER__LPIS__MASK    0x00020000
#define GIC_WRAP__GICD_TYPER__DVIS__MASK    0x00040000
#define GIC_WRAP__GICD_TYPER__IDBITS__MASK    0x00f80000
#define GIC_WRAP__GICD_TYPER__A3V__MASK    0x01000000

#define GIC_WRAP__GICD_TYPER__ITLINESNUMBER__POR_VALUE    0x28000000
#define GIC_WRAP__GICD_TYPER__CPUNUMBER__POR_VALUE    0x20000000
#define GIC_WRAP__GICD_TYPER__SECURITYEXTN__POR_VALUE    0x80000000
#define GIC_WRAP__GICD_TYPER__LSPI__POR_VALUE    0x0
#define GIC_WRAP__GICD_TYPER__MBIS__POR_VALUE    0x80000000
#define GIC_WRAP__GICD_TYPER__LPIS__POR_VALUE    0x0
#define GIC_WRAP__GICD_TYPER__DVIS__POR_VALUE    0x0
#define GIC_WRAP__GICD_TYPER__IDBITS__POR_VALUE    0x78000000
#define GIC_WRAP__GICD_TYPER__A3V__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_IIDR
// Distributor Implementer Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned implementer : 12;
        unsigned revision : 4;
        unsigned variant : 4;
        unsigned reserved_23_20 : 4;
        unsigned productid : 8;
    };
    unsigned reg;
} GIC_WRAP__GICD_IIDR__ACC_T;

#define GIC_WRAP__GICD_IIDR__ADDR (GIC_WRAP__BASE_ADDR + 0x000008ULL)
#define GIC_WRAP__GICD_IIDR__NUM  0x1

#define GIC_WRAP__GICD_IIDR__IMPLEMENTER__SHIFT    0
#define GIC_WRAP__GICD_IIDR__REVISION__SHIFT    12
#define GIC_WRAP__GICD_IIDR__VARIANT__SHIFT    16
#define GIC_WRAP__GICD_IIDR__RESERVED_23_20__SHIFT    20
#define GIC_WRAP__GICD_IIDR__PRODUCTID__SHIFT    24

#define GIC_WRAP__GICD_IIDR__IMPLEMENTER__MASK    0x00000fff
#define GIC_WRAP__GICD_IIDR__REVISION__MASK    0x0000f000
#define GIC_WRAP__GICD_IIDR__VARIANT__MASK    0x000f0000
#define GIC_WRAP__GICD_IIDR__RESERVED_23_20__MASK    0x00f00000
#define GIC_WRAP__GICD_IIDR__PRODUCTID__MASK    0xff000000

#define GIC_WRAP__GICD_IIDR__IMPLEMENTER__POR_VALUE    0x43B
#define GIC_WRAP__GICD_IIDR__REVISION__POR_VALUE    0x1
#define GIC_WRAP__GICD_IIDR__VARIANT__POR_VALUE    0x1
#define GIC_WRAP__GICD_IIDR__RESERVED_23_20__POR_VALUE    0x0
#define GIC_WRAP__GICD_IIDR__PRODUCTID__POR_VALUE    0x00


///////////////////////////////////////////////////////
// Register: GICD_SETSPI_NSR
// Non-secure SPI Set Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_setspi_nsr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_SETSPI_NSR__ACC_T;

#define GIC_WRAP__GICD_SETSPI_NSR__ADDR (GIC_WRAP__BASE_ADDR + 0x000040ULL)
#define GIC_WRAP__GICD_SETSPI_NSR__NUM  0x1

#define GIC_WRAP__GICD_SETSPI_NSR__GICD_SETSPI_NSR__SHIFT    0

#define GIC_WRAP__GICD_SETSPI_NSR__GICD_SETSPI_NSR__MASK    0xffffffff

#define GIC_WRAP__GICD_SETSPI_NSR__GICD_SETSPI_NSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_CLRSPI_NSR
// Non-secure SPI Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_clrspi_nsr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CLRSPI_NSR__ACC_T;

#define GIC_WRAP__GICD_CLRSPI_NSR__ADDR (GIC_WRAP__BASE_ADDR + 0x000048ULL)
#define GIC_WRAP__GICD_CLRSPI_NSR__NUM  0x1

#define GIC_WRAP__GICD_CLRSPI_NSR__GICD_CLRSPI_NSR__SHIFT    0

#define GIC_WRAP__GICD_CLRSPI_NSR__GICD_CLRSPI_NSR__MASK    0xffffffff

#define GIC_WRAP__GICD_CLRSPI_NSR__GICD_CLRSPI_NSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_SETSPI_SR
// Secure SPI Set Registerf
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_setspi_sr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_SETSPI_SR__ACC_T;

#define GIC_WRAP__GICD_SETSPI_SR__ADDR (GIC_WRAP__BASE_ADDR + 0x000050ULL)
#define GIC_WRAP__GICD_SETSPI_SR__NUM  0x1

#define GIC_WRAP__GICD_SETSPI_SR__GICD_SETSPI_SR__SHIFT    0

#define GIC_WRAP__GICD_SETSPI_SR__GICD_SETSPI_SR__MASK    0xffffffff

#define GIC_WRAP__GICD_SETSPI_SR__GICD_SETSPI_SR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_CLRSPI_SR
// Secure SPI Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_clrspi_sr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CLRSPI_SR__ACC_T;

#define GIC_WRAP__GICD_CLRSPI_SR__ADDR (GIC_WRAP__BASE_ADDR + 0x000058ULL)
#define GIC_WRAP__GICD_CLRSPI_SR__NUM  0x1

#define GIC_WRAP__GICD_CLRSPI_SR__GICD_CLRSPI_SR__SHIFT    0

#define GIC_WRAP__GICD_CLRSPI_SR__GICD_CLRSPI_SR__MASK    0xffffffff

#define GIC_WRAP__GICD_CLRSPI_SR__GICD_CLRSPI_SR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_IGROUPRn
// Interrupt Group Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_igrouprn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_IGROUPRN__ACC_T;

#define GIC_WRAP__GICD_IGROUPRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000080ULL)
#define GIC_WRAP__GICD_IGROUPRN__NUM  0x1F

#define GIC_WRAP__GICD_IGROUPRN__GICD_IGROUPRN__SHIFT    0

#define GIC_WRAP__GICD_IGROUPRN__GICD_IGROUPRN__MASK    0xffffffff

#define GIC_WRAP__GICD_IGROUPRN__GICD_IGROUPRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ISENABLERn
// Interrupt Set-Enable Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_isenablern : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ISENABLERN__ACC_T;

#define GIC_WRAP__GICD_ISENABLERN__ADDR (GIC_WRAP__BASE_ADDR + 0x000104ULL)
#define GIC_WRAP__GICD_ISENABLERN__NUM  0x1E

#define GIC_WRAP__GICD_ISENABLERN__GICD_ISENABLERN__SHIFT    0

#define GIC_WRAP__GICD_ISENABLERN__GICD_ISENABLERN__MASK    0xffffffff

#define GIC_WRAP__GICD_ISENABLERN__GICD_ISENABLERN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ICENABLERn
// Interrupt Clear-Enable Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_icenablern : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ICENABLERN__ACC_T;

#define GIC_WRAP__GICD_ICENABLERN__ADDR (GIC_WRAP__BASE_ADDR + 0x000184ULL)
#define GIC_WRAP__GICD_ICENABLERN__NUM  0x1E

#define GIC_WRAP__GICD_ICENABLERN__GICD_ICENABLERN__SHIFT    0

#define GIC_WRAP__GICD_ICENABLERN__GICD_ICENABLERN__MASK    0xffffffff

#define GIC_WRAP__GICD_ICENABLERN__GICD_ICENABLERN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ISPENDRn
// Interrupt Set-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_ispendrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ISPENDRN__ACC_T;

#define GIC_WRAP__GICD_ISPENDRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000204ULL)
#define GIC_WRAP__GICD_ISPENDRN__NUM  0x1E

#define GIC_WRAP__GICD_ISPENDRN__GICD_ISPENDRN__SHIFT    0

#define GIC_WRAP__GICD_ISPENDRN__GICD_ISPENDRN__MASK    0xffffffff

#define GIC_WRAP__GICD_ISPENDRN__GICD_ISPENDRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ICPENDRn
// Interrupt Clear-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_icpendrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ICPENDRN__ACC_T;

#define GIC_WRAP__GICD_ICPENDRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000284ULL)
#define GIC_WRAP__GICD_ICPENDRN__NUM  0x1E

#define GIC_WRAP__GICD_ICPENDRN__GICD_ICPENDRN__SHIFT    0

#define GIC_WRAP__GICD_ICPENDRN__GICD_ICPENDRN__MASK    0xffffffff

#define GIC_WRAP__GICD_ICPENDRN__GICD_ICPENDRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ISACTIVERn
// Interrupt Set-Active Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_isactivern : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ISACTIVERN__ACC_T;

#define GIC_WRAP__GICD_ISACTIVERN__ADDR (GIC_WRAP__BASE_ADDR + 0x000304ULL)
#define GIC_WRAP__GICD_ISACTIVERN__NUM  0x1E

#define GIC_WRAP__GICD_ISACTIVERN__GICD_ISACTIVERN__SHIFT    0

#define GIC_WRAP__GICD_ISACTIVERN__GICD_ISACTIVERN__MASK    0xffffffff

#define GIC_WRAP__GICD_ISACTIVERN__GICD_ISACTIVERN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ICACTIVERn
// Interrupt Clear-Active Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_icactivern : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ICACTIVERN__ACC_T;

#define GIC_WRAP__GICD_ICACTIVERN__ADDR (GIC_WRAP__BASE_ADDR + 0x000384ULL)
#define GIC_WRAP__GICD_ICACTIVERN__NUM  0x1E

#define GIC_WRAP__GICD_ICACTIVERN__GICD_ICACTIVERN__SHIFT    0

#define GIC_WRAP__GICD_ICACTIVERN__GICD_ICACTIVERN__MASK    0xffffffff

#define GIC_WRAP__GICD_ICACTIVERN__GICD_ICACTIVERN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_IPRIORITYRn
// Interrupt Priority Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_ipriorityrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_IPRIORITYRN__ACC_T;

#define GIC_WRAP__GICD_IPRIORITYRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000420ULL)
#define GIC_WRAP__GICD_IPRIORITYRN__NUM  0xF0

#define GIC_WRAP__GICD_IPRIORITYRN__GICD_IPRIORITYRN__SHIFT    0

#define GIC_WRAP__GICD_IPRIORITYRN__GICD_IPRIORITYRN__MASK    0xffffffff

#define GIC_WRAP__GICD_IPRIORITYRN__GICD_IPRIORITYRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ITARGETSRn
// Interrupt Targets Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_itargetsrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ITARGETSRN__ACC_T;

#define GIC_WRAP__GICD_ITARGETSRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000820ULL)
#define GIC_WRAP__GICD_ITARGETSRN__NUM  0x30

#define GIC_WRAP__GICD_ITARGETSRN__GICD_ITARGETSRN__SHIFT    0

#define GIC_WRAP__GICD_ITARGETSRN__GICD_ITARGETSRN__MASK    0xffffffff

#define GIC_WRAP__GICD_ITARGETSRN__GICD_ITARGETSRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ICFGRn
// Interrupt Configuration Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_icfgrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ICFGRN__ACC_T;

#define GIC_WRAP__GICD_ICFGRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000C08ULL)
#define GIC_WRAP__GICD_ICFGRN__NUM  0x3C

#define GIC_WRAP__GICD_ICFGRN__GICD_ICFGRN__SHIFT    0

#define GIC_WRAP__GICD_ICFGRN__GICD_ICFGRN__MASK    0xffffffff

#define GIC_WRAP__GICD_ICFGRN__GICD_ICFGRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_IGRPMODRn
// Interrupt Group Modifier Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_igrpmodrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_IGRPMODRN__ACC_T;

#define GIC_WRAP__GICD_IGRPMODRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000D00ULL)
#define GIC_WRAP__GICD_IGRPMODRN__NUM  0x1F

#define GIC_WRAP__GICD_IGRPMODRN__GICD_IGRPMODRN__SHIFT    0

#define GIC_WRAP__GICD_IGRPMODRN__GICD_IGRPMODRN__MASK    0xffffffff

#define GIC_WRAP__GICD_IGRPMODRN__GICD_IGRPMODRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_NSACRn
// Non-secure Access Control Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_nsacrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_NSACRN__ACC_T;

#define GIC_WRAP__GICD_NSACRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000E00ULL)
#define GIC_WRAP__GICD_NSACRN__NUM  0x3E

#define GIC_WRAP__GICD_NSACRN__GICD_NSACRN__SHIFT    0

#define GIC_WRAP__GICD_NSACRN__GICD_NSACRN__MASK    0xffffffff

#define GIC_WRAP__GICD_NSACRN__GICD_NSACRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_SPENDSGIRn
// SGI Set-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_spendsgirn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_SPENDSGIRN__ACC_T;

#define GIC_WRAP__GICD_SPENDSGIRN__ADDR (GIC_WRAP__BASE_ADDR + 0x000F20ULL)
#define GIC_WRAP__GICD_SPENDSGIRN__NUM  0x4

#define GIC_WRAP__GICD_SPENDSGIRN__GICD_SPENDSGIRN__SHIFT    0

#define GIC_WRAP__GICD_SPENDSGIRN__GICD_SPENDSGIRN__MASK    0xffffffff

#define GIC_WRAP__GICD_SPENDSGIRN__GICD_SPENDSGIRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_IROUTERn
// Interrupt Routing Registers, 64-bit
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_iroutern : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_IROUTERN__ACC_T;

#define GIC_WRAP__GICD_IROUTERN__ADDR (GIC_WRAP__BASE_ADDR + 0x006100ULL)
#define GIC_WRAP__GICD_IROUTERN__NUM  0x77F

#define GIC_WRAP__GICD_IROUTERN__GICD_IROUTERN__SHIFT    0

#define GIC_WRAP__GICD_IROUTERN__GICD_IROUTERN__MASK    0xffffffff

#define GIC_WRAP__GICD_IROUTERN__GICD_IROUTERN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ESTATUSR
// Extended Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_estatusr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ESTATUSR__ACC_T;

#define GIC_WRAP__GICD_ESTATUSR__ADDR (GIC_WRAP__BASE_ADDR + 0x00C000ULL)
#define GIC_WRAP__GICD_ESTATUSR__NUM  0x1

#define GIC_WRAP__GICD_ESTATUSR__GICD_ESTATUSR__SHIFT    0

#define GIC_WRAP__GICD_ESTATUSR__GICD_ESTATUSR__MASK    0xffffffff

#define GIC_WRAP__GICD_ESTATUSR__GICD_ESTATUSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_ERRTESTR
// Error Test Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_errtestr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_ERRTESTR__ACC_T;

#define GIC_WRAP__GICD_ERRTESTR__ADDR (GIC_WRAP__BASE_ADDR + 0x00C004ULL)
#define GIC_WRAP__GICD_ERRTESTR__NUM  0x1

#define GIC_WRAP__GICD_ERRTESTR__GICD_ERRTESTR__SHIFT    0

#define GIC_WRAP__GICD_ERRTESTR__GICD_ERRTESTR__MASK    0xffffffff

#define GIC_WRAP__GICD_ERRTESTR__GICD_ERRTESTR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_SPISRn
// GIC-500 Shared Peripheral Interrupt Status Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_spisrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_SPISRN__ACC_T;

#define GIC_WRAP__GICD_SPISRN__ADDR (GIC_WRAP__BASE_ADDR + 0x00C084ULL)
#define GIC_WRAP__GICD_SPISRN__NUM  0x1E

#define GIC_WRAP__GICD_SPISRN__GICD_SPISRN__SHIFT    0

#define GIC_WRAP__GICD_SPISRN__GICD_SPISRN__MASK    0xffffffff

#define GIC_WRAP__GICD_SPISRN__GICD_SPISRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_PIDR4
// Peripheral ID 4 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr4 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR4__ACC_T;

#define GIC_WRAP__GICD_PIDR4__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFD0ULL)
#define GIC_WRAP__GICD_PIDR4__NUM  0x1

#define GIC_WRAP__GICD_PIDR4__GICD_PIDR4__SHIFT    0

#define GIC_WRAP__GICD_PIDR4__GICD_PIDR4__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR4__GICD_PIDR4__POR_VALUE    0x00000044


///////////////////////////////////////////////////////
// Register: GICD_PIDR5
// Peripheral ID 5 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr5 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR5__ACC_T;

#define GIC_WRAP__GICD_PIDR5__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFD4ULL)
#define GIC_WRAP__GICD_PIDR5__NUM  0x1

#define GIC_WRAP__GICD_PIDR5__GICD_PIDR5__SHIFT    0

#define GIC_WRAP__GICD_PIDR5__GICD_PIDR5__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR5__GICD_PIDR5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_PIDR6
// Peripheral ID 6 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr6 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR6__ACC_T;

#define GIC_WRAP__GICD_PIDR6__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFD8ULL)
#define GIC_WRAP__GICD_PIDR6__NUM  0x1

#define GIC_WRAP__GICD_PIDR6__GICD_PIDR6__SHIFT    0

#define GIC_WRAP__GICD_PIDR6__GICD_PIDR6__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR6__GICD_PIDR6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_PIDR7
// Peripheral ID 7 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr7 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR7__ACC_T;

#define GIC_WRAP__GICD_PIDR7__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFDCULL)
#define GIC_WRAP__GICD_PIDR7__NUM  0x1

#define GIC_WRAP__GICD_PIDR7__GICD_PIDR7__SHIFT    0

#define GIC_WRAP__GICD_PIDR7__GICD_PIDR7__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR7__GICD_PIDR7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_PIDR0
// Peripheral ID 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR0__ACC_T;

#define GIC_WRAP__GICD_PIDR0__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFE0ULL)
#define GIC_WRAP__GICD_PIDR0__NUM  0x1

#define GIC_WRAP__GICD_PIDR0__GICD_PIDR0__SHIFT    0

#define GIC_WRAP__GICD_PIDR0__GICD_PIDR0__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR0__GICD_PIDR0__POR_VALUE    0x00000092


///////////////////////////////////////////////////////
// Register: GICD_PIDR1
// Peripheral ID 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr1 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR1__ACC_T;

#define GIC_WRAP__GICD_PIDR1__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFE4ULL)
#define GIC_WRAP__GICD_PIDR1__NUM  0x1

#define GIC_WRAP__GICD_PIDR1__GICD_PIDR1__SHIFT    0

#define GIC_WRAP__GICD_PIDR1__GICD_PIDR1__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR1__GICD_PIDR1__POR_VALUE    0x000000B4


///////////////////////////////////////////////////////
// Register: GICD_PIDR2
// Peripheral ID 2 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr2 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR2__ACC_T;

#define GIC_WRAP__GICD_PIDR2__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFE8ULL)
#define GIC_WRAP__GICD_PIDR2__NUM  0x1

#define GIC_WRAP__GICD_PIDR2__GICD_PIDR2__SHIFT    0

#define GIC_WRAP__GICD_PIDR2__GICD_PIDR2__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR2__GICD_PIDR2__POR_VALUE    0x0000003B


///////////////////////////////////////////////////////
// Register: GICD_PIDR3
// Peripheral ID 3 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_pidr3 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_PIDR3__ACC_T;

#define GIC_WRAP__GICD_PIDR3__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFECULL)
#define GIC_WRAP__GICD_PIDR3__NUM  0x1

#define GIC_WRAP__GICD_PIDR3__GICD_PIDR3__SHIFT    0

#define GIC_WRAP__GICD_PIDR3__GICD_PIDR3__MASK    0xffffffff

#define GIC_WRAP__GICD_PIDR3__GICD_PIDR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_CIDR0
// Component ID 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_cidr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CIDR0__ACC_T;

#define GIC_WRAP__GICD_CIDR0__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFF0ULL)
#define GIC_WRAP__GICD_CIDR0__NUM  0x1

#define GIC_WRAP__GICD_CIDR0__GICD_CIDR0__SHIFT    0

#define GIC_WRAP__GICD_CIDR0__GICD_CIDR0__MASK    0xffffffff

#define GIC_WRAP__GICD_CIDR0__GICD_CIDR0__POR_VALUE    0x0000000D


///////////////////////////////////////////////////////
// Register: GICD_CIDR1
// Component ID 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_cidr1 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CIDR1__ACC_T;

#define GIC_WRAP__GICD_CIDR1__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFF4ULL)
#define GIC_WRAP__GICD_CIDR1__NUM  0x1

#define GIC_WRAP__GICD_CIDR1__GICD_CIDR1__SHIFT    0

#define GIC_WRAP__GICD_CIDR1__GICD_CIDR1__MASK    0xffffffff

#define GIC_WRAP__GICD_CIDR1__GICD_CIDR1__POR_VALUE    0x000000F0


///////////////////////////////////////////////////////
// Register: GICD_CIDR2
// Component ID 2 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_cidr2 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CIDR2__ACC_T;

#define GIC_WRAP__GICD_CIDR2__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFF8ULL)
#define GIC_WRAP__GICD_CIDR2__NUM  0x1

#define GIC_WRAP__GICD_CIDR2__GICD_CIDR2__SHIFT    0

#define GIC_WRAP__GICD_CIDR2__GICD_CIDR2__MASK    0xffffffff

#define GIC_WRAP__GICD_CIDR2__GICD_CIDR2__POR_VALUE    0x00000005


///////////////////////////////////////////////////////
// Register: GICD_CIDR3
// Component ID 3 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_cidr3 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CIDR3__ACC_T;

#define GIC_WRAP__GICD_CIDR3__ADDR (GIC_WRAP__BASE_ADDR + 0x00FFFCULL)
#define GIC_WRAP__GICD_CIDR3__NUM  0x1

#define GIC_WRAP__GICD_CIDR3__GICD_CIDR3__SHIFT    0

#define GIC_WRAP__GICD_CIDR3__GICD_CIDR3__MASK    0xffffffff

#define GIC_WRAP__GICD_CIDR3__GICD_CIDR3__POR_VALUE    0x000000B1


///////////////////////////////////////////////////////
// Register: GICD_SETSPI_NSR_SPI
// Aliased Non-secure SPI Set Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_setspi_nsr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_SETSPI_NSR_SPI__ACC_T;

#define GIC_WRAP__GICD_SETSPI_NSR_SPI__ADDR (GIC_WRAP__BASE_ADDR + 0x010040ULL)
#define GIC_WRAP__GICD_SETSPI_NSR_SPI__NUM  0x1

#define GIC_WRAP__GICD_SETSPI_NSR_SPI__GICD_SETSPI_NSR__SHIFT    0

#define GIC_WRAP__GICD_SETSPI_NSR_SPI__GICD_SETSPI_NSR__MASK    0xffffffff

#define GIC_WRAP__GICD_SETSPI_NSR_SPI__GICD_SETSPI_NSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_CLRSPI_NSR_SPI
// Aliased Non-secure SPI Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_clrspi_nsr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CLRSPI_NSR_SPI__ACC_T;

#define GIC_WRAP__GICD_CLRSPI_NSR_SPI__ADDR (GIC_WRAP__BASE_ADDR + 0x010048ULL)
#define GIC_WRAP__GICD_CLRSPI_NSR_SPI__NUM  0x1

#define GIC_WRAP__GICD_CLRSPI_NSR_SPI__GICD_CLRSPI_NSR__SHIFT    0

#define GIC_WRAP__GICD_CLRSPI_NSR_SPI__GICD_CLRSPI_NSR__MASK    0xffffffff

#define GIC_WRAP__GICD_CLRSPI_NSR_SPI__GICD_CLRSPI_NSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_SETSPI_SR_SPI
// Aliased Secure SPI Set Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_setspi_sr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_SETSPI_SR_SPI__ACC_T;

#define GIC_WRAP__GICD_SETSPI_SR_SPI__ADDR (GIC_WRAP__BASE_ADDR + 0x010050ULL)
#define GIC_WRAP__GICD_SETSPI_SR_SPI__NUM  0x1

#define GIC_WRAP__GICD_SETSPI_SR_SPI__GICD_SETSPI_SR__SHIFT    0

#define GIC_WRAP__GICD_SETSPI_SR_SPI__GICD_SETSPI_SR__MASK    0xffffffff

#define GIC_WRAP__GICD_SETSPI_SR_SPI__GICD_SETSPI_SR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICD_CLRSPI_SR_SPI
// Aliased Secure SPI Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicd_clrspi_sr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICD_CLRSPI_SR_SPI__ACC_T;

#define GIC_WRAP__GICD_CLRSPI_SR_SPI__ADDR (GIC_WRAP__BASE_ADDR + 0x010058ULL)
#define GIC_WRAP__GICD_CLRSPI_SR_SPI__NUM  0x1

#define GIC_WRAP__GICD_CLRSPI_SR_SPI__GICD_CLRSPI_SR__SHIFT    0

#define GIC_WRAP__GICD_CLRSPI_SR_SPI__GICD_CLRSPI_SR__MASK    0xffffffff

#define GIC_WRAP__GICD_CLRSPI_SR_SPI__GICD_CLRSPI_SR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_CTLR_CORE0
// Redistributor Control Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ctlr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CTLR_CORE0__ACC_T;

#define GIC_WRAP__GICR_CTLR_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x040000ULL)
#define GIC_WRAP__GICR_CTLR_CORE0__NUM  0x1

#define GIC_WRAP__GICR_CTLR_CORE0__GICR_CTLR__SHIFT    0

#define GIC_WRAP__GICR_CTLR_CORE0__GICR_CTLR__MASK    0xffffffff

#define GIC_WRAP__GICR_CTLR_CORE0__GICR_CTLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_IIDR_CORE0
// Redistributor Implementation Identification
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_iidr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IIDR_CORE0__ACC_T;

#define GIC_WRAP__GICR_IIDR_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x040004ULL)
#define GIC_WRAP__GICR_IIDR_CORE0__NUM  0x1

#define GIC_WRAP__GICR_IIDR_CORE0__GICR_IIDR__SHIFT    0

#define GIC_WRAP__GICR_IIDR_CORE0__GICR_IIDR__MASK    0xffffffff

#define GIC_WRAP__GICR_IIDR_CORE0__GICR_IIDR__POR_VALUE    0x0001043B


///////////////////////////////////////////////////////
// Register: GICR_TYPER0_CORE0
// Redistributor Type Register, 64-bit.
// The reset value depends on the configuration of the GIC-500. The values of the configuration dependent fields of the GICR_TYPER are:
// A3, bits[63:56] - 0.
// A2, bits[55:48] - 0.
// A1, bits[47:40] - the Affinity Level 1 value for this Redistributor.
// A0, bits[39:32] - the Affinity Level 0 value for this Redistributor. 
// Processor Number, bits [23:8] - the linear Processor Number for this Redistributor.
// DPGS, bit[5] - 0
// Last, bit[4] - this bit is only set to one for the last Redistributor in the memory-map of the configured GIC-500.
// Distributed, bit[3] - 0.
// VLPIS, bit[1] - 0.
// PLPIS, bit[0] - ITS and LPI support included.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_typer : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_TYPER0_CORE0__ACC_T;

#define GIC_WRAP__GICR_TYPER0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x040008ULL)
#define GIC_WRAP__GICR_TYPER0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_TYPER0_CORE0__GICR_TYPER__SHIFT    0

#define GIC_WRAP__GICR_TYPER0_CORE0__GICR_TYPER__MASK    0xffffffff

#define GIC_WRAP__GICR_TYPER0_CORE0__GICR_TYPER__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_TYPER1_CORE0
// Redistributor Type Register, 64-bit.
// The reset value depends on the configuration of the GIC-500. The values of the configuration dependent fields of the GICR_TYPER are:
// A3, bits[63:56] - 0.
// A2, bits[55:48] - 0.
// A1, bits[47:40] - the Affinity Level 1 value for this Redistributor.
// A0, bits[39:32] - the Affinity Level 0 value for this Redistributor. 
// Processor Number, bits [23:8] - the linear Processor Number for this Redistributor.
// DPGS, bit[5] - 0
// Last, bit[4] - this bit is only set to one for the last Redistributor in the memory-map of the configured GIC-500.
// Distributed, bit[3] - 0.
// VLPIS, bit[1] - 0.
// PLPIS, bit[0] - ITS and LPI support included.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_typer : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_TYPER1_CORE0__ACC_T;

#define GIC_WRAP__GICR_TYPER1_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04000CULL)
#define GIC_WRAP__GICR_TYPER1_CORE0__NUM  0x1

#define GIC_WRAP__GICR_TYPER1_CORE0__GICR_TYPER__SHIFT    0

#define GIC_WRAP__GICR_TYPER1_CORE0__GICR_TYPER__MASK    0xffffffff

#define GIC_WRAP__GICR_TYPER1_CORE0__GICR_TYPER__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_WAKER_CORE0
// Power Management Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_waker : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_WAKER_CORE0__ACC_T;

#define GIC_WRAP__GICR_WAKER_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x040014ULL)
#define GIC_WRAP__GICR_WAKER_CORE0__NUM  0x1

#define GIC_WRAP__GICR_WAKER_CORE0__GICR_WAKER__SHIFT    0

#define GIC_WRAP__GICR_WAKER_CORE0__GICR_WAKER__MASK    0xffffffff

#define GIC_WRAP__GICR_WAKER_CORE0__GICR_WAKER__POR_VALUE    0x00000006


///////////////////////////////////////////////////////
// Register: GICR_PIDR4_CORE0
// Peripheral ID 4 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr4 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR4_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR4_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFD0ULL)
#define GIC_WRAP__GICR_PIDR4_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR4_CORE0__GICR_PIDR4__SHIFT    0

#define GIC_WRAP__GICR_PIDR4_CORE0__GICR_PIDR4__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR4_CORE0__GICR_PIDR4__POR_VALUE    0x00000044


///////////////////////////////////////////////////////
// Register: GICR_PIDR5_CORE0
// Peripheral ID 5 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr5 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR5_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR5_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFD4ULL)
#define GIC_WRAP__GICR_PIDR5_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR5_CORE0__GICR_PIDR5__SHIFT    0

#define GIC_WRAP__GICR_PIDR5_CORE0__GICR_PIDR5__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR5_CORE0__GICR_PIDR5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PIDR6_CORE0
// Peripheral ID 6 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr6 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR6_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR6_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFD8ULL)
#define GIC_WRAP__GICR_PIDR6_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR6_CORE0__GICR_PIDR6__SHIFT    0

#define GIC_WRAP__GICR_PIDR6_CORE0__GICR_PIDR6__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR6_CORE0__GICR_PIDR6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PIDR7_CORE0
// Peripheral ID 7 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr7 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR7_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR7_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFDCULL)
#define GIC_WRAP__GICR_PIDR7_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR7_CORE0__GICR_PIDR7__SHIFT    0

#define GIC_WRAP__GICR_PIDR7_CORE0__GICR_PIDR7__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR7_CORE0__GICR_PIDR7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PIDR0_CORE0
// Peripheral ID 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFE0ULL)
#define GIC_WRAP__GICR_PIDR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR0_CORE0__GICR_PIDR0__SHIFT    0

#define GIC_WRAP__GICR_PIDR0_CORE0__GICR_PIDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR0_CORE0__GICR_PIDR0__POR_VALUE    0x00000093


///////////////////////////////////////////////////////
// Register: GICR_PIDR1_CORE0
// Peripheral ID 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr1 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR1_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR1_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFE4ULL)
#define GIC_WRAP__GICR_PIDR1_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR1_CORE0__GICR_PIDR1__SHIFT    0

#define GIC_WRAP__GICR_PIDR1_CORE0__GICR_PIDR1__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR1_CORE0__GICR_PIDR1__POR_VALUE    0x000000B4


///////////////////////////////////////////////////////
// Register: GICR_PIDR2_CORE0
// Peripheral ID 2 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr2 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR2_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR2_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFE8ULL)
#define GIC_WRAP__GICR_PIDR2_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR2_CORE0__GICR_PIDR2__SHIFT    0

#define GIC_WRAP__GICR_PIDR2_CORE0__GICR_PIDR2__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR2_CORE0__GICR_PIDR2__POR_VALUE    0x0000003B


///////////////////////////////////////////////////////
// Register: GICR_PIDR3_CORE0
// Peripheral ID 3 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr3 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR3_CORE0__ACC_T;

#define GIC_WRAP__GICR_PIDR3_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFECULL)
#define GIC_WRAP__GICR_PIDR3_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PIDR3_CORE0__GICR_PIDR3__SHIFT    0

#define GIC_WRAP__GICR_PIDR3_CORE0__GICR_PIDR3__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR3_CORE0__GICR_PIDR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_CIDR0_CORE0
// Component ID 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_CIDR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFF0ULL)
#define GIC_WRAP__GICR_CIDR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_CIDR0_CORE0__GICR_CIDR0__SHIFT    0

#define GIC_WRAP__GICR_CIDR0_CORE0__GICR_CIDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR0_CORE0__GICR_CIDR0__POR_VALUE    0x0000000D


///////////////////////////////////////////////////////
// Register: GICR_CIDR1_CORE0
// Component ID 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr1 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR1_CORE0__ACC_T;

#define GIC_WRAP__GICR_CIDR1_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFF4ULL)
#define GIC_WRAP__GICR_CIDR1_CORE0__NUM  0x1

#define GIC_WRAP__GICR_CIDR1_CORE0__GICR_CIDR1__SHIFT    0

#define GIC_WRAP__GICR_CIDR1_CORE0__GICR_CIDR1__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR1_CORE0__GICR_CIDR1__POR_VALUE    0x000000F0


///////////////////////////////////////////////////////
// Register: GICR_CIDR2_CORE0
// Component ID 2 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr2 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR2_CORE0__ACC_T;

#define GIC_WRAP__GICR_CIDR2_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFF8ULL)
#define GIC_WRAP__GICR_CIDR2_CORE0__NUM  0x1

#define GIC_WRAP__GICR_CIDR2_CORE0__GICR_CIDR2__SHIFT    0

#define GIC_WRAP__GICR_CIDR2_CORE0__GICR_CIDR2__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR2_CORE0__GICR_CIDR2__POR_VALUE    0x00000005


///////////////////////////////////////////////////////
// Register: GICR_CIDR3_CORE0
// Component ID 3 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr3 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR3_CORE0__ACC_T;

#define GIC_WRAP__GICR_CIDR3_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x04FFFCULL)
#define GIC_WRAP__GICR_CIDR3_CORE0__NUM  0x1

#define GIC_WRAP__GICR_CIDR3_CORE0__GICR_CIDR3__SHIFT    0

#define GIC_WRAP__GICR_CIDR3_CORE0__GICR_CIDR3__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR3_CORE0__GICR_CIDR3__POR_VALUE    0x000000B1


///////////////////////////////////////////////////////
// Register: GICR_IGROUPR0_CORE0
// Interrupt Group Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_igroupr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IGROUPR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_IGROUPR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050080ULL)
#define GIC_WRAP__GICR_IGROUPR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_IGROUPR0_CORE0__GICR_IGROUPR0__SHIFT    0

#define GIC_WRAP__GICR_IGROUPR0_CORE0__GICR_IGROUPR0__MASK    0xffffffff

#define GIC_WRAP__GICR_IGROUPR0_CORE0__GICR_IGROUPR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ISENABLER0_CORE0
// Interrupt Set-Enable Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_isenabler0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ISENABLER0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ISENABLER0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050100ULL)
#define GIC_WRAP__GICR_ISENABLER0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ISENABLER0_CORE0__GICR_ISENABLER0__SHIFT    0

#define GIC_WRAP__GICR_ISENABLER0_CORE0__GICR_ISENABLER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ISENABLER0_CORE0__GICR_ISENABLER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICENABLER0_CORE0
// Interrupt Clear-Enable Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_icenabler0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICENABLER0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ICENABLER0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050180ULL)
#define GIC_WRAP__GICR_ICENABLER0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ICENABLER0_CORE0__GICR_ICENABLER0__SHIFT    0

#define GIC_WRAP__GICR_ICENABLER0_CORE0__GICR_ICENABLER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ICENABLER0_CORE0__GICR_ICENABLER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ISPENDR0_CORE0
// Interrupt Set-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ispendr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ISPENDR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ISPENDR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050200ULL)
#define GIC_WRAP__GICR_ISPENDR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ISPENDR0_CORE0__GICR_ISPENDR0__SHIFT    0

#define GIC_WRAP__GICR_ISPENDR0_CORE0__GICR_ISPENDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_ISPENDR0_CORE0__GICR_ISPENDR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICPENDR0_CORE0
// Interrupt Clear-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_icpendr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICPENDR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ICPENDR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050280ULL)
#define GIC_WRAP__GICR_ICPENDR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ICPENDR0_CORE0__GICR_ICPENDR0__SHIFT    0

#define GIC_WRAP__GICR_ICPENDR0_CORE0__GICR_ICPENDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_ICPENDR0_CORE0__GICR_ICPENDR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ISACTIVER0_CORE0
// Interrupt Set-Active Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_isactiver0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ISACTIVER0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ISACTIVER0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050300ULL)
#define GIC_WRAP__GICR_ISACTIVER0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ISACTIVER0_CORE0__GICR_ISACTIVER0__SHIFT    0

#define GIC_WRAP__GICR_ISACTIVER0_CORE0__GICR_ISACTIVER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ISACTIVER0_CORE0__GICR_ISACTIVER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICACTIVER0_CORE0
// Interrupt Clear-Active Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_icactiver0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICACTIVER0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ICACTIVER0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050380ULL)
#define GIC_WRAP__GICR_ICACTIVER0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ICACTIVER0_CORE0__GICR_ICACTIVER0__SHIFT    0

#define GIC_WRAP__GICR_ICACTIVER0_CORE0__GICR_ICACTIVER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ICACTIVER0_CORE0__GICR_ICACTIVER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_IPRIORITYRn_CORE0
// Interrupt Priority Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ipriorityrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IPRIORITYRN_CORE0__ACC_T;

#define GIC_WRAP__GICR_IPRIORITYRN_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050400ULL)
#define GIC_WRAP__GICR_IPRIORITYRN_CORE0__NUM  0x8

#define GIC_WRAP__GICR_IPRIORITYRN_CORE0__GICR_IPRIORITYRN__SHIFT    0

#define GIC_WRAP__GICR_IPRIORITYRN_CORE0__GICR_IPRIORITYRN__MASK    0xffffffff

#define GIC_WRAP__GICR_IPRIORITYRN_CORE0__GICR_IPRIORITYRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICFGR0_CORE0
// Interrupt Configuration Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICFGR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_ICFGR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050C00ULL)
#define GIC_WRAP__GICR_ICFGR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ICFGR0_CORE0__SGI__SHIFT    0

#define GIC_WRAP__GICR_ICFGR0_CORE0__SGI__MASK    0xffffffff

#define GIC_WRAP__GICR_ICFGR0_CORE0__SGI__POR_VALUE    0xAAAAAAAA


///////////////////////////////////////////////////////
// Register: GICR_ICFGR1_CORE0
// Interrupt Configuration Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ppi : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICFGR1_CORE0__ACC_T;

#define GIC_WRAP__GICR_ICFGR1_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050C04ULL)
#define GIC_WRAP__GICR_ICFGR1_CORE0__NUM  0x1

#define GIC_WRAP__GICR_ICFGR1_CORE0__PPI__SHIFT    0

#define GIC_WRAP__GICR_ICFGR1_CORE0__PPI__MASK    0xffffffff

#define GIC_WRAP__GICR_ICFGR1_CORE0__PPI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_IGRPMODR0_CORE0
// Interrupt Group Modifier Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_igrpmodr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IGRPMODR0_CORE0__ACC_T;

#define GIC_WRAP__GICR_IGRPMODR0_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050D00ULL)
#define GIC_WRAP__GICR_IGRPMODR0_CORE0__NUM  0x1

#define GIC_WRAP__GICR_IGRPMODR0_CORE0__GICR_IGRPMODR0__SHIFT    0

#define GIC_WRAP__GICR_IGRPMODR0_CORE0__GICR_IGRPMODR0__MASK    0xffffffff

#define GIC_WRAP__GICR_IGRPMODR0_CORE0__GICR_IGRPMODR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_NSACR_CORE0
// Non-secure Access Control Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_nsacr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_NSACR_CORE0__ACC_T;

#define GIC_WRAP__GICR_NSACR_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x050E00ULL)
#define GIC_WRAP__GICR_NSACR_CORE0__NUM  0x1

#define GIC_WRAP__GICR_NSACR_CORE0__GICR_NSACR__SHIFT    0

#define GIC_WRAP__GICR_NSACR_CORE0__GICR_NSACR__MASK    0xffffffff

#define GIC_WRAP__GICR_NSACR_CORE0__GICR_NSACR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_MISCSTATUSR_CORE0
// Miscellaneous Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_miscstatusr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_MISCSTATUSR_CORE0__ACC_T;

#define GIC_WRAP__GICR_MISCSTATUSR_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x05C000ULL)
#define GIC_WRAP__GICR_MISCSTATUSR_CORE0__NUM  0x1

#define GIC_WRAP__GICR_MISCSTATUSR_CORE0__GICR_MISCSTATUSR__SHIFT    0

#define GIC_WRAP__GICR_MISCSTATUSR_CORE0__GICR_MISCSTATUSR__MASK    0xffffffff

#define GIC_WRAP__GICR_MISCSTATUSR_CORE0__GICR_MISCSTATUSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PPISR_CORE0
// Private Peripheral Interrupt Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ppisr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PPISR_CORE0__ACC_T;

#define GIC_WRAP__GICR_PPISR_CORE0__ADDR (GIC_WRAP__BASE_ADDR + 0x05C080ULL)
#define GIC_WRAP__GICR_PPISR_CORE0__NUM  0x1

#define GIC_WRAP__GICR_PPISR_CORE0__GICR_PPISR__SHIFT    0

#define GIC_WRAP__GICR_PPISR_CORE0__GICR_PPISR__MASK    0xffffffff

#define GIC_WRAP__GICR_PPISR_CORE0__GICR_PPISR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_CTLR_CORE1
// Redistributor Control Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ctlr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CTLR_CORE1__ACC_T;

#define GIC_WRAP__GICR_CTLR_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x060000ULL)
#define GIC_WRAP__GICR_CTLR_CORE1__NUM  0x1

#define GIC_WRAP__GICR_CTLR_CORE1__GICR_CTLR__SHIFT    0

#define GIC_WRAP__GICR_CTLR_CORE1__GICR_CTLR__MASK    0xffffffff

#define GIC_WRAP__GICR_CTLR_CORE1__GICR_CTLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_IIDR_CORE1
// Redistributor Implementation Identification
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_iidr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IIDR_CORE1__ACC_T;

#define GIC_WRAP__GICR_IIDR_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x060004ULL)
#define GIC_WRAP__GICR_IIDR_CORE1__NUM  0x1

#define GIC_WRAP__GICR_IIDR_CORE1__GICR_IIDR__SHIFT    0

#define GIC_WRAP__GICR_IIDR_CORE1__GICR_IIDR__MASK    0xffffffff

#define GIC_WRAP__GICR_IIDR_CORE1__GICR_IIDR__POR_VALUE    0x0001043B


///////////////////////////////////////////////////////
// Register: GICR_TYPER0_CORE1
// Redistributor Type Register, 64-bit.
// The reset value depends on the configuration of the GIC-500. The values of the configuration dependent fields of the GICR_TYPER are:
// A3, bits[63:56] - 0.
// A2, bits[55:48] - 0.
// A1, bits[47:40] - the Affinity Level 1 value for this Redistributor.
// A0, bits[39:32] - the Affinity Level 0 value for this Redistributor. 
// Processor Number, bits [23:8] - the linear Processor Number for this Redistributor.
// DPGS, bit[5] - 0
// Last, bit[4] - this bit is only set to one for the last Redistributor in the memory-map of the configured GIC-500.
// Distributed, bit[3] - 0.
// VLPIS, bit[1] - 0.
// PLPIS, bit[0] - ITS and LPI support included.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_typer : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_TYPER0_CORE1__ACC_T;

#define GIC_WRAP__GICR_TYPER0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x060008ULL)
#define GIC_WRAP__GICR_TYPER0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_TYPER0_CORE1__GICR_TYPER__SHIFT    0

#define GIC_WRAP__GICR_TYPER0_CORE1__GICR_TYPER__MASK    0xffffffff

#define GIC_WRAP__GICR_TYPER0_CORE1__GICR_TYPER__POR_VALUE    0x00000110


///////////////////////////////////////////////////////
// Register: GICR_TYPER1_CORE1
// Redistributor Type Register, 64-bit.
// The reset value depends on the configuration of the GIC-500. The values of the configuration dependent fields of the GICR_TYPER are:
// A3, bits[63:56] - 0.
// A2, bits[55:48] - 0.
// A1, bits[47:40] - the Affinity Level 1 value for this Redistributor.
// A0, bits[39:32] - the Affinity Level 0 value for this Redistributor. 
// Processor Number, bits [23:8] - the linear Processor Number for this Redistributor.
// DPGS, bit[5] - 0
// Last, bit[4] - this bit is only set to one for the last Redistributor in the memory-map of the configured GIC-500.
// Distributed, bit[3] - 0.
// VLPIS, bit[1] - 0.
// PLPIS, bit[0] - ITS and LPI support included.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_typer : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_TYPER1_CORE1__ACC_T;

#define GIC_WRAP__GICR_TYPER1_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06000CULL)
#define GIC_WRAP__GICR_TYPER1_CORE1__NUM  0x1

#define GIC_WRAP__GICR_TYPER1_CORE1__GICR_TYPER__SHIFT    0

#define GIC_WRAP__GICR_TYPER1_CORE1__GICR_TYPER__MASK    0xffffffff

#define GIC_WRAP__GICR_TYPER1_CORE1__GICR_TYPER__POR_VALUE    0x00000001


///////////////////////////////////////////////////////
// Register: GICR_WAKER_CORE1
// Power Management Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_waker : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_WAKER_CORE1__ACC_T;

#define GIC_WRAP__GICR_WAKER_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x060014ULL)
#define GIC_WRAP__GICR_WAKER_CORE1__NUM  0x1

#define GIC_WRAP__GICR_WAKER_CORE1__GICR_WAKER__SHIFT    0

#define GIC_WRAP__GICR_WAKER_CORE1__GICR_WAKER__MASK    0xffffffff

#define GIC_WRAP__GICR_WAKER_CORE1__GICR_WAKER__POR_VALUE    0x00000006


///////////////////////////////////////////////////////
// Register: GICR_PIDR4_CORE1
// Peripheral ID 4 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr4 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR4_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR4_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFD0ULL)
#define GIC_WRAP__GICR_PIDR4_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR4_CORE1__GICR_PIDR4__SHIFT    0

#define GIC_WRAP__GICR_PIDR4_CORE1__GICR_PIDR4__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR4_CORE1__GICR_PIDR4__POR_VALUE    0x00000044


///////////////////////////////////////////////////////
// Register: GICR_PIDR5_CORE1
// Peripheral ID 5 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr5 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR5_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR5_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFD4ULL)
#define GIC_WRAP__GICR_PIDR5_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR5_CORE1__GICR_PIDR5__SHIFT    0

#define GIC_WRAP__GICR_PIDR5_CORE1__GICR_PIDR5__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR5_CORE1__GICR_PIDR5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PIDR6_CORE1
// Peripheral ID 6 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr6 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR6_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR6_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFD8ULL)
#define GIC_WRAP__GICR_PIDR6_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR6_CORE1__GICR_PIDR6__SHIFT    0

#define GIC_WRAP__GICR_PIDR6_CORE1__GICR_PIDR6__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR6_CORE1__GICR_PIDR6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PIDR7_CORE1
// Peripheral ID 7 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr7 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR7_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR7_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFDCULL)
#define GIC_WRAP__GICR_PIDR7_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR7_CORE1__GICR_PIDR7__SHIFT    0

#define GIC_WRAP__GICR_PIDR7_CORE1__GICR_PIDR7__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR7_CORE1__GICR_PIDR7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PIDR0_CORE1
// Peripheral ID 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFE0ULL)
#define GIC_WRAP__GICR_PIDR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR0_CORE1__GICR_PIDR0__SHIFT    0

#define GIC_WRAP__GICR_PIDR0_CORE1__GICR_PIDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR0_CORE1__GICR_PIDR0__POR_VALUE    0x00000093


///////////////////////////////////////////////////////
// Register: GICR_PIDR1_CORE1
// Peripheral ID 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr1 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR1_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR1_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFE4ULL)
#define GIC_WRAP__GICR_PIDR1_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR1_CORE1__GICR_PIDR1__SHIFT    0

#define GIC_WRAP__GICR_PIDR1_CORE1__GICR_PIDR1__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR1_CORE1__GICR_PIDR1__POR_VALUE    0x000000B4


///////////////////////////////////////////////////////
// Register: GICR_PIDR2_CORE1
// Peripheral ID 2 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr2 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR2_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR2_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFE8ULL)
#define GIC_WRAP__GICR_PIDR2_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR2_CORE1__GICR_PIDR2__SHIFT    0

#define GIC_WRAP__GICR_PIDR2_CORE1__GICR_PIDR2__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR2_CORE1__GICR_PIDR2__POR_VALUE    0x0000003B


///////////////////////////////////////////////////////
// Register: GICR_PIDR3_CORE1
// Peripheral ID 3 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_pidr3 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PIDR3_CORE1__ACC_T;

#define GIC_WRAP__GICR_PIDR3_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFECULL)
#define GIC_WRAP__GICR_PIDR3_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PIDR3_CORE1__GICR_PIDR3__SHIFT    0

#define GIC_WRAP__GICR_PIDR3_CORE1__GICR_PIDR3__MASK    0xffffffff

#define GIC_WRAP__GICR_PIDR3_CORE1__GICR_PIDR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_CIDR0_CORE1
// Component ID 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_CIDR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFF0ULL)
#define GIC_WRAP__GICR_CIDR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_CIDR0_CORE1__GICR_CIDR0__SHIFT    0

#define GIC_WRAP__GICR_CIDR0_CORE1__GICR_CIDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR0_CORE1__GICR_CIDR0__POR_VALUE    0x0000000D


///////////////////////////////////////////////////////
// Register: GICR_CIDR1_CORE1
// Component ID 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr1 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR1_CORE1__ACC_T;

#define GIC_WRAP__GICR_CIDR1_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFF4ULL)
#define GIC_WRAP__GICR_CIDR1_CORE1__NUM  0x1

#define GIC_WRAP__GICR_CIDR1_CORE1__GICR_CIDR1__SHIFT    0

#define GIC_WRAP__GICR_CIDR1_CORE1__GICR_CIDR1__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR1_CORE1__GICR_CIDR1__POR_VALUE    0x000000F0


///////////////////////////////////////////////////////
// Register: GICR_CIDR2_CORE1
// Component ID 2 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr2 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR2_CORE1__ACC_T;

#define GIC_WRAP__GICR_CIDR2_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFF8ULL)
#define GIC_WRAP__GICR_CIDR2_CORE1__NUM  0x1

#define GIC_WRAP__GICR_CIDR2_CORE1__GICR_CIDR2__SHIFT    0

#define GIC_WRAP__GICR_CIDR2_CORE1__GICR_CIDR2__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR2_CORE1__GICR_CIDR2__POR_VALUE    0x00000005


///////////////////////////////////////////////////////
// Register: GICR_CIDR3_CORE1
// Component ID 3 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_cidr3 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_CIDR3_CORE1__ACC_T;

#define GIC_WRAP__GICR_CIDR3_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x06FFFCULL)
#define GIC_WRAP__GICR_CIDR3_CORE1__NUM  0x1

#define GIC_WRAP__GICR_CIDR3_CORE1__GICR_CIDR3__SHIFT    0

#define GIC_WRAP__GICR_CIDR3_CORE1__GICR_CIDR3__MASK    0xffffffff

#define GIC_WRAP__GICR_CIDR3_CORE1__GICR_CIDR3__POR_VALUE    0x000000B1


///////////////////////////////////////////////////////
// Register: GICR_IGROUPR0_CORE1
// Interrupt Group Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_igroupr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IGROUPR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_IGROUPR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070080ULL)
#define GIC_WRAP__GICR_IGROUPR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_IGROUPR0_CORE1__GICR_IGROUPR0__SHIFT    0

#define GIC_WRAP__GICR_IGROUPR0_CORE1__GICR_IGROUPR0__MASK    0xffffffff

#define GIC_WRAP__GICR_IGROUPR0_CORE1__GICR_IGROUPR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ISENABLER0_CORE1
// Interrupt Set-Enable Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_isenabler0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ISENABLER0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ISENABLER0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070100ULL)
#define GIC_WRAP__GICR_ISENABLER0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ISENABLER0_CORE1__GICR_ISENABLER0__SHIFT    0

#define GIC_WRAP__GICR_ISENABLER0_CORE1__GICR_ISENABLER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ISENABLER0_CORE1__GICR_ISENABLER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICENABLER0_CORE1
// Interrupt Clear-Enable Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_icenabler0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICENABLER0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ICENABLER0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070180ULL)
#define GIC_WRAP__GICR_ICENABLER0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ICENABLER0_CORE1__GICR_ICENABLER0__SHIFT    0

#define GIC_WRAP__GICR_ICENABLER0_CORE1__GICR_ICENABLER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ICENABLER0_CORE1__GICR_ICENABLER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ISPENDR0_CORE1
// Interrupt Set-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ispendr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ISPENDR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ISPENDR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070200ULL)
#define GIC_WRAP__GICR_ISPENDR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ISPENDR0_CORE1__GICR_ISPENDR0__SHIFT    0

#define GIC_WRAP__GICR_ISPENDR0_CORE1__GICR_ISPENDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_ISPENDR0_CORE1__GICR_ISPENDR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICPENDR0_CORE1
// Interrupt Clear-Pending Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_icpendr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICPENDR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ICPENDR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070280ULL)
#define GIC_WRAP__GICR_ICPENDR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ICPENDR0_CORE1__GICR_ICPENDR0__SHIFT    0

#define GIC_WRAP__GICR_ICPENDR0_CORE1__GICR_ICPENDR0__MASK    0xffffffff

#define GIC_WRAP__GICR_ICPENDR0_CORE1__GICR_ICPENDR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ISACTIVER0_CORE1
// Interrupt Set-Active Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_isactiver0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ISACTIVER0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ISACTIVER0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070300ULL)
#define GIC_WRAP__GICR_ISACTIVER0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ISACTIVER0_CORE1__GICR_ISACTIVER0__SHIFT    0

#define GIC_WRAP__GICR_ISACTIVER0_CORE1__GICR_ISACTIVER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ISACTIVER0_CORE1__GICR_ISACTIVER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICACTIVER0_CORE1
// Interrupt Clear-Active Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_icactiver0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICACTIVER0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ICACTIVER0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070380ULL)
#define GIC_WRAP__GICR_ICACTIVER0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ICACTIVER0_CORE1__GICR_ICACTIVER0__SHIFT    0

#define GIC_WRAP__GICR_ICACTIVER0_CORE1__GICR_ICACTIVER0__MASK    0xffffffff

#define GIC_WRAP__GICR_ICACTIVER0_CORE1__GICR_ICACTIVER0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_IPRIORITYRn_CORE1
// Interrupt Priority Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ipriorityrn : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IPRIORITYRN_CORE1__ACC_T;

#define GIC_WRAP__GICR_IPRIORITYRN_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070400ULL)
#define GIC_WRAP__GICR_IPRIORITYRN_CORE1__NUM  0x8

#define GIC_WRAP__GICR_IPRIORITYRN_CORE1__GICR_IPRIORITYRN__SHIFT    0

#define GIC_WRAP__GICR_IPRIORITYRN_CORE1__GICR_IPRIORITYRN__MASK    0xffffffff

#define GIC_WRAP__GICR_IPRIORITYRN_CORE1__GICR_IPRIORITYRN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_ICFGR0_CORE1
// Interrupt Configuration Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sgi : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICFGR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_ICFGR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070C00ULL)
#define GIC_WRAP__GICR_ICFGR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ICFGR0_CORE1__SGI__SHIFT    0

#define GIC_WRAP__GICR_ICFGR0_CORE1__SGI__MASK    0xffffffff

#define GIC_WRAP__GICR_ICFGR0_CORE1__SGI__POR_VALUE    0xAAAAAAAA


///////////////////////////////////////////////////////
// Register: GICR_ICFGR1_CORE1
// Interrupt Configuration Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ppi : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_ICFGR1_CORE1__ACC_T;

#define GIC_WRAP__GICR_ICFGR1_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070C04ULL)
#define GIC_WRAP__GICR_ICFGR1_CORE1__NUM  0x1

#define GIC_WRAP__GICR_ICFGR1_CORE1__PPI__SHIFT    0

#define GIC_WRAP__GICR_ICFGR1_CORE1__PPI__MASK    0xffffffff

#define GIC_WRAP__GICR_ICFGR1_CORE1__PPI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_IGRPMODR0_CORE1
// Interrupt Group Modifier Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_igrpmodr0 : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_IGRPMODR0_CORE1__ACC_T;

#define GIC_WRAP__GICR_IGRPMODR0_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070D00ULL)
#define GIC_WRAP__GICR_IGRPMODR0_CORE1__NUM  0x1

#define GIC_WRAP__GICR_IGRPMODR0_CORE1__GICR_IGRPMODR0__SHIFT    0

#define GIC_WRAP__GICR_IGRPMODR0_CORE1__GICR_IGRPMODR0__MASK    0xffffffff

#define GIC_WRAP__GICR_IGRPMODR0_CORE1__GICR_IGRPMODR0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_NSACR_CORE1
// Non-secure Access Control Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_nsacr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_NSACR_CORE1__ACC_T;

#define GIC_WRAP__GICR_NSACR_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x070E00ULL)
#define GIC_WRAP__GICR_NSACR_CORE1__NUM  0x1

#define GIC_WRAP__GICR_NSACR_CORE1__GICR_NSACR__SHIFT    0

#define GIC_WRAP__GICR_NSACR_CORE1__GICR_NSACR__MASK    0xffffffff

#define GIC_WRAP__GICR_NSACR_CORE1__GICR_NSACR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_MISCSTATUSR_CORE1
// Miscellaneous Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_miscstatusr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_MISCSTATUSR_CORE1__ACC_T;

#define GIC_WRAP__GICR_MISCSTATUSR_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x07C000ULL)
#define GIC_WRAP__GICR_MISCSTATUSR_CORE1__NUM  0x1

#define GIC_WRAP__GICR_MISCSTATUSR_CORE1__GICR_MISCSTATUSR__SHIFT    0

#define GIC_WRAP__GICR_MISCSTATUSR_CORE1__GICR_MISCSTATUSR__MASK    0xffffffff

#define GIC_WRAP__GICR_MISCSTATUSR_CORE1__GICR_MISCSTATUSR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICR_PPISR_CORE1
// Private Peripheral Interrupt Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicr_ppisr : 32;
    };
    unsigned reg;
} GIC_WRAP__GICR_PPISR_CORE1__ACC_T;

#define GIC_WRAP__GICR_PPISR_CORE1__ADDR (GIC_WRAP__BASE_ADDR + 0x07C080ULL)
#define GIC_WRAP__GICR_PPISR_CORE1__NUM  0x1

#define GIC_WRAP__GICR_PPISR_CORE1__GICR_PPISR__SHIFT    0

#define GIC_WRAP__GICR_PPISR_CORE1__GICR_PPISR__MASK    0xffffffff

#define GIC_WRAP__GICR_PPISR_CORE1__GICR_PPISR__POR_VALUE    0x0



#define GPIO__BASE_ADDR 0xF8411000ULL

///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_BLK0
// Port A data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_BLK0__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_BLK0__ADDR (GPIO__BASE_ADDR + 0x0ULL)
#define GPIO__GPIO_SWPORTA_DR_BLK0__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_BLK0__GPIO_SWPORTA_DR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_BLK0__GPIO_SWPORTA_DR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_BLK0__GPIO_SWPORTA_DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_BLK0
// Port A Data Direction Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_BLK0__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_BLK0__ADDR (GPIO__BASE_ADDR + 0x4ULL)
#define GPIO__GPIO_SWPORTA_DDR_BLK0__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_BLK0__GPIO_SWPORTA_DDR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_BLK0__GPIO_SWPORTA_DDR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_BLK0__GPIO_SWPORTA_DDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_CLR_BLK0
// Data clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_CLR_BLK0__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x8ULL)
#define GPIO__GPIO_SWPORTA_DR_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK0__GPIO_SWPORTA_DR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK0__GPIO_SWPORTA_DR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK0__GPIO_SWPORTA_DR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_CLR_BLK0
// Data Direction clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_CLR_BLK0__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0xCULL)
#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK0__GPIO_SWPORTA_DDR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK0__GPIO_SWPORTA_DDR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK0__GPIO_SWPORTA_DDR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_CLR_BLK0
// Interrupt enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_CLR_BLK0__ACC_T;

#define GPIO__GPIO_INTEN_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x10ULL)
#define GPIO__GPIO_INTEN_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_INTEN_CLR_BLK0__GPIO_INTEN_CLR__SHIFT    0

#define GPIO__GPIO_INTEN_CLR_BLK0__GPIO_INTEN_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTEN_CLR_BLK0__GPIO_INTEN_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_CLR_BLK0
// Interrupt mask clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_CLR_BLK0__ACC_T;

#define GPIO__GPIO_INTMASK_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x14ULL)
#define GPIO__GPIO_INTMASK_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_INTMASK_CLR_BLK0__GPIO_INTMASK_CLR__SHIFT    0

#define GPIO__GPIO_INTMASK_CLR_BLK0__GPIO_INTMASK_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_CLR_BLK0__GPIO_INTMASK_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_CLR_BLK0
// Interrupt level clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK0__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x18ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK0__GPIO_INTTYPE_LEVEL_CLR__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK0__GPIO_INTTYPE_LEVEL_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK0__GPIO_INTTYPE_LEVEL_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_CLR_BLK0
// Interrupt polarity clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_CLR_BLK0__ACC_T;

#define GPIO__GPIO_INT_POLARITY_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x1CULL)
#define GPIO__GPIO_INT_POLARITY_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_CLR_BLK0__GPIO_INT_POLARITY_CLR__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_CLR_BLK0__GPIO_INT_POLARITY_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_CLR_BLK0__GPIO_INT_POLARITY_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_CLR_BLK0
// Debounce enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_CLR_BLK0__ACC_T;

#define GPIO__GPIO_DEBOUNCE_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x20ULL)
#define GPIO__GPIO_DEBOUNCE_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_CLR_BLK0__GPIO_DEBOUNCE_CLR__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_CLR_BLK0__GPIO_DEBOUNCE_CLR__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_CLR_BLK0__GPIO_DEBOUNCE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_CLR_BLK0
// Interrupt Both Edge type clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_CLR_BLK0__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK0__ADDR (GPIO__BASE_ADDR + 0x24ULL)
#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK0__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK0__GPIO_INT_BOTHEDGE_CLR__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK0__GPIO_INT_BOTHEDGE_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK0__GPIO_INT_BOTHEDGE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_BLK0
// Interrupt enable register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_BLK0__ACC_T;

#define GPIO__GPIO_INTEN_BLK0__ADDR (GPIO__BASE_ADDR + 0x30ULL)
#define GPIO__GPIO_INTEN_BLK0__NUM  0x1

#define GPIO__GPIO_INTEN_BLK0__GPIO_INTEN__SHIFT    0

#define GPIO__GPIO_INTEN_BLK0__GPIO_INTEN__MASK    0xffffffff

#define GPIO__GPIO_INTEN_BLK0__GPIO_INTEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_BLK0
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_BLK0__ACC_T;

#define GPIO__GPIO_INTMASK_BLK0__ADDR (GPIO__BASE_ADDR + 0x34ULL)
#define GPIO__GPIO_INTMASK_BLK0__NUM  0x1

#define GPIO__GPIO_INTMASK_BLK0__GPIO_INTMASK__SHIFT    0

#define GPIO__GPIO_INTMASK_BLK0__GPIO_INTMASK__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_BLK0__GPIO_INTMASK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_BLK0
// Interrupt level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_BLK0__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_BLK0__ADDR (GPIO__BASE_ADDR + 0x38ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_BLK0__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_BLK0__GPIO_INTTYPE_LEVEL__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_BLK0__GPIO_INTTYPE_LEVEL__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_BLK0__GPIO_INTTYPE_LEVEL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_BLK0
// Interrupt polarity
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_BLK0__ACC_T;

#define GPIO__GPIO_INT_POLARITY_BLK0__ADDR (GPIO__BASE_ADDR + 0x3CULL)
#define GPIO__GPIO_INT_POLARITY_BLK0__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_BLK0__GPIO_INT_POLARITY__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_BLK0__GPIO_INT_POLARITY__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_BLK0__GPIO_INT_POLARITY__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTSTATUS_BLK0
// Interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTSTATUS_BLK0__ACC_T;

#define GPIO__GPIO_INTSTATUS_BLK0__ADDR (GPIO__BASE_ADDR + 0x40ULL)
#define GPIO__GPIO_INTSTATUS_BLK0__NUM  0x1

#define GPIO__GPIO_INTSTATUS_BLK0__GPIO_INTSTATUS__SHIFT    0

#define GPIO__GPIO_INTSTATUS_BLK0__GPIO_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_INTSTATUS_BLK0__GPIO_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_RAW_INTSTATUS_BLK0
// Raw interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_raw_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_RAW_INTSTATUS_BLK0__ACC_T;

#define GPIO__GPIO_RAW_INTSTATUS_BLK0__ADDR (GPIO__BASE_ADDR + 0x44ULL)
#define GPIO__GPIO_RAW_INTSTATUS_BLK0__NUM  0x1

#define GPIO__GPIO_RAW_INTSTATUS_BLK0__GPIO_RAW_INTSTATUS__SHIFT    0

#define GPIO__GPIO_RAW_INTSTATUS_BLK0__GPIO_RAW_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_RAW_INTSTATUS_BLK0__GPIO_RAW_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_BLK0
// Debounce enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_BLK0__ACC_T;

#define GPIO__GPIO_DEBOUNCE_BLK0__ADDR (GPIO__BASE_ADDR + 0x48ULL)
#define GPIO__GPIO_DEBOUNCE_BLK0__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_BLK0__GPIO_DEBOUNCE__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_BLK0__GPIO_DEBOUNCE__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_BLK0__GPIO_DEBOUNCE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_PORTA_EOI_BLK0
// Port A clear interrupt register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_porta_eoi : 32;
    };
    unsigned reg;
} GPIO__GPIO_PORTA_EOI_BLK0__ACC_T;

#define GPIO__GPIO_PORTA_EOI_BLK0__ADDR (GPIO__BASE_ADDR + 0x4CULL)
#define GPIO__GPIO_PORTA_EOI_BLK0__NUM  0x1

#define GPIO__GPIO_PORTA_EOI_BLK0__GPIO_PORTA_EOI__SHIFT    0

#define GPIO__GPIO_PORTA_EOI_BLK0__GPIO_PORTA_EOI__MASK    0xffffffff

#define GPIO__GPIO_PORTA_EOI_BLK0__GPIO_PORTA_EOI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_EXT_PORTA_BLK0
// External port A register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ext_porta : 32;
    };
    unsigned reg;
} GPIO__GPIO_EXT_PORTA_BLK0__ACC_T;

#define GPIO__GPIO_EXT_PORTA_BLK0__ADDR (GPIO__BASE_ADDR + 0x50ULL)
#define GPIO__GPIO_EXT_PORTA_BLK0__NUM  0x1

#define GPIO__GPIO_EXT_PORTA_BLK0__GPIO_EXT_PORTA__SHIFT    0

#define GPIO__GPIO_EXT_PORTA_BLK0__GPIO_EXT_PORTA__MASK    0xffffffff

#define GPIO__GPIO_EXT_PORTA_BLK0__GPIO_EXT_PORTA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_LS_SYNC_BLK0
// Synchronization level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ls_sync : 1;
        unsigned rsvd_gpio_ls_sync : 31;
    };
    unsigned reg;
} GPIO__GPIO_LS_SYNC_BLK0__ACC_T;

#define GPIO__GPIO_LS_SYNC_BLK0__ADDR (GPIO__BASE_ADDR + 0x60ULL)
#define GPIO__GPIO_LS_SYNC_BLK0__NUM  0x1

#define GPIO__GPIO_LS_SYNC_BLK0__GPIO_LS_SYNC__SHIFT    0
#define GPIO__GPIO_LS_SYNC_BLK0__RSVD_GPIO_LS_SYNC__SHIFT    1

#define GPIO__GPIO_LS_SYNC_BLK0__GPIO_LS_SYNC__MASK    0x00000001
#define GPIO__GPIO_LS_SYNC_BLK0__RSVD_GPIO_LS_SYNC__MASK    0xfffffffe

#define GPIO__GPIO_LS_SYNC_BLK0__GPIO_LS_SYNC__POR_VALUE    0x0
#define GPIO__GPIO_LS_SYNC_BLK0__RSVD_GPIO_LS_SYNC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_ID_CODE_BLK0
// GPIO ID code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_ID_CODE_BLK0__ACC_T;

#define GPIO__GPIO_ID_CODE_BLK0__ADDR (GPIO__BASE_ADDR + 0x64ULL)
#define GPIO__GPIO_ID_CODE_BLK0__NUM  0x1

#define GPIO__GPIO_ID_CODE_BLK0__GPIO_ID_CODE__SHIFT    0

#define GPIO__GPIO_ID_CODE_BLK0__GPIO_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_ID_CODE_BLK0__GPIO_ID_CODE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_BLK0
// Interrupt Both Edge type
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_BLK0__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_BLK0__ADDR (GPIO__BASE_ADDR + 0x68ULL)
#define GPIO__GPIO_INT_BOTHEDGE_BLK0__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_BLK0__GPIO_INT_BOTHEDGE__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_BLK0__GPIO_INT_BOTHEDGE__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_BLK0__GPIO_INT_BOTHEDGE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_VER_ID_CODE_BLK0
// GPIO Component Version
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ver_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_VER_ID_CODE_BLK0__ACC_T;

#define GPIO__GPIO_VER_ID_CODE_BLK0__ADDR (GPIO__BASE_ADDR + 0x6CULL)
#define GPIO__GPIO_VER_ID_CODE_BLK0__NUM  0x1

#define GPIO__GPIO_VER_ID_CODE_BLK0__GPIO_VER_ID_CODE__SHIFT    0

#define GPIO__GPIO_VER_ID_CODE_BLK0__GPIO_VER_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_VER_ID_CODE_BLK0__GPIO_VER_ID_CODE__POR_VALUE    0x3231322a


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG2_BLK0
// GPIO Configuration Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned encoded_id_pwidth_a : 5;
        unsigned encoded_id_pwidth_b : 5;
        unsigned encoded_id_pwidth_c : 5;
        unsigned encoded_id_pwidth_d : 5;
        unsigned rsvd_gpio_config_reg2 : 12;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG2_BLK0__ACC_T;

#define GPIO__GPIO_CONFIG_REG2_BLK0__ADDR (GPIO__BASE_ADDR + 0x70ULL)
#define GPIO__GPIO_CONFIG_REG2_BLK0__NUM  0x1

#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_A__SHIFT    0
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_B__SHIFT    5
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_C__SHIFT    10
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_D__SHIFT    15
#define GPIO__GPIO_CONFIG_REG2_BLK0__RSVD_GPIO_CONFIG_REG2__SHIFT    20

#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_A__MASK    0x0000001f
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_B__MASK    0x000003e0
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_C__MASK    0x00007c00
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_D__MASK    0x000f8000
#define GPIO__GPIO_CONFIG_REG2_BLK0__RSVD_GPIO_CONFIG_REG2__MASK    0xfff00000

#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_A__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_B__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_C__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK0__ENCODED_ID_PWIDTH_D__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK0__RSVD_GPIO_CONFIG_REG2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG1_BLK0
// GPIO Configuration Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apb_data_width : 2;
        unsigned num_ports : 2;
        unsigned porta_single_ctl : 1;
        unsigned portb_single_ctl : 1;
        unsigned portc_single_ctl : 1;
        unsigned portd_single_ctl : 1;
        unsigned hw_porta : 1;
        unsigned hw_portb : 1;
        unsigned hw_portc : 1;
        unsigned hw_portd : 1;
        unsigned porta_intr : 1;
        unsigned debounce : 1;
        unsigned add_encoded_params : 1;
        unsigned gpio_id : 1;
        unsigned encoded_id_width : 5;
        unsigned interrupt_both_edge_type : 1;
        unsigned rsvd_gpio_config_reg1 : 10;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG1_BLK0__ACC_T;

#define GPIO__GPIO_CONFIG_REG1_BLK0__ADDR (GPIO__BASE_ADDR + 0x74ULL)
#define GPIO__GPIO_CONFIG_REG1_BLK0__NUM  0x1

#define GPIO__GPIO_CONFIG_REG1_BLK0__APB_DATA_WIDTH__SHIFT    0
#define GPIO__GPIO_CONFIG_REG1_BLK0__NUM_PORTS__SHIFT    2
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTA_SINGLE_CTL__SHIFT    4
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTB_SINGLE_CTL__SHIFT    5
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTC_SINGLE_CTL__SHIFT    6
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTD_SINGLE_CTL__SHIFT    7
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTA__SHIFT    8
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTB__SHIFT    9
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTC__SHIFT    10
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTD__SHIFT    11
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTA_INTR__SHIFT    12
#define GPIO__GPIO_CONFIG_REG1_BLK0__DEBOUNCE__SHIFT    13
#define GPIO__GPIO_CONFIG_REG1_BLK0__ADD_ENCODED_PARAMS__SHIFT    14
#define GPIO__GPIO_CONFIG_REG1_BLK0__GPIO_ID__SHIFT    15
#define GPIO__GPIO_CONFIG_REG1_BLK0__ENCODED_ID_WIDTH__SHIFT    16
#define GPIO__GPIO_CONFIG_REG1_BLK0__INTERRUPT_BOTH_EDGE_TYPE__SHIFT    21
#define GPIO__GPIO_CONFIG_REG1_BLK0__RSVD_GPIO_CONFIG_REG1__SHIFT    22

#define GPIO__GPIO_CONFIG_REG1_BLK0__APB_DATA_WIDTH__MASK    0x00000003
#define GPIO__GPIO_CONFIG_REG1_BLK0__NUM_PORTS__MASK    0x0000000c
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTA_SINGLE_CTL__MASK    0x00000010
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTB_SINGLE_CTL__MASK    0x00000020
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTC_SINGLE_CTL__MASK    0x00000040
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTD_SINGLE_CTL__MASK    0x00000080
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTA__MASK    0x00000100
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTB__MASK    0x00000200
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTC__MASK    0x00000400
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTD__MASK    0x00000800
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTA_INTR__MASK    0x00001000
#define GPIO__GPIO_CONFIG_REG1_BLK0__DEBOUNCE__MASK    0x00002000
#define GPIO__GPIO_CONFIG_REG1_BLK0__ADD_ENCODED_PARAMS__MASK    0x00004000
#define GPIO__GPIO_CONFIG_REG1_BLK0__GPIO_ID__MASK    0x00008000
#define GPIO__GPIO_CONFIG_REG1_BLK0__ENCODED_ID_WIDTH__MASK    0x001f0000
#define GPIO__GPIO_CONFIG_REG1_BLK0__INTERRUPT_BOTH_EDGE_TYPE__MASK    0x00200000
#define GPIO__GPIO_CONFIG_REG1_BLK0__RSVD_GPIO_CONFIG_REG1__MASK    0xffc00000

#define GPIO__GPIO_CONFIG_REG1_BLK0__APB_DATA_WIDTH__POR_VALUE    0x2
#define GPIO__GPIO_CONFIG_REG1_BLK0__NUM_PORTS__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTA_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTB_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTC_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTD_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTA__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTB__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTC__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK0__HW_PORTD__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK0__PORTA_INTR__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__DEBOUNCE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__GPIO_ID__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__ENCODED_ID_WIDTH__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG1_BLK0__INTERRUPT_BOTH_EDGE_TYPE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK0__RSVD_GPIO_CONFIG_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_BLK1
// Port A data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_BLK1__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_BLK1__ADDR (GPIO__BASE_ADDR + 0x100ULL)
#define GPIO__GPIO_SWPORTA_DR_BLK1__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_BLK1__GPIO_SWPORTA_DR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_BLK1__GPIO_SWPORTA_DR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_BLK1__GPIO_SWPORTA_DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_BLK1
// Port A Data Direction Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_BLK1__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_BLK1__ADDR (GPIO__BASE_ADDR + 0x104ULL)
#define GPIO__GPIO_SWPORTA_DDR_BLK1__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_BLK1__GPIO_SWPORTA_DDR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_BLK1__GPIO_SWPORTA_DDR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_BLK1__GPIO_SWPORTA_DDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_CLR_BLK1
// Data clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_CLR_BLK1__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x108ULL)
#define GPIO__GPIO_SWPORTA_DR_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK1__GPIO_SWPORTA_DR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK1__GPIO_SWPORTA_DR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK1__GPIO_SWPORTA_DR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_CLR_BLK1
// Data Direction clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_CLR_BLK1__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x10CULL)
#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK1__GPIO_SWPORTA_DDR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK1__GPIO_SWPORTA_DDR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK1__GPIO_SWPORTA_DDR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_CLR_BLK1
// Interrupt enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_CLR_BLK1__ACC_T;

#define GPIO__GPIO_INTEN_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x110ULL)
#define GPIO__GPIO_INTEN_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_INTEN_CLR_BLK1__GPIO_INTEN_CLR__SHIFT    0

#define GPIO__GPIO_INTEN_CLR_BLK1__GPIO_INTEN_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTEN_CLR_BLK1__GPIO_INTEN_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_CLR_BLK1
// Interrupt mask clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_CLR_BLK1__ACC_T;

#define GPIO__GPIO_INTMASK_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x114ULL)
#define GPIO__GPIO_INTMASK_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_INTMASK_CLR_BLK1__GPIO_INTMASK_CLR__SHIFT    0

#define GPIO__GPIO_INTMASK_CLR_BLK1__GPIO_INTMASK_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_CLR_BLK1__GPIO_INTMASK_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_CLR_BLK1
// Interrupt level clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK1__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x118ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK1__GPIO_INTTYPE_LEVEL_CLR__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK1__GPIO_INTTYPE_LEVEL_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK1__GPIO_INTTYPE_LEVEL_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_CLR_BLK1
// Interrupt polarity clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_CLR_BLK1__ACC_T;

#define GPIO__GPIO_INT_POLARITY_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x11CULL)
#define GPIO__GPIO_INT_POLARITY_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_CLR_BLK1__GPIO_INT_POLARITY_CLR__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_CLR_BLK1__GPIO_INT_POLARITY_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_CLR_BLK1__GPIO_INT_POLARITY_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_CLR_BLK1
// Debounce enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_CLR_BLK1__ACC_T;

#define GPIO__GPIO_DEBOUNCE_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x120ULL)
#define GPIO__GPIO_DEBOUNCE_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_CLR_BLK1__GPIO_DEBOUNCE_CLR__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_CLR_BLK1__GPIO_DEBOUNCE_CLR__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_CLR_BLK1__GPIO_DEBOUNCE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_CLR_BLK1
// Interrupt Both Edge type clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_CLR_BLK1__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK1__ADDR (GPIO__BASE_ADDR + 0x124ULL)
#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK1__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK1__GPIO_INT_BOTHEDGE_CLR__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK1__GPIO_INT_BOTHEDGE_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK1__GPIO_INT_BOTHEDGE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_BLK1
// Interrupt enable register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_BLK1__ACC_T;

#define GPIO__GPIO_INTEN_BLK1__ADDR (GPIO__BASE_ADDR + 0x130ULL)
#define GPIO__GPIO_INTEN_BLK1__NUM  0x1

#define GPIO__GPIO_INTEN_BLK1__GPIO_INTEN__SHIFT    0

#define GPIO__GPIO_INTEN_BLK1__GPIO_INTEN__MASK    0xffffffff

#define GPIO__GPIO_INTEN_BLK1__GPIO_INTEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_BLK1
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_BLK1__ACC_T;

#define GPIO__GPIO_INTMASK_BLK1__ADDR (GPIO__BASE_ADDR + 0x134ULL)
#define GPIO__GPIO_INTMASK_BLK1__NUM  0x1

#define GPIO__GPIO_INTMASK_BLK1__GPIO_INTMASK__SHIFT    0

#define GPIO__GPIO_INTMASK_BLK1__GPIO_INTMASK__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_BLK1__GPIO_INTMASK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_BLK1
// Interrupt level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_BLK1__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_BLK1__ADDR (GPIO__BASE_ADDR + 0x138ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_BLK1__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_BLK1__GPIO_INTTYPE_LEVEL__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_BLK1__GPIO_INTTYPE_LEVEL__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_BLK1__GPIO_INTTYPE_LEVEL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_BLK1
// Interrupt polarity
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_BLK1__ACC_T;

#define GPIO__GPIO_INT_POLARITY_BLK1__ADDR (GPIO__BASE_ADDR + 0x13CULL)
#define GPIO__GPIO_INT_POLARITY_BLK1__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_BLK1__GPIO_INT_POLARITY__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_BLK1__GPIO_INT_POLARITY__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_BLK1__GPIO_INT_POLARITY__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTSTATUS_BLK1
// Interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTSTATUS_BLK1__ACC_T;

#define GPIO__GPIO_INTSTATUS_BLK1__ADDR (GPIO__BASE_ADDR + 0x140ULL)
#define GPIO__GPIO_INTSTATUS_BLK1__NUM  0x1

#define GPIO__GPIO_INTSTATUS_BLK1__GPIO_INTSTATUS__SHIFT    0

#define GPIO__GPIO_INTSTATUS_BLK1__GPIO_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_INTSTATUS_BLK1__GPIO_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_RAW_INTSTATUS_BLK1
// Raw interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_raw_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_RAW_INTSTATUS_BLK1__ACC_T;

#define GPIO__GPIO_RAW_INTSTATUS_BLK1__ADDR (GPIO__BASE_ADDR + 0x144ULL)
#define GPIO__GPIO_RAW_INTSTATUS_BLK1__NUM  0x1

#define GPIO__GPIO_RAW_INTSTATUS_BLK1__GPIO_RAW_INTSTATUS__SHIFT    0

#define GPIO__GPIO_RAW_INTSTATUS_BLK1__GPIO_RAW_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_RAW_INTSTATUS_BLK1__GPIO_RAW_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_BLK1
// Debounce enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_BLK1__ACC_T;

#define GPIO__GPIO_DEBOUNCE_BLK1__ADDR (GPIO__BASE_ADDR + 0x148ULL)
#define GPIO__GPIO_DEBOUNCE_BLK1__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_BLK1__GPIO_DEBOUNCE__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_BLK1__GPIO_DEBOUNCE__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_BLK1__GPIO_DEBOUNCE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_PORTA_EOI_BLK1
// Port A clear interrupt register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_porta_eoi : 32;
    };
    unsigned reg;
} GPIO__GPIO_PORTA_EOI_BLK1__ACC_T;

#define GPIO__GPIO_PORTA_EOI_BLK1__ADDR (GPIO__BASE_ADDR + 0x14CULL)
#define GPIO__GPIO_PORTA_EOI_BLK1__NUM  0x1

#define GPIO__GPIO_PORTA_EOI_BLK1__GPIO_PORTA_EOI__SHIFT    0

#define GPIO__GPIO_PORTA_EOI_BLK1__GPIO_PORTA_EOI__MASK    0xffffffff

#define GPIO__GPIO_PORTA_EOI_BLK1__GPIO_PORTA_EOI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_EXT_PORTA_BLK1
// External port A register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ext_porta : 32;
    };
    unsigned reg;
} GPIO__GPIO_EXT_PORTA_BLK1__ACC_T;

#define GPIO__GPIO_EXT_PORTA_BLK1__ADDR (GPIO__BASE_ADDR + 0x150ULL)
#define GPIO__GPIO_EXT_PORTA_BLK1__NUM  0x1

#define GPIO__GPIO_EXT_PORTA_BLK1__GPIO_EXT_PORTA__SHIFT    0

#define GPIO__GPIO_EXT_PORTA_BLK1__GPIO_EXT_PORTA__MASK    0xffffffff

#define GPIO__GPIO_EXT_PORTA_BLK1__GPIO_EXT_PORTA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_LS_SYNC_BLK1
// Synchronization level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ls_sync : 1;
        unsigned rsvd_gpio_ls_sync : 31;
    };
    unsigned reg;
} GPIO__GPIO_LS_SYNC_BLK1__ACC_T;

#define GPIO__GPIO_LS_SYNC_BLK1__ADDR (GPIO__BASE_ADDR + 0x160ULL)
#define GPIO__GPIO_LS_SYNC_BLK1__NUM  0x1

#define GPIO__GPIO_LS_SYNC_BLK1__GPIO_LS_SYNC__SHIFT    0
#define GPIO__GPIO_LS_SYNC_BLK1__RSVD_GPIO_LS_SYNC__SHIFT    1

#define GPIO__GPIO_LS_SYNC_BLK1__GPIO_LS_SYNC__MASK    0x00000001
#define GPIO__GPIO_LS_SYNC_BLK1__RSVD_GPIO_LS_SYNC__MASK    0xfffffffe

#define GPIO__GPIO_LS_SYNC_BLK1__GPIO_LS_SYNC__POR_VALUE    0x0
#define GPIO__GPIO_LS_SYNC_BLK1__RSVD_GPIO_LS_SYNC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_ID_CODE_BLK1
// GPIO ID code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_ID_CODE_BLK1__ACC_T;

#define GPIO__GPIO_ID_CODE_BLK1__ADDR (GPIO__BASE_ADDR + 0x164ULL)
#define GPIO__GPIO_ID_CODE_BLK1__NUM  0x1

#define GPIO__GPIO_ID_CODE_BLK1__GPIO_ID_CODE__SHIFT    0

#define GPIO__GPIO_ID_CODE_BLK1__GPIO_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_ID_CODE_BLK1__GPIO_ID_CODE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_BLK1
// Interrupt Both Edge type
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_BLK1__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_BLK1__ADDR (GPIO__BASE_ADDR + 0x168ULL)
#define GPIO__GPIO_INT_BOTHEDGE_BLK1__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_BLK1__GPIO_INT_BOTHEDGE__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_BLK1__GPIO_INT_BOTHEDGE__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_BLK1__GPIO_INT_BOTHEDGE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_VER_ID_CODE_BLK1
// GPIO Component Version
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ver_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_VER_ID_CODE_BLK1__ACC_T;

#define GPIO__GPIO_VER_ID_CODE_BLK1__ADDR (GPIO__BASE_ADDR + 0x16CULL)
#define GPIO__GPIO_VER_ID_CODE_BLK1__NUM  0x1

#define GPIO__GPIO_VER_ID_CODE_BLK1__GPIO_VER_ID_CODE__SHIFT    0

#define GPIO__GPIO_VER_ID_CODE_BLK1__GPIO_VER_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_VER_ID_CODE_BLK1__GPIO_VER_ID_CODE__POR_VALUE    0x3231322a


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG2_BLK1
// GPIO Configuration Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned encoded_id_pwidth_a : 5;
        unsigned encoded_id_pwidth_b : 5;
        unsigned encoded_id_pwidth_c : 5;
        unsigned encoded_id_pwidth_d : 5;
        unsigned rsvd_gpio_config_reg2 : 12;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG2_BLK1__ACC_T;

#define GPIO__GPIO_CONFIG_REG2_BLK1__ADDR (GPIO__BASE_ADDR + 0x170ULL)
#define GPIO__GPIO_CONFIG_REG2_BLK1__NUM  0x1

#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_A__SHIFT    0
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_B__SHIFT    5
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_C__SHIFT    10
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_D__SHIFT    15
#define GPIO__GPIO_CONFIG_REG2_BLK1__RSVD_GPIO_CONFIG_REG2__SHIFT    20

#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_A__MASK    0x0000001f
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_B__MASK    0x000003e0
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_C__MASK    0x00007c00
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_D__MASK    0x000f8000
#define GPIO__GPIO_CONFIG_REG2_BLK1__RSVD_GPIO_CONFIG_REG2__MASK    0xfff00000

#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_A__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_B__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_C__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK1__ENCODED_ID_PWIDTH_D__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK1__RSVD_GPIO_CONFIG_REG2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG1_BLK1
// GPIO Configuration Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apb_data_width : 2;
        unsigned num_ports : 2;
        unsigned porta_single_ctl : 1;
        unsigned portb_single_ctl : 1;
        unsigned portc_single_ctl : 1;
        unsigned portd_single_ctl : 1;
        unsigned hw_porta : 1;
        unsigned hw_portb : 1;
        unsigned hw_portc : 1;
        unsigned hw_portd : 1;
        unsigned porta_intr : 1;
        unsigned debounce : 1;
        unsigned add_encoded_params : 1;
        unsigned gpio_id : 1;
        unsigned encoded_id_width : 5;
        unsigned interrupt_both_edge_type : 1;
        unsigned rsvd_gpio_config_reg1 : 10;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG1_BLK1__ACC_T;

#define GPIO__GPIO_CONFIG_REG1_BLK1__ADDR (GPIO__BASE_ADDR + 0x174ULL)
#define GPIO__GPIO_CONFIG_REG1_BLK1__NUM  0x1

#define GPIO__GPIO_CONFIG_REG1_BLK1__APB_DATA_WIDTH__SHIFT    0
#define GPIO__GPIO_CONFIG_REG1_BLK1__NUM_PORTS__SHIFT    2
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTA_SINGLE_CTL__SHIFT    4
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTB_SINGLE_CTL__SHIFT    5
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTC_SINGLE_CTL__SHIFT    6
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTD_SINGLE_CTL__SHIFT    7
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTA__SHIFT    8
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTB__SHIFT    9
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTC__SHIFT    10
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTD__SHIFT    11
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTA_INTR__SHIFT    12
#define GPIO__GPIO_CONFIG_REG1_BLK1__DEBOUNCE__SHIFT    13
#define GPIO__GPIO_CONFIG_REG1_BLK1__ADD_ENCODED_PARAMS__SHIFT    14
#define GPIO__GPIO_CONFIG_REG1_BLK1__GPIO_ID__SHIFT    15
#define GPIO__GPIO_CONFIG_REG1_BLK1__ENCODED_ID_WIDTH__SHIFT    16
#define GPIO__GPIO_CONFIG_REG1_BLK1__INTERRUPT_BOTH_EDGE_TYPE__SHIFT    21
#define GPIO__GPIO_CONFIG_REG1_BLK1__RSVD_GPIO_CONFIG_REG1__SHIFT    22

#define GPIO__GPIO_CONFIG_REG1_BLK1__APB_DATA_WIDTH__MASK    0x00000003
#define GPIO__GPIO_CONFIG_REG1_BLK1__NUM_PORTS__MASK    0x0000000c
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTA_SINGLE_CTL__MASK    0x00000010
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTB_SINGLE_CTL__MASK    0x00000020
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTC_SINGLE_CTL__MASK    0x00000040
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTD_SINGLE_CTL__MASK    0x00000080
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTA__MASK    0x00000100
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTB__MASK    0x00000200
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTC__MASK    0x00000400
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTD__MASK    0x00000800
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTA_INTR__MASK    0x00001000
#define GPIO__GPIO_CONFIG_REG1_BLK1__DEBOUNCE__MASK    0x00002000
#define GPIO__GPIO_CONFIG_REG1_BLK1__ADD_ENCODED_PARAMS__MASK    0x00004000
#define GPIO__GPIO_CONFIG_REG1_BLK1__GPIO_ID__MASK    0x00008000
#define GPIO__GPIO_CONFIG_REG1_BLK1__ENCODED_ID_WIDTH__MASK    0x001f0000
#define GPIO__GPIO_CONFIG_REG1_BLK1__INTERRUPT_BOTH_EDGE_TYPE__MASK    0x00200000
#define GPIO__GPIO_CONFIG_REG1_BLK1__RSVD_GPIO_CONFIG_REG1__MASK    0xffc00000

#define GPIO__GPIO_CONFIG_REG1_BLK1__APB_DATA_WIDTH__POR_VALUE    0x2
#define GPIO__GPIO_CONFIG_REG1_BLK1__NUM_PORTS__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTA_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTB_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTC_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTD_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTA__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTB__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTC__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK1__HW_PORTD__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK1__PORTA_INTR__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__DEBOUNCE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__GPIO_ID__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__ENCODED_ID_WIDTH__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG1_BLK1__INTERRUPT_BOTH_EDGE_TYPE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK1__RSVD_GPIO_CONFIG_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_BLK2
// Port A data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_BLK2__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_BLK2__ADDR (GPIO__BASE_ADDR + 0x200ULL)
#define GPIO__GPIO_SWPORTA_DR_BLK2__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_BLK2__GPIO_SWPORTA_DR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_BLK2__GPIO_SWPORTA_DR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_BLK2__GPIO_SWPORTA_DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_BLK2
// Port A Data Direction Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_BLK2__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_BLK2__ADDR (GPIO__BASE_ADDR + 0x204ULL)
#define GPIO__GPIO_SWPORTA_DDR_BLK2__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_BLK2__GPIO_SWPORTA_DDR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_BLK2__GPIO_SWPORTA_DDR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_BLK2__GPIO_SWPORTA_DDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_CLR_BLK2
// Data clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_CLR_BLK2__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x208ULL)
#define GPIO__GPIO_SWPORTA_DR_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK2__GPIO_SWPORTA_DR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK2__GPIO_SWPORTA_DR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK2__GPIO_SWPORTA_DR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_CLR_BLK2
// Data Direction clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_CLR_BLK2__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x20CULL)
#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK2__GPIO_SWPORTA_DDR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK2__GPIO_SWPORTA_DDR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK2__GPIO_SWPORTA_DDR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_CLR_BLK2
// Interrupt enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_CLR_BLK2__ACC_T;

#define GPIO__GPIO_INTEN_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x210ULL)
#define GPIO__GPIO_INTEN_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_INTEN_CLR_BLK2__GPIO_INTEN_CLR__SHIFT    0

#define GPIO__GPIO_INTEN_CLR_BLK2__GPIO_INTEN_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTEN_CLR_BLK2__GPIO_INTEN_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_CLR_BLK2
// Interrupt mask clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_CLR_BLK2__ACC_T;

#define GPIO__GPIO_INTMASK_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x214ULL)
#define GPIO__GPIO_INTMASK_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_INTMASK_CLR_BLK2__GPIO_INTMASK_CLR__SHIFT    0

#define GPIO__GPIO_INTMASK_CLR_BLK2__GPIO_INTMASK_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_CLR_BLK2__GPIO_INTMASK_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_CLR_BLK2
// Interrupt level clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK2__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x218ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK2__GPIO_INTTYPE_LEVEL_CLR__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK2__GPIO_INTTYPE_LEVEL_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK2__GPIO_INTTYPE_LEVEL_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_CLR_BLK2
// Interrupt polarity clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_CLR_BLK2__ACC_T;

#define GPIO__GPIO_INT_POLARITY_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x21CULL)
#define GPIO__GPIO_INT_POLARITY_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_CLR_BLK2__GPIO_INT_POLARITY_CLR__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_CLR_BLK2__GPIO_INT_POLARITY_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_CLR_BLK2__GPIO_INT_POLARITY_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_CLR_BLK2
// Debounce enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_CLR_BLK2__ACC_T;

#define GPIO__GPIO_DEBOUNCE_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x220ULL)
#define GPIO__GPIO_DEBOUNCE_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_CLR_BLK2__GPIO_DEBOUNCE_CLR__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_CLR_BLK2__GPIO_DEBOUNCE_CLR__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_CLR_BLK2__GPIO_DEBOUNCE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_CLR_BLK2
// Interrupt Both Edge type clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_CLR_BLK2__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK2__ADDR (GPIO__BASE_ADDR + 0x224ULL)
#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK2__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK2__GPIO_INT_BOTHEDGE_CLR__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK2__GPIO_INT_BOTHEDGE_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK2__GPIO_INT_BOTHEDGE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_BLK2
// Interrupt enable register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_BLK2__ACC_T;

#define GPIO__GPIO_INTEN_BLK2__ADDR (GPIO__BASE_ADDR + 0x230ULL)
#define GPIO__GPIO_INTEN_BLK2__NUM  0x1

#define GPIO__GPIO_INTEN_BLK2__GPIO_INTEN__SHIFT    0

#define GPIO__GPIO_INTEN_BLK2__GPIO_INTEN__MASK    0xffffffff

#define GPIO__GPIO_INTEN_BLK2__GPIO_INTEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_BLK2
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_BLK2__ACC_T;

#define GPIO__GPIO_INTMASK_BLK2__ADDR (GPIO__BASE_ADDR + 0x234ULL)
#define GPIO__GPIO_INTMASK_BLK2__NUM  0x1

#define GPIO__GPIO_INTMASK_BLK2__GPIO_INTMASK__SHIFT    0

#define GPIO__GPIO_INTMASK_BLK2__GPIO_INTMASK__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_BLK2__GPIO_INTMASK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_BLK2
// Interrupt level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_BLK2__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_BLK2__ADDR (GPIO__BASE_ADDR + 0x238ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_BLK2__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_BLK2__GPIO_INTTYPE_LEVEL__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_BLK2__GPIO_INTTYPE_LEVEL__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_BLK2__GPIO_INTTYPE_LEVEL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_BLK2
// Interrupt polarity
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_BLK2__ACC_T;

#define GPIO__GPIO_INT_POLARITY_BLK2__ADDR (GPIO__BASE_ADDR + 0x23CULL)
#define GPIO__GPIO_INT_POLARITY_BLK2__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_BLK2__GPIO_INT_POLARITY__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_BLK2__GPIO_INT_POLARITY__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_BLK2__GPIO_INT_POLARITY__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTSTATUS_BLK2
// Interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTSTATUS_BLK2__ACC_T;

#define GPIO__GPIO_INTSTATUS_BLK2__ADDR (GPIO__BASE_ADDR + 0x240ULL)
#define GPIO__GPIO_INTSTATUS_BLK2__NUM  0x1

#define GPIO__GPIO_INTSTATUS_BLK2__GPIO_INTSTATUS__SHIFT    0

#define GPIO__GPIO_INTSTATUS_BLK2__GPIO_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_INTSTATUS_BLK2__GPIO_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_RAW_INTSTATUS_BLK2
// Raw interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_raw_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_RAW_INTSTATUS_BLK2__ACC_T;

#define GPIO__GPIO_RAW_INTSTATUS_BLK2__ADDR (GPIO__BASE_ADDR + 0x244ULL)
#define GPIO__GPIO_RAW_INTSTATUS_BLK2__NUM  0x1

#define GPIO__GPIO_RAW_INTSTATUS_BLK2__GPIO_RAW_INTSTATUS__SHIFT    0

#define GPIO__GPIO_RAW_INTSTATUS_BLK2__GPIO_RAW_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_RAW_INTSTATUS_BLK2__GPIO_RAW_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_BLK2
// Debounce enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_BLK2__ACC_T;

#define GPIO__GPIO_DEBOUNCE_BLK2__ADDR (GPIO__BASE_ADDR + 0x248ULL)
#define GPIO__GPIO_DEBOUNCE_BLK2__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_BLK2__GPIO_DEBOUNCE__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_BLK2__GPIO_DEBOUNCE__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_BLK2__GPIO_DEBOUNCE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_PORTA_EOI_BLK2
// Port A clear interrupt register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_porta_eoi : 32;
    };
    unsigned reg;
} GPIO__GPIO_PORTA_EOI_BLK2__ACC_T;

#define GPIO__GPIO_PORTA_EOI_BLK2__ADDR (GPIO__BASE_ADDR + 0x24CULL)
#define GPIO__GPIO_PORTA_EOI_BLK2__NUM  0x1

#define GPIO__GPIO_PORTA_EOI_BLK2__GPIO_PORTA_EOI__SHIFT    0

#define GPIO__GPIO_PORTA_EOI_BLK2__GPIO_PORTA_EOI__MASK    0xffffffff

#define GPIO__GPIO_PORTA_EOI_BLK2__GPIO_PORTA_EOI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_EXT_PORTA_BLK2
// External port A register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ext_porta : 32;
    };
    unsigned reg;
} GPIO__GPIO_EXT_PORTA_BLK2__ACC_T;

#define GPIO__GPIO_EXT_PORTA_BLK2__ADDR (GPIO__BASE_ADDR + 0x250ULL)
#define GPIO__GPIO_EXT_PORTA_BLK2__NUM  0x1

#define GPIO__GPIO_EXT_PORTA_BLK2__GPIO_EXT_PORTA__SHIFT    0

#define GPIO__GPIO_EXT_PORTA_BLK2__GPIO_EXT_PORTA__MASK    0xffffffff

#define GPIO__GPIO_EXT_PORTA_BLK2__GPIO_EXT_PORTA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_LS_SYNC_BLK2
// Synchronization level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ls_sync : 1;
        unsigned rsvd_gpio_ls_sync : 31;
    };
    unsigned reg;
} GPIO__GPIO_LS_SYNC_BLK2__ACC_T;

#define GPIO__GPIO_LS_SYNC_BLK2__ADDR (GPIO__BASE_ADDR + 0x260ULL)
#define GPIO__GPIO_LS_SYNC_BLK2__NUM  0x1

#define GPIO__GPIO_LS_SYNC_BLK2__GPIO_LS_SYNC__SHIFT    0
#define GPIO__GPIO_LS_SYNC_BLK2__RSVD_GPIO_LS_SYNC__SHIFT    1

#define GPIO__GPIO_LS_SYNC_BLK2__GPIO_LS_SYNC__MASK    0x00000001
#define GPIO__GPIO_LS_SYNC_BLK2__RSVD_GPIO_LS_SYNC__MASK    0xfffffffe

#define GPIO__GPIO_LS_SYNC_BLK2__GPIO_LS_SYNC__POR_VALUE    0x0
#define GPIO__GPIO_LS_SYNC_BLK2__RSVD_GPIO_LS_SYNC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_ID_CODE_BLK2
// GPIO ID code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_ID_CODE_BLK2__ACC_T;

#define GPIO__GPIO_ID_CODE_BLK2__ADDR (GPIO__BASE_ADDR + 0x264ULL)
#define GPIO__GPIO_ID_CODE_BLK2__NUM  0x1

#define GPIO__GPIO_ID_CODE_BLK2__GPIO_ID_CODE__SHIFT    0

#define GPIO__GPIO_ID_CODE_BLK2__GPIO_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_ID_CODE_BLK2__GPIO_ID_CODE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_BLK2
// Interrupt Both Edge type
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_BLK2__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_BLK2__ADDR (GPIO__BASE_ADDR + 0x268ULL)
#define GPIO__GPIO_INT_BOTHEDGE_BLK2__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_BLK2__GPIO_INT_BOTHEDGE__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_BLK2__GPIO_INT_BOTHEDGE__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_BLK2__GPIO_INT_BOTHEDGE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_VER_ID_CODE_BLK2
// GPIO Component Version
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ver_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_VER_ID_CODE_BLK2__ACC_T;

#define GPIO__GPIO_VER_ID_CODE_BLK2__ADDR (GPIO__BASE_ADDR + 0x26CULL)
#define GPIO__GPIO_VER_ID_CODE_BLK2__NUM  0x1

#define GPIO__GPIO_VER_ID_CODE_BLK2__GPIO_VER_ID_CODE__SHIFT    0

#define GPIO__GPIO_VER_ID_CODE_BLK2__GPIO_VER_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_VER_ID_CODE_BLK2__GPIO_VER_ID_CODE__POR_VALUE    0x3231322a


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG2_BLK2
// GPIO Configuration Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned encoded_id_pwidth_a : 5;
        unsigned encoded_id_pwidth_b : 5;
        unsigned encoded_id_pwidth_c : 5;
        unsigned encoded_id_pwidth_d : 5;
        unsigned rsvd_gpio_config_reg2 : 12;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG2_BLK2__ACC_T;

#define GPIO__GPIO_CONFIG_REG2_BLK2__ADDR (GPIO__BASE_ADDR + 0x270ULL)
#define GPIO__GPIO_CONFIG_REG2_BLK2__NUM  0x1

#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_A__SHIFT    0
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_B__SHIFT    5
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_C__SHIFT    10
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_D__SHIFT    15
#define GPIO__GPIO_CONFIG_REG2_BLK2__RSVD_GPIO_CONFIG_REG2__SHIFT    20

#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_A__MASK    0x0000001f
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_B__MASK    0x000003e0
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_C__MASK    0x00007c00
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_D__MASK    0x000f8000
#define GPIO__GPIO_CONFIG_REG2_BLK2__RSVD_GPIO_CONFIG_REG2__MASK    0xfff00000

#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_A__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_B__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_C__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK2__ENCODED_ID_PWIDTH_D__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK2__RSVD_GPIO_CONFIG_REG2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG1_BLK2
// GPIO Configuration Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apb_data_width : 2;
        unsigned num_ports : 2;
        unsigned porta_single_ctl : 1;
        unsigned portb_single_ctl : 1;
        unsigned portc_single_ctl : 1;
        unsigned portd_single_ctl : 1;
        unsigned hw_porta : 1;
        unsigned hw_portb : 1;
        unsigned hw_portc : 1;
        unsigned hw_portd : 1;
        unsigned porta_intr : 1;
        unsigned debounce : 1;
        unsigned add_encoded_params : 1;
        unsigned gpio_id : 1;
        unsigned encoded_id_width : 5;
        unsigned interrupt_both_edge_type : 1;
        unsigned rsvd_gpio_config_reg1 : 10;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG1_BLK2__ACC_T;

#define GPIO__GPIO_CONFIG_REG1_BLK2__ADDR (GPIO__BASE_ADDR + 0x274ULL)
#define GPIO__GPIO_CONFIG_REG1_BLK2__NUM  0x1

#define GPIO__GPIO_CONFIG_REG1_BLK2__APB_DATA_WIDTH__SHIFT    0
#define GPIO__GPIO_CONFIG_REG1_BLK2__NUM_PORTS__SHIFT    2
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTA_SINGLE_CTL__SHIFT    4
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTB_SINGLE_CTL__SHIFT    5
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTC_SINGLE_CTL__SHIFT    6
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTD_SINGLE_CTL__SHIFT    7
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTA__SHIFT    8
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTB__SHIFT    9
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTC__SHIFT    10
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTD__SHIFT    11
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTA_INTR__SHIFT    12
#define GPIO__GPIO_CONFIG_REG1_BLK2__DEBOUNCE__SHIFT    13
#define GPIO__GPIO_CONFIG_REG1_BLK2__ADD_ENCODED_PARAMS__SHIFT    14
#define GPIO__GPIO_CONFIG_REG1_BLK2__GPIO_ID__SHIFT    15
#define GPIO__GPIO_CONFIG_REG1_BLK2__ENCODED_ID_WIDTH__SHIFT    16
#define GPIO__GPIO_CONFIG_REG1_BLK2__INTERRUPT_BOTH_EDGE_TYPE__SHIFT    21
#define GPIO__GPIO_CONFIG_REG1_BLK2__RSVD_GPIO_CONFIG_REG1__SHIFT    22

#define GPIO__GPIO_CONFIG_REG1_BLK2__APB_DATA_WIDTH__MASK    0x00000003
#define GPIO__GPIO_CONFIG_REG1_BLK2__NUM_PORTS__MASK    0x0000000c
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTA_SINGLE_CTL__MASK    0x00000010
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTB_SINGLE_CTL__MASK    0x00000020
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTC_SINGLE_CTL__MASK    0x00000040
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTD_SINGLE_CTL__MASK    0x00000080
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTA__MASK    0x00000100
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTB__MASK    0x00000200
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTC__MASK    0x00000400
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTD__MASK    0x00000800
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTA_INTR__MASK    0x00001000
#define GPIO__GPIO_CONFIG_REG1_BLK2__DEBOUNCE__MASK    0x00002000
#define GPIO__GPIO_CONFIG_REG1_BLK2__ADD_ENCODED_PARAMS__MASK    0x00004000
#define GPIO__GPIO_CONFIG_REG1_BLK2__GPIO_ID__MASK    0x00008000
#define GPIO__GPIO_CONFIG_REG1_BLK2__ENCODED_ID_WIDTH__MASK    0x001f0000
#define GPIO__GPIO_CONFIG_REG1_BLK2__INTERRUPT_BOTH_EDGE_TYPE__MASK    0x00200000
#define GPIO__GPIO_CONFIG_REG1_BLK2__RSVD_GPIO_CONFIG_REG1__MASK    0xffc00000

#define GPIO__GPIO_CONFIG_REG1_BLK2__APB_DATA_WIDTH__POR_VALUE    0x2
#define GPIO__GPIO_CONFIG_REG1_BLK2__NUM_PORTS__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTA_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTB_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTC_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTD_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTA__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTB__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTC__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK2__HW_PORTD__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK2__PORTA_INTR__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__DEBOUNCE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__GPIO_ID__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__ENCODED_ID_WIDTH__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG1_BLK2__INTERRUPT_BOTH_EDGE_TYPE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK2__RSVD_GPIO_CONFIG_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_BLK3
// Port A data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_BLK3__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_BLK3__ADDR (GPIO__BASE_ADDR + 0x300ULL)
#define GPIO__GPIO_SWPORTA_DR_BLK3__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_BLK3__GPIO_SWPORTA_DR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_BLK3__GPIO_SWPORTA_DR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_BLK3__GPIO_SWPORTA_DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_BLK3
// Port A Data Direction Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_BLK3__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_BLK3__ADDR (GPIO__BASE_ADDR + 0x304ULL)
#define GPIO__GPIO_SWPORTA_DDR_BLK3__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_BLK3__GPIO_SWPORTA_DDR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_BLK3__GPIO_SWPORTA_DDR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_BLK3__GPIO_SWPORTA_DDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DR_CLR_BLK3
// Data clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_dr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DR_CLR_BLK3__ACC_T;

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x308ULL)
#define GPIO__GPIO_SWPORTA_DR_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK3__GPIO_SWPORTA_DR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK3__GPIO_SWPORTA_DR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DR_CLR_BLK3__GPIO_SWPORTA_DR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_SWPORTA_DDR_CLR_BLK3
// Data Direction clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_swporta_ddr_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_SWPORTA_DDR_CLR_BLK3__ACC_T;

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x30CULL)
#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK3__GPIO_SWPORTA_DDR_CLR__SHIFT    0

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK3__GPIO_SWPORTA_DDR_CLR__MASK    0xffffffff

#define GPIO__GPIO_SWPORTA_DDR_CLR_BLK3__GPIO_SWPORTA_DDR_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_CLR_BLK3
// Interrupt enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_CLR_BLK3__ACC_T;

#define GPIO__GPIO_INTEN_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x310ULL)
#define GPIO__GPIO_INTEN_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_INTEN_CLR_BLK3__GPIO_INTEN_CLR__SHIFT    0

#define GPIO__GPIO_INTEN_CLR_BLK3__GPIO_INTEN_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTEN_CLR_BLK3__GPIO_INTEN_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_CLR_BLK3
// Interrupt mask clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_CLR_BLK3__ACC_T;

#define GPIO__GPIO_INTMASK_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x314ULL)
#define GPIO__GPIO_INTMASK_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_INTMASK_CLR_BLK3__GPIO_INTMASK_CLR__SHIFT    0

#define GPIO__GPIO_INTMASK_CLR_BLK3__GPIO_INTMASK_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_CLR_BLK3__GPIO_INTMASK_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_CLR_BLK3
// Interrupt level clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK3__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x318ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK3__GPIO_INTTYPE_LEVEL_CLR__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK3__GPIO_INTTYPE_LEVEL_CLR__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_CLR_BLK3__GPIO_INTTYPE_LEVEL_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_CLR_BLK3
// Interrupt polarity clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_CLR_BLK3__ACC_T;

#define GPIO__GPIO_INT_POLARITY_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x31CULL)
#define GPIO__GPIO_INT_POLARITY_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_CLR_BLK3__GPIO_INT_POLARITY_CLR__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_CLR_BLK3__GPIO_INT_POLARITY_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_CLR_BLK3__GPIO_INT_POLARITY_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_CLR_BLK3
// Debounce enable clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_CLR_BLK3__ACC_T;

#define GPIO__GPIO_DEBOUNCE_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x320ULL)
#define GPIO__GPIO_DEBOUNCE_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_CLR_BLK3__GPIO_DEBOUNCE_CLR__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_CLR_BLK3__GPIO_DEBOUNCE_CLR__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_CLR_BLK3__GPIO_DEBOUNCE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_CLR_BLK3
// Interrupt Both Edge type clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge_clr : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_CLR_BLK3__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK3__ADDR (GPIO__BASE_ADDR + 0x324ULL)
#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK3__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK3__GPIO_INT_BOTHEDGE_CLR__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK3__GPIO_INT_BOTHEDGE_CLR__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_CLR_BLK3__GPIO_INT_BOTHEDGE_CLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTEN_BLK3
// Interrupt enable register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inten : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTEN_BLK3__ACC_T;

#define GPIO__GPIO_INTEN_BLK3__ADDR (GPIO__BASE_ADDR + 0x330ULL)
#define GPIO__GPIO_INTEN_BLK3__NUM  0x1

#define GPIO__GPIO_INTEN_BLK3__GPIO_INTEN__SHIFT    0

#define GPIO__GPIO_INTEN_BLK3__GPIO_INTEN__MASK    0xffffffff

#define GPIO__GPIO_INTEN_BLK3__GPIO_INTEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTMASK_BLK3
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intmask : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTMASK_BLK3__ACC_T;

#define GPIO__GPIO_INTMASK_BLK3__ADDR (GPIO__BASE_ADDR + 0x334ULL)
#define GPIO__GPIO_INTMASK_BLK3__NUM  0x1

#define GPIO__GPIO_INTMASK_BLK3__GPIO_INTMASK__SHIFT    0

#define GPIO__GPIO_INTMASK_BLK3__GPIO_INTMASK__MASK    0xffffffff

#define GPIO__GPIO_INTMASK_BLK3__GPIO_INTMASK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTTYPE_LEVEL_BLK3
// Interrupt level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_inttype_level : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTTYPE_LEVEL_BLK3__ACC_T;

#define GPIO__GPIO_INTTYPE_LEVEL_BLK3__ADDR (GPIO__BASE_ADDR + 0x338ULL)
#define GPIO__GPIO_INTTYPE_LEVEL_BLK3__NUM  0x1

#define GPIO__GPIO_INTTYPE_LEVEL_BLK3__GPIO_INTTYPE_LEVEL__SHIFT    0

#define GPIO__GPIO_INTTYPE_LEVEL_BLK3__GPIO_INTTYPE_LEVEL__MASK    0xffffffff

#define GPIO__GPIO_INTTYPE_LEVEL_BLK3__GPIO_INTTYPE_LEVEL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_POLARITY_BLK3
// Interrupt polarity
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_polarity : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_POLARITY_BLK3__ACC_T;

#define GPIO__GPIO_INT_POLARITY_BLK3__ADDR (GPIO__BASE_ADDR + 0x33CULL)
#define GPIO__GPIO_INT_POLARITY_BLK3__NUM  0x1

#define GPIO__GPIO_INT_POLARITY_BLK3__GPIO_INT_POLARITY__SHIFT    0

#define GPIO__GPIO_INT_POLARITY_BLK3__GPIO_INT_POLARITY__MASK    0xffffffff

#define GPIO__GPIO_INT_POLARITY_BLK3__GPIO_INT_POLARITY__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INTSTATUS_BLK3
// Interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_INTSTATUS_BLK3__ACC_T;

#define GPIO__GPIO_INTSTATUS_BLK3__ADDR (GPIO__BASE_ADDR + 0x340ULL)
#define GPIO__GPIO_INTSTATUS_BLK3__NUM  0x1

#define GPIO__GPIO_INTSTATUS_BLK3__GPIO_INTSTATUS__SHIFT    0

#define GPIO__GPIO_INTSTATUS_BLK3__GPIO_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_INTSTATUS_BLK3__GPIO_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_RAW_INTSTATUS_BLK3
// Raw interrupt status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_raw_intstatus : 32;
    };
    unsigned reg;
} GPIO__GPIO_RAW_INTSTATUS_BLK3__ACC_T;

#define GPIO__GPIO_RAW_INTSTATUS_BLK3__ADDR (GPIO__BASE_ADDR + 0x344ULL)
#define GPIO__GPIO_RAW_INTSTATUS_BLK3__NUM  0x1

#define GPIO__GPIO_RAW_INTSTATUS_BLK3__GPIO_RAW_INTSTATUS__SHIFT    0

#define GPIO__GPIO_RAW_INTSTATUS_BLK3__GPIO_RAW_INTSTATUS__MASK    0xffffffff

#define GPIO__GPIO_RAW_INTSTATUS_BLK3__GPIO_RAW_INTSTATUS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_DEBOUNCE_BLK3
// Debounce enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_debounce : 32;
    };
    unsigned reg;
} GPIO__GPIO_DEBOUNCE_BLK3__ACC_T;

#define GPIO__GPIO_DEBOUNCE_BLK3__ADDR (GPIO__BASE_ADDR + 0x348ULL)
#define GPIO__GPIO_DEBOUNCE_BLK3__NUM  0x1

#define GPIO__GPIO_DEBOUNCE_BLK3__GPIO_DEBOUNCE__SHIFT    0

#define GPIO__GPIO_DEBOUNCE_BLK3__GPIO_DEBOUNCE__MASK    0xffffffff

#define GPIO__GPIO_DEBOUNCE_BLK3__GPIO_DEBOUNCE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_PORTA_EOI_BLK3
// Port A clear interrupt register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_porta_eoi : 32;
    };
    unsigned reg;
} GPIO__GPIO_PORTA_EOI_BLK3__ACC_T;

#define GPIO__GPIO_PORTA_EOI_BLK3__ADDR (GPIO__BASE_ADDR + 0x34CULL)
#define GPIO__GPIO_PORTA_EOI_BLK3__NUM  0x1

#define GPIO__GPIO_PORTA_EOI_BLK3__GPIO_PORTA_EOI__SHIFT    0

#define GPIO__GPIO_PORTA_EOI_BLK3__GPIO_PORTA_EOI__MASK    0xffffffff

#define GPIO__GPIO_PORTA_EOI_BLK3__GPIO_PORTA_EOI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_EXT_PORTA_BLK3
// External port A register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ext_porta : 32;
    };
    unsigned reg;
} GPIO__GPIO_EXT_PORTA_BLK3__ACC_T;

#define GPIO__GPIO_EXT_PORTA_BLK3__ADDR (GPIO__BASE_ADDR + 0x350ULL)
#define GPIO__GPIO_EXT_PORTA_BLK3__NUM  0x1

#define GPIO__GPIO_EXT_PORTA_BLK3__GPIO_EXT_PORTA__SHIFT    0

#define GPIO__GPIO_EXT_PORTA_BLK3__GPIO_EXT_PORTA__MASK    0xffffffff

#define GPIO__GPIO_EXT_PORTA_BLK3__GPIO_EXT_PORTA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_LS_SYNC_BLK3
// Synchronization level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ls_sync : 1;
        unsigned rsvd_gpio_ls_sync : 31;
    };
    unsigned reg;
} GPIO__GPIO_LS_SYNC_BLK3__ACC_T;

#define GPIO__GPIO_LS_SYNC_BLK3__ADDR (GPIO__BASE_ADDR + 0x360ULL)
#define GPIO__GPIO_LS_SYNC_BLK3__NUM  0x1

#define GPIO__GPIO_LS_SYNC_BLK3__GPIO_LS_SYNC__SHIFT    0
#define GPIO__GPIO_LS_SYNC_BLK3__RSVD_GPIO_LS_SYNC__SHIFT    1

#define GPIO__GPIO_LS_SYNC_BLK3__GPIO_LS_SYNC__MASK    0x00000001
#define GPIO__GPIO_LS_SYNC_BLK3__RSVD_GPIO_LS_SYNC__MASK    0xfffffffe

#define GPIO__GPIO_LS_SYNC_BLK3__GPIO_LS_SYNC__POR_VALUE    0x0
#define GPIO__GPIO_LS_SYNC_BLK3__RSVD_GPIO_LS_SYNC__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_ID_CODE_BLK3
// GPIO ID code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_ID_CODE_BLK3__ACC_T;

#define GPIO__GPIO_ID_CODE_BLK3__ADDR (GPIO__BASE_ADDR + 0x364ULL)
#define GPIO__GPIO_ID_CODE_BLK3__NUM  0x1

#define GPIO__GPIO_ID_CODE_BLK3__GPIO_ID_CODE__SHIFT    0

#define GPIO__GPIO_ID_CODE_BLK3__GPIO_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_ID_CODE_BLK3__GPIO_ID_CODE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_INT_BOTHEDGE_BLK3
// Interrupt Both Edge type
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_int_bothedge : 32;
    };
    unsigned reg;
} GPIO__GPIO_INT_BOTHEDGE_BLK3__ACC_T;

#define GPIO__GPIO_INT_BOTHEDGE_BLK3__ADDR (GPIO__BASE_ADDR + 0x368ULL)
#define GPIO__GPIO_INT_BOTHEDGE_BLK3__NUM  0x1

#define GPIO__GPIO_INT_BOTHEDGE_BLK3__GPIO_INT_BOTHEDGE__SHIFT    0

#define GPIO__GPIO_INT_BOTHEDGE_BLK3__GPIO_INT_BOTHEDGE__MASK    0xffffffff

#define GPIO__GPIO_INT_BOTHEDGE_BLK3__GPIO_INT_BOTHEDGE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_VER_ID_CODE_BLK3
// GPIO Component Version
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gpio_ver_id_code : 32;
    };
    unsigned reg;
} GPIO__GPIO_VER_ID_CODE_BLK3__ACC_T;

#define GPIO__GPIO_VER_ID_CODE_BLK3__ADDR (GPIO__BASE_ADDR + 0x36CULL)
#define GPIO__GPIO_VER_ID_CODE_BLK3__NUM  0x1

#define GPIO__GPIO_VER_ID_CODE_BLK3__GPIO_VER_ID_CODE__SHIFT    0

#define GPIO__GPIO_VER_ID_CODE_BLK3__GPIO_VER_ID_CODE__MASK    0xffffffff

#define GPIO__GPIO_VER_ID_CODE_BLK3__GPIO_VER_ID_CODE__POR_VALUE    0x3231322a


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG2_BLK3
// GPIO Configuration Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned encoded_id_pwidth_a : 5;
        unsigned encoded_id_pwidth_b : 5;
        unsigned encoded_id_pwidth_c : 5;
        unsigned encoded_id_pwidth_d : 5;
        unsigned rsvd_gpio_config_reg2 : 12;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG2_BLK3__ACC_T;

#define GPIO__GPIO_CONFIG_REG2_BLK3__ADDR (GPIO__BASE_ADDR + 0x370ULL)
#define GPIO__GPIO_CONFIG_REG2_BLK3__NUM  0x1

#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_A__SHIFT    0
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_B__SHIFT    5
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_C__SHIFT    10
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_D__SHIFT    15
#define GPIO__GPIO_CONFIG_REG2_BLK3__RSVD_GPIO_CONFIG_REG2__SHIFT    20

#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_A__MASK    0x0000001f
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_B__MASK    0x000003e0
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_C__MASK    0x00007c00
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_D__MASK    0x000f8000
#define GPIO__GPIO_CONFIG_REG2_BLK3__RSVD_GPIO_CONFIG_REG2__MASK    0xfff00000

#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_A__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_B__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_C__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK3__ENCODED_ID_PWIDTH_D__POR_VALUE    0x7
#define GPIO__GPIO_CONFIG_REG2_BLK3__RSVD_GPIO_CONFIG_REG2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GPIO_CONFIG_REG1_BLK3
// GPIO Configuration Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apb_data_width : 2;
        unsigned num_ports : 2;
        unsigned porta_single_ctl : 1;
        unsigned portb_single_ctl : 1;
        unsigned portc_single_ctl : 1;
        unsigned portd_single_ctl : 1;
        unsigned hw_porta : 1;
        unsigned hw_portb : 1;
        unsigned hw_portc : 1;
        unsigned hw_portd : 1;
        unsigned porta_intr : 1;
        unsigned debounce : 1;
        unsigned add_encoded_params : 1;
        unsigned gpio_id : 1;
        unsigned encoded_id_width : 5;
        unsigned interrupt_both_edge_type : 1;
        unsigned rsvd_gpio_config_reg1 : 10;
    };
    unsigned reg;
} GPIO__GPIO_CONFIG_REG1_BLK3__ACC_T;

#define GPIO__GPIO_CONFIG_REG1_BLK3__ADDR (GPIO__BASE_ADDR + 0x374ULL)
#define GPIO__GPIO_CONFIG_REG1_BLK3__NUM  0x1

#define GPIO__GPIO_CONFIG_REG1_BLK3__APB_DATA_WIDTH__SHIFT    0
#define GPIO__GPIO_CONFIG_REG1_BLK3__NUM_PORTS__SHIFT    2
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTA_SINGLE_CTL__SHIFT    4
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTB_SINGLE_CTL__SHIFT    5
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTC_SINGLE_CTL__SHIFT    6
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTD_SINGLE_CTL__SHIFT    7
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTA__SHIFT    8
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTB__SHIFT    9
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTC__SHIFT    10
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTD__SHIFT    11
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTA_INTR__SHIFT    12
#define GPIO__GPIO_CONFIG_REG1_BLK3__DEBOUNCE__SHIFT    13
#define GPIO__GPIO_CONFIG_REG1_BLK3__ADD_ENCODED_PARAMS__SHIFT    14
#define GPIO__GPIO_CONFIG_REG1_BLK3__GPIO_ID__SHIFT    15
#define GPIO__GPIO_CONFIG_REG1_BLK3__ENCODED_ID_WIDTH__SHIFT    16
#define GPIO__GPIO_CONFIG_REG1_BLK3__INTERRUPT_BOTH_EDGE_TYPE__SHIFT    21
#define GPIO__GPIO_CONFIG_REG1_BLK3__RSVD_GPIO_CONFIG_REG1__SHIFT    22

#define GPIO__GPIO_CONFIG_REG1_BLK3__APB_DATA_WIDTH__MASK    0x00000003
#define GPIO__GPIO_CONFIG_REG1_BLK3__NUM_PORTS__MASK    0x0000000c
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTA_SINGLE_CTL__MASK    0x00000010
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTB_SINGLE_CTL__MASK    0x00000020
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTC_SINGLE_CTL__MASK    0x00000040
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTD_SINGLE_CTL__MASK    0x00000080
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTA__MASK    0x00000100
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTB__MASK    0x00000200
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTC__MASK    0x00000400
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTD__MASK    0x00000800
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTA_INTR__MASK    0x00001000
#define GPIO__GPIO_CONFIG_REG1_BLK3__DEBOUNCE__MASK    0x00002000
#define GPIO__GPIO_CONFIG_REG1_BLK3__ADD_ENCODED_PARAMS__MASK    0x00004000
#define GPIO__GPIO_CONFIG_REG1_BLK3__GPIO_ID__MASK    0x00008000
#define GPIO__GPIO_CONFIG_REG1_BLK3__ENCODED_ID_WIDTH__MASK    0x001f0000
#define GPIO__GPIO_CONFIG_REG1_BLK3__INTERRUPT_BOTH_EDGE_TYPE__MASK    0x00200000
#define GPIO__GPIO_CONFIG_REG1_BLK3__RSVD_GPIO_CONFIG_REG1__MASK    0xffc00000

#define GPIO__GPIO_CONFIG_REG1_BLK3__APB_DATA_WIDTH__POR_VALUE    0x2
#define GPIO__GPIO_CONFIG_REG1_BLK3__NUM_PORTS__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTA_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTB_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTC_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTD_SINGLE_CTL__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTA__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTB__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTC__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK3__HW_PORTD__POR_VALUE    0x0
#define GPIO__GPIO_CONFIG_REG1_BLK3__PORTA_INTR__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__DEBOUNCE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__GPIO_ID__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__ENCODED_ID_WIDTH__POR_VALUE    0x1f
#define GPIO__GPIO_CONFIG_REG1_BLK3__INTERRUPT_BOTH_EDGE_TYPE__POR_VALUE    0x1
#define GPIO__GPIO_CONFIG_REG1_BLK3__RSVD_GPIO_CONFIG_REG1__POR_VALUE    0x0



#define I2C__I2C0__BASE_ADDR 0xF8414000ULL

///////////////////////////////////////////////////////
// Register: IC_CON
// I2C Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned master_mode : 1;
        unsigned speed : 2;
        unsigned ic_10bitaddr_slave : 1;
        unsigned ic_10bitaddr_master : 1;
        unsigned ic_restart_en : 1;
        unsigned ic_slave_disable : 1;
        unsigned stop_det_ifaddressed : 1;
        unsigned tx_empty_ctrl : 1;
        unsigned rx_fifo_full_hld_ctrl : 1;
        unsigned stop_det_if_master_active : 1;
        unsigned bus_clear_feature_ctrl : 1;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} I2C__IC_CON__ACC_T;

#define I2C__I2C0__IC_CON__ADDR (I2C__I2C0__BASE_ADDR + 0x0ULL)
#define I2C__I2C0__IC_CON__NUM  0x1

#define I2C__I2C0__IC_CON__MASTER_MODE__SHIFT    0
#define I2C__I2C0__IC_CON__SPEED__SHIFT    1
#define I2C__I2C0__IC_CON__IC_10BITADDR_SLAVE__SHIFT    3
#define I2C__I2C0__IC_CON__IC_10BITADDR_MASTER__SHIFT    4
#define I2C__I2C0__IC_CON__IC_RESTART_EN__SHIFT    5
#define I2C__I2C0__IC_CON__IC_SLAVE_DISABLE__SHIFT    6
#define I2C__I2C0__IC_CON__STOP_DET_IFADDRESSED__SHIFT    7
#define I2C__I2C0__IC_CON__TX_EMPTY_CTRL__SHIFT    8
#define I2C__I2C0__IC_CON__RX_FIFO_FULL_HLD_CTRL__SHIFT    9
#define I2C__I2C0__IC_CON__STOP_DET_IF_MASTER_ACTIVE__SHIFT    10
#define I2C__I2C0__IC_CON__BUS_CLEAR_FEATURE_CTRL__SHIFT    11
#define I2C__I2C0__IC_CON__RESERVED_31_12__SHIFT    12

#define I2C__I2C0__IC_CON__MASTER_MODE__MASK    0x00000001
#define I2C__I2C0__IC_CON__SPEED__MASK    0x00000006
#define I2C__I2C0__IC_CON__IC_10BITADDR_SLAVE__MASK    0x00000008
#define I2C__I2C0__IC_CON__IC_10BITADDR_MASTER__MASK    0x00000010
#define I2C__I2C0__IC_CON__IC_RESTART_EN__MASK    0x00000020
#define I2C__I2C0__IC_CON__IC_SLAVE_DISABLE__MASK    0x00000040
#define I2C__I2C0__IC_CON__STOP_DET_IFADDRESSED__MASK    0x00000080
#define I2C__I2C0__IC_CON__TX_EMPTY_CTRL__MASK    0x00000100
#define I2C__I2C0__IC_CON__RX_FIFO_FULL_HLD_CTRL__MASK    0x00000200
#define I2C__I2C0__IC_CON__STOP_DET_IF_MASTER_ACTIVE__MASK    0x00000400
#define I2C__I2C0__IC_CON__BUS_CLEAR_FEATURE_CTRL__MASK    0x00000800
#define I2C__I2C0__IC_CON__RESERVED_31_12__MASK    0xfffff000

#define I2C__I2C0__IC_CON__MASTER_MODE__POR_VALUE    0x1
#define I2C__I2C0__IC_CON__SPEED__POR_VALUE    0x2
#define I2C__I2C0__IC_CON__IC_10BITADDR_SLAVE__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__IC_10BITADDR_MASTER__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__IC_RESTART_EN__POR_VALUE    0x1
#define I2C__I2C0__IC_CON__IC_SLAVE_DISABLE__POR_VALUE    0x1
#define I2C__I2C0__IC_CON__STOP_DET_IFADDRESSED__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__TX_EMPTY_CTRL__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__RX_FIFO_FULL_HLD_CTRL__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__STOP_DET_IF_MASTER_ACTIVE__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__BUS_CLEAR_FEATURE_CTRL__POR_VALUE    0x0
#define I2C__I2C0__IC_CON__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TAR
// I2C Target Address Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_tar : 10;
        unsigned gc_or_start : 1;
        unsigned special : 1;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} I2C__IC_TAR__ACC_T;

#define I2C__I2C0__IC_TAR__ADDR (I2C__I2C0__BASE_ADDR + 0x4ULL)
#define I2C__I2C0__IC_TAR__NUM  0x1

#define I2C__I2C0__IC_TAR__IC_TAR__SHIFT    0
#define I2C__I2C0__IC_TAR__GC_OR_START__SHIFT    10
#define I2C__I2C0__IC_TAR__SPECIAL__SHIFT    11
#define I2C__I2C0__IC_TAR__RESERVED_31_12__SHIFT    12

#define I2C__I2C0__IC_TAR__IC_TAR__MASK    0x000003ff
#define I2C__I2C0__IC_TAR__GC_OR_START__MASK    0x00000400
#define I2C__I2C0__IC_TAR__SPECIAL__MASK    0x00000800
#define I2C__I2C0__IC_TAR__RESERVED_31_12__MASK    0xfffff000

#define I2C__I2C0__IC_TAR__IC_TAR__POR_VALUE    0x055
#define I2C__I2C0__IC_TAR__GC_OR_START__POR_VALUE    0x0
#define I2C__I2C0__IC_TAR__SPECIAL__POR_VALUE    0x0
#define I2C__I2C0__IC_TAR__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SAR
// I2C Slave Address Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_sar : 10;
        unsigned reserved_31_10 : 22;
    };
    unsigned reg;
} I2C__IC_SAR__ACC_T;

#define I2C__I2C0__IC_SAR__ADDR (I2C__I2C0__BASE_ADDR + 0x8ULL)
#define I2C__I2C0__IC_SAR__NUM  0x1

#define I2C__I2C0__IC_SAR__IC_SAR__SHIFT    0
#define I2C__I2C0__IC_SAR__RESERVED_31_10__SHIFT    10

#define I2C__I2C0__IC_SAR__IC_SAR__MASK    0x000003ff
#define I2C__I2C0__IC_SAR__RESERVED_31_10__MASK    0xfffffc00

#define I2C__I2C0__IC_SAR__IC_SAR__POR_VALUE    0x055
#define I2C__I2C0__IC_SAR__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DATA_CMD
// I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dat : 8;
        unsigned cmd : 1;
        unsigned stop : 1;
        unsigned restart : 1;
        unsigned reserved_31_11 : 21;
    };
    unsigned reg;
} I2C__IC_DATA_CMD__ACC_T;

#define I2C__I2C0__IC_DATA_CMD__ADDR (I2C__I2C0__BASE_ADDR + 0x10ULL)
#define I2C__I2C0__IC_DATA_CMD__NUM  0x1

#define I2C__I2C0__IC_DATA_CMD__DAT__SHIFT    0
#define I2C__I2C0__IC_DATA_CMD__CMD__SHIFT    8
#define I2C__I2C0__IC_DATA_CMD__STOP__SHIFT    9
#define I2C__I2C0__IC_DATA_CMD__RESTART__SHIFT    10
#define I2C__I2C0__IC_DATA_CMD__RESERVED_31_11__SHIFT    11

#define I2C__I2C0__IC_DATA_CMD__DAT__MASK    0x000000ff
#define I2C__I2C0__IC_DATA_CMD__CMD__MASK    0x00000100
#define I2C__I2C0__IC_DATA_CMD__STOP__MASK    0x00000200
#define I2C__I2C0__IC_DATA_CMD__RESTART__MASK    0x00000400
#define I2C__I2C0__IC_DATA_CMD__RESERVED_31_11__MASK    0xfffff800

#define I2C__I2C0__IC_DATA_CMD__DAT__POR_VALUE    0x0
#define I2C__I2C0__IC_DATA_CMD__CMD__POR_VALUE    0x0
#define I2C__I2C0__IC_DATA_CMD__STOP__POR_VALUE    0x0
#define I2C__I2C0__IC_DATA_CMD__RESTART__POR_VALUE    0x0
#define I2C__I2C0__IC_DATA_CMD__RESERVED_31_11__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SS_SCL_HCNT
// Standard Speed I2C Clock SCL High Count Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_ss_scl_hcnt : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} I2C__IC_SS_SCL_HCNT__ACC_T;

#define I2C__I2C0__IC_SS_SCL_HCNT__ADDR (I2C__I2C0__BASE_ADDR + 0x14ULL)
#define I2C__I2C0__IC_SS_SCL_HCNT__NUM  0x1

#define I2C__I2C0__IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__SHIFT    0
#define I2C__I2C0__IC_SS_SCL_HCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C0__IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__MASK    0x0000ffff
#define I2C__I2C0__IC_SS_SCL_HCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C0__IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__POR_VALUE    0x190
#define I2C__I2C0__IC_SS_SCL_HCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SS_SCL_LCNT
// Standard Speed I2C Clock SCL Low Count Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_ss_scl_lcnt : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} I2C__IC_SS_SCL_LCNT__ACC_T;

#define I2C__I2C0__IC_SS_SCL_LCNT__ADDR (I2C__I2C0__BASE_ADDR + 0x18ULL)
#define I2C__I2C0__IC_SS_SCL_LCNT__NUM  0x1

#define I2C__I2C0__IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__SHIFT    0
#define I2C__I2C0__IC_SS_SCL_LCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C0__IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__MASK    0x0000ffff
#define I2C__I2C0__IC_SS_SCL_LCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C0__IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__POR_VALUE    0x1d6
#define I2C__I2C0__IC_SS_SCL_LCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_FS_SCL_HCNT
// Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_fs_scl_hcnt : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} I2C__IC_FS_SCL_HCNT__ACC_T;

#define I2C__I2C0__IC_FS_SCL_HCNT__ADDR (I2C__I2C0__BASE_ADDR + 0x1CULL)
#define I2C__I2C0__IC_FS_SCL_HCNT__NUM  0x1

#define I2C__I2C0__IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__SHIFT    0
#define I2C__I2C0__IC_FS_SCL_HCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C0__IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__MASK    0x0000ffff
#define I2C__I2C0__IC_FS_SCL_HCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C0__IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__POR_VALUE    0x3c
#define I2C__I2C0__IC_FS_SCL_HCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_FS_SCL_LCNT
// Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_fs_scl_lcnt : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} I2C__IC_FS_SCL_LCNT__ACC_T;

#define I2C__I2C0__IC_FS_SCL_LCNT__ADDR (I2C__I2C0__BASE_ADDR + 0x20ULL)
#define I2C__I2C0__IC_FS_SCL_LCNT__NUM  0x1

#define I2C__I2C0__IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__SHIFT    0
#define I2C__I2C0__IC_FS_SCL_LCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C0__IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__MASK    0x0000ffff
#define I2C__I2C0__IC_FS_SCL_LCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C0__IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__POR_VALUE    0x82
#define I2C__I2C0__IC_FS_SCL_LCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_INTR_STAT
// I2C Interrupt Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned r_rx_under : 1;
        unsigned r_rx_over : 1;
        unsigned r_rx_full : 1;
        unsigned r_tx_over : 1;
        unsigned r_tx_empty : 1;
        unsigned r_rd_req : 1;
        unsigned r_tx_abrt : 1;
        unsigned r_rx_done : 1;
        unsigned r_activity : 1;
        unsigned r_stop_det : 1;
        unsigned r_start_det : 1;
        unsigned r_gen_call : 1;
        unsigned r_restart_det : 1;
        unsigned r_master_on_hold : 1;
        unsigned r_scl_stuck_at_low : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} I2C__IC_INTR_STAT__ACC_T;

#define I2C__I2C0__IC_INTR_STAT__ADDR (I2C__I2C0__BASE_ADDR + 0x2CULL)
#define I2C__I2C0__IC_INTR_STAT__NUM  0x1

#define I2C__I2C0__IC_INTR_STAT__R_RX_UNDER__SHIFT    0
#define I2C__I2C0__IC_INTR_STAT__R_RX_OVER__SHIFT    1
#define I2C__I2C0__IC_INTR_STAT__R_RX_FULL__SHIFT    2
#define I2C__I2C0__IC_INTR_STAT__R_TX_OVER__SHIFT    3
#define I2C__I2C0__IC_INTR_STAT__R_TX_EMPTY__SHIFT    4
#define I2C__I2C0__IC_INTR_STAT__R_RD_REQ__SHIFT    5
#define I2C__I2C0__IC_INTR_STAT__R_TX_ABRT__SHIFT    6
#define I2C__I2C0__IC_INTR_STAT__R_RX_DONE__SHIFT    7
#define I2C__I2C0__IC_INTR_STAT__R_ACTIVITY__SHIFT    8
#define I2C__I2C0__IC_INTR_STAT__R_STOP_DET__SHIFT    9
#define I2C__I2C0__IC_INTR_STAT__R_START_DET__SHIFT    10
#define I2C__I2C0__IC_INTR_STAT__R_GEN_CALL__SHIFT    11
#define I2C__I2C0__IC_INTR_STAT__R_RESTART_DET__SHIFT    12
#define I2C__I2C0__IC_INTR_STAT__R_MASTER_ON_HOLD__SHIFT    13
#define I2C__I2C0__IC_INTR_STAT__R_SCL_STUCK_AT_LOW__SHIFT    14
#define I2C__I2C0__IC_INTR_STAT__RESERVED_31_15__SHIFT    15

#define I2C__I2C0__IC_INTR_STAT__R_RX_UNDER__MASK    0x00000001
#define I2C__I2C0__IC_INTR_STAT__R_RX_OVER__MASK    0x00000002
#define I2C__I2C0__IC_INTR_STAT__R_RX_FULL__MASK    0x00000004
#define I2C__I2C0__IC_INTR_STAT__R_TX_OVER__MASK    0x00000008
#define I2C__I2C0__IC_INTR_STAT__R_TX_EMPTY__MASK    0x00000010
#define I2C__I2C0__IC_INTR_STAT__R_RD_REQ__MASK    0x00000020
#define I2C__I2C0__IC_INTR_STAT__R_TX_ABRT__MASK    0x00000040
#define I2C__I2C0__IC_INTR_STAT__R_RX_DONE__MASK    0x00000080
#define I2C__I2C0__IC_INTR_STAT__R_ACTIVITY__MASK    0x00000100
#define I2C__I2C0__IC_INTR_STAT__R_STOP_DET__MASK    0x00000200
#define I2C__I2C0__IC_INTR_STAT__R_START_DET__MASK    0x00000400
#define I2C__I2C0__IC_INTR_STAT__R_GEN_CALL__MASK    0x00000800
#define I2C__I2C0__IC_INTR_STAT__R_RESTART_DET__MASK    0x00001000
#define I2C__I2C0__IC_INTR_STAT__R_MASTER_ON_HOLD__MASK    0x00002000
#define I2C__I2C0__IC_INTR_STAT__R_SCL_STUCK_AT_LOW__MASK    0x00004000
#define I2C__I2C0__IC_INTR_STAT__RESERVED_31_15__MASK    0xffff8000

#define I2C__I2C0__IC_INTR_STAT__R_RX_UNDER__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_RX_OVER__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_RX_FULL__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_TX_OVER__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_TX_EMPTY__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_RD_REQ__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_TX_ABRT__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_RX_DONE__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_STOP_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_START_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_GEN_CALL__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_RESTART_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_MASTER_ON_HOLD__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__R_SCL_STUCK_AT_LOW__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_STAT__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_INTR_MASK
// I2C Interrupt Mask Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned m_rx_under : 1;
        unsigned m_rx_over : 1;
        unsigned m_rx_full : 1;
        unsigned m_tx_over : 1;
        unsigned m_tx_empty : 1;
        unsigned m_rd_req : 1;
        unsigned m_tx_abrt : 1;
        unsigned m_rx_done : 1;
        unsigned m_activity : 1;
        unsigned m_stop_det : 1;
        unsigned m_start_det : 1;
        unsigned m_gen_call : 1;
        unsigned m_restart_det : 1;
        unsigned m_master_on_hold_read_only : 1;
        unsigned m_scl_stuck_at_low : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} I2C__IC_INTR_MASK__ACC_T;

#define I2C__I2C0__IC_INTR_MASK__ADDR (I2C__I2C0__BASE_ADDR + 0x30ULL)
#define I2C__I2C0__IC_INTR_MASK__NUM  0x1

#define I2C__I2C0__IC_INTR_MASK__M_RX_UNDER__SHIFT    0
#define I2C__I2C0__IC_INTR_MASK__M_RX_OVER__SHIFT    1
#define I2C__I2C0__IC_INTR_MASK__M_RX_FULL__SHIFT    2
#define I2C__I2C0__IC_INTR_MASK__M_TX_OVER__SHIFT    3
#define I2C__I2C0__IC_INTR_MASK__M_TX_EMPTY__SHIFT    4
#define I2C__I2C0__IC_INTR_MASK__M_RD_REQ__SHIFT    5
#define I2C__I2C0__IC_INTR_MASK__M_TX_ABRT__SHIFT    6
#define I2C__I2C0__IC_INTR_MASK__M_RX_DONE__SHIFT    7
#define I2C__I2C0__IC_INTR_MASK__M_ACTIVITY__SHIFT    8
#define I2C__I2C0__IC_INTR_MASK__M_STOP_DET__SHIFT    9
#define I2C__I2C0__IC_INTR_MASK__M_START_DET__SHIFT    10
#define I2C__I2C0__IC_INTR_MASK__M_GEN_CALL__SHIFT    11
#define I2C__I2C0__IC_INTR_MASK__M_RESTART_DET__SHIFT    12
#define I2C__I2C0__IC_INTR_MASK__M_MASTER_ON_HOLD_READ_ONLY__SHIFT    13
#define I2C__I2C0__IC_INTR_MASK__M_SCL_STUCK_AT_LOW__SHIFT    14
#define I2C__I2C0__IC_INTR_MASK__RESERVED_31_15__SHIFT    15

#define I2C__I2C0__IC_INTR_MASK__M_RX_UNDER__MASK    0x00000001
#define I2C__I2C0__IC_INTR_MASK__M_RX_OVER__MASK    0x00000002
#define I2C__I2C0__IC_INTR_MASK__M_RX_FULL__MASK    0x00000004
#define I2C__I2C0__IC_INTR_MASK__M_TX_OVER__MASK    0x00000008
#define I2C__I2C0__IC_INTR_MASK__M_TX_EMPTY__MASK    0x00000010
#define I2C__I2C0__IC_INTR_MASK__M_RD_REQ__MASK    0x00000020
#define I2C__I2C0__IC_INTR_MASK__M_TX_ABRT__MASK    0x00000040
#define I2C__I2C0__IC_INTR_MASK__M_RX_DONE__MASK    0x00000080
#define I2C__I2C0__IC_INTR_MASK__M_ACTIVITY__MASK    0x00000100
#define I2C__I2C0__IC_INTR_MASK__M_STOP_DET__MASK    0x00000200
#define I2C__I2C0__IC_INTR_MASK__M_START_DET__MASK    0x00000400
#define I2C__I2C0__IC_INTR_MASK__M_GEN_CALL__MASK    0x00000800
#define I2C__I2C0__IC_INTR_MASK__M_RESTART_DET__MASK    0x00001000
#define I2C__I2C0__IC_INTR_MASK__M_MASTER_ON_HOLD_READ_ONLY__MASK    0x00002000
#define I2C__I2C0__IC_INTR_MASK__M_SCL_STUCK_AT_LOW__MASK    0x00004000
#define I2C__I2C0__IC_INTR_MASK__RESERVED_31_15__MASK    0xffff8000

#define I2C__I2C0__IC_INTR_MASK__M_RX_UNDER__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_RX_OVER__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_RX_FULL__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_TX_OVER__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_TX_EMPTY__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_RD_REQ__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_TX_ABRT__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_RX_DONE__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_MASK__M_STOP_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_MASK__M_START_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_MASK__M_GEN_CALL__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__M_RESTART_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_MASK__M_MASTER_ON_HOLD_READ_ONLY__POR_VALUE    0x0
#define I2C__I2C0__IC_INTR_MASK__M_SCL_STUCK_AT_LOW__POR_VALUE    0x1
#define I2C__I2C0__IC_INTR_MASK__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_RAW_INTR_STAT
//  I2C Raw Interrupt Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx_under : 1;
        unsigned rx_over : 1;
        unsigned rx_full : 1;
        unsigned tx_over : 1;
        unsigned tx_empty : 1;
        unsigned rd_req : 1;
        unsigned tx_abrt : 1;
        unsigned rx_done : 1;
        unsigned activity : 1;
        unsigned stop_det : 1;
        unsigned start_det : 1;
        unsigned gen_call : 1;
        unsigned restart_det : 1;
        unsigned master_on_hold : 1;
        unsigned scl_stuck_at_low : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} I2C__IC_RAW_INTR_STAT__ACC_T;

#define I2C__I2C0__IC_RAW_INTR_STAT__ADDR (I2C__I2C0__BASE_ADDR + 0x34ULL)
#define I2C__I2C0__IC_RAW_INTR_STAT__NUM  0x1

#define I2C__I2C0__IC_RAW_INTR_STAT__RX_UNDER__SHIFT    0
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_OVER__SHIFT    1
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_FULL__SHIFT    2
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_OVER__SHIFT    3
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_EMPTY__SHIFT    4
#define I2C__I2C0__IC_RAW_INTR_STAT__RD_REQ__SHIFT    5
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_ABRT__SHIFT    6
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_DONE__SHIFT    7
#define I2C__I2C0__IC_RAW_INTR_STAT__ACTIVITY__SHIFT    8
#define I2C__I2C0__IC_RAW_INTR_STAT__STOP_DET__SHIFT    9
#define I2C__I2C0__IC_RAW_INTR_STAT__START_DET__SHIFT    10
#define I2C__I2C0__IC_RAW_INTR_STAT__GEN_CALL__SHIFT    11
#define I2C__I2C0__IC_RAW_INTR_STAT__RESTART_DET__SHIFT    12
#define I2C__I2C0__IC_RAW_INTR_STAT__MASTER_ON_HOLD__SHIFT    13
#define I2C__I2C0__IC_RAW_INTR_STAT__SCL_STUCK_AT_LOW__SHIFT    14
#define I2C__I2C0__IC_RAW_INTR_STAT__RESERVED_31_15__SHIFT    15

#define I2C__I2C0__IC_RAW_INTR_STAT__RX_UNDER__MASK    0x00000001
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_OVER__MASK    0x00000002
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_FULL__MASK    0x00000004
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_OVER__MASK    0x00000008
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_EMPTY__MASK    0x00000010
#define I2C__I2C0__IC_RAW_INTR_STAT__RD_REQ__MASK    0x00000020
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_ABRT__MASK    0x00000040
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_DONE__MASK    0x00000080
#define I2C__I2C0__IC_RAW_INTR_STAT__ACTIVITY__MASK    0x00000100
#define I2C__I2C0__IC_RAW_INTR_STAT__STOP_DET__MASK    0x00000200
#define I2C__I2C0__IC_RAW_INTR_STAT__START_DET__MASK    0x00000400
#define I2C__I2C0__IC_RAW_INTR_STAT__GEN_CALL__MASK    0x00000800
#define I2C__I2C0__IC_RAW_INTR_STAT__RESTART_DET__MASK    0x00001000
#define I2C__I2C0__IC_RAW_INTR_STAT__MASTER_ON_HOLD__MASK    0x00002000
#define I2C__I2C0__IC_RAW_INTR_STAT__SCL_STUCK_AT_LOW__MASK    0x00004000
#define I2C__I2C0__IC_RAW_INTR_STAT__RESERVED_31_15__MASK    0xffff8000

#define I2C__I2C0__IC_RAW_INTR_STAT__RX_UNDER__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_OVER__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_FULL__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_OVER__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_EMPTY__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__RD_REQ__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__TX_ABRT__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__RX_DONE__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__STOP_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__START_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__GEN_CALL__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__RESTART_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__MASTER_ON_HOLD__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__SCL_STUCK_AT_LOW__POR_VALUE    0x0
#define I2C__I2C0__IC_RAW_INTR_STAT__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_RX_TL
// I2C Receive FIFO Threshold Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rx_tl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} I2C__IC_RX_TL__ACC_T;

#define I2C__I2C0__IC_RX_TL__ADDR (I2C__I2C0__BASE_ADDR + 0x38ULL)
#define I2C__I2C0__IC_RX_TL__NUM  0x1

#define I2C__I2C0__IC_RX_TL__RX_TL__SHIFT    0
#define I2C__I2C0__IC_RX_TL__RESERVED_31_8__SHIFT    8

#define I2C__I2C0__IC_RX_TL__RX_TL__MASK    0x000000ff
#define I2C__I2C0__IC_RX_TL__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C0__IC_RX_TL__RX_TL__POR_VALUE    0x0
#define I2C__I2C0__IC_RX_TL__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TX_TL
// I2C Transmit FIFO Threshold Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tx_tl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} I2C__IC_TX_TL__ACC_T;

#define I2C__I2C0__IC_TX_TL__ADDR (I2C__I2C0__BASE_ADDR + 0x3CULL)
#define I2C__I2C0__IC_TX_TL__NUM  0x1

#define I2C__I2C0__IC_TX_TL__TX_TL__SHIFT    0
#define I2C__I2C0__IC_TX_TL__RESERVED_31_8__SHIFT    8

#define I2C__I2C0__IC_TX_TL__TX_TL__MASK    0x000000ff
#define I2C__I2C0__IC_TX_TL__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C0__IC_TX_TL__TX_TL__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_TL__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_INTR
// Clear Combined and Individual Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_intr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_INTR__ACC_T;

#define I2C__I2C0__IC_CLR_INTR__ADDR (I2C__I2C0__BASE_ADDR + 0x40ULL)
#define I2C__I2C0__IC_CLR_INTR__NUM  0x1

#define I2C__I2C0__IC_CLR_INTR__CLR_INTR__SHIFT    0
#define I2C__I2C0__IC_CLR_INTR__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_INTR__CLR_INTR__MASK    0x00000001
#define I2C__I2C0__IC_CLR_INTR__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_INTR__CLR_INTR__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_INTR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RX_UNDER
// Clear RX_UNDER Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_rx_under : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_RX_UNDER__ACC_T;

#define I2C__I2C0__IC_CLR_RX_UNDER__ADDR (I2C__I2C0__BASE_ADDR + 0x44ULL)
#define I2C__I2C0__IC_CLR_RX_UNDER__NUM  0x1

#define I2C__I2C0__IC_CLR_RX_UNDER__CLR_RX_UNDER__SHIFT    0
#define I2C__I2C0__IC_CLR_RX_UNDER__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_RX_UNDER__CLR_RX_UNDER__MASK    0x00000001
#define I2C__I2C0__IC_CLR_RX_UNDER__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_RX_UNDER__CLR_RX_UNDER__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_RX_UNDER__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RX_OVER
// Clear RX_OVER Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_rx_over : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_RX_OVER__ACC_T;

#define I2C__I2C0__IC_CLR_RX_OVER__ADDR (I2C__I2C0__BASE_ADDR + 0x48ULL)
#define I2C__I2C0__IC_CLR_RX_OVER__NUM  0x1

#define I2C__I2C0__IC_CLR_RX_OVER__CLR_RX_OVER__SHIFT    0
#define I2C__I2C0__IC_CLR_RX_OVER__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_RX_OVER__CLR_RX_OVER__MASK    0x00000001
#define I2C__I2C0__IC_CLR_RX_OVER__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_RX_OVER__CLR_RX_OVER__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_RX_OVER__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_TX_OVER
// Clear TX_OVER Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_tx_over : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_TX_OVER__ACC_T;

#define I2C__I2C0__IC_CLR_TX_OVER__ADDR (I2C__I2C0__BASE_ADDR + 0x4CULL)
#define I2C__I2C0__IC_CLR_TX_OVER__NUM  0x1

#define I2C__I2C0__IC_CLR_TX_OVER__CLR_TX_OVER__SHIFT    0
#define I2C__I2C0__IC_CLR_TX_OVER__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_TX_OVER__CLR_TX_OVER__MASK    0x00000001
#define I2C__I2C0__IC_CLR_TX_OVER__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_TX_OVER__CLR_TX_OVER__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_TX_OVER__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RD_REQ
// Clear RD_REQ Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_rd_req : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_RD_REQ__ACC_T;

#define I2C__I2C0__IC_CLR_RD_REQ__ADDR (I2C__I2C0__BASE_ADDR + 0x50ULL)
#define I2C__I2C0__IC_CLR_RD_REQ__NUM  0x1

#define I2C__I2C0__IC_CLR_RD_REQ__CLR_RD_REQ__SHIFT    0
#define I2C__I2C0__IC_CLR_RD_REQ__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_RD_REQ__CLR_RD_REQ__MASK    0x00000001
#define I2C__I2C0__IC_CLR_RD_REQ__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_RD_REQ__CLR_RD_REQ__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_RD_REQ__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_TX_ABRT
// Clear TX_ABRT Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_tx_abrt : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_TX_ABRT__ACC_T;

#define I2C__I2C0__IC_CLR_TX_ABRT__ADDR (I2C__I2C0__BASE_ADDR + 0x54ULL)
#define I2C__I2C0__IC_CLR_TX_ABRT__NUM  0x1

#define I2C__I2C0__IC_CLR_TX_ABRT__CLR_TX_ABRT__SHIFT    0
#define I2C__I2C0__IC_CLR_TX_ABRT__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_TX_ABRT__CLR_TX_ABRT__MASK    0x00000001
#define I2C__I2C0__IC_CLR_TX_ABRT__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_TX_ABRT__CLR_TX_ABRT__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_TX_ABRT__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RX_DONE
// Clear RX_DONE Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_rx_done : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_RX_DONE__ACC_T;

#define I2C__I2C0__IC_CLR_RX_DONE__ADDR (I2C__I2C0__BASE_ADDR + 0x58ULL)
#define I2C__I2C0__IC_CLR_RX_DONE__NUM  0x1

#define I2C__I2C0__IC_CLR_RX_DONE__CLR_RX_DONE__SHIFT    0
#define I2C__I2C0__IC_CLR_RX_DONE__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_RX_DONE__CLR_RX_DONE__MASK    0x00000001
#define I2C__I2C0__IC_CLR_RX_DONE__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_RX_DONE__CLR_RX_DONE__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_RX_DONE__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_ACTIVITY
// Clear ACTIVITY Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_activity : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_ACTIVITY__ACC_T;

#define I2C__I2C0__IC_CLR_ACTIVITY__ADDR (I2C__I2C0__BASE_ADDR + 0x5CULL)
#define I2C__I2C0__IC_CLR_ACTIVITY__NUM  0x1

#define I2C__I2C0__IC_CLR_ACTIVITY__CLR_ACTIVITY__SHIFT    0
#define I2C__I2C0__IC_CLR_ACTIVITY__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_ACTIVITY__CLR_ACTIVITY__MASK    0x00000001
#define I2C__I2C0__IC_CLR_ACTIVITY__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_ACTIVITY__CLR_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_ACTIVITY__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_STOP_DET
// Clear STOP_DET Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_stop_det : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_STOP_DET__ACC_T;

#define I2C__I2C0__IC_CLR_STOP_DET__ADDR (I2C__I2C0__BASE_ADDR + 0x60ULL)
#define I2C__I2C0__IC_CLR_STOP_DET__NUM  0x1

#define I2C__I2C0__IC_CLR_STOP_DET__CLR_STOP_DET__SHIFT    0
#define I2C__I2C0__IC_CLR_STOP_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_STOP_DET__CLR_STOP_DET__MASK    0x00000001
#define I2C__I2C0__IC_CLR_STOP_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_STOP_DET__CLR_STOP_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_STOP_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_START_DET
// Clear START_DET Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_start_det : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_START_DET__ACC_T;

#define I2C__I2C0__IC_CLR_START_DET__ADDR (I2C__I2C0__BASE_ADDR + 0x64ULL)
#define I2C__I2C0__IC_CLR_START_DET__NUM  0x1

#define I2C__I2C0__IC_CLR_START_DET__CLR_START_DET__SHIFT    0
#define I2C__I2C0__IC_CLR_START_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_START_DET__CLR_START_DET__MASK    0x00000001
#define I2C__I2C0__IC_CLR_START_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_START_DET__CLR_START_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_START_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_GEN_CALL
// Clear GEN_CALL Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_gen_call : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_GEN_CALL__ACC_T;

#define I2C__I2C0__IC_CLR_GEN_CALL__ADDR (I2C__I2C0__BASE_ADDR + 0x68ULL)
#define I2C__I2C0__IC_CLR_GEN_CALL__NUM  0x1

#define I2C__I2C0__IC_CLR_GEN_CALL__CLR_GEN_CALL__SHIFT    0
#define I2C__I2C0__IC_CLR_GEN_CALL__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_GEN_CALL__CLR_GEN_CALL__MASK    0x00000001
#define I2C__I2C0__IC_CLR_GEN_CALL__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_GEN_CALL__CLR_GEN_CALL__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_GEN_CALL__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_ENABLE
// I2C Enable Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned enable : 1;
        unsigned abort : 1;
        unsigned tx_cmd_block : 1;
        unsigned sda_stuck_recovery_enable : 1;
        unsigned reserved_31_4 : 28;
    };
    unsigned reg;
} I2C__IC_ENABLE__ACC_T;

#define I2C__I2C0__IC_ENABLE__ADDR (I2C__I2C0__BASE_ADDR + 0x6CULL)
#define I2C__I2C0__IC_ENABLE__NUM  0x1

#define I2C__I2C0__IC_ENABLE__ENABLE__SHIFT    0
#define I2C__I2C0__IC_ENABLE__ABORT__SHIFT    1
#define I2C__I2C0__IC_ENABLE__TX_CMD_BLOCK__SHIFT    2
#define I2C__I2C0__IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__SHIFT    3
#define I2C__I2C0__IC_ENABLE__RESERVED_31_4__SHIFT    4

#define I2C__I2C0__IC_ENABLE__ENABLE__MASK    0x00000001
#define I2C__I2C0__IC_ENABLE__ABORT__MASK    0x00000002
#define I2C__I2C0__IC_ENABLE__TX_CMD_BLOCK__MASK    0x00000004
#define I2C__I2C0__IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__MASK    0x00000008
#define I2C__I2C0__IC_ENABLE__RESERVED_31_4__MASK    0xfffffff0

#define I2C__I2C0__IC_ENABLE__ENABLE__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE__ABORT__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE__TX_CMD_BLOCK__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE__RESERVED_31_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_STATUS
// I2C Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned activity : 1;
        unsigned tfnf : 1;
        unsigned tfe : 1;
        unsigned rfne : 1;
        unsigned rff : 1;
        unsigned mst_activity : 1;
        unsigned slv_activity : 1;
        unsigned mst_hold_tx_fifo_empty : 1;
        unsigned mst_hold_rx_fifo_full : 1;
        unsigned slv_hold_tx_fifo_empty : 1;
        unsigned slv_hold_rx_fifo_full : 1;
        unsigned sda_stuck_not_recovered : 1;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} I2C__IC_STATUS__ACC_T;

#define I2C__I2C0__IC_STATUS__ADDR (I2C__I2C0__BASE_ADDR + 0x70ULL)
#define I2C__I2C0__IC_STATUS__NUM  0x1

#define I2C__I2C0__IC_STATUS__ACTIVITY__SHIFT    0
#define I2C__I2C0__IC_STATUS__TFNF__SHIFT    1
#define I2C__I2C0__IC_STATUS__TFE__SHIFT    2
#define I2C__I2C0__IC_STATUS__RFNE__SHIFT    3
#define I2C__I2C0__IC_STATUS__RFF__SHIFT    4
#define I2C__I2C0__IC_STATUS__MST_ACTIVITY__SHIFT    5
#define I2C__I2C0__IC_STATUS__SLV_ACTIVITY__SHIFT    6
#define I2C__I2C0__IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__SHIFT    7
#define I2C__I2C0__IC_STATUS__MST_HOLD_RX_FIFO_FULL__SHIFT    8
#define I2C__I2C0__IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__SHIFT    9
#define I2C__I2C0__IC_STATUS__SLV_HOLD_RX_FIFO_FULL__SHIFT    10
#define I2C__I2C0__IC_STATUS__SDA_STUCK_NOT_RECOVERED__SHIFT    11
#define I2C__I2C0__IC_STATUS__RESERVED_31_12__SHIFT    12

#define I2C__I2C0__IC_STATUS__ACTIVITY__MASK    0x00000001
#define I2C__I2C0__IC_STATUS__TFNF__MASK    0x00000002
#define I2C__I2C0__IC_STATUS__TFE__MASK    0x00000004
#define I2C__I2C0__IC_STATUS__RFNE__MASK    0x00000008
#define I2C__I2C0__IC_STATUS__RFF__MASK    0x00000010
#define I2C__I2C0__IC_STATUS__MST_ACTIVITY__MASK    0x00000020
#define I2C__I2C0__IC_STATUS__SLV_ACTIVITY__MASK    0x00000040
#define I2C__I2C0__IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__MASK    0x00000080
#define I2C__I2C0__IC_STATUS__MST_HOLD_RX_FIFO_FULL__MASK    0x00000100
#define I2C__I2C0__IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__MASK    0x00000200
#define I2C__I2C0__IC_STATUS__SLV_HOLD_RX_FIFO_FULL__MASK    0x00000400
#define I2C__I2C0__IC_STATUS__SDA_STUCK_NOT_RECOVERED__MASK    0x00000800
#define I2C__I2C0__IC_STATUS__RESERVED_31_12__MASK    0xfffff000

#define I2C__I2C0__IC_STATUS__ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__TFNF__POR_VALUE    0x1
#define I2C__I2C0__IC_STATUS__TFE__POR_VALUE    0x1
#define I2C__I2C0__IC_STATUS__RFNE__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__RFF__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__MST_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__SLV_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__MST_HOLD_RX_FIFO_FULL__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__SLV_HOLD_RX_FIFO_FULL__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__SDA_STUCK_NOT_RECOVERED__POR_VALUE    0x0
#define I2C__I2C0__IC_STATUS__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TXFLR
// I2C Transmit FIFO Level Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txflr : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} I2C__IC_TXFLR__ACC_T;

#define I2C__I2C0__IC_TXFLR__ADDR (I2C__I2C0__BASE_ADDR + 0x74ULL)
#define I2C__I2C0__IC_TXFLR__NUM  0x1

#define I2C__I2C0__IC_TXFLR__TXFLR__SHIFT    0
#define I2C__I2C0__IC_TXFLR__RESERVED_31_9__SHIFT    9

#define I2C__I2C0__IC_TXFLR__TXFLR__MASK    0x000001ff
#define I2C__I2C0__IC_TXFLR__RESERVED_31_9__MASK    0xfffffe00

#define I2C__I2C0__IC_TXFLR__TXFLR__POR_VALUE    0x0
#define I2C__I2C0__IC_TXFLR__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_RXFLR
// I2C Receive FIFO Level Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxflr : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} I2C__IC_RXFLR__ACC_T;

#define I2C__I2C0__IC_RXFLR__ADDR (I2C__I2C0__BASE_ADDR + 0x78ULL)
#define I2C__I2C0__IC_RXFLR__NUM  0x1

#define I2C__I2C0__IC_RXFLR__RXFLR__SHIFT    0
#define I2C__I2C0__IC_RXFLR__RESERVED_31_9__SHIFT    9

#define I2C__I2C0__IC_RXFLR__RXFLR__MASK    0x000001ff
#define I2C__I2C0__IC_RXFLR__RESERVED_31_9__MASK    0xfffffe00

#define I2C__I2C0__IC_RXFLR__RXFLR__POR_VALUE    0x0
#define I2C__I2C0__IC_RXFLR__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SDA_HOLD
// I2C SDA Hold Time Length Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_sda_tx_hold : 16;
        unsigned ic_sda_rx_hold : 8;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} I2C__IC_SDA_HOLD__ACC_T;

#define I2C__I2C0__IC_SDA_HOLD__ADDR (I2C__I2C0__BASE_ADDR + 0x7CULL)
#define I2C__I2C0__IC_SDA_HOLD__NUM  0x1

#define I2C__I2C0__IC_SDA_HOLD__IC_SDA_TX_HOLD__SHIFT    0
#define I2C__I2C0__IC_SDA_HOLD__IC_SDA_RX_HOLD__SHIFT    16
#define I2C__I2C0__IC_SDA_HOLD__RESERVED_31_24__SHIFT    24

#define I2C__I2C0__IC_SDA_HOLD__IC_SDA_TX_HOLD__MASK    0x0000ffff
#define I2C__I2C0__IC_SDA_HOLD__IC_SDA_RX_HOLD__MASK    0x00ff0000
#define I2C__I2C0__IC_SDA_HOLD__RESERVED_31_24__MASK    0xff000000

#define I2C__I2C0__IC_SDA_HOLD__IC_SDA_TX_HOLD__POR_VALUE    0x1
#define I2C__I2C0__IC_SDA_HOLD__IC_SDA_RX_HOLD__POR_VALUE    0x0
#define I2C__I2C0__IC_SDA_HOLD__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TX_ABRT_SOURCE
// I2C Transmit Abort Source Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned abrt_7b_addr_noack : 1;
        unsigned abrt_10addr1_noack : 1;
        unsigned abrt_10addr2_noack : 1;
        unsigned abrt_txdata_noack : 1;
        unsigned abrt_gcall_noack : 1;
        unsigned abrt_gcall_read : 1;
        unsigned abrt_hs_ackdet : 1;
        unsigned abrt_sbyte_ackdet : 1;
        unsigned abrt_hs_norstrt : 1;
        unsigned abrt_sbyte_norstrt : 1;
        unsigned abrt_10b_rd_norstrt : 1;
        unsigned abrt_master_dis : 1;
        unsigned arb_lost : 1;
        unsigned abrt_slvflush_txfifo : 1;
        unsigned abrt_slv_arblost : 1;
        unsigned abrt_slvrd_intx : 1;
        unsigned abrt_user_abrt : 1;
        unsigned abrt_sda_stuck_at_low : 1;
        unsigned reserved_22_18 : 5;
        unsigned tx_flush_cnt : 9;
    };
    unsigned reg;
} I2C__IC_TX_ABRT_SOURCE__ACC_T;

#define I2C__I2C0__IC_TX_ABRT_SOURCE__ADDR (I2C__I2C0__BASE_ADDR + 0x80ULL)
#define I2C__I2C0__IC_TX_ABRT_SOURCE__NUM  0x1

#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__SHIFT    0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10ADDR1_NOACK__SHIFT    1
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10ADDR2_NOACK__SHIFT    2
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__SHIFT    3
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__SHIFT    4
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__SHIFT    5
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__SHIFT    6
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__SHIFT    7
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__SHIFT    8
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SBYTE_NORSTRT__SHIFT    9
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10B_RD_NORSTRT__SHIFT    10
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__SHIFT    11
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ARB_LOST__SHIFT    12
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__SHIFT    13
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__SHIFT    14
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__SHIFT    15
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_USER_ABRT__SHIFT    16
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SDA_STUCK_AT_LOW__SHIFT    17
#define I2C__I2C0__IC_TX_ABRT_SOURCE__RESERVED_22_18__SHIFT    18
#define I2C__I2C0__IC_TX_ABRT_SOURCE__TX_FLUSH_CNT__SHIFT    23

#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__MASK    0x00000001
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10ADDR1_NOACK__MASK    0x00000002
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10ADDR2_NOACK__MASK    0x00000004
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__MASK    0x00000008
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__MASK    0x00000010
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__MASK    0x00000020
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__MASK    0x00000040
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__MASK    0x00000080
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__MASK    0x00000100
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SBYTE_NORSTRT__MASK    0x00000200
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10B_RD_NORSTRT__MASK    0x00000400
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__MASK    0x00000800
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ARB_LOST__MASK    0x00001000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__MASK    0x00002000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__MASK    0x00004000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__MASK    0x00008000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_USER_ABRT__MASK    0x00010000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SDA_STUCK_AT_LOW__MASK    0x00020000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__RESERVED_22_18__MASK    0x007c0000
#define I2C__I2C0__IC_TX_ABRT_SOURCE__TX_FLUSH_CNT__MASK    0xff800000

#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10ADDR1_NOACK__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10ADDR2_NOACK__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SBYTE_NORSTRT__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_10B_RD_NORSTRT__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ARB_LOST__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_USER_ABRT__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__ABRT_SDA_STUCK_AT_LOW__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__RESERVED_22_18__POR_VALUE    0x0
#define I2C__I2C0__IC_TX_ABRT_SOURCE__TX_FLUSH_CNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SLV_DATA_NACK_ONLY
// Generate Slave Data NACK Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nack : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_SLV_DATA_NACK_ONLY__ACC_T;

#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__ADDR (I2C__I2C0__BASE_ADDR + 0x84ULL)
#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__NUM  0x1

#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__NACK__SHIFT    0
#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__NACK__MASK    0x00000001
#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__NACK__POR_VALUE    0x0
#define I2C__I2C0__IC_SLV_DATA_NACK_ONLY__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DMA_CR
// DMA Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rdmae : 1;
        unsigned tdmae : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} I2C__IC_DMA_CR__ACC_T;

#define I2C__I2C0__IC_DMA_CR__ADDR (I2C__I2C0__BASE_ADDR + 0x88ULL)
#define I2C__I2C0__IC_DMA_CR__NUM  0x1

#define I2C__I2C0__IC_DMA_CR__RDMAE__SHIFT    0
#define I2C__I2C0__IC_DMA_CR__TDMAE__SHIFT    1
#define I2C__I2C0__IC_DMA_CR__RESERVED_31_2__SHIFT    2

#define I2C__I2C0__IC_DMA_CR__RDMAE__MASK    0x00000001
#define I2C__I2C0__IC_DMA_CR__TDMAE__MASK    0x00000002
#define I2C__I2C0__IC_DMA_CR__RESERVED_31_2__MASK    0xfffffffc

#define I2C__I2C0__IC_DMA_CR__RDMAE__POR_VALUE    0x0
#define I2C__I2C0__IC_DMA_CR__TDMAE__POR_VALUE    0x0
#define I2C__I2C0__IC_DMA_CR__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DMA_TDLR
// DMA Transmit Data Level Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmatdl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} I2C__IC_DMA_TDLR__ACC_T;

#define I2C__I2C0__IC_DMA_TDLR__ADDR (I2C__I2C0__BASE_ADDR + 0x8CULL)
#define I2C__I2C0__IC_DMA_TDLR__NUM  0x1

#define I2C__I2C0__IC_DMA_TDLR__DMATDL__SHIFT    0
#define I2C__I2C0__IC_DMA_TDLR__RESERVED_31_8__SHIFT    8

#define I2C__I2C0__IC_DMA_TDLR__DMATDL__MASK    0x000000ff
#define I2C__I2C0__IC_DMA_TDLR__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C0__IC_DMA_TDLR__DMATDL__POR_VALUE    0x0
#define I2C__I2C0__IC_DMA_TDLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DMA_RDLR
// DMA Receive Data Level Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmardl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} I2C__IC_DMA_RDLR__ACC_T;

#define I2C__I2C0__IC_DMA_RDLR__ADDR (I2C__I2C0__BASE_ADDR + 0x90ULL)
#define I2C__I2C0__IC_DMA_RDLR__NUM  0x1

#define I2C__I2C0__IC_DMA_RDLR__DMARDL__SHIFT    0
#define I2C__I2C0__IC_DMA_RDLR__RESERVED_31_8__SHIFT    8

#define I2C__I2C0__IC_DMA_RDLR__DMARDL__MASK    0x000000ff
#define I2C__I2C0__IC_DMA_RDLR__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C0__IC_DMA_RDLR__DMARDL__POR_VALUE    0x0
#define I2C__I2C0__IC_DMA_RDLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SDA_SETUP
// I2C SDA Setup Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sda_setup : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} I2C__IC_SDA_SETUP__ACC_T;

#define I2C__I2C0__IC_SDA_SETUP__ADDR (I2C__I2C0__BASE_ADDR + 0x94ULL)
#define I2C__I2C0__IC_SDA_SETUP__NUM  0x1

#define I2C__I2C0__IC_SDA_SETUP__SDA_SETUP__SHIFT    0
#define I2C__I2C0__IC_SDA_SETUP__RESERVED_31_8__SHIFT    8

#define I2C__I2C0__IC_SDA_SETUP__SDA_SETUP__MASK    0x000000ff
#define I2C__I2C0__IC_SDA_SETUP__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C0__IC_SDA_SETUP__SDA_SETUP__POR_VALUE    0xb
#define I2C__I2C0__IC_SDA_SETUP__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_ACK_GENERAL_CALL
// I2C ACK General Call Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ack_gen_call : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_ACK_GENERAL_CALL__ACC_T;

#define I2C__I2C0__IC_ACK_GENERAL_CALL__ADDR (I2C__I2C0__BASE_ADDR + 0x98ULL)
#define I2C__I2C0__IC_ACK_GENERAL_CALL__NUM  0x1

#define I2C__I2C0__IC_ACK_GENERAL_CALL__ACK_GEN_CALL__SHIFT    0
#define I2C__I2C0__IC_ACK_GENERAL_CALL__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_ACK_GENERAL_CALL__ACK_GEN_CALL__MASK    0x00000001
#define I2C__I2C0__IC_ACK_GENERAL_CALL__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_ACK_GENERAL_CALL__ACK_GEN_CALL__POR_VALUE    0x1
#define I2C__I2C0__IC_ACK_GENERAL_CALL__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_ENABLE_STATUS
// I2C Enable Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_en : 1;
        unsigned slv_disabled_while_busy : 1;
        unsigned slv_rx_data_lost : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} I2C__IC_ENABLE_STATUS__ACC_T;

#define I2C__I2C0__IC_ENABLE_STATUS__ADDR (I2C__I2C0__BASE_ADDR + 0x9CULL)
#define I2C__I2C0__IC_ENABLE_STATUS__NUM  0x1

#define I2C__I2C0__IC_ENABLE_STATUS__IC_EN__SHIFT    0
#define I2C__I2C0__IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__SHIFT    1
#define I2C__I2C0__IC_ENABLE_STATUS__SLV_RX_DATA_LOST__SHIFT    2
#define I2C__I2C0__IC_ENABLE_STATUS__RESERVED_31_3__SHIFT    3

#define I2C__I2C0__IC_ENABLE_STATUS__IC_EN__MASK    0x00000001
#define I2C__I2C0__IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__MASK    0x00000002
#define I2C__I2C0__IC_ENABLE_STATUS__SLV_RX_DATA_LOST__MASK    0x00000004
#define I2C__I2C0__IC_ENABLE_STATUS__RESERVED_31_3__MASK    0xfffffff8

#define I2C__I2C0__IC_ENABLE_STATUS__IC_EN__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE_STATUS__SLV_RX_DATA_LOST__POR_VALUE    0x0
#define I2C__I2C0__IC_ENABLE_STATUS__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_FS_SPKLEN
// I2C SS, FS or FM+ spike suppression limit
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_fs_spklen : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} I2C__IC_FS_SPKLEN__ACC_T;

#define I2C__I2C0__IC_FS_SPKLEN__ADDR (I2C__I2C0__BASE_ADDR + 0xA0ULL)
#define I2C__I2C0__IC_FS_SPKLEN__NUM  0x1

#define I2C__I2C0__IC_FS_SPKLEN__IC_FS_SPKLEN__SHIFT    0
#define I2C__I2C0__IC_FS_SPKLEN__RESERVED_31_8__SHIFT    8

#define I2C__I2C0__IC_FS_SPKLEN__IC_FS_SPKLEN__MASK    0x000000ff
#define I2C__I2C0__IC_FS_SPKLEN__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C0__IC_FS_SPKLEN__IC_FS_SPKLEN__POR_VALUE    0x5
#define I2C__I2C0__IC_FS_SPKLEN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RESTART_DET
// Clear RESTART_DET Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_restart_det : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_RESTART_DET__ACC_T;

#define I2C__I2C0__IC_CLR_RESTART_DET__ADDR (I2C__I2C0__BASE_ADDR + 0xA8ULL)
#define I2C__I2C0__IC_CLR_RESTART_DET__NUM  0x1

#define I2C__I2C0__IC_CLR_RESTART_DET__CLR_RESTART_DET__SHIFT    0
#define I2C__I2C0__IC_CLR_RESTART_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_RESTART_DET__CLR_RESTART_DET__MASK    0x00000001
#define I2C__I2C0__IC_CLR_RESTART_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_RESTART_DET__CLR_RESTART_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_RESTART_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SCL_STUCK_AT_LOW_TIMEOUT
// I2C SCL Stuck at Low Timeout
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_scl_stuck_low_timeout : 32;
    };
    unsigned reg;
} I2C__IC_SCL_STUCK_AT_LOW_TIMEOUT__ACC_T;

#define I2C__I2C0__IC_SCL_STUCK_AT_LOW_TIMEOUT__ADDR (I2C__I2C0__BASE_ADDR + 0xACULL)
#define I2C__I2C0__IC_SCL_STUCK_AT_LOW_TIMEOUT__NUM  0x1

#define I2C__I2C0__IC_SCL_STUCK_AT_LOW_TIMEOUT__IC_SCL_STUCK_LOW_TIMEOUT__SHIFT    0

#define I2C__I2C0__IC_SCL_STUCK_AT_LOW_TIMEOUT__IC_SCL_STUCK_LOW_TIMEOUT__MASK    0xffffffff

#define I2C__I2C0__IC_SCL_STUCK_AT_LOW_TIMEOUT__IC_SCL_STUCK_LOW_TIMEOUT__POR_VALUE    0xffffffff


///////////////////////////////////////////////////////
// Register: IC_SDA_STUCK_AT_LOW_TIMEOUT
// I2C SDA Stuck at Low Timeout
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_sda_stuck_low_timeout : 32;
    };
    unsigned reg;
} I2C__IC_SDA_STUCK_AT_LOW_TIMEOUT__ACC_T;

#define I2C__I2C0__IC_SDA_STUCK_AT_LOW_TIMEOUT__ADDR (I2C__I2C0__BASE_ADDR + 0xB0ULL)
#define I2C__I2C0__IC_SDA_STUCK_AT_LOW_TIMEOUT__NUM  0x1

#define I2C__I2C0__IC_SDA_STUCK_AT_LOW_TIMEOUT__IC_SDA_STUCK_LOW_TIMEOUT__SHIFT    0

#define I2C__I2C0__IC_SDA_STUCK_AT_LOW_TIMEOUT__IC_SDA_STUCK_LOW_TIMEOUT__MASK    0xffffffff

#define I2C__I2C0__IC_SDA_STUCK_AT_LOW_TIMEOUT__IC_SDA_STUCK_LOW_TIMEOUT__POR_VALUE    0xffffffff


///////////////////////////////////////////////////////
// Register: IC_CLR_SCL_STUCK_DET
// Clear SCL Stuck at Low Detect Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clr_scl_stuck_det : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} I2C__IC_CLR_SCL_STUCK_DET__ACC_T;

#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__ADDR (I2C__I2C0__BASE_ADDR + 0xB4ULL)
#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__NUM  0x1

#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__CLR_SCL_STUCK_DET__SHIFT    0
#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__CLR_SCL_STUCK_DET__MASK    0x00000001
#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__CLR_SCL_STUCK_DET__POR_VALUE    0x0
#define I2C__I2C0__IC_CLR_SCL_STUCK_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_COMP_PARAM_1
// Component Parameter Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apb_data_width : 2;
        unsigned max_speed_mode : 2;
        unsigned hc_count_values : 1;
        unsigned intr_io : 1;
        unsigned has_dma : 1;
        unsigned add_encoded_params : 1;
        unsigned rx_buffer_depth : 8;
        unsigned tx_buffer_depth : 8;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} I2C__IC_COMP_PARAM_1__ACC_T;

#define I2C__I2C0__IC_COMP_PARAM_1__ADDR (I2C__I2C0__BASE_ADDR + 0xF4ULL)
#define I2C__I2C0__IC_COMP_PARAM_1__NUM  0x1

#define I2C__I2C0__IC_COMP_PARAM_1__APB_DATA_WIDTH__SHIFT    0
#define I2C__I2C0__IC_COMP_PARAM_1__MAX_SPEED_MODE__SHIFT    2
#define I2C__I2C0__IC_COMP_PARAM_1__HC_COUNT_VALUES__SHIFT    4
#define I2C__I2C0__IC_COMP_PARAM_1__INTR_IO__SHIFT    5
#define I2C__I2C0__IC_COMP_PARAM_1__HAS_DMA__SHIFT    6
#define I2C__I2C0__IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__SHIFT    7
#define I2C__I2C0__IC_COMP_PARAM_1__RX_BUFFER_DEPTH__SHIFT    8
#define I2C__I2C0__IC_COMP_PARAM_1__TX_BUFFER_DEPTH__SHIFT    16
#define I2C__I2C0__IC_COMP_PARAM_1__RESERVED_31_24__SHIFT    24

#define I2C__I2C0__IC_COMP_PARAM_1__APB_DATA_WIDTH__MASK    0x00000003
#define I2C__I2C0__IC_COMP_PARAM_1__MAX_SPEED_MODE__MASK    0x0000000c
#define I2C__I2C0__IC_COMP_PARAM_1__HC_COUNT_VALUES__MASK    0x00000010
#define I2C__I2C0__IC_COMP_PARAM_1__INTR_IO__MASK    0x00000020
#define I2C__I2C0__IC_COMP_PARAM_1__HAS_DMA__MASK    0x00000040
#define I2C__I2C0__IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__MASK    0x00000080
#define I2C__I2C0__IC_COMP_PARAM_1__RX_BUFFER_DEPTH__MASK    0x0000ff00
#define I2C__I2C0__IC_COMP_PARAM_1__TX_BUFFER_DEPTH__MASK    0x00ff0000
#define I2C__I2C0__IC_COMP_PARAM_1__RESERVED_31_24__MASK    0xff000000

#define I2C__I2C0__IC_COMP_PARAM_1__APB_DATA_WIDTH__POR_VALUE    0x2
#define I2C__I2C0__IC_COMP_PARAM_1__MAX_SPEED_MODE__POR_VALUE    0x2
#define I2C__I2C0__IC_COMP_PARAM_1__HC_COUNT_VALUES__POR_VALUE    0x0
#define I2C__I2C0__IC_COMP_PARAM_1__INTR_IO__POR_VALUE    0x1
#define I2C__I2C0__IC_COMP_PARAM_1__HAS_DMA__POR_VALUE    0x1
#define I2C__I2C0__IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define I2C__I2C0__IC_COMP_PARAM_1__RX_BUFFER_DEPTH__POR_VALUE    0xf
#define I2C__I2C0__IC_COMP_PARAM_1__TX_BUFFER_DEPTH__POR_VALUE    0xf
#define I2C__I2C0__IC_COMP_PARAM_1__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_COMP_VERSION
// I2C Component Version Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_comp_version : 32;
    };
    unsigned reg;
} I2C__IC_COMP_VERSION__ACC_T;

#define I2C__I2C0__IC_COMP_VERSION__ADDR (I2C__I2C0__BASE_ADDR + 0xF8ULL)
#define I2C__I2C0__IC_COMP_VERSION__NUM  0x1

#define I2C__I2C0__IC_COMP_VERSION__IC_COMP_VERSION__SHIFT    0

#define I2C__I2C0__IC_COMP_VERSION__IC_COMP_VERSION__MASK    0xffffffff

#define I2C__I2C0__IC_COMP_VERSION__IC_COMP_VERSION__POR_VALUE    0x3230332a


///////////////////////////////////////////////////////
// Register: IC_COMP_TYPE
// I2C Component Type Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ic_comp_type : 32;
    };
    unsigned reg;
} I2C__IC_COMP_TYPE__ACC_T;

#define I2C__I2C0__IC_COMP_TYPE__ADDR (I2C__I2C0__BASE_ADDR + 0xFCULL)
#define I2C__I2C0__IC_COMP_TYPE__NUM  0x1

#define I2C__I2C0__IC_COMP_TYPE__IC_COMP_TYPE__SHIFT    0

#define I2C__I2C0__IC_COMP_TYPE__IC_COMP_TYPE__MASK    0xffffffff

#define I2C__I2C0__IC_COMP_TYPE__IC_COMP_TYPE__POR_VALUE    0x44570140



#define I2C__I2C1__BASE_ADDR 0xF8415000ULL

///////////////////////////////////////////////////////
// Register: IC_CON
// I2C Control Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CON__ADDR (I2C__I2C1__BASE_ADDR + 0x0ULL)
#define I2C__I2C1__IC_CON__NUM  0x1

#define I2C__I2C1__IC_CON__MASTER_MODE__SHIFT    0
#define I2C__I2C1__IC_CON__SPEED__SHIFT    1
#define I2C__I2C1__IC_CON__IC_10BITADDR_SLAVE__SHIFT    3
#define I2C__I2C1__IC_CON__IC_10BITADDR_MASTER__SHIFT    4
#define I2C__I2C1__IC_CON__IC_RESTART_EN__SHIFT    5
#define I2C__I2C1__IC_CON__IC_SLAVE_DISABLE__SHIFT    6
#define I2C__I2C1__IC_CON__STOP_DET_IFADDRESSED__SHIFT    7
#define I2C__I2C1__IC_CON__TX_EMPTY_CTRL__SHIFT    8
#define I2C__I2C1__IC_CON__RX_FIFO_FULL_HLD_CTRL__SHIFT    9
#define I2C__I2C1__IC_CON__STOP_DET_IF_MASTER_ACTIVE__SHIFT    10
#define I2C__I2C1__IC_CON__BUS_CLEAR_FEATURE_CTRL__SHIFT    11
#define I2C__I2C1__IC_CON__RESERVED_31_12__SHIFT    12

#define I2C__I2C1__IC_CON__MASTER_MODE__MASK    0x00000001
#define I2C__I2C1__IC_CON__SPEED__MASK    0x00000006
#define I2C__I2C1__IC_CON__IC_10BITADDR_SLAVE__MASK    0x00000008
#define I2C__I2C1__IC_CON__IC_10BITADDR_MASTER__MASK    0x00000010
#define I2C__I2C1__IC_CON__IC_RESTART_EN__MASK    0x00000020
#define I2C__I2C1__IC_CON__IC_SLAVE_DISABLE__MASK    0x00000040
#define I2C__I2C1__IC_CON__STOP_DET_IFADDRESSED__MASK    0x00000080
#define I2C__I2C1__IC_CON__TX_EMPTY_CTRL__MASK    0x00000100
#define I2C__I2C1__IC_CON__RX_FIFO_FULL_HLD_CTRL__MASK    0x00000200
#define I2C__I2C1__IC_CON__STOP_DET_IF_MASTER_ACTIVE__MASK    0x00000400
#define I2C__I2C1__IC_CON__BUS_CLEAR_FEATURE_CTRL__MASK    0x00000800
#define I2C__I2C1__IC_CON__RESERVED_31_12__MASK    0xfffff000

#define I2C__I2C1__IC_CON__MASTER_MODE__POR_VALUE    0x1
#define I2C__I2C1__IC_CON__SPEED__POR_VALUE    0x2
#define I2C__I2C1__IC_CON__IC_10BITADDR_SLAVE__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__IC_10BITADDR_MASTER__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__IC_RESTART_EN__POR_VALUE    0x1
#define I2C__I2C1__IC_CON__IC_SLAVE_DISABLE__POR_VALUE    0x1
#define I2C__I2C1__IC_CON__STOP_DET_IFADDRESSED__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__TX_EMPTY_CTRL__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__RX_FIFO_FULL_HLD_CTRL__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__STOP_DET_IF_MASTER_ACTIVE__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__BUS_CLEAR_FEATURE_CTRL__POR_VALUE    0x0
#define I2C__I2C1__IC_CON__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TAR
// I2C Target Address Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_TAR__ADDR (I2C__I2C1__BASE_ADDR + 0x4ULL)
#define I2C__I2C1__IC_TAR__NUM  0x1

#define I2C__I2C1__IC_TAR__IC_TAR__SHIFT    0
#define I2C__I2C1__IC_TAR__GC_OR_START__SHIFT    10
#define I2C__I2C1__IC_TAR__SPECIAL__SHIFT    11
#define I2C__I2C1__IC_TAR__RESERVED_31_12__SHIFT    12

#define I2C__I2C1__IC_TAR__IC_TAR__MASK    0x000003ff
#define I2C__I2C1__IC_TAR__GC_OR_START__MASK    0x00000400
#define I2C__I2C1__IC_TAR__SPECIAL__MASK    0x00000800
#define I2C__I2C1__IC_TAR__RESERVED_31_12__MASK    0xfffff000

#define I2C__I2C1__IC_TAR__IC_TAR__POR_VALUE    0x055
#define I2C__I2C1__IC_TAR__GC_OR_START__POR_VALUE    0x0
#define I2C__I2C1__IC_TAR__SPECIAL__POR_VALUE    0x0
#define I2C__I2C1__IC_TAR__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SAR
// I2C Slave Address Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SAR__ADDR (I2C__I2C1__BASE_ADDR + 0x8ULL)
#define I2C__I2C1__IC_SAR__NUM  0x1

#define I2C__I2C1__IC_SAR__IC_SAR__SHIFT    0
#define I2C__I2C1__IC_SAR__RESERVED_31_10__SHIFT    10

#define I2C__I2C1__IC_SAR__IC_SAR__MASK    0x000003ff
#define I2C__I2C1__IC_SAR__RESERVED_31_10__MASK    0xfffffc00

#define I2C__I2C1__IC_SAR__IC_SAR__POR_VALUE    0x055
#define I2C__I2C1__IC_SAR__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DATA_CMD
// I2C Rx/Tx Data Buffer and Command Register; this is the register the CPU writes to when filling the TX FIFO and the CPU reads from when retrieving bytes from RX FIFO.
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_DATA_CMD__ADDR (I2C__I2C1__BASE_ADDR + 0x10ULL)
#define I2C__I2C1__IC_DATA_CMD__NUM  0x1

#define I2C__I2C1__IC_DATA_CMD__DAT__SHIFT    0
#define I2C__I2C1__IC_DATA_CMD__CMD__SHIFT    8
#define I2C__I2C1__IC_DATA_CMD__STOP__SHIFT    9
#define I2C__I2C1__IC_DATA_CMD__RESTART__SHIFT    10
#define I2C__I2C1__IC_DATA_CMD__RESERVED_31_11__SHIFT    11

#define I2C__I2C1__IC_DATA_CMD__DAT__MASK    0x000000ff
#define I2C__I2C1__IC_DATA_CMD__CMD__MASK    0x00000100
#define I2C__I2C1__IC_DATA_CMD__STOP__MASK    0x00000200
#define I2C__I2C1__IC_DATA_CMD__RESTART__MASK    0x00000400
#define I2C__I2C1__IC_DATA_CMD__RESERVED_31_11__MASK    0xfffff800

#define I2C__I2C1__IC_DATA_CMD__DAT__POR_VALUE    0x0
#define I2C__I2C1__IC_DATA_CMD__CMD__POR_VALUE    0x0
#define I2C__I2C1__IC_DATA_CMD__STOP__POR_VALUE    0x0
#define I2C__I2C1__IC_DATA_CMD__RESTART__POR_VALUE    0x0
#define I2C__I2C1__IC_DATA_CMD__RESERVED_31_11__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SS_SCL_HCNT
// Standard Speed I2C Clock SCL High Count Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SS_SCL_HCNT__ADDR (I2C__I2C1__BASE_ADDR + 0x14ULL)
#define I2C__I2C1__IC_SS_SCL_HCNT__NUM  0x1

#define I2C__I2C1__IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__SHIFT    0
#define I2C__I2C1__IC_SS_SCL_HCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C1__IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__MASK    0x0000ffff
#define I2C__I2C1__IC_SS_SCL_HCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C1__IC_SS_SCL_HCNT__IC_SS_SCL_HCNT__POR_VALUE    0x190
#define I2C__I2C1__IC_SS_SCL_HCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SS_SCL_LCNT
// Standard Speed I2C Clock SCL Low Count Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SS_SCL_LCNT__ADDR (I2C__I2C1__BASE_ADDR + 0x18ULL)
#define I2C__I2C1__IC_SS_SCL_LCNT__NUM  0x1

#define I2C__I2C1__IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__SHIFT    0
#define I2C__I2C1__IC_SS_SCL_LCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C1__IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__MASK    0x0000ffff
#define I2C__I2C1__IC_SS_SCL_LCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C1__IC_SS_SCL_LCNT__IC_SS_SCL_LCNT__POR_VALUE    0x1d6
#define I2C__I2C1__IC_SS_SCL_LCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_FS_SCL_HCNT
// Fast Mode or Fast Mode Plus I2C Clock SCL High Count Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_FS_SCL_HCNT__ADDR (I2C__I2C1__BASE_ADDR + 0x1CULL)
#define I2C__I2C1__IC_FS_SCL_HCNT__NUM  0x1

#define I2C__I2C1__IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__SHIFT    0
#define I2C__I2C1__IC_FS_SCL_HCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C1__IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__MASK    0x0000ffff
#define I2C__I2C1__IC_FS_SCL_HCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C1__IC_FS_SCL_HCNT__IC_FS_SCL_HCNT__POR_VALUE    0x3c
#define I2C__I2C1__IC_FS_SCL_HCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_FS_SCL_LCNT
// Fast Mode or Fast Mode Plus I2C Clock SCL Low Count Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_FS_SCL_LCNT__ADDR (I2C__I2C1__BASE_ADDR + 0x20ULL)
#define I2C__I2C1__IC_FS_SCL_LCNT__NUM  0x1

#define I2C__I2C1__IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__SHIFT    0
#define I2C__I2C1__IC_FS_SCL_LCNT__RESERVED_31_16__SHIFT    16

#define I2C__I2C1__IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__MASK    0x0000ffff
#define I2C__I2C1__IC_FS_SCL_LCNT__RESERVED_31_16__MASK    0xffff0000

#define I2C__I2C1__IC_FS_SCL_LCNT__IC_FS_SCL_LCNT__POR_VALUE    0x82
#define I2C__I2C1__IC_FS_SCL_LCNT__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_INTR_STAT
// I2C Interrupt Status Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_INTR_STAT__ADDR (I2C__I2C1__BASE_ADDR + 0x2CULL)
#define I2C__I2C1__IC_INTR_STAT__NUM  0x1

#define I2C__I2C1__IC_INTR_STAT__R_RX_UNDER__SHIFT    0
#define I2C__I2C1__IC_INTR_STAT__R_RX_OVER__SHIFT    1
#define I2C__I2C1__IC_INTR_STAT__R_RX_FULL__SHIFT    2
#define I2C__I2C1__IC_INTR_STAT__R_TX_OVER__SHIFT    3
#define I2C__I2C1__IC_INTR_STAT__R_TX_EMPTY__SHIFT    4
#define I2C__I2C1__IC_INTR_STAT__R_RD_REQ__SHIFT    5
#define I2C__I2C1__IC_INTR_STAT__R_TX_ABRT__SHIFT    6
#define I2C__I2C1__IC_INTR_STAT__R_RX_DONE__SHIFT    7
#define I2C__I2C1__IC_INTR_STAT__R_ACTIVITY__SHIFT    8
#define I2C__I2C1__IC_INTR_STAT__R_STOP_DET__SHIFT    9
#define I2C__I2C1__IC_INTR_STAT__R_START_DET__SHIFT    10
#define I2C__I2C1__IC_INTR_STAT__R_GEN_CALL__SHIFT    11
#define I2C__I2C1__IC_INTR_STAT__R_RESTART_DET__SHIFT    12
#define I2C__I2C1__IC_INTR_STAT__R_MASTER_ON_HOLD__SHIFT    13
#define I2C__I2C1__IC_INTR_STAT__R_SCL_STUCK_AT_LOW__SHIFT    14
#define I2C__I2C1__IC_INTR_STAT__RESERVED_31_15__SHIFT    15

#define I2C__I2C1__IC_INTR_STAT__R_RX_UNDER__MASK    0x00000001
#define I2C__I2C1__IC_INTR_STAT__R_RX_OVER__MASK    0x00000002
#define I2C__I2C1__IC_INTR_STAT__R_RX_FULL__MASK    0x00000004
#define I2C__I2C1__IC_INTR_STAT__R_TX_OVER__MASK    0x00000008
#define I2C__I2C1__IC_INTR_STAT__R_TX_EMPTY__MASK    0x00000010
#define I2C__I2C1__IC_INTR_STAT__R_RD_REQ__MASK    0x00000020
#define I2C__I2C1__IC_INTR_STAT__R_TX_ABRT__MASK    0x00000040
#define I2C__I2C1__IC_INTR_STAT__R_RX_DONE__MASK    0x00000080
#define I2C__I2C1__IC_INTR_STAT__R_ACTIVITY__MASK    0x00000100
#define I2C__I2C1__IC_INTR_STAT__R_STOP_DET__MASK    0x00000200
#define I2C__I2C1__IC_INTR_STAT__R_START_DET__MASK    0x00000400
#define I2C__I2C1__IC_INTR_STAT__R_GEN_CALL__MASK    0x00000800
#define I2C__I2C1__IC_INTR_STAT__R_RESTART_DET__MASK    0x00001000
#define I2C__I2C1__IC_INTR_STAT__R_MASTER_ON_HOLD__MASK    0x00002000
#define I2C__I2C1__IC_INTR_STAT__R_SCL_STUCK_AT_LOW__MASK    0x00004000
#define I2C__I2C1__IC_INTR_STAT__RESERVED_31_15__MASK    0xffff8000

#define I2C__I2C1__IC_INTR_STAT__R_RX_UNDER__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_RX_OVER__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_RX_FULL__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_TX_OVER__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_TX_EMPTY__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_RD_REQ__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_TX_ABRT__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_RX_DONE__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_STOP_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_START_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_GEN_CALL__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_RESTART_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_MASTER_ON_HOLD__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__R_SCL_STUCK_AT_LOW__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_STAT__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_INTR_MASK
// I2C Interrupt Mask Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_INTR_MASK__ADDR (I2C__I2C1__BASE_ADDR + 0x30ULL)
#define I2C__I2C1__IC_INTR_MASK__NUM  0x1

#define I2C__I2C1__IC_INTR_MASK__M_RX_UNDER__SHIFT    0
#define I2C__I2C1__IC_INTR_MASK__M_RX_OVER__SHIFT    1
#define I2C__I2C1__IC_INTR_MASK__M_RX_FULL__SHIFT    2
#define I2C__I2C1__IC_INTR_MASK__M_TX_OVER__SHIFT    3
#define I2C__I2C1__IC_INTR_MASK__M_TX_EMPTY__SHIFT    4
#define I2C__I2C1__IC_INTR_MASK__M_RD_REQ__SHIFT    5
#define I2C__I2C1__IC_INTR_MASK__M_TX_ABRT__SHIFT    6
#define I2C__I2C1__IC_INTR_MASK__M_RX_DONE__SHIFT    7
#define I2C__I2C1__IC_INTR_MASK__M_ACTIVITY__SHIFT    8
#define I2C__I2C1__IC_INTR_MASK__M_STOP_DET__SHIFT    9
#define I2C__I2C1__IC_INTR_MASK__M_START_DET__SHIFT    10
#define I2C__I2C1__IC_INTR_MASK__M_GEN_CALL__SHIFT    11
#define I2C__I2C1__IC_INTR_MASK__M_RESTART_DET__SHIFT    12
#define I2C__I2C1__IC_INTR_MASK__M_MASTER_ON_HOLD_READ_ONLY__SHIFT    13
#define I2C__I2C1__IC_INTR_MASK__M_SCL_STUCK_AT_LOW__SHIFT    14
#define I2C__I2C1__IC_INTR_MASK__RESERVED_31_15__SHIFT    15

#define I2C__I2C1__IC_INTR_MASK__M_RX_UNDER__MASK    0x00000001
#define I2C__I2C1__IC_INTR_MASK__M_RX_OVER__MASK    0x00000002
#define I2C__I2C1__IC_INTR_MASK__M_RX_FULL__MASK    0x00000004
#define I2C__I2C1__IC_INTR_MASK__M_TX_OVER__MASK    0x00000008
#define I2C__I2C1__IC_INTR_MASK__M_TX_EMPTY__MASK    0x00000010
#define I2C__I2C1__IC_INTR_MASK__M_RD_REQ__MASK    0x00000020
#define I2C__I2C1__IC_INTR_MASK__M_TX_ABRT__MASK    0x00000040
#define I2C__I2C1__IC_INTR_MASK__M_RX_DONE__MASK    0x00000080
#define I2C__I2C1__IC_INTR_MASK__M_ACTIVITY__MASK    0x00000100
#define I2C__I2C1__IC_INTR_MASK__M_STOP_DET__MASK    0x00000200
#define I2C__I2C1__IC_INTR_MASK__M_START_DET__MASK    0x00000400
#define I2C__I2C1__IC_INTR_MASK__M_GEN_CALL__MASK    0x00000800
#define I2C__I2C1__IC_INTR_MASK__M_RESTART_DET__MASK    0x00001000
#define I2C__I2C1__IC_INTR_MASK__M_MASTER_ON_HOLD_READ_ONLY__MASK    0x00002000
#define I2C__I2C1__IC_INTR_MASK__M_SCL_STUCK_AT_LOW__MASK    0x00004000
#define I2C__I2C1__IC_INTR_MASK__RESERVED_31_15__MASK    0xffff8000

#define I2C__I2C1__IC_INTR_MASK__M_RX_UNDER__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_RX_OVER__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_RX_FULL__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_TX_OVER__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_TX_EMPTY__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_RD_REQ__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_TX_ABRT__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_RX_DONE__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_MASK__M_STOP_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_MASK__M_START_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_MASK__M_GEN_CALL__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__M_RESTART_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_MASK__M_MASTER_ON_HOLD_READ_ONLY__POR_VALUE    0x0
#define I2C__I2C1__IC_INTR_MASK__M_SCL_STUCK_AT_LOW__POR_VALUE    0x1
#define I2C__I2C1__IC_INTR_MASK__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_RAW_INTR_STAT
//  I2C Raw Interrupt Status Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_RAW_INTR_STAT__ADDR (I2C__I2C1__BASE_ADDR + 0x34ULL)
#define I2C__I2C1__IC_RAW_INTR_STAT__NUM  0x1

#define I2C__I2C1__IC_RAW_INTR_STAT__RX_UNDER__SHIFT    0
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_OVER__SHIFT    1
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_FULL__SHIFT    2
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_OVER__SHIFT    3
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_EMPTY__SHIFT    4
#define I2C__I2C1__IC_RAW_INTR_STAT__RD_REQ__SHIFT    5
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_ABRT__SHIFT    6
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_DONE__SHIFT    7
#define I2C__I2C1__IC_RAW_INTR_STAT__ACTIVITY__SHIFT    8
#define I2C__I2C1__IC_RAW_INTR_STAT__STOP_DET__SHIFT    9
#define I2C__I2C1__IC_RAW_INTR_STAT__START_DET__SHIFT    10
#define I2C__I2C1__IC_RAW_INTR_STAT__GEN_CALL__SHIFT    11
#define I2C__I2C1__IC_RAW_INTR_STAT__RESTART_DET__SHIFT    12
#define I2C__I2C1__IC_RAW_INTR_STAT__MASTER_ON_HOLD__SHIFT    13
#define I2C__I2C1__IC_RAW_INTR_STAT__SCL_STUCK_AT_LOW__SHIFT    14
#define I2C__I2C1__IC_RAW_INTR_STAT__RESERVED_31_15__SHIFT    15

#define I2C__I2C1__IC_RAW_INTR_STAT__RX_UNDER__MASK    0x00000001
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_OVER__MASK    0x00000002
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_FULL__MASK    0x00000004
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_OVER__MASK    0x00000008
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_EMPTY__MASK    0x00000010
#define I2C__I2C1__IC_RAW_INTR_STAT__RD_REQ__MASK    0x00000020
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_ABRT__MASK    0x00000040
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_DONE__MASK    0x00000080
#define I2C__I2C1__IC_RAW_INTR_STAT__ACTIVITY__MASK    0x00000100
#define I2C__I2C1__IC_RAW_INTR_STAT__STOP_DET__MASK    0x00000200
#define I2C__I2C1__IC_RAW_INTR_STAT__START_DET__MASK    0x00000400
#define I2C__I2C1__IC_RAW_INTR_STAT__GEN_CALL__MASK    0x00000800
#define I2C__I2C1__IC_RAW_INTR_STAT__RESTART_DET__MASK    0x00001000
#define I2C__I2C1__IC_RAW_INTR_STAT__MASTER_ON_HOLD__MASK    0x00002000
#define I2C__I2C1__IC_RAW_INTR_STAT__SCL_STUCK_AT_LOW__MASK    0x00004000
#define I2C__I2C1__IC_RAW_INTR_STAT__RESERVED_31_15__MASK    0xffff8000

#define I2C__I2C1__IC_RAW_INTR_STAT__RX_UNDER__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_OVER__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_FULL__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_OVER__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_EMPTY__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__RD_REQ__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__TX_ABRT__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__RX_DONE__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__STOP_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__START_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__GEN_CALL__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__RESTART_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__MASTER_ON_HOLD__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__SCL_STUCK_AT_LOW__POR_VALUE    0x0
#define I2C__I2C1__IC_RAW_INTR_STAT__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_RX_TL
// I2C Receive FIFO Threshold Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_RX_TL__ADDR (I2C__I2C1__BASE_ADDR + 0x38ULL)
#define I2C__I2C1__IC_RX_TL__NUM  0x1

#define I2C__I2C1__IC_RX_TL__RX_TL__SHIFT    0
#define I2C__I2C1__IC_RX_TL__RESERVED_31_8__SHIFT    8

#define I2C__I2C1__IC_RX_TL__RX_TL__MASK    0x000000ff
#define I2C__I2C1__IC_RX_TL__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C1__IC_RX_TL__RX_TL__POR_VALUE    0x0
#define I2C__I2C1__IC_RX_TL__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TX_TL
// I2C Transmit FIFO Threshold Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_TX_TL__ADDR (I2C__I2C1__BASE_ADDR + 0x3CULL)
#define I2C__I2C1__IC_TX_TL__NUM  0x1

#define I2C__I2C1__IC_TX_TL__TX_TL__SHIFT    0
#define I2C__I2C1__IC_TX_TL__RESERVED_31_8__SHIFT    8

#define I2C__I2C1__IC_TX_TL__TX_TL__MASK    0x000000ff
#define I2C__I2C1__IC_TX_TL__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C1__IC_TX_TL__TX_TL__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_TL__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_INTR
// Clear Combined and Individual Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_INTR__ADDR (I2C__I2C1__BASE_ADDR + 0x40ULL)
#define I2C__I2C1__IC_CLR_INTR__NUM  0x1

#define I2C__I2C1__IC_CLR_INTR__CLR_INTR__SHIFT    0
#define I2C__I2C1__IC_CLR_INTR__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_INTR__CLR_INTR__MASK    0x00000001
#define I2C__I2C1__IC_CLR_INTR__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_INTR__CLR_INTR__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_INTR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RX_UNDER
// Clear RX_UNDER Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_RX_UNDER__ADDR (I2C__I2C1__BASE_ADDR + 0x44ULL)
#define I2C__I2C1__IC_CLR_RX_UNDER__NUM  0x1

#define I2C__I2C1__IC_CLR_RX_UNDER__CLR_RX_UNDER__SHIFT    0
#define I2C__I2C1__IC_CLR_RX_UNDER__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_RX_UNDER__CLR_RX_UNDER__MASK    0x00000001
#define I2C__I2C1__IC_CLR_RX_UNDER__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_RX_UNDER__CLR_RX_UNDER__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_RX_UNDER__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RX_OVER
// Clear RX_OVER Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_RX_OVER__ADDR (I2C__I2C1__BASE_ADDR + 0x48ULL)
#define I2C__I2C1__IC_CLR_RX_OVER__NUM  0x1

#define I2C__I2C1__IC_CLR_RX_OVER__CLR_RX_OVER__SHIFT    0
#define I2C__I2C1__IC_CLR_RX_OVER__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_RX_OVER__CLR_RX_OVER__MASK    0x00000001
#define I2C__I2C1__IC_CLR_RX_OVER__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_RX_OVER__CLR_RX_OVER__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_RX_OVER__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_TX_OVER
// Clear TX_OVER Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_TX_OVER__ADDR (I2C__I2C1__BASE_ADDR + 0x4CULL)
#define I2C__I2C1__IC_CLR_TX_OVER__NUM  0x1

#define I2C__I2C1__IC_CLR_TX_OVER__CLR_TX_OVER__SHIFT    0
#define I2C__I2C1__IC_CLR_TX_OVER__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_TX_OVER__CLR_TX_OVER__MASK    0x00000001
#define I2C__I2C1__IC_CLR_TX_OVER__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_TX_OVER__CLR_TX_OVER__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_TX_OVER__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RD_REQ
// Clear RD_REQ Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_RD_REQ__ADDR (I2C__I2C1__BASE_ADDR + 0x50ULL)
#define I2C__I2C1__IC_CLR_RD_REQ__NUM  0x1

#define I2C__I2C1__IC_CLR_RD_REQ__CLR_RD_REQ__SHIFT    0
#define I2C__I2C1__IC_CLR_RD_REQ__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_RD_REQ__CLR_RD_REQ__MASK    0x00000001
#define I2C__I2C1__IC_CLR_RD_REQ__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_RD_REQ__CLR_RD_REQ__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_RD_REQ__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_TX_ABRT
// Clear TX_ABRT Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_TX_ABRT__ADDR (I2C__I2C1__BASE_ADDR + 0x54ULL)
#define I2C__I2C1__IC_CLR_TX_ABRT__NUM  0x1

#define I2C__I2C1__IC_CLR_TX_ABRT__CLR_TX_ABRT__SHIFT    0
#define I2C__I2C1__IC_CLR_TX_ABRT__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_TX_ABRT__CLR_TX_ABRT__MASK    0x00000001
#define I2C__I2C1__IC_CLR_TX_ABRT__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_TX_ABRT__CLR_TX_ABRT__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_TX_ABRT__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RX_DONE
// Clear RX_DONE Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_RX_DONE__ADDR (I2C__I2C1__BASE_ADDR + 0x58ULL)
#define I2C__I2C1__IC_CLR_RX_DONE__NUM  0x1

#define I2C__I2C1__IC_CLR_RX_DONE__CLR_RX_DONE__SHIFT    0
#define I2C__I2C1__IC_CLR_RX_DONE__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_RX_DONE__CLR_RX_DONE__MASK    0x00000001
#define I2C__I2C1__IC_CLR_RX_DONE__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_RX_DONE__CLR_RX_DONE__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_RX_DONE__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_ACTIVITY
// Clear ACTIVITY Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_ACTIVITY__ADDR (I2C__I2C1__BASE_ADDR + 0x5CULL)
#define I2C__I2C1__IC_CLR_ACTIVITY__NUM  0x1

#define I2C__I2C1__IC_CLR_ACTIVITY__CLR_ACTIVITY__SHIFT    0
#define I2C__I2C1__IC_CLR_ACTIVITY__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_ACTIVITY__CLR_ACTIVITY__MASK    0x00000001
#define I2C__I2C1__IC_CLR_ACTIVITY__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_ACTIVITY__CLR_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_ACTIVITY__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_STOP_DET
// Clear STOP_DET Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_STOP_DET__ADDR (I2C__I2C1__BASE_ADDR + 0x60ULL)
#define I2C__I2C1__IC_CLR_STOP_DET__NUM  0x1

#define I2C__I2C1__IC_CLR_STOP_DET__CLR_STOP_DET__SHIFT    0
#define I2C__I2C1__IC_CLR_STOP_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_STOP_DET__CLR_STOP_DET__MASK    0x00000001
#define I2C__I2C1__IC_CLR_STOP_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_STOP_DET__CLR_STOP_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_STOP_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_START_DET
// Clear START_DET Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_START_DET__ADDR (I2C__I2C1__BASE_ADDR + 0x64ULL)
#define I2C__I2C1__IC_CLR_START_DET__NUM  0x1

#define I2C__I2C1__IC_CLR_START_DET__CLR_START_DET__SHIFT    0
#define I2C__I2C1__IC_CLR_START_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_START_DET__CLR_START_DET__MASK    0x00000001
#define I2C__I2C1__IC_CLR_START_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_START_DET__CLR_START_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_START_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_GEN_CALL
// Clear GEN_CALL Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_GEN_CALL__ADDR (I2C__I2C1__BASE_ADDR + 0x68ULL)
#define I2C__I2C1__IC_CLR_GEN_CALL__NUM  0x1

#define I2C__I2C1__IC_CLR_GEN_CALL__CLR_GEN_CALL__SHIFT    0
#define I2C__I2C1__IC_CLR_GEN_CALL__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_GEN_CALL__CLR_GEN_CALL__MASK    0x00000001
#define I2C__I2C1__IC_CLR_GEN_CALL__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_GEN_CALL__CLR_GEN_CALL__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_GEN_CALL__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_ENABLE
// I2C Enable Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_ENABLE__ADDR (I2C__I2C1__BASE_ADDR + 0x6CULL)
#define I2C__I2C1__IC_ENABLE__NUM  0x1

#define I2C__I2C1__IC_ENABLE__ENABLE__SHIFT    0
#define I2C__I2C1__IC_ENABLE__ABORT__SHIFT    1
#define I2C__I2C1__IC_ENABLE__TX_CMD_BLOCK__SHIFT    2
#define I2C__I2C1__IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__SHIFT    3
#define I2C__I2C1__IC_ENABLE__RESERVED_31_4__SHIFT    4

#define I2C__I2C1__IC_ENABLE__ENABLE__MASK    0x00000001
#define I2C__I2C1__IC_ENABLE__ABORT__MASK    0x00000002
#define I2C__I2C1__IC_ENABLE__TX_CMD_BLOCK__MASK    0x00000004
#define I2C__I2C1__IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__MASK    0x00000008
#define I2C__I2C1__IC_ENABLE__RESERVED_31_4__MASK    0xfffffff0

#define I2C__I2C1__IC_ENABLE__ENABLE__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE__ABORT__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE__TX_CMD_BLOCK__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE__SDA_STUCK_RECOVERY_ENABLE__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE__RESERVED_31_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_STATUS
// I2C Status Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_STATUS__ADDR (I2C__I2C1__BASE_ADDR + 0x70ULL)
#define I2C__I2C1__IC_STATUS__NUM  0x1

#define I2C__I2C1__IC_STATUS__ACTIVITY__SHIFT    0
#define I2C__I2C1__IC_STATUS__TFNF__SHIFT    1
#define I2C__I2C1__IC_STATUS__TFE__SHIFT    2
#define I2C__I2C1__IC_STATUS__RFNE__SHIFT    3
#define I2C__I2C1__IC_STATUS__RFF__SHIFT    4
#define I2C__I2C1__IC_STATUS__MST_ACTIVITY__SHIFT    5
#define I2C__I2C1__IC_STATUS__SLV_ACTIVITY__SHIFT    6
#define I2C__I2C1__IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__SHIFT    7
#define I2C__I2C1__IC_STATUS__MST_HOLD_RX_FIFO_FULL__SHIFT    8
#define I2C__I2C1__IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__SHIFT    9
#define I2C__I2C1__IC_STATUS__SLV_HOLD_RX_FIFO_FULL__SHIFT    10
#define I2C__I2C1__IC_STATUS__SDA_STUCK_NOT_RECOVERED__SHIFT    11
#define I2C__I2C1__IC_STATUS__RESERVED_31_12__SHIFT    12

#define I2C__I2C1__IC_STATUS__ACTIVITY__MASK    0x00000001
#define I2C__I2C1__IC_STATUS__TFNF__MASK    0x00000002
#define I2C__I2C1__IC_STATUS__TFE__MASK    0x00000004
#define I2C__I2C1__IC_STATUS__RFNE__MASK    0x00000008
#define I2C__I2C1__IC_STATUS__RFF__MASK    0x00000010
#define I2C__I2C1__IC_STATUS__MST_ACTIVITY__MASK    0x00000020
#define I2C__I2C1__IC_STATUS__SLV_ACTIVITY__MASK    0x00000040
#define I2C__I2C1__IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__MASK    0x00000080
#define I2C__I2C1__IC_STATUS__MST_HOLD_RX_FIFO_FULL__MASK    0x00000100
#define I2C__I2C1__IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__MASK    0x00000200
#define I2C__I2C1__IC_STATUS__SLV_HOLD_RX_FIFO_FULL__MASK    0x00000400
#define I2C__I2C1__IC_STATUS__SDA_STUCK_NOT_RECOVERED__MASK    0x00000800
#define I2C__I2C1__IC_STATUS__RESERVED_31_12__MASK    0xfffff000

#define I2C__I2C1__IC_STATUS__ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__TFNF__POR_VALUE    0x1
#define I2C__I2C1__IC_STATUS__TFE__POR_VALUE    0x1
#define I2C__I2C1__IC_STATUS__RFNE__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__RFF__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__MST_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__SLV_ACTIVITY__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__MST_HOLD_TX_FIFO_EMPTY__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__MST_HOLD_RX_FIFO_FULL__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__SLV_HOLD_TX_FIFO_EMPTY__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__SLV_HOLD_RX_FIFO_FULL__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__SDA_STUCK_NOT_RECOVERED__POR_VALUE    0x0
#define I2C__I2C1__IC_STATUS__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TXFLR
// I2C Transmit FIFO Level Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_TXFLR__ADDR (I2C__I2C1__BASE_ADDR + 0x74ULL)
#define I2C__I2C1__IC_TXFLR__NUM  0x1

#define I2C__I2C1__IC_TXFLR__TXFLR__SHIFT    0
#define I2C__I2C1__IC_TXFLR__RESERVED_31_9__SHIFT    9

#define I2C__I2C1__IC_TXFLR__TXFLR__MASK    0x000001ff
#define I2C__I2C1__IC_TXFLR__RESERVED_31_9__MASK    0xfffffe00

#define I2C__I2C1__IC_TXFLR__TXFLR__POR_VALUE    0x0
#define I2C__I2C1__IC_TXFLR__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_RXFLR
// I2C Receive FIFO Level Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_RXFLR__ADDR (I2C__I2C1__BASE_ADDR + 0x78ULL)
#define I2C__I2C1__IC_RXFLR__NUM  0x1

#define I2C__I2C1__IC_RXFLR__RXFLR__SHIFT    0
#define I2C__I2C1__IC_RXFLR__RESERVED_31_9__SHIFT    9

#define I2C__I2C1__IC_RXFLR__RXFLR__MASK    0x000001ff
#define I2C__I2C1__IC_RXFLR__RESERVED_31_9__MASK    0xfffffe00

#define I2C__I2C1__IC_RXFLR__RXFLR__POR_VALUE    0x0
#define I2C__I2C1__IC_RXFLR__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SDA_HOLD
// I2C SDA Hold Time Length Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SDA_HOLD__ADDR (I2C__I2C1__BASE_ADDR + 0x7CULL)
#define I2C__I2C1__IC_SDA_HOLD__NUM  0x1

#define I2C__I2C1__IC_SDA_HOLD__IC_SDA_TX_HOLD__SHIFT    0
#define I2C__I2C1__IC_SDA_HOLD__IC_SDA_RX_HOLD__SHIFT    16
#define I2C__I2C1__IC_SDA_HOLD__RESERVED_31_24__SHIFT    24

#define I2C__I2C1__IC_SDA_HOLD__IC_SDA_TX_HOLD__MASK    0x0000ffff
#define I2C__I2C1__IC_SDA_HOLD__IC_SDA_RX_HOLD__MASK    0x00ff0000
#define I2C__I2C1__IC_SDA_HOLD__RESERVED_31_24__MASK    0xff000000

#define I2C__I2C1__IC_SDA_HOLD__IC_SDA_TX_HOLD__POR_VALUE    0x1
#define I2C__I2C1__IC_SDA_HOLD__IC_SDA_RX_HOLD__POR_VALUE    0x0
#define I2C__I2C1__IC_SDA_HOLD__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_TX_ABRT_SOURCE
// I2C Transmit Abort Source Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_TX_ABRT_SOURCE__ADDR (I2C__I2C1__BASE_ADDR + 0x80ULL)
#define I2C__I2C1__IC_TX_ABRT_SOURCE__NUM  0x1

#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__SHIFT    0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10ADDR1_NOACK__SHIFT    1
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10ADDR2_NOACK__SHIFT    2
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__SHIFT    3
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__SHIFT    4
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__SHIFT    5
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__SHIFT    6
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__SHIFT    7
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__SHIFT    8
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SBYTE_NORSTRT__SHIFT    9
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10B_RD_NORSTRT__SHIFT    10
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__SHIFT    11
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ARB_LOST__SHIFT    12
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__SHIFT    13
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__SHIFT    14
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__SHIFT    15
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_USER_ABRT__SHIFT    16
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SDA_STUCK_AT_LOW__SHIFT    17
#define I2C__I2C1__IC_TX_ABRT_SOURCE__RESERVED_22_18__SHIFT    18
#define I2C__I2C1__IC_TX_ABRT_SOURCE__TX_FLUSH_CNT__SHIFT    23

#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__MASK    0x00000001
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10ADDR1_NOACK__MASK    0x00000002
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10ADDR2_NOACK__MASK    0x00000004
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__MASK    0x00000008
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__MASK    0x00000010
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__MASK    0x00000020
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__MASK    0x00000040
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__MASK    0x00000080
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__MASK    0x00000100
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SBYTE_NORSTRT__MASK    0x00000200
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10B_RD_NORSTRT__MASK    0x00000400
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__MASK    0x00000800
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ARB_LOST__MASK    0x00001000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__MASK    0x00002000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__MASK    0x00004000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__MASK    0x00008000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_USER_ABRT__MASK    0x00010000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SDA_STUCK_AT_LOW__MASK    0x00020000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__RESERVED_22_18__MASK    0x007c0000
#define I2C__I2C1__IC_TX_ABRT_SOURCE__TX_FLUSH_CNT__MASK    0xff800000

#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_7B_ADDR_NOACK__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10ADDR1_NOACK__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10ADDR2_NOACK__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_TXDATA_NOACK__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_GCALL_NOACK__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_GCALL_READ__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_HS_ACKDET__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SBYTE_ACKDET__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_HS_NORSTRT__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SBYTE_NORSTRT__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_10B_RD_NORSTRT__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_MASTER_DIS__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ARB_LOST__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLVFLUSH_TXFIFO__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLV_ARBLOST__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SLVRD_INTX__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_USER_ABRT__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__ABRT_SDA_STUCK_AT_LOW__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__RESERVED_22_18__POR_VALUE    0x0
#define I2C__I2C1__IC_TX_ABRT_SOURCE__TX_FLUSH_CNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SLV_DATA_NACK_ONLY
// Generate Slave Data NACK Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__ADDR (I2C__I2C1__BASE_ADDR + 0x84ULL)
#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__NUM  0x1

#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__NACK__SHIFT    0
#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__NACK__MASK    0x00000001
#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__NACK__POR_VALUE    0x0
#define I2C__I2C1__IC_SLV_DATA_NACK_ONLY__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DMA_CR
// DMA Control Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_DMA_CR__ADDR (I2C__I2C1__BASE_ADDR + 0x88ULL)
#define I2C__I2C1__IC_DMA_CR__NUM  0x1

#define I2C__I2C1__IC_DMA_CR__RDMAE__SHIFT    0
#define I2C__I2C1__IC_DMA_CR__TDMAE__SHIFT    1
#define I2C__I2C1__IC_DMA_CR__RESERVED_31_2__SHIFT    2

#define I2C__I2C1__IC_DMA_CR__RDMAE__MASK    0x00000001
#define I2C__I2C1__IC_DMA_CR__TDMAE__MASK    0x00000002
#define I2C__I2C1__IC_DMA_CR__RESERVED_31_2__MASK    0xfffffffc

#define I2C__I2C1__IC_DMA_CR__RDMAE__POR_VALUE    0x0
#define I2C__I2C1__IC_DMA_CR__TDMAE__POR_VALUE    0x0
#define I2C__I2C1__IC_DMA_CR__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DMA_TDLR
// DMA Transmit Data Level Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_DMA_TDLR__ADDR (I2C__I2C1__BASE_ADDR + 0x8CULL)
#define I2C__I2C1__IC_DMA_TDLR__NUM  0x1

#define I2C__I2C1__IC_DMA_TDLR__DMATDL__SHIFT    0
#define I2C__I2C1__IC_DMA_TDLR__RESERVED_31_8__SHIFT    8

#define I2C__I2C1__IC_DMA_TDLR__DMATDL__MASK    0x000000ff
#define I2C__I2C1__IC_DMA_TDLR__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C1__IC_DMA_TDLR__DMATDL__POR_VALUE    0x0
#define I2C__I2C1__IC_DMA_TDLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_DMA_RDLR
// DMA Receive Data Level Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_DMA_RDLR__ADDR (I2C__I2C1__BASE_ADDR + 0x90ULL)
#define I2C__I2C1__IC_DMA_RDLR__NUM  0x1

#define I2C__I2C1__IC_DMA_RDLR__DMARDL__SHIFT    0
#define I2C__I2C1__IC_DMA_RDLR__RESERVED_31_8__SHIFT    8

#define I2C__I2C1__IC_DMA_RDLR__DMARDL__MASK    0x000000ff
#define I2C__I2C1__IC_DMA_RDLR__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C1__IC_DMA_RDLR__DMARDL__POR_VALUE    0x0
#define I2C__I2C1__IC_DMA_RDLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SDA_SETUP
// I2C SDA Setup Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SDA_SETUP__ADDR (I2C__I2C1__BASE_ADDR + 0x94ULL)
#define I2C__I2C1__IC_SDA_SETUP__NUM  0x1

#define I2C__I2C1__IC_SDA_SETUP__SDA_SETUP__SHIFT    0
#define I2C__I2C1__IC_SDA_SETUP__RESERVED_31_8__SHIFT    8

#define I2C__I2C1__IC_SDA_SETUP__SDA_SETUP__MASK    0x000000ff
#define I2C__I2C1__IC_SDA_SETUP__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C1__IC_SDA_SETUP__SDA_SETUP__POR_VALUE    0xb
#define I2C__I2C1__IC_SDA_SETUP__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_ACK_GENERAL_CALL
// I2C ACK General Call Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_ACK_GENERAL_CALL__ADDR (I2C__I2C1__BASE_ADDR + 0x98ULL)
#define I2C__I2C1__IC_ACK_GENERAL_CALL__NUM  0x1

#define I2C__I2C1__IC_ACK_GENERAL_CALL__ACK_GEN_CALL__SHIFT    0
#define I2C__I2C1__IC_ACK_GENERAL_CALL__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_ACK_GENERAL_CALL__ACK_GEN_CALL__MASK    0x00000001
#define I2C__I2C1__IC_ACK_GENERAL_CALL__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_ACK_GENERAL_CALL__ACK_GEN_CALL__POR_VALUE    0x1
#define I2C__I2C1__IC_ACK_GENERAL_CALL__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_ENABLE_STATUS
// I2C Enable Status Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_ENABLE_STATUS__ADDR (I2C__I2C1__BASE_ADDR + 0x9CULL)
#define I2C__I2C1__IC_ENABLE_STATUS__NUM  0x1

#define I2C__I2C1__IC_ENABLE_STATUS__IC_EN__SHIFT    0
#define I2C__I2C1__IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__SHIFT    1
#define I2C__I2C1__IC_ENABLE_STATUS__SLV_RX_DATA_LOST__SHIFT    2
#define I2C__I2C1__IC_ENABLE_STATUS__RESERVED_31_3__SHIFT    3

#define I2C__I2C1__IC_ENABLE_STATUS__IC_EN__MASK    0x00000001
#define I2C__I2C1__IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__MASK    0x00000002
#define I2C__I2C1__IC_ENABLE_STATUS__SLV_RX_DATA_LOST__MASK    0x00000004
#define I2C__I2C1__IC_ENABLE_STATUS__RESERVED_31_3__MASK    0xfffffff8

#define I2C__I2C1__IC_ENABLE_STATUS__IC_EN__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE_STATUS__SLV_DISABLED_WHILE_BUSY__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE_STATUS__SLV_RX_DATA_LOST__POR_VALUE    0x0
#define I2C__I2C1__IC_ENABLE_STATUS__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_FS_SPKLEN
// I2C SS, FS or FM+ spike suppression limit
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_FS_SPKLEN__ADDR (I2C__I2C1__BASE_ADDR + 0xA0ULL)
#define I2C__I2C1__IC_FS_SPKLEN__NUM  0x1

#define I2C__I2C1__IC_FS_SPKLEN__IC_FS_SPKLEN__SHIFT    0
#define I2C__I2C1__IC_FS_SPKLEN__RESERVED_31_8__SHIFT    8

#define I2C__I2C1__IC_FS_SPKLEN__IC_FS_SPKLEN__MASK    0x000000ff
#define I2C__I2C1__IC_FS_SPKLEN__RESERVED_31_8__MASK    0xffffff00

#define I2C__I2C1__IC_FS_SPKLEN__IC_FS_SPKLEN__POR_VALUE    0x5
#define I2C__I2C1__IC_FS_SPKLEN__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_CLR_RESTART_DET
// Clear RESTART_DET Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_RESTART_DET__ADDR (I2C__I2C1__BASE_ADDR + 0xA8ULL)
#define I2C__I2C1__IC_CLR_RESTART_DET__NUM  0x1

#define I2C__I2C1__IC_CLR_RESTART_DET__CLR_RESTART_DET__SHIFT    0
#define I2C__I2C1__IC_CLR_RESTART_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_RESTART_DET__CLR_RESTART_DET__MASK    0x00000001
#define I2C__I2C1__IC_CLR_RESTART_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_RESTART_DET__CLR_RESTART_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_RESTART_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_SCL_STUCK_AT_LOW_TIMEOUT
// I2C SCL Stuck at Low Timeout
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SCL_STUCK_AT_LOW_TIMEOUT__ADDR (I2C__I2C1__BASE_ADDR + 0xACULL)
#define I2C__I2C1__IC_SCL_STUCK_AT_LOW_TIMEOUT__NUM  0x1

#define I2C__I2C1__IC_SCL_STUCK_AT_LOW_TIMEOUT__IC_SCL_STUCK_LOW_TIMEOUT__SHIFT    0

#define I2C__I2C1__IC_SCL_STUCK_AT_LOW_TIMEOUT__IC_SCL_STUCK_LOW_TIMEOUT__MASK    0xffffffff

#define I2C__I2C1__IC_SCL_STUCK_AT_LOW_TIMEOUT__IC_SCL_STUCK_LOW_TIMEOUT__POR_VALUE    0xffffffff


///////////////////////////////////////////////////////
// Register: IC_SDA_STUCK_AT_LOW_TIMEOUT
// I2C SDA Stuck at Low Timeout
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_SDA_STUCK_AT_LOW_TIMEOUT__ADDR (I2C__I2C1__BASE_ADDR + 0xB0ULL)
#define I2C__I2C1__IC_SDA_STUCK_AT_LOW_TIMEOUT__NUM  0x1

#define I2C__I2C1__IC_SDA_STUCK_AT_LOW_TIMEOUT__IC_SDA_STUCK_LOW_TIMEOUT__SHIFT    0

#define I2C__I2C1__IC_SDA_STUCK_AT_LOW_TIMEOUT__IC_SDA_STUCK_LOW_TIMEOUT__MASK    0xffffffff

#define I2C__I2C1__IC_SDA_STUCK_AT_LOW_TIMEOUT__IC_SDA_STUCK_LOW_TIMEOUT__POR_VALUE    0xffffffff


///////////////////////////////////////////////////////
// Register: IC_CLR_SCL_STUCK_DET
// Clear SCL Stuck at Low Detect Interrupt Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__ADDR (I2C__I2C1__BASE_ADDR + 0xB4ULL)
#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__NUM  0x1

#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__CLR_SCL_STUCK_DET__SHIFT    0
#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__RESERVED_31_1__SHIFT    1

#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__CLR_SCL_STUCK_DET__MASK    0x00000001
#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__RESERVED_31_1__MASK    0xfffffffe

#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__CLR_SCL_STUCK_DET__POR_VALUE    0x0
#define I2C__I2C1__IC_CLR_SCL_STUCK_DET__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_COMP_PARAM_1
// Component Parameter Register 1
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_COMP_PARAM_1__ADDR (I2C__I2C1__BASE_ADDR + 0xF4ULL)
#define I2C__I2C1__IC_COMP_PARAM_1__NUM  0x1

#define I2C__I2C1__IC_COMP_PARAM_1__APB_DATA_WIDTH__SHIFT    0
#define I2C__I2C1__IC_COMP_PARAM_1__MAX_SPEED_MODE__SHIFT    2
#define I2C__I2C1__IC_COMP_PARAM_1__HC_COUNT_VALUES__SHIFT    4
#define I2C__I2C1__IC_COMP_PARAM_1__INTR_IO__SHIFT    5
#define I2C__I2C1__IC_COMP_PARAM_1__HAS_DMA__SHIFT    6
#define I2C__I2C1__IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__SHIFT    7
#define I2C__I2C1__IC_COMP_PARAM_1__RX_BUFFER_DEPTH__SHIFT    8
#define I2C__I2C1__IC_COMP_PARAM_1__TX_BUFFER_DEPTH__SHIFT    16
#define I2C__I2C1__IC_COMP_PARAM_1__RESERVED_31_24__SHIFT    24

#define I2C__I2C1__IC_COMP_PARAM_1__APB_DATA_WIDTH__MASK    0x00000003
#define I2C__I2C1__IC_COMP_PARAM_1__MAX_SPEED_MODE__MASK    0x0000000c
#define I2C__I2C1__IC_COMP_PARAM_1__HC_COUNT_VALUES__MASK    0x00000010
#define I2C__I2C1__IC_COMP_PARAM_1__INTR_IO__MASK    0x00000020
#define I2C__I2C1__IC_COMP_PARAM_1__HAS_DMA__MASK    0x00000040
#define I2C__I2C1__IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__MASK    0x00000080
#define I2C__I2C1__IC_COMP_PARAM_1__RX_BUFFER_DEPTH__MASK    0x0000ff00
#define I2C__I2C1__IC_COMP_PARAM_1__TX_BUFFER_DEPTH__MASK    0x00ff0000
#define I2C__I2C1__IC_COMP_PARAM_1__RESERVED_31_24__MASK    0xff000000

#define I2C__I2C1__IC_COMP_PARAM_1__APB_DATA_WIDTH__POR_VALUE    0x2
#define I2C__I2C1__IC_COMP_PARAM_1__MAX_SPEED_MODE__POR_VALUE    0x2
#define I2C__I2C1__IC_COMP_PARAM_1__HC_COUNT_VALUES__POR_VALUE    0x0
#define I2C__I2C1__IC_COMP_PARAM_1__INTR_IO__POR_VALUE    0x1
#define I2C__I2C1__IC_COMP_PARAM_1__HAS_DMA__POR_VALUE    0x1
#define I2C__I2C1__IC_COMP_PARAM_1__ADD_ENCODED_PARAMS__POR_VALUE    0x1
#define I2C__I2C1__IC_COMP_PARAM_1__RX_BUFFER_DEPTH__POR_VALUE    0xf
#define I2C__I2C1__IC_COMP_PARAM_1__TX_BUFFER_DEPTH__POR_VALUE    0xf
#define I2C__I2C1__IC_COMP_PARAM_1__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IC_COMP_VERSION
// I2C Component Version Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_COMP_VERSION__ADDR (I2C__I2C1__BASE_ADDR + 0xF8ULL)
#define I2C__I2C1__IC_COMP_VERSION__NUM  0x1

#define I2C__I2C1__IC_COMP_VERSION__IC_COMP_VERSION__SHIFT    0

#define I2C__I2C1__IC_COMP_VERSION__IC_COMP_VERSION__MASK    0xffffffff

#define I2C__I2C1__IC_COMP_VERSION__IC_COMP_VERSION__POR_VALUE    0x3230332a


///////////////////////////////////////////////////////
// Register: IC_COMP_TYPE
// I2C Component Type Register
///////////////////////////////////////////////////////

#define I2C__I2C1__IC_COMP_TYPE__ADDR (I2C__I2C1__BASE_ADDR + 0xFCULL)
#define I2C__I2C1__IC_COMP_TYPE__NUM  0x1

#define I2C__I2C1__IC_COMP_TYPE__IC_COMP_TYPE__SHIFT    0

#define I2C__I2C1__IC_COMP_TYPE__IC_COMP_TYPE__MASK    0xffffffff

#define I2C__I2C1__IC_COMP_TYPE__IC_COMP_TYPE__POR_VALUE    0x44570140



#define JPU__BASE_ADDR 0xF8460000ULL

///////////////////////////////////////////////////////
// Register: MJPEG_PIC_START_REG_1
// Picture encoding/decoding start/stop register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_1 : 2;
        unsigned mjpeg_pic_stop_reg : 1;
        unsigned rsvd_3 : 1;
        unsigned mjpeg_pic_start_reg : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_PIC_START_REG_1__ACC_T;

#define JPU__MJPEG_PIC_START_REG_1__ADDR (JPU__BASE_ADDR + 0x00000000ULL)
#define JPU__MJPEG_PIC_START_REG_1__NUM  0x1

#define JPU__MJPEG_PIC_START_REG_1__RSVD_0_1__SHIFT    0
#define JPU__MJPEG_PIC_START_REG_1__MJPEG_PIC_STOP_REG__SHIFT    2
#define JPU__MJPEG_PIC_START_REG_1__RSVD_3__SHIFT    3
#define JPU__MJPEG_PIC_START_REG_1__MJPEG_PIC_START_REG__SHIFT    4
#define JPU__MJPEG_PIC_START_REG_1__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_PIC_START_REG_1__RSVD_0_1__MASK    0x00000003
#define JPU__MJPEG_PIC_START_REG_1__MJPEG_PIC_STOP_REG__MASK    0x00000004
#define JPU__MJPEG_PIC_START_REG_1__RSVD_3__MASK    0x00000008
#define JPU__MJPEG_PIC_START_REG_1__MJPEG_PIC_START_REG__MASK    0x00000010
#define JPU__MJPEG_PIC_START_REG_1__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_PIC_START_REG_1__RSVD_0_1__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_1__MJPEG_PIC_STOP_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_1__RSVD_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_1__MJPEG_PIC_START_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_1__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_STATUS_REG_1
// Codec status(interrupt) registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_done : 1;
        unsigned mjpeg_error : 1;
        unsigned mjpeg_bbc_interrupt : 1;
        unsigned rsvd_3_8 : 6;
        unsigned mjpeg_pic_status_reg : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_PIC_STATUS_REG_1__ACC_T;

#define JPU__MJPEG_PIC_STATUS_REG_1__ADDR (JPU__BASE_ADDR + 0x00000004ULL)
#define JPU__MJPEG_PIC_STATUS_REG_1__NUM  0x1

#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_DONE__SHIFT    0
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_ERROR__SHIFT    1
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_BBC_INTERRUPT__SHIFT    2
#define JPU__MJPEG_PIC_STATUS_REG_1__RSVD_3_8__SHIFT    3
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_PIC_STATUS_REG__SHIFT    9
#define JPU__MJPEG_PIC_STATUS_REG_1__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_DONE__MASK    0x00000001
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_ERROR__MASK    0x00000002
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_BBC_INTERRUPT__MASK    0x00000004
#define JPU__MJPEG_PIC_STATUS_REG_1__RSVD_3_8__MASK    0x000001f8
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_PIC_STATUS_REG__MASK    0x00000200
#define JPU__MJPEG_PIC_STATUS_REG_1__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_DONE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_BBC_INTERRUPT__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_1__RSVD_3_8__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_1__MJPEG_PIC_STATUS_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_1__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_ERRMB_REG_1
// Error MCU information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_error_mcu_pos_x : 12;
        unsigned mjpeg_error_mcu_pos_y : 12;
        unsigned mjpeg_error_restart_index : 4;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_ERRMB_REG_1__ACC_T;

#define JPU__MJPEG_PIC_ERRMB_REG_1__ADDR (JPU__BASE_ADDR + 0x00000008ULL)
#define JPU__MJPEG_PIC_ERRMB_REG_1__NUM  0x1

#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_MCU_POS_X__SHIFT    0
#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_MCU_POS_Y__SHIFT    12
#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_RESTART_INDEX__SHIFT    24
#define JPU__MJPEG_PIC_ERRMB_REG_1__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_MCU_POS_X__MASK    0x00000fff
#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_MCU_POS_Y__MASK    0x00fff000
#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_RESTART_INDEX__MASK    0x0f000000
#define JPU__MJPEG_PIC_ERRMB_REG_1__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_MCU_POS_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_MCU_POS_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_1__MJPEG_ERROR_RESTART_INDEX__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_1__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SETMB_REG_1
// MCU position set register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_setmb_y : 12;
        unsigned rsvd_12_15 : 4;
        unsigned mjpeg_pic_setmb_x : 12;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SETMB_REG_1__ACC_T;

#define JPU__MJPEG_PIC_SETMB_REG_1__ADDR (JPU__BASE_ADDR + 0x0000000CULL)
#define JPU__MJPEG_PIC_SETMB_REG_1__NUM  0x1

#define JPU__MJPEG_PIC_SETMB_REG_1__MJPEG_PIC_SETMB_Y__SHIFT    0
#define JPU__MJPEG_PIC_SETMB_REG_1__RSVD_12_15__SHIFT    12
#define JPU__MJPEG_PIC_SETMB_REG_1__MJPEG_PIC_SETMB_X__SHIFT    16
#define JPU__MJPEG_PIC_SETMB_REG_1__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_SETMB_REG_1__MJPEG_PIC_SETMB_Y__MASK    0x00000fff
#define JPU__MJPEG_PIC_SETMB_REG_1__RSVD_12_15__MASK    0x0000f000
#define JPU__MJPEG_PIC_SETMB_REG_1__MJPEG_PIC_SETMB_X__MASK    0x0fff0000
#define JPU__MJPEG_PIC_SETMB_REG_1__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_SETMB_REG_1__MJPEG_PIC_SETMB_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_1__RSVD_12_15__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_1__MJPEG_PIC_SETMB_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_1__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_CTRL_REG_1
// Picture control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_ctrl_reg_0 : 2;
        unsigned mjpeg_pic_ctrl_reg_2 : 1;
        unsigned mjpeg_pic_ctrl_reg_3 : 1;
        unsigned mjpeg_pic_ctrl_reg_4 : 1;
        unsigned rsvd_5 : 1;
        unsigned mjpeg_pic_ctrl_reg_6 : 1;
        unsigned mjpeg_pic_ctrl_reg_7 : 6;
        unsigned mjpeg_pic_ctrl_reg_13 : 6;
        unsigned mjpeg_tiled_mode : 1;
        unsigned rsvd_20_26 : 7;
        unsigned mjpeg_pic_ctrl_reg_27 : 4;
        unsigned mjpeg_pic_ctrl_reg_31 : 1;
    };
    unsigned reg;
} JPU__MJPEG_PIC_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_PIC_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x00000010ULL)
#define JPU__MJPEG_PIC_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_4__SHIFT    4
#define JPU__MJPEG_PIC_CTRL_REG_1__RSVD_5__SHIFT    5
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_6__SHIFT    6
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_7__SHIFT    7
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_13__SHIFT    13
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_TILED_MODE__SHIFT    19
#define JPU__MJPEG_PIC_CTRL_REG_1__RSVD_20_26__SHIFT    20
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_27__SHIFT    27
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_31__SHIFT    31

#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_0__MASK    0x00000003
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_4__MASK    0x00000010
#define JPU__MJPEG_PIC_CTRL_REG_1__RSVD_5__MASK    0x00000020
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_6__MASK    0x00000040
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_7__MASK    0x00001f80
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_13__MASK    0x0007e000
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_TILED_MODE__MASK    0x00080000
#define JPU__MJPEG_PIC_CTRL_REG_1__RSVD_20_26__MASK    0x07f00000
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_27__MASK    0x78000000
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_31__MASK    0x80000000

#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__RSVD_5__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_6__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_7__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_13__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_TILED_MODE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__RSVD_20_26__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_27__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_1__MJPEG_PIC_CTRL_REG_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SIZE_REG_1
// Picture size register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_size_ver : 16;
        unsigned mjpeg_pic_size_hor : 16;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SIZE_REG_1__ACC_T;

#define JPU__MJPEG_PIC_SIZE_REG_1__ADDR (JPU__BASE_ADDR + 0x00000014ULL)
#define JPU__MJPEG_PIC_SIZE_REG_1__NUM  0x1

#define JPU__MJPEG_PIC_SIZE_REG_1__MJPEG_PIC_SIZE_VER__SHIFT    0
#define JPU__MJPEG_PIC_SIZE_REG_1__MJPEG_PIC_SIZE_HOR__SHIFT    16

#define JPU__MJPEG_PIC_SIZE_REG_1__MJPEG_PIC_SIZE_VER__MASK    0x0000ffff
#define JPU__MJPEG_PIC_SIZE_REG_1__MJPEG_PIC_SIZE_HOR__MASK    0xffff0000

#define JPU__MJPEG_PIC_SIZE_REG_1__MJPEG_PIC_SIZE_VER__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SIZE_REG_1__MJPEG_PIC_SIZE_HOR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_MCU_INFO_REG_1
// MCU information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_mcu_info_reg_0 : 4;
        unsigned mjpeg_mcu_info_reg_4 : 4;
        unsigned mjpeg_mcu_info_reg_8 : 6;
        unsigned mjpeg_mcu_info_reg_14 : 3;
        unsigned mjpeg_mcu_block_num : 4;
        unsigned rsvd_21_31 : 11;
    };
    unsigned reg;
} JPU__MJPEG_MCU_INFO_REG_1__ACC_T;

#define JPU__MJPEG_MCU_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x00000018ULL)
#define JPU__MJPEG_MCU_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_8__SHIFT    8
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_14__SHIFT    14
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_BLOCK_NUM__SHIFT    17
#define JPU__MJPEG_MCU_INFO_REG_1__RSVD_21_31__SHIFT    21

#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_4__MASK    0x000000f0
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_8__MASK    0x00003f00
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_14__MASK    0x0001c000
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_BLOCK_NUM__MASK    0x001e0000
#define JPU__MJPEG_MCU_INFO_REG_1__RSVD_21_31__MASK    0xffe00000

#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_8__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_INFO_REG_14__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_1__MJPEG_MCU_BLOCK_NUM__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_1__RSVD_21_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_ROT_INFO_REG_1
// Rotation and mirror mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rot_info_reg_0 : 4;
        unsigned mjpeg_rot_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_ROT_INFO_REG_1__ACC_T;

#define JPU__MJPEG_ROT_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x0000001CULL)
#define JPU__MJPEG_ROT_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_ROT_INFO_REG_1__MJPEG_ROT_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_ROT_INFO_REG_1__MJPEG_ROT_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_ROT_INFO_REG_1__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_ROT_INFO_REG_1__MJPEG_ROT_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_ROT_INFO_REG_1__MJPEG_ROT_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_ROT_INFO_REG_1__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_ROT_INFO_REG_1__MJPEG_ROT_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_1__MJPEG_ROT_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_1__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SCL_INFO_REG_1
// Down-sampling mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_scl_info_reg_0 : 2;
        unsigned mjpeg_scl_info_reg_2 : 2;
        unsigned mjpeg_scl_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_SCL_INFO_REG_1__ACC_T;

#define JPU__MJPEG_SCL_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x00000020ULL)
#define JPU__MJPEG_SCL_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_2__SHIFT    2
#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_SCL_INFO_REG_1__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_0__MASK    0x00000003
#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_2__MASK    0x0000000c
#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_SCL_INFO_REG_1__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_1__MJPEG_SCL_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_1__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_INFO_REG_1
// clip mode (ROI) operation register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_info_reg_0 : 1;
        unsigned mjpeg_clp_info_reg_1 : 1;
        unsigned rsvd_2_31 : 30;
    };
    unsigned reg;
} JPU__MJPEG_CLP_INFO_REG_1__ACC_T;

#define JPU__MJPEG_CLP_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x00000028ULL)
#define JPU__MJPEG_CLP_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_CLP_INFO_REG_1__MJPEG_CLP_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_CLP_INFO_REG_1__MJPEG_CLP_INFO_REG_1__SHIFT    1
#define JPU__MJPEG_CLP_INFO_REG_1__RSVD_2_31__SHIFT    2

#define JPU__MJPEG_CLP_INFO_REG_1__MJPEG_CLP_INFO_REG_0__MASK    0x00000001
#define JPU__MJPEG_CLP_INFO_REG_1__MJPEG_CLP_INFO_REG_1__MASK    0x00000002
#define JPU__MJPEG_CLP_INFO_REG_1__RSVD_2_31__MASK    0xfffffffc

#define JPU__MJPEG_CLP_INFO_REG_1__MJPEG_CLP_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_1__MJPEG_CLP_INFO_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_1__RSVD_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_OP_INFO_REG_1
// Operation information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_op_info_reg : 4;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_OP_INFO_REG_1__ACC_T;

#define JPU__MJPEG_OP_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x0000002CULL)
#define JPU__MJPEG_OP_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_OP_INFO_REG_1__MJPEG_OP_INFO_REG__SHIFT    0
#define JPU__MJPEG_OP_INFO_REG_1__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_OP_INFO_REG_1__MJPEG_OP_INFO_REG__MASK    0x0000000f
#define JPU__MJPEG_OP_INFO_REG_1__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_OP_INFO_REG_1__MJPEG_OP_INFO_REG__POR_VALUE    0x1
#define JPU__MJPEG_OP_INFO_REG_1__RSVD_4_31__POR_VALUE    0x4000


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CONFIG_REG_1
// Decoded Picture Buffer configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_chroma_interleave : 2;
        unsigned mjpeg_dpb_packed : 4;
        unsigned mjpeg_dpb_endian : 3;
        unsigned mjpeg_dpb_output_format : 2;
        unsigned mjpeg_dpb_pixel_justification : 1;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CONFIG_REG_1__ACC_T;

#define JPU__MJPEG_DPB_CONFIG_REG_1__ADDR (JPU__BASE_ADDR + 0x00000030ULL)
#define JPU__MJPEG_DPB_CONFIG_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_CHROMA_INTERLEAVE__SHIFT    0
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_PACKED__SHIFT    2
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_ENDIAN__SHIFT    6
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_OUTPUT_FORMAT__SHIFT    9
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_PIXEL_JUSTIFICATION__SHIFT    11
#define JPU__MJPEG_DPB_CONFIG_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_CHROMA_INTERLEAVE__MASK    0x00000003
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_PACKED__MASK    0x0000003c
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_ENDIAN__MASK    0x000001c0
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_OUTPUT_FORMAT__MASK    0x00000600
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_PIXEL_JUSTIFICATION__MASK    0x00000800
#define JPU__MJPEG_DPB_CONFIG_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_CHROMA_INTERLEAVE__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_PACKED__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_ENDIAN__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_OUTPUT_FORMAT__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_1__MJPEG_DPB_PIXEL_JUSTIFICATION__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE00_REG_1
// DPB base 0 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base00_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE00_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE00_REG_1__ADDR (JPU__BASE_ADDR + 0x00000034ULL)
#define JPU__MJPEG_DPB_BASE00_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE00_REG_1__MJPEG_DPB_BASE00_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE00_REG_1__MJPEG_DPB_BASE00_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE00_REG_1__MJPEG_DPB_BASE00_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE01_REG_1
// DPB base 0 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base01_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE01_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE01_REG_1__ADDR (JPU__BASE_ADDR + 0x00000038ULL)
#define JPU__MJPEG_DPB_BASE01_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE01_REG_1__MJPEG_DPB_BASE01_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE01_REG_1__MJPEG_DPB_BASE01_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE01_REG_1__MJPEG_DPB_BASE01_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE02_REG_1
// DPB base 0 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base02_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE02_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE02_REG_1__ADDR (JPU__BASE_ADDR + 0x0000003CULL)
#define JPU__MJPEG_DPB_BASE02_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE02_REG_1__MJPEG_DPB_BASE02_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE02_REG_1__MJPEG_DPB_BASE02_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE02_REG_1__MJPEG_DPB_BASE02_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE10_REG_1
// DPB base 1 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base10_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE10_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE10_REG_1__ADDR (JPU__BASE_ADDR + 0x00000040ULL)
#define JPU__MJPEG_DPB_BASE10_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE10_REG_1__MJPEG_DPB_BASE10_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE10_REG_1__MJPEG_DPB_BASE10_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE10_REG_1__MJPEG_DPB_BASE10_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE11_REG_1
// DPB base 1 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base11_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE11_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE11_REG_1__ADDR (JPU__BASE_ADDR + 0x00000044ULL)
#define JPU__MJPEG_DPB_BASE11_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE11_REG_1__MJPEG_DPB_BASE11_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE11_REG_1__MJPEG_DPB_BASE11_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE11_REG_1__MJPEG_DPB_BASE11_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE12_REG_1
// DPB base 1 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base12_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE12_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE12_REG_1__ADDR (JPU__BASE_ADDR + 0x00000048ULL)
#define JPU__MJPEG_DPB_BASE12_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE12_REG_1__MJPEG_DPB_BASE12_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE12_REG_1__MJPEG_DPB_BASE12_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE12_REG_1__MJPEG_DPB_BASE12_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE20_REG_1
// DPB base 2 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base20_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE20_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE20_REG_1__ADDR (JPU__BASE_ADDR + 0x0000004CULL)
#define JPU__MJPEG_DPB_BASE20_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE20_REG_1__MJPEG_DPB_BASE20_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE20_REG_1__MJPEG_DPB_BASE20_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE20_REG_1__MJPEG_DPB_BASE20_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE21_REG_1
// DPB base 2 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base21_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE21_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE21_REG_1__ADDR (JPU__BASE_ADDR + 0x00000050ULL)
#define JPU__MJPEG_DPB_BASE21_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE21_REG_1__MJPEG_DPB_BASE21_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE21_REG_1__MJPEG_DPB_BASE21_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE21_REG_1__MJPEG_DPB_BASE21_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE22_REG_1
// DPB base 2 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base22_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE22_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE22_REG_1__ADDR (JPU__BASE_ADDR + 0x00000054ULL)
#define JPU__MJPEG_DPB_BASE22_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE22_REG_1__MJPEG_DPB_BASE22_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE22_REG_1__MJPEG_DPB_BASE22_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE22_REG_1__MJPEG_DPB_BASE22_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE30_REG_1
// DPB base 3 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base30_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE30_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE30_REG_1__ADDR (JPU__BASE_ADDR + 0x00000058ULL)
#define JPU__MJPEG_DPB_BASE30_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE30_REG_1__MJPEG_DPB_BASE30_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE30_REG_1__MJPEG_DPB_BASE30_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE30_REG_1__MJPEG_DPB_BASE30_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE31_REG_1
// DPB base 3 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base31_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE31_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE31_REG_1__ADDR (JPU__BASE_ADDR + 0x0000005CULL)
#define JPU__MJPEG_DPB_BASE31_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE31_REG_1__MJPEG_DPB_BASE31_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE31_REG_1__MJPEG_DPB_BASE31_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE31_REG_1__MJPEG_DPB_BASE31_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE32_REG_1
// DPB base 3 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE32_REG_1__ACC_T;

#define JPU__MJPEG_DPB_BASE32_REG_1__ADDR (JPU__BASE_ADDR + 0x00000060ULL)
#define JPU__MJPEG_DPB_BASE32_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_BASE32_REG_1__MJPEG_DPB_BASE32_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE32_REG_1__MJPEG_DPB_BASE32_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE32_REG_1__MJPEG_DPB_BASE32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_YSTRIDE_REG_1
// DPB luminance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_ystride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_YSTRIDE_REG_1__ACC_T;

#define JPU__MJPEG_DPB_YSTRIDE_REG_1__ADDR (JPU__BASE_ADDR + 0x00000064ULL)
#define JPU__MJPEG_DPB_YSTRIDE_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_YSTRIDE_REG_1__MJPEG_DPB_YSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_YSTRIDE_REG_1__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_YSTRIDE_REG_1__MJPEG_DPB_YSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_YSTRIDE_REG_1__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_YSTRIDE_REG_1__MJPEG_DPB_YSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_YSTRIDE_REG_1__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CSTRIDE_REG_1
// DPB chrominance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_cstride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CSTRIDE_REG_1__ACC_T;

#define JPU__MJPEG_DPB_CSTRIDE_REG_1__ADDR (JPU__BASE_ADDR + 0x00000068ULL)
#define JPU__MJPEG_DPB_CSTRIDE_REG_1__NUM  0x1

#define JPU__MJPEG_DPB_CSTRIDE_REG_1__MJPEG_DPB_CSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_CSTRIDE_REG_1__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_CSTRIDE_REG_1__MJPEG_DPB_CSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_CSTRIDE_REG_1__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_CSTRIDE_REG_1__MJPEG_DPB_CSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CSTRIDE_REG_1__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_WRESP_CHECK_REG_1
// AXI write response check register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_wresp_check_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_WRESP_CHECK_REG_1__ACC_T;

#define JPU__MJPEG_WRESP_CHECK_REG_1__ADDR (JPU__BASE_ADDR + 0x0000006CULL)
#define JPU__MJPEG_WRESP_CHECK_REG_1__NUM  0x1

#define JPU__MJPEG_WRESP_CHECK_REG_1__MJPEG_WRESP_CHECK_REG__SHIFT    0
#define JPU__MJPEG_WRESP_CHECK_REG_1__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_WRESP_CHECK_REG_1__MJPEG_WRESP_CHECK_REG__MASK    0x00000001
#define JPU__MJPEG_WRESP_CHECK_REG_1__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_WRESP_CHECK_REG_1__MJPEG_WRESP_CHECK_REG__POR_VALUE    0x0
#define JPU__MJPEG_WRESP_CHECK_REG_1__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_BASE_REG_1
// Start position for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_base_reg : 16;
        unsigned mjpeg_clp_x_base_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_BASE_REG_1__ACC_T;

#define JPU__MJPEG_CLP_BASE_REG_1__ADDR (JPU__BASE_ADDR + 0x00000070ULL)
#define JPU__MJPEG_CLP_BASE_REG_1__NUM  0x1

#define JPU__MJPEG_CLP_BASE_REG_1__MJPEG_CLP_Y_BASE_REG__SHIFT    0
#define JPU__MJPEG_CLP_BASE_REG_1__MJPEG_CLP_X_BASE_REG__SHIFT    16

#define JPU__MJPEG_CLP_BASE_REG_1__MJPEG_CLP_Y_BASE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_BASE_REG_1__MJPEG_CLP_X_BASE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_BASE_REG_1__MJPEG_CLP_Y_BASE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_BASE_REG_1__MJPEG_CLP_X_BASE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_SIZE_REG_1
// X and Y size for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_size_reg : 16;
        unsigned mjpeg_clp_x_size_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_SIZE_REG_1__ACC_T;

#define JPU__MJPEG_CLP_SIZE_REG_1__ADDR (JPU__BASE_ADDR + 0x00000074ULL)
#define JPU__MJPEG_CLP_SIZE_REG_1__NUM  0x1

#define JPU__MJPEG_CLP_SIZE_REG_1__MJPEG_CLP_Y_SIZE_REG__SHIFT    0
#define JPU__MJPEG_CLP_SIZE_REG_1__MJPEG_CLP_X_SIZE_REG__SHIFT    16

#define JPU__MJPEG_CLP_SIZE_REG_1__MJPEG_CLP_Y_SIZE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_SIZE_REG_1__MJPEG_CLP_X_SIZE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_SIZE_REG_1__MJPEG_CLP_Y_SIZE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_SIZE_REG_1__MJPEG_CLP_X_SIZE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_CTRL_REG_1
// Huffman table control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_mode_reg : 1;
        unsigned mjpeg_huff_auto_reg : 1;
        unsigned rsvd_2_9 : 8;
        unsigned mjpeg_huff_ctrl_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_HUFF_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x00000080ULL)
#define JPU__MJPEG_HUFF_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_MODE_REG__SHIFT    0
#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_HUFF_CTRL_REG_1__RSVD_2_9__SHIFT    2
#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_CTRL_REG__SHIFT    10
#define JPU__MJPEG_HUFF_CTRL_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_HUFF_CTRL_REG_1__RSVD_2_9__MASK    0x000003fc
#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_CTRL_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_CTRL_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_1__RSVD_2_9__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_1__MJPEG_HUFF_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_ADDR_REG_1
// Huffman table address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_base_addr_reg : 10;
        unsigned mjpeg_huff_dst_addr_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_ADDR_REG_1__ACC_T;

#define JPU__MJPEG_HUFF_ADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000084ULL)
#define JPU__MJPEG_HUFF_ADDR_REG_1__NUM  0x1

#define JPU__MJPEG_HUFF_ADDR_REG_1__MJPEG_HUFF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_HUFF_ADDR_REG_1__MJPEG_HUFF_DST_ADDR_REG__SHIFT    10
#define JPU__MJPEG_HUFF_ADDR_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_ADDR_REG_1__MJPEG_HUFF_BASE_ADDR_REG__MASK    0x000003ff
#define JPU__MJPEG_HUFF_ADDR_REG_1__MJPEG_HUFF_DST_ADDR_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_ADDR_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_ADDR_REG_1__MJPEG_HUFF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_1__MJPEG_HUFF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_DATA_REG_1
// Huffman table data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_DATA_REG_1__ACC_T;

#define JPU__MJPEG_HUFF_DATA_REG_1__ADDR (JPU__BASE_ADDR + 0x00000088ULL)
#define JPU__MJPEG_HUFF_DATA_REG_1__NUM  0x1

#define JPU__MJPEG_HUFF_DATA_REG_1__MJPEG_HUFF_DATA_REG__SHIFT    0

#define JPU__MJPEG_HUFF_DATA_REG_1__MJPEG_HUFF_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_HUFF_DATA_REG_1__MJPEG_HUFF_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_CTRL_REG_1
// Quantization matrix control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_mode_reg : 1;
        unsigned mjpeg_qmat_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_qmat_ctrl_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_QMAT_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x00000090ULL)
#define JPU__MJPEG_QMAT_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_MODE_REG__SHIFT    0
#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_AUTO_REG__SHIFT    1
#define JPU__MJPEG_QMAT_CTRL_REG_1__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_CTRL_REG__SHIFT    6
#define JPU__MJPEG_QMAT_CTRL_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_QMAT_CTRL_REG_1__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_CTRL_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_CTRL_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_1__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_1__MJPEG_QMAT_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_ADDR_REG_1
// Quantization matrix address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_base_addr_reg : 6;
        unsigned mjpeg_qmat_dst_addr_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_ADDR_REG_1__ACC_T;

#define JPU__MJPEG_QMAT_ADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000094ULL)
#define JPU__MJPEG_QMAT_ADDR_REG_1__NUM  0x1

#define JPU__MJPEG_QMAT_ADDR_REG_1__MJPEG_QMAT_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_QMAT_ADDR_REG_1__MJPEG_QMAT_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_QMAT_ADDR_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_ADDR_REG_1__MJPEG_QMAT_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_QMAT_ADDR_REG_1__MJPEG_QMAT_DST_ADDR_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_ADDR_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_ADDR_REG_1__MJPEG_QMAT_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_1__MJPEG_QMAT_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_DATA_REG_1
// Quantization matrix data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_DATA_REG_1__ACC_T;

#define JPU__MJPEG_QMAT_DATA_REG_1__ADDR (JPU__BASE_ADDR + 0x00000098ULL)
#define JPU__MJPEG_QMAT_DATA_REG_1__NUM  0x1

#define JPU__MJPEG_QMAT_DATA_REG_1__MJPEG_QMAT_DATA_REG__SHIFT    0

#define JPU__MJPEG_QMAT_DATA_REG_1__MJPEG_QMAT_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_QMAT_DATA_REG_1__MJPEG_QMAT_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_CTRL_REG_1
// Coefficient memory control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_mode_reg : 1;
        unsigned mjpeg_coef_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_coef_mem_dst_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_COEF_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x000000A0ULL)
#define JPU__MJPEG_COEF_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_MODE_REG__SHIFT    0
#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_COEF_CTRL_REG_1__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_MEM_DST_REG__SHIFT    6
#define JPU__MJPEG_COEF_CTRL_REG_1__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_COEF_CTRL_REG_1__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_MEM_DST_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_CTRL_REG_1__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_1__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_1__MJPEG_COEF_MEM_DST_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_1__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_ADDR_REG_1
// Coefficient memory address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_base_addr_reg : 6;
        unsigned mjpeg_coef_dst_addr_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_ADDR_REG_1__ACC_T;

#define JPU__MJPEG_COEF_ADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x000000A4ULL)
#define JPU__MJPEG_COEF_ADDR_REG_1__NUM  0x1

#define JPU__MJPEG_COEF_ADDR_REG_1__MJPEG_COEF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_COEF_ADDR_REG_1__MJPEG_COEF_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_COEF_ADDR_REG_1__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_ADDR_REG_1__MJPEG_COEF_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_COEF_ADDR_REG_1__MJPEG_COEF_DST_ADDR_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_ADDR_REG_1__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_ADDR_REG_1__MJPEG_COEF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_1__MJPEG_COEF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_1__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_DATA_REG_1
// Coefficient memory data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_data_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_COEF_DATA_REG_1__ACC_T;

#define JPU__MJPEG_COEF_DATA_REG_1__ADDR (JPU__BASE_ADDR + 0x000000A8ULL)
#define JPU__MJPEG_COEF_DATA_REG_1__NUM  0x1

#define JPU__MJPEG_COEF_DATA_REG_1__MJPEG_COEF_DATA_REG__SHIFT    0
#define JPU__MJPEG_COEF_DATA_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_COEF_DATA_REG_1__MJPEG_COEF_DATA_REG__MASK    0x00000fff
#define JPU__MJPEG_COEF_DATA_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_COEF_DATA_REG_1__MJPEG_COEF_DATA_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_DATA_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INTERVAL_REG_1
// Restart interval register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_intval_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_RST_INTERVAL_REG_1__ACC_T;

#define JPU__MJPEG_RST_INTERVAL_REG_1__ADDR (JPU__BASE_ADDR + 0x000000B0ULL)
#define JPU__MJPEG_RST_INTERVAL_REG_1__NUM  0x1

#define JPU__MJPEG_RST_INTERVAL_REG_1__MJPEG_RST_INTVAL_REG__SHIFT    0

#define JPU__MJPEG_RST_INTERVAL_REG_1__MJPEG_RST_INTVAL_REG__MASK    0xffffffff

#define JPU__MJPEG_RST_INTERVAL_REG_1__MJPEG_RST_INTVAL_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INDEX_REG_1
// RST index register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_index_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_INDEX_REG_1__ACC_T;

#define JPU__MJPEG_RST_INDEX_REG_1__ADDR (JPU__BASE_ADDR + 0x000000B4ULL)
#define JPU__MJPEG_RST_INDEX_REG_1__NUM  0x1

#define JPU__MJPEG_RST_INDEX_REG_1__MJPEG_RST_INDEX_REG__SHIFT    0
#define JPU__MJPEG_RST_INDEX_REG_1__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_INDEX_REG_1__MJPEG_RST_INDEX_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_INDEX_REG_1__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_INDEX_REG_1__MJPEG_RST_INDEX_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_INDEX_REG_1__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_COUNT_REG_1
// RST count register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_count_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_COUNT_REG_1__ACC_T;

#define JPU__MJPEG_RST_COUNT_REG_1__ADDR (JPU__BASE_ADDR + 0x000000B8ULL)
#define JPU__MJPEG_RST_COUNT_REG_1__NUM  0x1

#define JPU__MJPEG_RST_COUNT_REG_1__MJPEG_RST_COUNT_REG__SHIFT    0
#define JPU__MJPEG_RST_COUNT_REG_1__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_COUNT_REG_1__MJPEG_RST_COUNT_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_COUNT_REG_1__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_COUNT_REG_1__MJPEG_RST_COUNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_COUNT_REG_1__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_INTR_MASK_REG_1
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_intr_mask_done : 1;
        unsigned mjpeg_intr_mask_error : 1;
        unsigned mjpeg_intr_mask_bbc : 1;
        unsigned mjpeg_intr_mask_overflow : 1;
        unsigned rsvd_4_7 : 4;
        unsigned mjpeg_intr_mask_stop : 1;
        unsigned mjpeg_intr_mask_slice_done : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_INTR_MASK_REG_1__ACC_T;

#define JPU__MJPEG_INTR_MASK_REG_1__ADDR (JPU__BASE_ADDR + 0x000000C0ULL)
#define JPU__MJPEG_INTR_MASK_REG_1__NUM  0x1

#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_DONE__SHIFT    0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_ERROR__SHIFT    1
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_BBC__SHIFT    2
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_OVERFLOW__SHIFT    3
#define JPU__MJPEG_INTR_MASK_REG_1__RSVD_4_7__SHIFT    4
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_STOP__SHIFT    8
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_SLICE_DONE__SHIFT    9
#define JPU__MJPEG_INTR_MASK_REG_1__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_DONE__MASK    0x00000001
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_ERROR__MASK    0x00000002
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_BBC__MASK    0x00000004
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_OVERFLOW__MASK    0x00000008
#define JPU__MJPEG_INTR_MASK_REG_1__RSVD_4_7__MASK    0x000000f0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_STOP__MASK    0x00000100
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_SLICE_DONE__MASK    0x00000200
#define JPU__MJPEG_INTR_MASK_REG_1__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_BBC__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_OVERFLOW__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__RSVD_4_7__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_STOP__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__MJPEG_INTR_MASK_SLICE_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_1__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CYCLE_INFO_REG_1
// Cycle information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_cycle_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_CYCLE_INFO_REG_1__ACC_T;

#define JPU__MJPEG_CYCLE_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x000000C8ULL)
#define JPU__MJPEG_CYCLE_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_CYCLE_INFO_REG_1__MJPEG_CYCLE_INFO_REG__SHIFT    0

#define JPU__MJPEG_CYCLE_INFO_REG_1__MJPEG_CYCLE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_CYCLE_INFO_REG_1__MJPEG_CYCLE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_Y_REG_1
// DC predictor of component 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_y_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_Y_REG_1__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__ADDR (JPU__BASE_ADDR + 0x000000F0ULL)
#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__MJPEG_DPCM_DIFF_Y_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__MJPEG_DPCM_DIFF_Y_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__MJPEG_DPCM_DIFF_Y_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CB_REG_1
// DC predictor of component 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cb_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CB_REG_1__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__ADDR (JPU__BASE_ADDR + 0x000000F4ULL)
#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__MJPEG_DPCM_DIFF_CB_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__MJPEG_DPCM_DIFF_CB_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__MJPEG_DPCM_DIFF_CB_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CR_REG_1
// DC predictor of component 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cr_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CR_REG_1__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__ADDR (JPU__BASE_ADDR + 0x000000F8ULL)
#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__MJPEG_DPCM_DIFF_CR_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__MJPEG_DPCM_DIFF_CR_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__MJPEG_DPCM_DIFF_CR_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_1__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_VERSION_INFO_REG_1
// Version information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_version_code : 24;
        unsigned mjpeg_product_number : 4;
        unsigned mjpeg_product_12bit : 1;
        unsigned rsvd_29_31 : 3;
    };
    unsigned reg;
} JPU__MJPEG_VERSION_INFO_REG_1__ACC_T;

#define JPU__MJPEG_VERSION_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x000000FCULL)
#define JPU__MJPEG_VERSION_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_VERSION_CODE__SHIFT    0
#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_PRODUCT_NUMBER__SHIFT    24
#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_PRODUCT_12BIT__SHIFT    28
#define JPU__MJPEG_VERSION_INFO_REG_1__RSVD_29_31__SHIFT    29

#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_VERSION_CODE__MASK    0x00ffffff
#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_PRODUCT_NUMBER__MASK    0x0f000000
#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_PRODUCT_12BIT__MASK    0x10000000
#define JPU__MJPEG_VERSION_INFO_REG_1__RSVD_29_31__MASK    0xe0000000

#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_VERSION_CODE__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_PRODUCT_NUMBER__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_1__MJPEG_PRODUCT_12BIT__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_1__RSVD_29_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_CTRL_REG_1
// GBU control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_0 : 1;
        unsigned mjpeg_gbu_ctrl_reg_1 : 1;
        unsigned mjpeg_gbu_ctrl_reg_2 : 1;
        unsigned mjpeg_gbu_ctrl_reg_3 : 1;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_GBU_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_GBU_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x00000100ULL)
#define JPU__MJPEG_GBU_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_CTRL_REG_1__RSVD_0_0__SHIFT    0
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_GBU_CTRL_REG_1__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_GBU_CTRL_REG_1__RSVD_0_0__MASK    0x00000001
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_1__MASK    0x00000002
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_GBU_CTRL_REG_1__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_GBU_CTRL_REG_1__RSVD_0_0__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_1__MJPEG_GBU_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_1__RSVD_4_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BT_PTR_REG_1
// Current bit pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bt_ptr_reg : 6;
        unsigned rsvd_6_31 : 26;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BT_PTR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_BT_PTR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000110ULL)
#define JPU__MJPEG_GBU_BT_PTR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_BT_PTR_REG_1__MJPEG_GBU_BT_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BT_PTR_REG_1__RSVD_6_31__SHIFT    6

#define JPU__MJPEG_GBU_BT_PTR_REG_1__MJPEG_GBU_BT_PTR_REG__MASK    0x0000003f
#define JPU__MJPEG_GBU_BT_PTR_REG_1__RSVD_6_31__MASK    0xffffffc0

#define JPU__MJPEG_GBU_BT_PTR_REG_1__MJPEG_GBU_BT_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BT_PTR_REG_1__RSVD_6_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_WD_PTR_REG_1
// Current word pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_wd_ptr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_WD_PTR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_WD_PTR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000114ULL)
#define JPU__MJPEG_GBU_WD_PTR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_WD_PTR_REG_1__MJPEG_GBU_WD_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_WD_PTR_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_WD_PTR_REG_1__MJPEG_GBU_WD_PTR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_WD_PTR_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_WD_PTR_REG_1__MJPEG_GBU_WD_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_WD_PTR_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_REG_1
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_REG_1__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_REG_1__ADDR (JPU__BASE_ADDR + 0x00000118ULL)
#define JPU__MJPEG_GBU_TT_CNT_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_REG_1__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_REG_1__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_REG_1__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_P4_REG_1
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_P4_REG_1__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_1__ADDR (JPU__BASE_ADDR + 0x0000011CULL)
#define JPU__MJPEG_GBU_TT_CNT_P4_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_1__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_1__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_1__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_08_REG_1
// Put 8-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_08_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_08_REG_1__ACC_T;

#define JPU__MJPEG_GBU_PBIT_08_REG_1__ADDR (JPU__BASE_ADDR + 0x00000120ULL)
#define JPU__MJPEG_GBU_PBIT_08_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_08_REG_1__MJPEG_GBU_PBIT_08_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_08_REG_1__MJPEG_GBU_PBIT_08_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_08_REG_1__MJPEG_GBU_PBIT_08_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_16_REG_1
// Put 16-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_16_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_16_REG_1__ACC_T;

#define JPU__MJPEG_GBU_PBIT_16_REG_1__ADDR (JPU__BASE_ADDR + 0x00000124ULL)
#define JPU__MJPEG_GBU_PBIT_16_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_16_REG_1__MJPEG_GBU_PBIT_16_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_16_REG_1__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_PBIT_16_REG_1__MJPEG_GBU_PBIT_16_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_PBIT_16_REG_1__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_PBIT_16_REG_1__MJPEG_GBU_PBIT_16_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_16_REG_1__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_24_REG_1
// Put 24-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_24_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_24_REG_1__ACC_T;

#define JPU__MJPEG_GBU_PBIT_24_REG_1__ADDR (JPU__BASE_ADDR + 0x00000128ULL)
#define JPU__MJPEG_GBU_PBIT_24_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_24_REG_1__MJPEG_GBU_PBIT_24_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_24_REG_1__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_GBU_PBIT_24_REG_1__MJPEG_GBU_PBIT_24_REG__MASK    0x00ffffff
#define JPU__MJPEG_GBU_PBIT_24_REG_1__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_GBU_PBIT_24_REG_1__MJPEG_GBU_PBIT_24_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_24_REG_1__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_32_REG_1
// Put 32-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_32_REG_1__ACC_T;

#define JPU__MJPEG_GBU_PBIT_32_REG_1__ADDR (JPU__BASE_ADDR + 0x0000012CULL)
#define JPU__MJPEG_GBU_PBIT_32_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_32_REG_1__MJPEG_GBU_PBIT_32_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_32_REG_1__MJPEG_GBU_PBIT_32_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_32_REG_1__MJPEG_GBU_PBIT_32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBSR_REG_1
// Stream start pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbsr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBSR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_BBSR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000140ULL)
#define JPU__MJPEG_GBU_BBSR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_BBSR_REG_1__MJPEG_GBU_BBSR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBSR_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBSR_REG_1__MJPEG_GBU_BBSR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBSR_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBSR_REG_1__MJPEG_GBU_BBSR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBSR_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBER_REG_1
// Stream end pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bber_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBER_REG_1__ACC_T;

#define JPU__MJPEG_GBU_BBER_REG_1__ADDR (JPU__BASE_ADDR + 0x00000144ULL)
#define JPU__MJPEG_GBU_BBER_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_BBER_REG_1__MJPEG_GBU_BBER_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBER_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBER_REG_1__MJPEG_GBU_BBER_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBER_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBER_REG_1__MJPEG_GBU_BBER_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBER_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBIR_REG_1
// Interrupt pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbir_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBIR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_BBIR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000148ULL)
#define JPU__MJPEG_GBU_BBIR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_BBIR_REG_1__MJPEG_GBU_BBIR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBIR_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBIR_REG_1__MJPEG_GBU_BBIR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBIR_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBIR_REG_1__MJPEG_GBU_BBIR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBIR_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBHR_REG_1
// Halt on register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbhr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBHR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_BBHR_REG_1__ADDR (JPU__BASE_ADDR + 0x0000014CULL)
#define JPU__MJPEG_GBU_BBHR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_BBHR_REG_1__MJPEG_GBU_BBHR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBHR_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBHR_REG_1__MJPEG_GBU_BBHR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBHR_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBHR_REG_1__MJPEG_GBU_BBHR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBHR_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BCNT_REG_1
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bcnt_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BCNT_REG_1__ACC_T;

#define JPU__MJPEG_GBU_BCNT_REG_1__ADDR (JPU__BASE_ADDR + 0x00000158ULL)
#define JPU__MJPEG_GBU_BCNT_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_BCNT_REG_1__MJPEG_GBU_BCNT_REG__SHIFT    0
#define JPU__MJPEG_GBU_BCNT_REG_1__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_BCNT_REG_1__MJPEG_GBU_BCNT_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_BCNT_REG_1__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_BCNT_REG_1__MJPEG_GBU_BCNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BCNT_REG_1__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_RPTR_REG_1
// Current read pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_rptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_RPTR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_FF_RPTR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000160ULL)
#define JPU__MJPEG_GBU_FF_RPTR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_FF_RPTR_REG_1__MJPEG_GBU_FF_RPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_RPTR_REG_1__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_RPTR_REG_1__MJPEG_GBU_FF_RPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_RPTR_REG_1__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_RPTR_REG_1__MJPEG_GBU_FF_RPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_RPTR_REG_1__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_WPTR_REG_1
// Current write pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_wptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_WPTR_REG_1__ACC_T;

#define JPU__MJPEG_GBU_FF_WPTR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000164ULL)
#define JPU__MJPEG_GBU_FF_WPTR_REG_1__NUM  0x1

#define JPU__MJPEG_GBU_FF_WPTR_REG_1__MJPEG_GBU_FF_WPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_WPTR_REG_1__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_WPTR_REG_1__MJPEG_GBU_FF_WPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_WPTR_REG_1__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_WPTR_REG_1__MJPEG_GBU_FF_WPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_WPTR_REG_1__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_ENDADDR_REG_1
// Bitstream control information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_endaddr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_ENDADDR_REG_1__ACC_T;

#define JPU__MJPEG_BBC_ENDADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000208ULL)
#define JPU__MJPEG_BBC_ENDADDR_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_ENDADDR_REG_1__MJPEG_BBC_ENDADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_ENDADDR_REG_1__MJPEG_BBC_ENDADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_ENDADDR_REG_1__MJPEG_BBC_ENDADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_WR_PTR_REG_1
// Bitstream write pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_wr_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_WR_PTR_REG_1__ACC_T;

#define JPU__MJPEG_BBC_WR_PTR_REG_1__ADDR (JPU__BASE_ADDR + 0x0000020CULL)
#define JPU__MJPEG_BBC_WR_PTR_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_WR_PTR_REG_1__MJPEG_BBC_WR_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_WR_PTR_REG_1__MJPEG_BBC_WR_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_WR_PTR_REG_1__MJPEG_BBC_WR_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_RD_PTR_REG_1
// Bitstream read pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_rd_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_RD_PTR_REG_1__ACC_T;

#define JPU__MJPEG_BBC_RD_PTR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000210ULL)
#define JPU__MJPEG_BBC_RD_PTR_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_RD_PTR_REG_1__MJPEG_BBC_RD_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_RD_PTR_REG_1__MJPEG_BBC_RD_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_RD_PTR_REG_1__MJPEG_BBC_RD_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_EXT_ADDR_REG_1
// Start address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ext_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_EXT_ADDR_REG_1__ACC_T;

#define JPU__MJPEG_BBC_EXT_ADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000214ULL)
#define JPU__MJPEG_BBC_EXT_ADDR_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_EXT_ADDR_REG_1__MJPEG_BBC_EXT_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_EXT_ADDR_REG_1__MJPEG_BBC_EXT_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_EXT_ADDR_REG_1__MJPEG_BBC_EXT_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_INT_ADDR_REG_1
// Start address of internal bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_int_addr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_BBC_INT_ADDR_REG_1__ACC_T;

#define JPU__MJPEG_BBC_INT_ADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000218ULL)
#define JPU__MJPEG_BBC_INT_ADDR_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_INT_ADDR_REG_1__MJPEG_BBC_INT_ADDR_REG__SHIFT    0
#define JPU__MJPEG_BBC_INT_ADDR_REG_1__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_BBC_INT_ADDR_REG_1__MJPEG_BBC_INT_ADDR_REG__MASK    0x0000007f
#define JPU__MJPEG_BBC_INT_ADDR_REG_1__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_BBC_INT_ADDR_REG_1__MJPEG_BBC_INT_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_INT_ADDR_REG_1__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_DATA_CNT_REG_1
// Data transfer size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_data_cnt_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_BBC_DATA_CNT_REG_1__ACC_T;

#define JPU__MJPEG_BBC_DATA_CNT_REG_1__ADDR (JPU__BASE_ADDR + 0x0000021CULL)
#define JPU__MJPEG_BBC_DATA_CNT_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_DATA_CNT_REG_1__MJPEG_BBC_DATA_CNT_REG__SHIFT    0
#define JPU__MJPEG_BBC_DATA_CNT_REG_1__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_BBC_DATA_CNT_REG_1__MJPEG_BBC_DATA_CNT_REG__MASK    0x000000ff
#define JPU__MJPEG_BBC_DATA_CNT_REG_1__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_BBC_DATA_CNT_REG_1__MJPEG_BBC_DATA_CNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_DATA_CNT_REG_1__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_COMMAND_REG_1
// Bistream command register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_command_reg_0 : 1;
        unsigned mjpeg_bbc_command_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_COMMAND_REG_1__ACC_T;

#define JPU__MJPEG_BBC_COMMAND_REG_1__ADDR (JPU__BASE_ADDR + 0x00000220ULL)
#define JPU__MJPEG_BBC_COMMAND_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_COMMAND_REG_1__MJPEG_BBC_COMMAND_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_COMMAND_REG_1__MJPEG_BBC_COMMAND_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_COMMAND_REG_1__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_COMMAND_REG_1__MJPEG_BBC_COMMAND_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_COMMAND_REG_1__MJPEG_BBC_COMMAND_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_COMMAND_REG_1__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_COMMAND_REG_1__MJPEG_BBC_COMMAND_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_1__MJPEG_BBC_COMMAND_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_1__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BUSY_REG_1
// BBC block busy indicator
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_busy_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BUSY_REG_1__ACC_T;

#define JPU__MJPEG_BBC_BUSY_REG_1__ADDR (JPU__BASE_ADDR + 0x00000224ULL)
#define JPU__MJPEG_BBC_BUSY_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_BUSY_REG_1__MJPEG_BBC_BUSY_REG__SHIFT    0
#define JPU__MJPEG_BBC_BUSY_REG_1__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_BUSY_REG_1__MJPEG_BBC_BUSY_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_BUSY_REG_1__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_BUSY_REG_1__MJPEG_BBC_BUSY_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_BUSY_REG_1__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CTRL_REG_1
// BBC control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ctrl_reg_0 : 1;
        unsigned mjpeg_bbc_ctrl_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_BBC_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x00000228ULL)
#define JPU__MJPEG_BBC_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_CTRL_REG_1__MJPEG_BBC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_CTRL_REG_1__MJPEG_BBC_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_CTRL_REG_1__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_CTRL_REG_1__MJPEG_BBC_CTRL_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_CTRL_REG_1__MJPEG_BBC_CTRL_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_CTRL_REG_1__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_CTRL_REG_1__MJPEG_BBC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_1__MJPEG_BBC_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_1__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CUR_POS_REG_1
// Current position of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_cur_pos_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CUR_POS_REG_1__ACC_T;

#define JPU__MJPEG_BBC_CUR_POS_REG_1__ADDR (JPU__BASE_ADDR + 0x0000022CULL)
#define JPU__MJPEG_BBC_CUR_POS_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_CUR_POS_REG_1__MJPEG_BBC_CUR_POS_REG__SHIFT    0
#define JPU__MJPEG_BBC_CUR_POS_REG_1__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_BBC_CUR_POS_REG_1__MJPEG_BBC_CUR_POS_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_CUR_POS_REG_1__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_BBC_CUR_POS_REG_1__MJPEG_BBC_CUR_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CUR_POS_REG_1__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BAS_ADDR_REG_1
// Base address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_bas_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BAS_ADDR_REG_1__ACC_T;

#define JPU__MJPEG_BBC_BAS_ADDR_REG_1__ADDR (JPU__BASE_ADDR + 0x00000230ULL)
#define JPU__MJPEG_BBC_BAS_ADDR_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_BAS_ADDR_REG_1__MJPEG_BBC_BAS_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_BAS_ADDR_REG_1__MJPEG_BBC_BAS_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_BAS_ADDR_REG_1__MJPEG_BBC_BAS_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_STRM_CTRL_REG_1
// Bitstream control information (decoder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_strm_ctrl_reg : 24;
        unsigned rsvd_24_27 : 4;
        unsigned mjpeg_bbc_strm_ctrl_reg0 : 1;
        unsigned rsvd_29_30 : 2;
        unsigned mjpeg_bbc_strm_ctrl_reg1 : 1;
    };
    unsigned reg;
} JPU__MJPEG_BBC_STRM_CTRL_REG_1__ACC_T;

#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__ADDR (JPU__BASE_ADDR + 0x00000234ULL)
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG__SHIFT    0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__RSVD_24_27__SHIFT    24
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG0__SHIFT    28
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__RSVD_29_30__SHIFT    29
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG1__SHIFT    31

#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__RSVD_24_27__MASK    0x0f000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG0__MASK    0x10000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__RSVD_29_30__MASK    0x60000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG1__MASK    0x80000000

#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__RSVD_24_27__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__RSVD_29_30__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_1__MJPEG_BBC_STRM_CTRL_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_FLUSH_CMD_REG_1
// Flush end command for internal bitstream buffer (en-
// coder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_flush_cmd_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_FLUSH_CMD_REG_1__ACC_T;

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__ADDR (JPU__BASE_ADDR + 0x00000238ULL)
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__NUM  0x1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__MJPEG_BBC_FLUSH_CMD_REG__SHIFT    0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__MJPEG_BBC_FLUSH_CMD_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__MJPEG_BBC_FLUSH_CMD_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_1__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_INFO_REG_1
// Slice information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_INFO_REG_1__ACC_T;

#define JPU__MJPEG_SLICE_INFO_REG_1__ADDR (JPU__BASE_ADDR + 0x00000240ULL)
#define JPU__MJPEG_SLICE_INFO_REG_1__NUM  0x1

#define JPU__MJPEG_SLICE_INFO_REG_1__MJPEG_SLICE_INFO_REG__SHIFT    0

#define JPU__MJPEG_SLICE_INFO_REG_1__MJPEG_SLICE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_INFO_REG_1__MJPEG_SLICE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_ENC_POS_REG_1
// Encoded slice position register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_enc_pos_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_ENC_POS_REG_1__ACC_T;

#define JPU__MJPEG_SLICE_ENC_POS_REG_1__ADDR (JPU__BASE_ADDR + 0x00000244ULL)
#define JPU__MJPEG_SLICE_ENC_POS_REG_1__NUM  0x1

#define JPU__MJPEG_SLICE_ENC_POS_REG_1__MJPEG_SLICE_ENC_POS_REG__SHIFT    0

#define JPU__MJPEG_SLICE_ENC_POS_REG_1__MJPEG_SLICE_ENC_POS_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_ENC_POS_REG_1__MJPEG_SLICE_ENC_POS_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_DPB_POS_REG_1
// Number of slices available in DPB
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_dpb_pos_reg : 9;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_DPB_POS_REG_1__ACC_T;

#define JPU__MJPEG_SLICE_DPB_POS_REG_1__ADDR (JPU__BASE_ADDR + 0x00000248ULL)
#define JPU__MJPEG_SLICE_DPB_POS_REG_1__NUM  0x1

#define JPU__MJPEG_SLICE_DPB_POS_REG_1__MJPEG_SLICE_DPB_POS_REG__SHIFT    0
#define JPU__MJPEG_SLICE_DPB_POS_REG_1__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_SLICE_DPB_POS_REG_1__MJPEG_SLICE_DPB_POS_REG__MASK    0x000001ff
#define JPU__MJPEG_SLICE_DPB_POS_REG_1__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_SLICE_DPB_POS_REG_1__MJPEG_SLICE_DPB_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_SLICE_DPB_POS_REG_1__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_START_REG_2
// Picture encoding/decoding start/stop register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_1 : 2;
        unsigned mjpeg_pic_stop_reg : 1;
        unsigned rsvd_3 : 1;
        unsigned mjpeg_pic_start_reg : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_PIC_START_REG_2__ACC_T;

#define JPU__MJPEG_PIC_START_REG_2__ADDR (JPU__BASE_ADDR + 0x00000300ULL)
#define JPU__MJPEG_PIC_START_REG_2__NUM  0x1

#define JPU__MJPEG_PIC_START_REG_2__RSVD_0_1__SHIFT    0
#define JPU__MJPEG_PIC_START_REG_2__MJPEG_PIC_STOP_REG__SHIFT    2
#define JPU__MJPEG_PIC_START_REG_2__RSVD_3__SHIFT    3
#define JPU__MJPEG_PIC_START_REG_2__MJPEG_PIC_START_REG__SHIFT    4
#define JPU__MJPEG_PIC_START_REG_2__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_PIC_START_REG_2__RSVD_0_1__MASK    0x00000003
#define JPU__MJPEG_PIC_START_REG_2__MJPEG_PIC_STOP_REG__MASK    0x00000004
#define JPU__MJPEG_PIC_START_REG_2__RSVD_3__MASK    0x00000008
#define JPU__MJPEG_PIC_START_REG_2__MJPEG_PIC_START_REG__MASK    0x00000010
#define JPU__MJPEG_PIC_START_REG_2__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_PIC_START_REG_2__RSVD_0_1__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_2__MJPEG_PIC_STOP_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_2__RSVD_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_2__MJPEG_PIC_START_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_2__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_STATUS_REG_2
// Codec status(interrupt) registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_done : 1;
        unsigned mjpeg_error : 1;
        unsigned mjpeg_bbc_interrupt : 1;
        unsigned rsvd_3_8 : 6;
        unsigned mjpeg_pic_status_reg : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_PIC_STATUS_REG_2__ACC_T;

#define JPU__MJPEG_PIC_STATUS_REG_2__ADDR (JPU__BASE_ADDR + 0x00000304ULL)
#define JPU__MJPEG_PIC_STATUS_REG_2__NUM  0x1

#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_DONE__SHIFT    0
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_ERROR__SHIFT    1
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_BBC_INTERRUPT__SHIFT    2
#define JPU__MJPEG_PIC_STATUS_REG_2__RSVD_3_8__SHIFT    3
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_PIC_STATUS_REG__SHIFT    9
#define JPU__MJPEG_PIC_STATUS_REG_2__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_DONE__MASK    0x00000001
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_ERROR__MASK    0x00000002
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_BBC_INTERRUPT__MASK    0x00000004
#define JPU__MJPEG_PIC_STATUS_REG_2__RSVD_3_8__MASK    0x000001f8
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_PIC_STATUS_REG__MASK    0x00000200
#define JPU__MJPEG_PIC_STATUS_REG_2__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_DONE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_BBC_INTERRUPT__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_2__RSVD_3_8__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_2__MJPEG_PIC_STATUS_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_2__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_ERRMB_REG_2
// Error MCU information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_error_mcu_pos_x : 12;
        unsigned mjpeg_error_mcu_pos_y : 12;
        unsigned mjpeg_error_restart_index : 4;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_ERRMB_REG_2__ACC_T;

#define JPU__MJPEG_PIC_ERRMB_REG_2__ADDR (JPU__BASE_ADDR + 0x00000308ULL)
#define JPU__MJPEG_PIC_ERRMB_REG_2__NUM  0x1

#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_MCU_POS_X__SHIFT    0
#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_MCU_POS_Y__SHIFT    12
#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_RESTART_INDEX__SHIFT    24
#define JPU__MJPEG_PIC_ERRMB_REG_2__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_MCU_POS_X__MASK    0x00000fff
#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_MCU_POS_Y__MASK    0x00fff000
#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_RESTART_INDEX__MASK    0x0f000000
#define JPU__MJPEG_PIC_ERRMB_REG_2__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_MCU_POS_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_MCU_POS_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_2__MJPEG_ERROR_RESTART_INDEX__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_2__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SETMB_REG_2
// MCU position set register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_setmb_y : 12;
        unsigned rsvd_12_15 : 4;
        unsigned mjpeg_pic_setmb_x : 12;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SETMB_REG_2__ACC_T;

#define JPU__MJPEG_PIC_SETMB_REG_2__ADDR (JPU__BASE_ADDR + 0x0000030CULL)
#define JPU__MJPEG_PIC_SETMB_REG_2__NUM  0x1

#define JPU__MJPEG_PIC_SETMB_REG_2__MJPEG_PIC_SETMB_Y__SHIFT    0
#define JPU__MJPEG_PIC_SETMB_REG_2__RSVD_12_15__SHIFT    12
#define JPU__MJPEG_PIC_SETMB_REG_2__MJPEG_PIC_SETMB_X__SHIFT    16
#define JPU__MJPEG_PIC_SETMB_REG_2__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_SETMB_REG_2__MJPEG_PIC_SETMB_Y__MASK    0x00000fff
#define JPU__MJPEG_PIC_SETMB_REG_2__RSVD_12_15__MASK    0x0000f000
#define JPU__MJPEG_PIC_SETMB_REG_2__MJPEG_PIC_SETMB_X__MASK    0x0fff0000
#define JPU__MJPEG_PIC_SETMB_REG_2__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_SETMB_REG_2__MJPEG_PIC_SETMB_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_2__RSVD_12_15__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_2__MJPEG_PIC_SETMB_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_2__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_CTRL_REG_2
// Picture control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_ctrl_reg_0 : 2;
        unsigned mjpeg_pic_ctrl_reg_2 : 1;
        unsigned mjpeg_pic_ctrl_reg_3 : 1;
        unsigned mjpeg_pic_ctrl_reg_4 : 1;
        unsigned rsvd_5 : 1;
        unsigned mjpeg_pic_ctrl_reg_6 : 1;
        unsigned mjpeg_pic_ctrl_reg_7 : 6;
        unsigned mjpeg_pic_ctrl_reg_13 : 6;
        unsigned mjpeg_tiled_mode : 1;
        unsigned rsvd_20_26 : 7;
        unsigned mjpeg_pic_ctrl_reg_27 : 4;
        unsigned mjpeg_pic_ctrl_reg_31 : 1;
    };
    unsigned reg;
} JPU__MJPEG_PIC_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_PIC_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x00000310ULL)
#define JPU__MJPEG_PIC_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_4__SHIFT    4
#define JPU__MJPEG_PIC_CTRL_REG_2__RSVD_5__SHIFT    5
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_6__SHIFT    6
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_7__SHIFT    7
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_13__SHIFT    13
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_TILED_MODE__SHIFT    19
#define JPU__MJPEG_PIC_CTRL_REG_2__RSVD_20_26__SHIFT    20
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_27__SHIFT    27
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_31__SHIFT    31

#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_0__MASK    0x00000003
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_4__MASK    0x00000010
#define JPU__MJPEG_PIC_CTRL_REG_2__RSVD_5__MASK    0x00000020
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_6__MASK    0x00000040
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_7__MASK    0x00001f80
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_13__MASK    0x0007e000
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_TILED_MODE__MASK    0x00080000
#define JPU__MJPEG_PIC_CTRL_REG_2__RSVD_20_26__MASK    0x07f00000
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_27__MASK    0x78000000
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_31__MASK    0x80000000

#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__RSVD_5__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_6__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_7__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_13__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_TILED_MODE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__RSVD_20_26__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_27__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_2__MJPEG_PIC_CTRL_REG_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SIZE_REG_2
// Picture size register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_size_ver : 16;
        unsigned mjpeg_pic_size_hor : 16;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SIZE_REG_2__ACC_T;

#define JPU__MJPEG_PIC_SIZE_REG_2__ADDR (JPU__BASE_ADDR + 0x00000314ULL)
#define JPU__MJPEG_PIC_SIZE_REG_2__NUM  0x1

#define JPU__MJPEG_PIC_SIZE_REG_2__MJPEG_PIC_SIZE_VER__SHIFT    0
#define JPU__MJPEG_PIC_SIZE_REG_2__MJPEG_PIC_SIZE_HOR__SHIFT    16

#define JPU__MJPEG_PIC_SIZE_REG_2__MJPEG_PIC_SIZE_VER__MASK    0x0000ffff
#define JPU__MJPEG_PIC_SIZE_REG_2__MJPEG_PIC_SIZE_HOR__MASK    0xffff0000

#define JPU__MJPEG_PIC_SIZE_REG_2__MJPEG_PIC_SIZE_VER__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SIZE_REG_2__MJPEG_PIC_SIZE_HOR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_MCU_INFO_REG_2
// MCU information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_mcu_info_reg_0 : 4;
        unsigned mjpeg_mcu_info_reg_4 : 4;
        unsigned mjpeg_mcu_info_reg_8 : 6;
        unsigned mjpeg_mcu_info_reg_14 : 3;
        unsigned mjpeg_mcu_block_num : 4;
        unsigned rsvd_21_31 : 11;
    };
    unsigned reg;
} JPU__MJPEG_MCU_INFO_REG_2__ACC_T;

#define JPU__MJPEG_MCU_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x00000318ULL)
#define JPU__MJPEG_MCU_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_8__SHIFT    8
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_14__SHIFT    14
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_BLOCK_NUM__SHIFT    17
#define JPU__MJPEG_MCU_INFO_REG_2__RSVD_21_31__SHIFT    21

#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_4__MASK    0x000000f0
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_8__MASK    0x00003f00
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_14__MASK    0x0001c000
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_BLOCK_NUM__MASK    0x001e0000
#define JPU__MJPEG_MCU_INFO_REG_2__RSVD_21_31__MASK    0xffe00000

#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_8__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_INFO_REG_14__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_2__MJPEG_MCU_BLOCK_NUM__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_2__RSVD_21_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_ROT_INFO_REG_2
// Rotation and mirror mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rot_info_reg_0 : 4;
        unsigned mjpeg_rot_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_ROT_INFO_REG_2__ACC_T;

#define JPU__MJPEG_ROT_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x0000031CULL)
#define JPU__MJPEG_ROT_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_ROT_INFO_REG_2__MJPEG_ROT_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_ROT_INFO_REG_2__MJPEG_ROT_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_ROT_INFO_REG_2__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_ROT_INFO_REG_2__MJPEG_ROT_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_ROT_INFO_REG_2__MJPEG_ROT_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_ROT_INFO_REG_2__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_ROT_INFO_REG_2__MJPEG_ROT_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_2__MJPEG_ROT_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_2__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SCL_INFO_REG_2
// Down-sampling mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_scl_info_reg_0 : 2;
        unsigned mjpeg_scl_info_reg_2 : 2;
        unsigned mjpeg_scl_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_SCL_INFO_REG_2__ACC_T;

#define JPU__MJPEG_SCL_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x00000320ULL)
#define JPU__MJPEG_SCL_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_2__SHIFT    2
#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_SCL_INFO_REG_2__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_0__MASK    0x00000003
#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_2__MASK    0x0000000c
#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_SCL_INFO_REG_2__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_2__MJPEG_SCL_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_2__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_INFO_REG_2
// clip mode (ROI) operation register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_info_reg_0 : 1;
        unsigned mjpeg_clp_info_reg_1 : 1;
        unsigned rsvd_2_31 : 30;
    };
    unsigned reg;
} JPU__MJPEG_CLP_INFO_REG_2__ACC_T;

#define JPU__MJPEG_CLP_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x00000328ULL)
#define JPU__MJPEG_CLP_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_CLP_INFO_REG_2__MJPEG_CLP_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_CLP_INFO_REG_2__MJPEG_CLP_INFO_REG_1__SHIFT    1
#define JPU__MJPEG_CLP_INFO_REG_2__RSVD_2_31__SHIFT    2

#define JPU__MJPEG_CLP_INFO_REG_2__MJPEG_CLP_INFO_REG_0__MASK    0x00000001
#define JPU__MJPEG_CLP_INFO_REG_2__MJPEG_CLP_INFO_REG_1__MASK    0x00000002
#define JPU__MJPEG_CLP_INFO_REG_2__RSVD_2_31__MASK    0xfffffffc

#define JPU__MJPEG_CLP_INFO_REG_2__MJPEG_CLP_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_2__MJPEG_CLP_INFO_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_2__RSVD_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_OP_INFO_REG_2
// Operation information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_op_info_reg : 4;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_OP_INFO_REG_2__ACC_T;

#define JPU__MJPEG_OP_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x0000032CULL)
#define JPU__MJPEG_OP_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_OP_INFO_REG_2__MJPEG_OP_INFO_REG__SHIFT    0
#define JPU__MJPEG_OP_INFO_REG_2__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_OP_INFO_REG_2__MJPEG_OP_INFO_REG__MASK    0x0000000f
#define JPU__MJPEG_OP_INFO_REG_2__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_OP_INFO_REG_2__MJPEG_OP_INFO_REG__POR_VALUE    0x1
#define JPU__MJPEG_OP_INFO_REG_2__RSVD_4_31__POR_VALUE    0x4000


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CONFIG_REG_2
// Decoded Picture Buffer configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_chroma_interleave : 2;
        unsigned mjpeg_dpb_packed : 4;
        unsigned mjpeg_dpb_endian : 3;
        unsigned mjpeg_dpb_output_format : 2;
        unsigned mjpeg_dpb_pixel_justification : 1;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CONFIG_REG_2__ACC_T;

#define JPU__MJPEG_DPB_CONFIG_REG_2__ADDR (JPU__BASE_ADDR + 0x00000330ULL)
#define JPU__MJPEG_DPB_CONFIG_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_CHROMA_INTERLEAVE__SHIFT    0
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_PACKED__SHIFT    2
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_ENDIAN__SHIFT    6
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_OUTPUT_FORMAT__SHIFT    9
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_PIXEL_JUSTIFICATION__SHIFT    11
#define JPU__MJPEG_DPB_CONFIG_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_CHROMA_INTERLEAVE__MASK    0x00000003
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_PACKED__MASK    0x0000003c
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_ENDIAN__MASK    0x000001c0
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_OUTPUT_FORMAT__MASK    0x00000600
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_PIXEL_JUSTIFICATION__MASK    0x00000800
#define JPU__MJPEG_DPB_CONFIG_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_CHROMA_INTERLEAVE__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_PACKED__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_ENDIAN__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_OUTPUT_FORMAT__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_2__MJPEG_DPB_PIXEL_JUSTIFICATION__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE00_REG_2
// DPB base 0 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base00_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE00_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE00_REG_2__ADDR (JPU__BASE_ADDR + 0x00000334ULL)
#define JPU__MJPEG_DPB_BASE00_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE00_REG_2__MJPEG_DPB_BASE00_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE00_REG_2__MJPEG_DPB_BASE00_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE00_REG_2__MJPEG_DPB_BASE00_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE01_REG_2
// DPB base 0 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base01_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE01_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE01_REG_2__ADDR (JPU__BASE_ADDR + 0x00000338ULL)
#define JPU__MJPEG_DPB_BASE01_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE01_REG_2__MJPEG_DPB_BASE01_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE01_REG_2__MJPEG_DPB_BASE01_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE01_REG_2__MJPEG_DPB_BASE01_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE02_REG_2
// DPB base 0 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base02_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE02_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE02_REG_2__ADDR (JPU__BASE_ADDR + 0x0000033CULL)
#define JPU__MJPEG_DPB_BASE02_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE02_REG_2__MJPEG_DPB_BASE02_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE02_REG_2__MJPEG_DPB_BASE02_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE02_REG_2__MJPEG_DPB_BASE02_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE10_REG_2
// DPB base 1 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base10_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE10_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE10_REG_2__ADDR (JPU__BASE_ADDR + 0x00000340ULL)
#define JPU__MJPEG_DPB_BASE10_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE10_REG_2__MJPEG_DPB_BASE10_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE10_REG_2__MJPEG_DPB_BASE10_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE10_REG_2__MJPEG_DPB_BASE10_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE11_REG_2
// DPB base 1 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base11_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE11_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE11_REG_2__ADDR (JPU__BASE_ADDR + 0x00000344ULL)
#define JPU__MJPEG_DPB_BASE11_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE11_REG_2__MJPEG_DPB_BASE11_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE11_REG_2__MJPEG_DPB_BASE11_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE11_REG_2__MJPEG_DPB_BASE11_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE12_REG_2
// DPB base 1 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base12_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE12_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE12_REG_2__ADDR (JPU__BASE_ADDR + 0x00000348ULL)
#define JPU__MJPEG_DPB_BASE12_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE12_REG_2__MJPEG_DPB_BASE12_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE12_REG_2__MJPEG_DPB_BASE12_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE12_REG_2__MJPEG_DPB_BASE12_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE20_REG_2
// DPB base 2 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base20_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE20_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE20_REG_2__ADDR (JPU__BASE_ADDR + 0x0000034CULL)
#define JPU__MJPEG_DPB_BASE20_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE20_REG_2__MJPEG_DPB_BASE20_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE20_REG_2__MJPEG_DPB_BASE20_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE20_REG_2__MJPEG_DPB_BASE20_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE21_REG_2
// DPB base 2 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base21_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE21_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE21_REG_2__ADDR (JPU__BASE_ADDR + 0x00000350ULL)
#define JPU__MJPEG_DPB_BASE21_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE21_REG_2__MJPEG_DPB_BASE21_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE21_REG_2__MJPEG_DPB_BASE21_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE21_REG_2__MJPEG_DPB_BASE21_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE22_REG_2
// DPB base 2 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base22_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE22_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE22_REG_2__ADDR (JPU__BASE_ADDR + 0x00000354ULL)
#define JPU__MJPEG_DPB_BASE22_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE22_REG_2__MJPEG_DPB_BASE22_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE22_REG_2__MJPEG_DPB_BASE22_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE22_REG_2__MJPEG_DPB_BASE22_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE30_REG_2
// DPB base 3 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base30_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE30_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE30_REG_2__ADDR (JPU__BASE_ADDR + 0x00000358ULL)
#define JPU__MJPEG_DPB_BASE30_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE30_REG_2__MJPEG_DPB_BASE30_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE30_REG_2__MJPEG_DPB_BASE30_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE30_REG_2__MJPEG_DPB_BASE30_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE31_REG_2
// DPB base 3 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base31_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE31_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE31_REG_2__ADDR (JPU__BASE_ADDR + 0x0000035CULL)
#define JPU__MJPEG_DPB_BASE31_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE31_REG_2__MJPEG_DPB_BASE31_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE31_REG_2__MJPEG_DPB_BASE31_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE31_REG_2__MJPEG_DPB_BASE31_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE32_REG_2
// DPB base 3 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE32_REG_2__ACC_T;

#define JPU__MJPEG_DPB_BASE32_REG_2__ADDR (JPU__BASE_ADDR + 0x00000360ULL)
#define JPU__MJPEG_DPB_BASE32_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_BASE32_REG_2__MJPEG_DPB_BASE32_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE32_REG_2__MJPEG_DPB_BASE32_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE32_REG_2__MJPEG_DPB_BASE32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_YSTRIDE_REG_2
// DPB luminance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_ystride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_YSTRIDE_REG_2__ACC_T;

#define JPU__MJPEG_DPB_YSTRIDE_REG_2__ADDR (JPU__BASE_ADDR + 0x00000364ULL)
#define JPU__MJPEG_DPB_YSTRIDE_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_YSTRIDE_REG_2__MJPEG_DPB_YSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_YSTRIDE_REG_2__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_YSTRIDE_REG_2__MJPEG_DPB_YSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_YSTRIDE_REG_2__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_YSTRIDE_REG_2__MJPEG_DPB_YSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_YSTRIDE_REG_2__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CSTRIDE_REG_2
// DPB chrominance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_cstride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CSTRIDE_REG_2__ACC_T;

#define JPU__MJPEG_DPB_CSTRIDE_REG_2__ADDR (JPU__BASE_ADDR + 0x00000368ULL)
#define JPU__MJPEG_DPB_CSTRIDE_REG_2__NUM  0x1

#define JPU__MJPEG_DPB_CSTRIDE_REG_2__MJPEG_DPB_CSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_CSTRIDE_REG_2__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_CSTRIDE_REG_2__MJPEG_DPB_CSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_CSTRIDE_REG_2__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_CSTRIDE_REG_2__MJPEG_DPB_CSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CSTRIDE_REG_2__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_WRESP_CHECK_REG_2
// AXI write response check register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_wresp_check_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_WRESP_CHECK_REG_2__ACC_T;

#define JPU__MJPEG_WRESP_CHECK_REG_2__ADDR (JPU__BASE_ADDR + 0x0000036CULL)
#define JPU__MJPEG_WRESP_CHECK_REG_2__NUM  0x1

#define JPU__MJPEG_WRESP_CHECK_REG_2__MJPEG_WRESP_CHECK_REG__SHIFT    0
#define JPU__MJPEG_WRESP_CHECK_REG_2__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_WRESP_CHECK_REG_2__MJPEG_WRESP_CHECK_REG__MASK    0x00000001
#define JPU__MJPEG_WRESP_CHECK_REG_2__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_WRESP_CHECK_REG_2__MJPEG_WRESP_CHECK_REG__POR_VALUE    0x0
#define JPU__MJPEG_WRESP_CHECK_REG_2__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_BASE_REG_2
// Start position for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_base_reg : 16;
        unsigned mjpeg_clp_x_base_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_BASE_REG_2__ACC_T;

#define JPU__MJPEG_CLP_BASE_REG_2__ADDR (JPU__BASE_ADDR + 0x00000370ULL)
#define JPU__MJPEG_CLP_BASE_REG_2__NUM  0x1

#define JPU__MJPEG_CLP_BASE_REG_2__MJPEG_CLP_Y_BASE_REG__SHIFT    0
#define JPU__MJPEG_CLP_BASE_REG_2__MJPEG_CLP_X_BASE_REG__SHIFT    16

#define JPU__MJPEG_CLP_BASE_REG_2__MJPEG_CLP_Y_BASE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_BASE_REG_2__MJPEG_CLP_X_BASE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_BASE_REG_2__MJPEG_CLP_Y_BASE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_BASE_REG_2__MJPEG_CLP_X_BASE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_SIZE_REG_2
// X and Y size for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_size_reg : 16;
        unsigned mjpeg_clp_x_size_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_SIZE_REG_2__ACC_T;

#define JPU__MJPEG_CLP_SIZE_REG_2__ADDR (JPU__BASE_ADDR + 0x00000374ULL)
#define JPU__MJPEG_CLP_SIZE_REG_2__NUM  0x1

#define JPU__MJPEG_CLP_SIZE_REG_2__MJPEG_CLP_Y_SIZE_REG__SHIFT    0
#define JPU__MJPEG_CLP_SIZE_REG_2__MJPEG_CLP_X_SIZE_REG__SHIFT    16

#define JPU__MJPEG_CLP_SIZE_REG_2__MJPEG_CLP_Y_SIZE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_SIZE_REG_2__MJPEG_CLP_X_SIZE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_SIZE_REG_2__MJPEG_CLP_Y_SIZE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_SIZE_REG_2__MJPEG_CLP_X_SIZE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_CTRL_REG_2
// Huffman table control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_mode_reg : 1;
        unsigned mjpeg_huff_auto_reg : 1;
        unsigned rsvd_2_9 : 8;
        unsigned mjpeg_huff_ctrl_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_HUFF_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x00000380ULL)
#define JPU__MJPEG_HUFF_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_MODE_REG__SHIFT    0
#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_HUFF_CTRL_REG_2__RSVD_2_9__SHIFT    2
#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_CTRL_REG__SHIFT    10
#define JPU__MJPEG_HUFF_CTRL_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_HUFF_CTRL_REG_2__RSVD_2_9__MASK    0x000003fc
#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_CTRL_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_CTRL_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_2__RSVD_2_9__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_2__MJPEG_HUFF_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_ADDR_REG_2
// Huffman table address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_base_addr_reg : 10;
        unsigned mjpeg_huff_dst_addr_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_ADDR_REG_2__ACC_T;

#define JPU__MJPEG_HUFF_ADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000384ULL)
#define JPU__MJPEG_HUFF_ADDR_REG_2__NUM  0x1

#define JPU__MJPEG_HUFF_ADDR_REG_2__MJPEG_HUFF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_HUFF_ADDR_REG_2__MJPEG_HUFF_DST_ADDR_REG__SHIFT    10
#define JPU__MJPEG_HUFF_ADDR_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_ADDR_REG_2__MJPEG_HUFF_BASE_ADDR_REG__MASK    0x000003ff
#define JPU__MJPEG_HUFF_ADDR_REG_2__MJPEG_HUFF_DST_ADDR_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_ADDR_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_ADDR_REG_2__MJPEG_HUFF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_2__MJPEG_HUFF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_DATA_REG_2
// Huffman table data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_DATA_REG_2__ACC_T;

#define JPU__MJPEG_HUFF_DATA_REG_2__ADDR (JPU__BASE_ADDR + 0x00000388ULL)
#define JPU__MJPEG_HUFF_DATA_REG_2__NUM  0x1

#define JPU__MJPEG_HUFF_DATA_REG_2__MJPEG_HUFF_DATA_REG__SHIFT    0

#define JPU__MJPEG_HUFF_DATA_REG_2__MJPEG_HUFF_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_HUFF_DATA_REG_2__MJPEG_HUFF_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_CTRL_REG_2
// Quantization matrix control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_mode_reg : 1;
        unsigned mjpeg_qmat_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_qmat_ctrl_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_QMAT_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x00000390ULL)
#define JPU__MJPEG_QMAT_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_MODE_REG__SHIFT    0
#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_AUTO_REG__SHIFT    1
#define JPU__MJPEG_QMAT_CTRL_REG_2__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_CTRL_REG__SHIFT    6
#define JPU__MJPEG_QMAT_CTRL_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_QMAT_CTRL_REG_2__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_CTRL_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_CTRL_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_2__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_2__MJPEG_QMAT_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_ADDR_REG_2
// Quantization matrix address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_base_addr_reg : 6;
        unsigned mjpeg_qmat_dst_addr_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_ADDR_REG_2__ACC_T;

#define JPU__MJPEG_QMAT_ADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000394ULL)
#define JPU__MJPEG_QMAT_ADDR_REG_2__NUM  0x1

#define JPU__MJPEG_QMAT_ADDR_REG_2__MJPEG_QMAT_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_QMAT_ADDR_REG_2__MJPEG_QMAT_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_QMAT_ADDR_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_ADDR_REG_2__MJPEG_QMAT_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_QMAT_ADDR_REG_2__MJPEG_QMAT_DST_ADDR_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_ADDR_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_ADDR_REG_2__MJPEG_QMAT_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_2__MJPEG_QMAT_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_DATA_REG_2
// Quantization matrix data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_DATA_REG_2__ACC_T;

#define JPU__MJPEG_QMAT_DATA_REG_2__ADDR (JPU__BASE_ADDR + 0x00000398ULL)
#define JPU__MJPEG_QMAT_DATA_REG_2__NUM  0x1

#define JPU__MJPEG_QMAT_DATA_REG_2__MJPEG_QMAT_DATA_REG__SHIFT    0

#define JPU__MJPEG_QMAT_DATA_REG_2__MJPEG_QMAT_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_QMAT_DATA_REG_2__MJPEG_QMAT_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_CTRL_REG_2
// Coefficient memory control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_mode_reg : 1;
        unsigned mjpeg_coef_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_coef_mem_dst_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_COEF_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x000003A0ULL)
#define JPU__MJPEG_COEF_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_MODE_REG__SHIFT    0
#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_COEF_CTRL_REG_2__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_MEM_DST_REG__SHIFT    6
#define JPU__MJPEG_COEF_CTRL_REG_2__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_COEF_CTRL_REG_2__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_MEM_DST_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_CTRL_REG_2__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_2__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_2__MJPEG_COEF_MEM_DST_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_2__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_ADDR_REG_2
// Coefficient memory address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_base_addr_reg : 6;
        unsigned mjpeg_coef_dst_addr_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_ADDR_REG_2__ACC_T;

#define JPU__MJPEG_COEF_ADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x000003A4ULL)
#define JPU__MJPEG_COEF_ADDR_REG_2__NUM  0x1

#define JPU__MJPEG_COEF_ADDR_REG_2__MJPEG_COEF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_COEF_ADDR_REG_2__MJPEG_COEF_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_COEF_ADDR_REG_2__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_ADDR_REG_2__MJPEG_COEF_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_COEF_ADDR_REG_2__MJPEG_COEF_DST_ADDR_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_ADDR_REG_2__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_ADDR_REG_2__MJPEG_COEF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_2__MJPEG_COEF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_2__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_DATA_REG_2
// Coefficient memory data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_data_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_COEF_DATA_REG_2__ACC_T;

#define JPU__MJPEG_COEF_DATA_REG_2__ADDR (JPU__BASE_ADDR + 0x000003A8ULL)
#define JPU__MJPEG_COEF_DATA_REG_2__NUM  0x1

#define JPU__MJPEG_COEF_DATA_REG_2__MJPEG_COEF_DATA_REG__SHIFT    0
#define JPU__MJPEG_COEF_DATA_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_COEF_DATA_REG_2__MJPEG_COEF_DATA_REG__MASK    0x00000fff
#define JPU__MJPEG_COEF_DATA_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_COEF_DATA_REG_2__MJPEG_COEF_DATA_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_DATA_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INTERVAL_REG_2
// Restart interval register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_intval_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_RST_INTERVAL_REG_2__ACC_T;

#define JPU__MJPEG_RST_INTERVAL_REG_2__ADDR (JPU__BASE_ADDR + 0x000003B0ULL)
#define JPU__MJPEG_RST_INTERVAL_REG_2__NUM  0x1

#define JPU__MJPEG_RST_INTERVAL_REG_2__MJPEG_RST_INTVAL_REG__SHIFT    0

#define JPU__MJPEG_RST_INTERVAL_REG_2__MJPEG_RST_INTVAL_REG__MASK    0xffffffff

#define JPU__MJPEG_RST_INTERVAL_REG_2__MJPEG_RST_INTVAL_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INDEX_REG_2
// RST index register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_index_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_INDEX_REG_2__ACC_T;

#define JPU__MJPEG_RST_INDEX_REG_2__ADDR (JPU__BASE_ADDR + 0x000003B4ULL)
#define JPU__MJPEG_RST_INDEX_REG_2__NUM  0x1

#define JPU__MJPEG_RST_INDEX_REG_2__MJPEG_RST_INDEX_REG__SHIFT    0
#define JPU__MJPEG_RST_INDEX_REG_2__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_INDEX_REG_2__MJPEG_RST_INDEX_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_INDEX_REG_2__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_INDEX_REG_2__MJPEG_RST_INDEX_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_INDEX_REG_2__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_COUNT_REG_2
// RST count register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_count_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_COUNT_REG_2__ACC_T;

#define JPU__MJPEG_RST_COUNT_REG_2__ADDR (JPU__BASE_ADDR + 0x000003B8ULL)
#define JPU__MJPEG_RST_COUNT_REG_2__NUM  0x1

#define JPU__MJPEG_RST_COUNT_REG_2__MJPEG_RST_COUNT_REG__SHIFT    0
#define JPU__MJPEG_RST_COUNT_REG_2__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_COUNT_REG_2__MJPEG_RST_COUNT_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_COUNT_REG_2__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_COUNT_REG_2__MJPEG_RST_COUNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_COUNT_REG_2__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_INTR_MASK_REG_2
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_intr_mask_done : 1;
        unsigned mjpeg_intr_mask_error : 1;
        unsigned mjpeg_intr_mask_bbc : 1;
        unsigned mjpeg_intr_mask_overflow : 1;
        unsigned rsvd_4_7 : 4;
        unsigned mjpeg_intr_mask_stop : 1;
        unsigned mjpeg_intr_mask_slice_done : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_INTR_MASK_REG_2__ACC_T;

#define JPU__MJPEG_INTR_MASK_REG_2__ADDR (JPU__BASE_ADDR + 0x000003C0ULL)
#define JPU__MJPEG_INTR_MASK_REG_2__NUM  0x1

#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_DONE__SHIFT    0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_ERROR__SHIFT    1
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_BBC__SHIFT    2
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_OVERFLOW__SHIFT    3
#define JPU__MJPEG_INTR_MASK_REG_2__RSVD_4_7__SHIFT    4
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_STOP__SHIFT    8
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_SLICE_DONE__SHIFT    9
#define JPU__MJPEG_INTR_MASK_REG_2__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_DONE__MASK    0x00000001
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_ERROR__MASK    0x00000002
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_BBC__MASK    0x00000004
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_OVERFLOW__MASK    0x00000008
#define JPU__MJPEG_INTR_MASK_REG_2__RSVD_4_7__MASK    0x000000f0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_STOP__MASK    0x00000100
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_SLICE_DONE__MASK    0x00000200
#define JPU__MJPEG_INTR_MASK_REG_2__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_BBC__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_OVERFLOW__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__RSVD_4_7__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_STOP__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__MJPEG_INTR_MASK_SLICE_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_2__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CYCLE_INFO_REG_2
// Cycle information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_cycle_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_CYCLE_INFO_REG_2__ACC_T;

#define JPU__MJPEG_CYCLE_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x000003C8ULL)
#define JPU__MJPEG_CYCLE_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_CYCLE_INFO_REG_2__MJPEG_CYCLE_INFO_REG__SHIFT    0

#define JPU__MJPEG_CYCLE_INFO_REG_2__MJPEG_CYCLE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_CYCLE_INFO_REG_2__MJPEG_CYCLE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_Y_REG_2
// DC predictor of component 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_y_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_Y_REG_2__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__ADDR (JPU__BASE_ADDR + 0x000003F0ULL)
#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__MJPEG_DPCM_DIFF_Y_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__MJPEG_DPCM_DIFF_Y_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__MJPEG_DPCM_DIFF_Y_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CB_REG_2
// DC predictor of component 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cb_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CB_REG_2__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__ADDR (JPU__BASE_ADDR + 0x000003F4ULL)
#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__MJPEG_DPCM_DIFF_CB_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__MJPEG_DPCM_DIFF_CB_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__MJPEG_DPCM_DIFF_CB_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CR_REG_2
// DC predictor of component 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cr_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CR_REG_2__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__ADDR (JPU__BASE_ADDR + 0x000003F8ULL)
#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__MJPEG_DPCM_DIFF_CR_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__MJPEG_DPCM_DIFF_CR_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__MJPEG_DPCM_DIFF_CR_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_2__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_VERSION_INFO_REG_2
// Version information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_version_code : 24;
        unsigned mjpeg_product_number : 4;
        unsigned mjpeg_product_12bit : 1;
        unsigned rsvd_29_31 : 3;
    };
    unsigned reg;
} JPU__MJPEG_VERSION_INFO_REG_2__ACC_T;

#define JPU__MJPEG_VERSION_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x000003FCULL)
#define JPU__MJPEG_VERSION_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_VERSION_CODE__SHIFT    0
#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_PRODUCT_NUMBER__SHIFT    24
#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_PRODUCT_12BIT__SHIFT    28
#define JPU__MJPEG_VERSION_INFO_REG_2__RSVD_29_31__SHIFT    29

#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_VERSION_CODE__MASK    0x00ffffff
#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_PRODUCT_NUMBER__MASK    0x0f000000
#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_PRODUCT_12BIT__MASK    0x10000000
#define JPU__MJPEG_VERSION_INFO_REG_2__RSVD_29_31__MASK    0xe0000000

#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_VERSION_CODE__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_PRODUCT_NUMBER__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_2__MJPEG_PRODUCT_12BIT__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_2__RSVD_29_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_CTRL_REG_2
// GBU control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_0 : 1;
        unsigned mjpeg_gbu_ctrl_reg_1 : 1;
        unsigned mjpeg_gbu_ctrl_reg_2 : 1;
        unsigned mjpeg_gbu_ctrl_reg_3 : 1;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_GBU_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_GBU_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x00000400ULL)
#define JPU__MJPEG_GBU_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_CTRL_REG_2__RSVD_0_0__SHIFT    0
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_GBU_CTRL_REG_2__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_GBU_CTRL_REG_2__RSVD_0_0__MASK    0x00000001
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_1__MASK    0x00000002
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_GBU_CTRL_REG_2__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_GBU_CTRL_REG_2__RSVD_0_0__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_2__MJPEG_GBU_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_2__RSVD_4_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BT_PTR_REG_2
// Current bit pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bt_ptr_reg : 6;
        unsigned rsvd_6_31 : 26;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BT_PTR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_BT_PTR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000410ULL)
#define JPU__MJPEG_GBU_BT_PTR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_BT_PTR_REG_2__MJPEG_GBU_BT_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BT_PTR_REG_2__RSVD_6_31__SHIFT    6

#define JPU__MJPEG_GBU_BT_PTR_REG_2__MJPEG_GBU_BT_PTR_REG__MASK    0x0000003f
#define JPU__MJPEG_GBU_BT_PTR_REG_2__RSVD_6_31__MASK    0xffffffc0

#define JPU__MJPEG_GBU_BT_PTR_REG_2__MJPEG_GBU_BT_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BT_PTR_REG_2__RSVD_6_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_WD_PTR_REG_2
// Current word pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_wd_ptr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_WD_PTR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_WD_PTR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000414ULL)
#define JPU__MJPEG_GBU_WD_PTR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_WD_PTR_REG_2__MJPEG_GBU_WD_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_WD_PTR_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_WD_PTR_REG_2__MJPEG_GBU_WD_PTR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_WD_PTR_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_WD_PTR_REG_2__MJPEG_GBU_WD_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_WD_PTR_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_REG_2
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_REG_2__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_REG_2__ADDR (JPU__BASE_ADDR + 0x00000418ULL)
#define JPU__MJPEG_GBU_TT_CNT_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_REG_2__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_REG_2__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_REG_2__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_P4_REG_2
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_P4_REG_2__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_2__ADDR (JPU__BASE_ADDR + 0x0000041CULL)
#define JPU__MJPEG_GBU_TT_CNT_P4_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_2__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_2__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_2__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_08_REG_2
// Put 8-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_08_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_08_REG_2__ACC_T;

#define JPU__MJPEG_GBU_PBIT_08_REG_2__ADDR (JPU__BASE_ADDR + 0x00000420ULL)
#define JPU__MJPEG_GBU_PBIT_08_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_08_REG_2__MJPEG_GBU_PBIT_08_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_08_REG_2__MJPEG_GBU_PBIT_08_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_08_REG_2__MJPEG_GBU_PBIT_08_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_16_REG_2
// Put 16-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_16_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_16_REG_2__ACC_T;

#define JPU__MJPEG_GBU_PBIT_16_REG_2__ADDR (JPU__BASE_ADDR + 0x00000424ULL)
#define JPU__MJPEG_GBU_PBIT_16_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_16_REG_2__MJPEG_GBU_PBIT_16_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_16_REG_2__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_PBIT_16_REG_2__MJPEG_GBU_PBIT_16_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_PBIT_16_REG_2__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_PBIT_16_REG_2__MJPEG_GBU_PBIT_16_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_16_REG_2__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_24_REG_2
// Put 24-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_24_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_24_REG_2__ACC_T;

#define JPU__MJPEG_GBU_PBIT_24_REG_2__ADDR (JPU__BASE_ADDR + 0x00000428ULL)
#define JPU__MJPEG_GBU_PBIT_24_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_24_REG_2__MJPEG_GBU_PBIT_24_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_24_REG_2__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_GBU_PBIT_24_REG_2__MJPEG_GBU_PBIT_24_REG__MASK    0x00ffffff
#define JPU__MJPEG_GBU_PBIT_24_REG_2__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_GBU_PBIT_24_REG_2__MJPEG_GBU_PBIT_24_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_24_REG_2__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_32_REG_2
// Put 32-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_32_REG_2__ACC_T;

#define JPU__MJPEG_GBU_PBIT_32_REG_2__ADDR (JPU__BASE_ADDR + 0x0000042CULL)
#define JPU__MJPEG_GBU_PBIT_32_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_32_REG_2__MJPEG_GBU_PBIT_32_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_32_REG_2__MJPEG_GBU_PBIT_32_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_32_REG_2__MJPEG_GBU_PBIT_32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBSR_REG_2
// Stream start pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbsr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBSR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_BBSR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000440ULL)
#define JPU__MJPEG_GBU_BBSR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_BBSR_REG_2__MJPEG_GBU_BBSR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBSR_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBSR_REG_2__MJPEG_GBU_BBSR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBSR_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBSR_REG_2__MJPEG_GBU_BBSR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBSR_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBER_REG_2
// Stream end pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bber_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBER_REG_2__ACC_T;

#define JPU__MJPEG_GBU_BBER_REG_2__ADDR (JPU__BASE_ADDR + 0x00000444ULL)
#define JPU__MJPEG_GBU_BBER_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_BBER_REG_2__MJPEG_GBU_BBER_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBER_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBER_REG_2__MJPEG_GBU_BBER_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBER_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBER_REG_2__MJPEG_GBU_BBER_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBER_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBIR_REG_2
// Interrupt pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbir_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBIR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_BBIR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000448ULL)
#define JPU__MJPEG_GBU_BBIR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_BBIR_REG_2__MJPEG_GBU_BBIR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBIR_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBIR_REG_2__MJPEG_GBU_BBIR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBIR_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBIR_REG_2__MJPEG_GBU_BBIR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBIR_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBHR_REG_2
// Halt on register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbhr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBHR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_BBHR_REG_2__ADDR (JPU__BASE_ADDR + 0x0000044CULL)
#define JPU__MJPEG_GBU_BBHR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_BBHR_REG_2__MJPEG_GBU_BBHR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBHR_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBHR_REG_2__MJPEG_GBU_BBHR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBHR_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBHR_REG_2__MJPEG_GBU_BBHR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBHR_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BCNT_REG_2
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bcnt_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BCNT_REG_2__ACC_T;

#define JPU__MJPEG_GBU_BCNT_REG_2__ADDR (JPU__BASE_ADDR + 0x00000458ULL)
#define JPU__MJPEG_GBU_BCNT_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_BCNT_REG_2__MJPEG_GBU_BCNT_REG__SHIFT    0
#define JPU__MJPEG_GBU_BCNT_REG_2__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_BCNT_REG_2__MJPEG_GBU_BCNT_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_BCNT_REG_2__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_BCNT_REG_2__MJPEG_GBU_BCNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BCNT_REG_2__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_RPTR_REG_2
// Current read pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_rptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_RPTR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_FF_RPTR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000460ULL)
#define JPU__MJPEG_GBU_FF_RPTR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_FF_RPTR_REG_2__MJPEG_GBU_FF_RPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_RPTR_REG_2__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_RPTR_REG_2__MJPEG_GBU_FF_RPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_RPTR_REG_2__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_RPTR_REG_2__MJPEG_GBU_FF_RPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_RPTR_REG_2__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_WPTR_REG_2
// Current write pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_wptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_WPTR_REG_2__ACC_T;

#define JPU__MJPEG_GBU_FF_WPTR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000464ULL)
#define JPU__MJPEG_GBU_FF_WPTR_REG_2__NUM  0x1

#define JPU__MJPEG_GBU_FF_WPTR_REG_2__MJPEG_GBU_FF_WPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_WPTR_REG_2__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_WPTR_REG_2__MJPEG_GBU_FF_WPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_WPTR_REG_2__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_WPTR_REG_2__MJPEG_GBU_FF_WPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_WPTR_REG_2__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_ENDADDR_REG_2
// Bitstream control information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_endaddr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_ENDADDR_REG_2__ACC_T;

#define JPU__MJPEG_BBC_ENDADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000508ULL)
#define JPU__MJPEG_BBC_ENDADDR_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_ENDADDR_REG_2__MJPEG_BBC_ENDADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_ENDADDR_REG_2__MJPEG_BBC_ENDADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_ENDADDR_REG_2__MJPEG_BBC_ENDADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_WR_PTR_REG_2
// Bitstream write pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_wr_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_WR_PTR_REG_2__ACC_T;

#define JPU__MJPEG_BBC_WR_PTR_REG_2__ADDR (JPU__BASE_ADDR + 0x0000050CULL)
#define JPU__MJPEG_BBC_WR_PTR_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_WR_PTR_REG_2__MJPEG_BBC_WR_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_WR_PTR_REG_2__MJPEG_BBC_WR_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_WR_PTR_REG_2__MJPEG_BBC_WR_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_RD_PTR_REG_2
// Bitstream read pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_rd_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_RD_PTR_REG_2__ACC_T;

#define JPU__MJPEG_BBC_RD_PTR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000510ULL)
#define JPU__MJPEG_BBC_RD_PTR_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_RD_PTR_REG_2__MJPEG_BBC_RD_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_RD_PTR_REG_2__MJPEG_BBC_RD_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_RD_PTR_REG_2__MJPEG_BBC_RD_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_EXT_ADDR_REG_2
// Start address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ext_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_EXT_ADDR_REG_2__ACC_T;

#define JPU__MJPEG_BBC_EXT_ADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000514ULL)
#define JPU__MJPEG_BBC_EXT_ADDR_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_EXT_ADDR_REG_2__MJPEG_BBC_EXT_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_EXT_ADDR_REG_2__MJPEG_BBC_EXT_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_EXT_ADDR_REG_2__MJPEG_BBC_EXT_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_INT_ADDR_REG_2
// Start address of internal bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_int_addr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_BBC_INT_ADDR_REG_2__ACC_T;

#define JPU__MJPEG_BBC_INT_ADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000518ULL)
#define JPU__MJPEG_BBC_INT_ADDR_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_INT_ADDR_REG_2__MJPEG_BBC_INT_ADDR_REG__SHIFT    0
#define JPU__MJPEG_BBC_INT_ADDR_REG_2__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_BBC_INT_ADDR_REG_2__MJPEG_BBC_INT_ADDR_REG__MASK    0x0000007f
#define JPU__MJPEG_BBC_INT_ADDR_REG_2__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_BBC_INT_ADDR_REG_2__MJPEG_BBC_INT_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_INT_ADDR_REG_2__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_DATA_CNT_REG_2
// Data transfer size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_data_cnt_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_BBC_DATA_CNT_REG_2__ACC_T;

#define JPU__MJPEG_BBC_DATA_CNT_REG_2__ADDR (JPU__BASE_ADDR + 0x0000051CULL)
#define JPU__MJPEG_BBC_DATA_CNT_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_DATA_CNT_REG_2__MJPEG_BBC_DATA_CNT_REG__SHIFT    0
#define JPU__MJPEG_BBC_DATA_CNT_REG_2__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_BBC_DATA_CNT_REG_2__MJPEG_BBC_DATA_CNT_REG__MASK    0x000000ff
#define JPU__MJPEG_BBC_DATA_CNT_REG_2__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_BBC_DATA_CNT_REG_2__MJPEG_BBC_DATA_CNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_DATA_CNT_REG_2__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_COMMAND_REG_2
// Bistream command register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_command_reg_0 : 1;
        unsigned mjpeg_bbc_command_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_COMMAND_REG_2__ACC_T;

#define JPU__MJPEG_BBC_COMMAND_REG_2__ADDR (JPU__BASE_ADDR + 0x00000520ULL)
#define JPU__MJPEG_BBC_COMMAND_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_COMMAND_REG_2__MJPEG_BBC_COMMAND_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_COMMAND_REG_2__MJPEG_BBC_COMMAND_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_COMMAND_REG_2__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_COMMAND_REG_2__MJPEG_BBC_COMMAND_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_COMMAND_REG_2__MJPEG_BBC_COMMAND_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_COMMAND_REG_2__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_COMMAND_REG_2__MJPEG_BBC_COMMAND_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_2__MJPEG_BBC_COMMAND_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_2__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BUSY_REG_2
// BBC block busy indicator
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_busy_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BUSY_REG_2__ACC_T;

#define JPU__MJPEG_BBC_BUSY_REG_2__ADDR (JPU__BASE_ADDR + 0x00000524ULL)
#define JPU__MJPEG_BBC_BUSY_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_BUSY_REG_2__MJPEG_BBC_BUSY_REG__SHIFT    0
#define JPU__MJPEG_BBC_BUSY_REG_2__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_BUSY_REG_2__MJPEG_BBC_BUSY_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_BUSY_REG_2__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_BUSY_REG_2__MJPEG_BBC_BUSY_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_BUSY_REG_2__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CTRL_REG_2
// BBC control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ctrl_reg_0 : 1;
        unsigned mjpeg_bbc_ctrl_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_BBC_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x00000528ULL)
#define JPU__MJPEG_BBC_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_CTRL_REG_2__MJPEG_BBC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_CTRL_REG_2__MJPEG_BBC_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_CTRL_REG_2__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_CTRL_REG_2__MJPEG_BBC_CTRL_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_CTRL_REG_2__MJPEG_BBC_CTRL_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_CTRL_REG_2__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_CTRL_REG_2__MJPEG_BBC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_2__MJPEG_BBC_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_2__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CUR_POS_REG_2
// Current position of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_cur_pos_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CUR_POS_REG_2__ACC_T;

#define JPU__MJPEG_BBC_CUR_POS_REG_2__ADDR (JPU__BASE_ADDR + 0x0000052CULL)
#define JPU__MJPEG_BBC_CUR_POS_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_CUR_POS_REG_2__MJPEG_BBC_CUR_POS_REG__SHIFT    0
#define JPU__MJPEG_BBC_CUR_POS_REG_2__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_BBC_CUR_POS_REG_2__MJPEG_BBC_CUR_POS_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_CUR_POS_REG_2__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_BBC_CUR_POS_REG_2__MJPEG_BBC_CUR_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CUR_POS_REG_2__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BAS_ADDR_REG_2
// Base address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_bas_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BAS_ADDR_REG_2__ACC_T;

#define JPU__MJPEG_BBC_BAS_ADDR_REG_2__ADDR (JPU__BASE_ADDR + 0x00000530ULL)
#define JPU__MJPEG_BBC_BAS_ADDR_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_BAS_ADDR_REG_2__MJPEG_BBC_BAS_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_BAS_ADDR_REG_2__MJPEG_BBC_BAS_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_BAS_ADDR_REG_2__MJPEG_BBC_BAS_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_STRM_CTRL_REG_2
// Bitstream control information (decoder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_strm_ctrl_reg : 24;
        unsigned rsvd_24_27 : 4;
        unsigned mjpeg_bbc_strm_ctrl_reg0 : 1;
        unsigned rsvd_29_30 : 2;
        unsigned mjpeg_bbc_strm_ctrl_reg1 : 1;
    };
    unsigned reg;
} JPU__MJPEG_BBC_STRM_CTRL_REG_2__ACC_T;

#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__ADDR (JPU__BASE_ADDR + 0x00000534ULL)
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG__SHIFT    0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__RSVD_24_27__SHIFT    24
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG0__SHIFT    28
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__RSVD_29_30__SHIFT    29
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG1__SHIFT    31

#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__RSVD_24_27__MASK    0x0f000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG0__MASK    0x10000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__RSVD_29_30__MASK    0x60000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG1__MASK    0x80000000

#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__RSVD_24_27__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__RSVD_29_30__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_2__MJPEG_BBC_STRM_CTRL_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_FLUSH_CMD_REG_2
// Flush end command for internal bitstream buffer (en-
// coder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_flush_cmd_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_FLUSH_CMD_REG_2__ACC_T;

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__ADDR (JPU__BASE_ADDR + 0x00000538ULL)
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__NUM  0x1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__MJPEG_BBC_FLUSH_CMD_REG__SHIFT    0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__MJPEG_BBC_FLUSH_CMD_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__MJPEG_BBC_FLUSH_CMD_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_2__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_INFO_REG_2
// Slice information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_INFO_REG_2__ACC_T;

#define JPU__MJPEG_SLICE_INFO_REG_2__ADDR (JPU__BASE_ADDR + 0x00000540ULL)
#define JPU__MJPEG_SLICE_INFO_REG_2__NUM  0x1

#define JPU__MJPEG_SLICE_INFO_REG_2__MJPEG_SLICE_INFO_REG__SHIFT    0

#define JPU__MJPEG_SLICE_INFO_REG_2__MJPEG_SLICE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_INFO_REG_2__MJPEG_SLICE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_ENC_POS_REG_2
// Encoded slice position register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_enc_pos_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_ENC_POS_REG_2__ACC_T;

#define JPU__MJPEG_SLICE_ENC_POS_REG_2__ADDR (JPU__BASE_ADDR + 0x00000544ULL)
#define JPU__MJPEG_SLICE_ENC_POS_REG_2__NUM  0x1

#define JPU__MJPEG_SLICE_ENC_POS_REG_2__MJPEG_SLICE_ENC_POS_REG__SHIFT    0

#define JPU__MJPEG_SLICE_ENC_POS_REG_2__MJPEG_SLICE_ENC_POS_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_ENC_POS_REG_2__MJPEG_SLICE_ENC_POS_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_DPB_POS_REG_2
// Number of slices available in DPB
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_dpb_pos_reg : 9;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_DPB_POS_REG_2__ACC_T;

#define JPU__MJPEG_SLICE_DPB_POS_REG_2__ADDR (JPU__BASE_ADDR + 0x00000548ULL)
#define JPU__MJPEG_SLICE_DPB_POS_REG_2__NUM  0x1

#define JPU__MJPEG_SLICE_DPB_POS_REG_2__MJPEG_SLICE_DPB_POS_REG__SHIFT    0
#define JPU__MJPEG_SLICE_DPB_POS_REG_2__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_SLICE_DPB_POS_REG_2__MJPEG_SLICE_DPB_POS_REG__MASK    0x000001ff
#define JPU__MJPEG_SLICE_DPB_POS_REG_2__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_SLICE_DPB_POS_REG_2__MJPEG_SLICE_DPB_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_SLICE_DPB_POS_REG_2__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_START_REG_3
// Picture encoding/decoding start/stop register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_1 : 2;
        unsigned mjpeg_pic_stop_reg : 1;
        unsigned rsvd_3 : 1;
        unsigned mjpeg_pic_start_reg : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_PIC_START_REG_3__ACC_T;

#define JPU__MJPEG_PIC_START_REG_3__ADDR (JPU__BASE_ADDR + 0x00000600ULL)
#define JPU__MJPEG_PIC_START_REG_3__NUM  0x1

#define JPU__MJPEG_PIC_START_REG_3__RSVD_0_1__SHIFT    0
#define JPU__MJPEG_PIC_START_REG_3__MJPEG_PIC_STOP_REG__SHIFT    2
#define JPU__MJPEG_PIC_START_REG_3__RSVD_3__SHIFT    3
#define JPU__MJPEG_PIC_START_REG_3__MJPEG_PIC_START_REG__SHIFT    4
#define JPU__MJPEG_PIC_START_REG_3__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_PIC_START_REG_3__RSVD_0_1__MASK    0x00000003
#define JPU__MJPEG_PIC_START_REG_3__MJPEG_PIC_STOP_REG__MASK    0x00000004
#define JPU__MJPEG_PIC_START_REG_3__RSVD_3__MASK    0x00000008
#define JPU__MJPEG_PIC_START_REG_3__MJPEG_PIC_START_REG__MASK    0x00000010
#define JPU__MJPEG_PIC_START_REG_3__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_PIC_START_REG_3__RSVD_0_1__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_3__MJPEG_PIC_STOP_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_3__RSVD_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_3__MJPEG_PIC_START_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_3__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_STATUS_REG_3
// Codec status(interrupt) registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_done : 1;
        unsigned mjpeg_error : 1;
        unsigned mjpeg_bbc_interrupt : 1;
        unsigned rsvd_3_8 : 6;
        unsigned mjpeg_pic_status_reg : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_PIC_STATUS_REG_3__ACC_T;

#define JPU__MJPEG_PIC_STATUS_REG_3__ADDR (JPU__BASE_ADDR + 0x00000604ULL)
#define JPU__MJPEG_PIC_STATUS_REG_3__NUM  0x1

#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_DONE__SHIFT    0
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_ERROR__SHIFT    1
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_BBC_INTERRUPT__SHIFT    2
#define JPU__MJPEG_PIC_STATUS_REG_3__RSVD_3_8__SHIFT    3
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_PIC_STATUS_REG__SHIFT    9
#define JPU__MJPEG_PIC_STATUS_REG_3__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_DONE__MASK    0x00000001
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_ERROR__MASK    0x00000002
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_BBC_INTERRUPT__MASK    0x00000004
#define JPU__MJPEG_PIC_STATUS_REG_3__RSVD_3_8__MASK    0x000001f8
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_PIC_STATUS_REG__MASK    0x00000200
#define JPU__MJPEG_PIC_STATUS_REG_3__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_DONE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_BBC_INTERRUPT__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_3__RSVD_3_8__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_3__MJPEG_PIC_STATUS_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_3__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_ERRMB_REG_3
// Error MCU information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_error_mcu_pos_x : 12;
        unsigned mjpeg_error_mcu_pos_y : 12;
        unsigned mjpeg_error_restart_index : 4;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_ERRMB_REG_3__ACC_T;

#define JPU__MJPEG_PIC_ERRMB_REG_3__ADDR (JPU__BASE_ADDR + 0x00000608ULL)
#define JPU__MJPEG_PIC_ERRMB_REG_3__NUM  0x1

#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_MCU_POS_X__SHIFT    0
#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_MCU_POS_Y__SHIFT    12
#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_RESTART_INDEX__SHIFT    24
#define JPU__MJPEG_PIC_ERRMB_REG_3__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_MCU_POS_X__MASK    0x00000fff
#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_MCU_POS_Y__MASK    0x00fff000
#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_RESTART_INDEX__MASK    0x0f000000
#define JPU__MJPEG_PIC_ERRMB_REG_3__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_MCU_POS_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_MCU_POS_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_3__MJPEG_ERROR_RESTART_INDEX__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_3__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SETMB_REG_3
// MCU position set register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_setmb_y : 12;
        unsigned rsvd_12_15 : 4;
        unsigned mjpeg_pic_setmb_x : 12;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SETMB_REG_3__ACC_T;

#define JPU__MJPEG_PIC_SETMB_REG_3__ADDR (JPU__BASE_ADDR + 0x0000060CULL)
#define JPU__MJPEG_PIC_SETMB_REG_3__NUM  0x1

#define JPU__MJPEG_PIC_SETMB_REG_3__MJPEG_PIC_SETMB_Y__SHIFT    0
#define JPU__MJPEG_PIC_SETMB_REG_3__RSVD_12_15__SHIFT    12
#define JPU__MJPEG_PIC_SETMB_REG_3__MJPEG_PIC_SETMB_X__SHIFT    16
#define JPU__MJPEG_PIC_SETMB_REG_3__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_SETMB_REG_3__MJPEG_PIC_SETMB_Y__MASK    0x00000fff
#define JPU__MJPEG_PIC_SETMB_REG_3__RSVD_12_15__MASK    0x0000f000
#define JPU__MJPEG_PIC_SETMB_REG_3__MJPEG_PIC_SETMB_X__MASK    0x0fff0000
#define JPU__MJPEG_PIC_SETMB_REG_3__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_SETMB_REG_3__MJPEG_PIC_SETMB_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_3__RSVD_12_15__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_3__MJPEG_PIC_SETMB_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_3__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_CTRL_REG_3
// Picture control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_ctrl_reg_0 : 2;
        unsigned mjpeg_pic_ctrl_reg_2 : 1;
        unsigned mjpeg_pic_ctrl_reg_3 : 1;
        unsigned mjpeg_pic_ctrl_reg_4 : 1;
        unsigned rsvd_5 : 1;
        unsigned mjpeg_pic_ctrl_reg_6 : 1;
        unsigned mjpeg_pic_ctrl_reg_7 : 6;
        unsigned mjpeg_pic_ctrl_reg_13 : 6;
        unsigned mjpeg_tiled_mode : 1;
        unsigned rsvd_20_26 : 7;
        unsigned mjpeg_pic_ctrl_reg_27 : 4;
        unsigned mjpeg_pic_ctrl_reg_31 : 1;
    };
    unsigned reg;
} JPU__MJPEG_PIC_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_PIC_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x00000610ULL)
#define JPU__MJPEG_PIC_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_4__SHIFT    4
#define JPU__MJPEG_PIC_CTRL_REG_3__RSVD_5__SHIFT    5
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_6__SHIFT    6
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_7__SHIFT    7
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_13__SHIFT    13
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_TILED_MODE__SHIFT    19
#define JPU__MJPEG_PIC_CTRL_REG_3__RSVD_20_26__SHIFT    20
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_27__SHIFT    27
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_31__SHIFT    31

#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_0__MASK    0x00000003
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_4__MASK    0x00000010
#define JPU__MJPEG_PIC_CTRL_REG_3__RSVD_5__MASK    0x00000020
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_6__MASK    0x00000040
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_7__MASK    0x00001f80
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_13__MASK    0x0007e000
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_TILED_MODE__MASK    0x00080000
#define JPU__MJPEG_PIC_CTRL_REG_3__RSVD_20_26__MASK    0x07f00000
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_27__MASK    0x78000000
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_31__MASK    0x80000000

#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__RSVD_5__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_6__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_7__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_13__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_TILED_MODE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__RSVD_20_26__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_27__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_3__MJPEG_PIC_CTRL_REG_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SIZE_REG_3
// Picture size register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_size_ver : 16;
        unsigned mjpeg_pic_size_hor : 16;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SIZE_REG_3__ACC_T;

#define JPU__MJPEG_PIC_SIZE_REG_3__ADDR (JPU__BASE_ADDR + 0x00000614ULL)
#define JPU__MJPEG_PIC_SIZE_REG_3__NUM  0x1

#define JPU__MJPEG_PIC_SIZE_REG_3__MJPEG_PIC_SIZE_VER__SHIFT    0
#define JPU__MJPEG_PIC_SIZE_REG_3__MJPEG_PIC_SIZE_HOR__SHIFT    16

#define JPU__MJPEG_PIC_SIZE_REG_3__MJPEG_PIC_SIZE_VER__MASK    0x0000ffff
#define JPU__MJPEG_PIC_SIZE_REG_3__MJPEG_PIC_SIZE_HOR__MASK    0xffff0000

#define JPU__MJPEG_PIC_SIZE_REG_3__MJPEG_PIC_SIZE_VER__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SIZE_REG_3__MJPEG_PIC_SIZE_HOR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_MCU_INFO_REG_3
// MCU information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_mcu_info_reg_0 : 4;
        unsigned mjpeg_mcu_info_reg_4 : 4;
        unsigned mjpeg_mcu_info_reg_8 : 6;
        unsigned mjpeg_mcu_info_reg_14 : 3;
        unsigned mjpeg_mcu_block_num : 4;
        unsigned rsvd_21_31 : 11;
    };
    unsigned reg;
} JPU__MJPEG_MCU_INFO_REG_3__ACC_T;

#define JPU__MJPEG_MCU_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x00000618ULL)
#define JPU__MJPEG_MCU_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_8__SHIFT    8
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_14__SHIFT    14
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_BLOCK_NUM__SHIFT    17
#define JPU__MJPEG_MCU_INFO_REG_3__RSVD_21_31__SHIFT    21

#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_4__MASK    0x000000f0
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_8__MASK    0x00003f00
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_14__MASK    0x0001c000
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_BLOCK_NUM__MASK    0x001e0000
#define JPU__MJPEG_MCU_INFO_REG_3__RSVD_21_31__MASK    0xffe00000

#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_8__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_INFO_REG_14__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_3__MJPEG_MCU_BLOCK_NUM__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_3__RSVD_21_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_ROT_INFO_REG_3
// Rotation and mirror mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rot_info_reg_0 : 4;
        unsigned mjpeg_rot_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_ROT_INFO_REG_3__ACC_T;

#define JPU__MJPEG_ROT_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x0000061CULL)
#define JPU__MJPEG_ROT_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_ROT_INFO_REG_3__MJPEG_ROT_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_ROT_INFO_REG_3__MJPEG_ROT_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_ROT_INFO_REG_3__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_ROT_INFO_REG_3__MJPEG_ROT_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_ROT_INFO_REG_3__MJPEG_ROT_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_ROT_INFO_REG_3__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_ROT_INFO_REG_3__MJPEG_ROT_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_3__MJPEG_ROT_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_3__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SCL_INFO_REG_3
// Down-sampling mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_scl_info_reg_0 : 2;
        unsigned mjpeg_scl_info_reg_2 : 2;
        unsigned mjpeg_scl_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_SCL_INFO_REG_3__ACC_T;

#define JPU__MJPEG_SCL_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x00000620ULL)
#define JPU__MJPEG_SCL_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_2__SHIFT    2
#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_SCL_INFO_REG_3__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_0__MASK    0x00000003
#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_2__MASK    0x0000000c
#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_SCL_INFO_REG_3__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_3__MJPEG_SCL_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_3__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_INFO_REG_3
// clip mode (ROI) operation register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_info_reg_0 : 1;
        unsigned mjpeg_clp_info_reg_1 : 1;
        unsigned rsvd_2_31 : 30;
    };
    unsigned reg;
} JPU__MJPEG_CLP_INFO_REG_3__ACC_T;

#define JPU__MJPEG_CLP_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x00000628ULL)
#define JPU__MJPEG_CLP_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_CLP_INFO_REG_3__MJPEG_CLP_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_CLP_INFO_REG_3__MJPEG_CLP_INFO_REG_1__SHIFT    1
#define JPU__MJPEG_CLP_INFO_REG_3__RSVD_2_31__SHIFT    2

#define JPU__MJPEG_CLP_INFO_REG_3__MJPEG_CLP_INFO_REG_0__MASK    0x00000001
#define JPU__MJPEG_CLP_INFO_REG_3__MJPEG_CLP_INFO_REG_1__MASK    0x00000002
#define JPU__MJPEG_CLP_INFO_REG_3__RSVD_2_31__MASK    0xfffffffc

#define JPU__MJPEG_CLP_INFO_REG_3__MJPEG_CLP_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_3__MJPEG_CLP_INFO_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_3__RSVD_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_OP_INFO_REG_3
// Operation information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_op_info_reg : 4;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_OP_INFO_REG_3__ACC_T;

#define JPU__MJPEG_OP_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x0000062CULL)
#define JPU__MJPEG_OP_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_OP_INFO_REG_3__MJPEG_OP_INFO_REG__SHIFT    0
#define JPU__MJPEG_OP_INFO_REG_3__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_OP_INFO_REG_3__MJPEG_OP_INFO_REG__MASK    0x0000000f
#define JPU__MJPEG_OP_INFO_REG_3__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_OP_INFO_REG_3__MJPEG_OP_INFO_REG__POR_VALUE    0x1
#define JPU__MJPEG_OP_INFO_REG_3__RSVD_4_31__POR_VALUE    0x4000


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CONFIG_REG_3
// Decoded Picture Buffer configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_chroma_interleave : 2;
        unsigned mjpeg_dpb_packed : 4;
        unsigned mjpeg_dpb_endian : 3;
        unsigned mjpeg_dpb_output_format : 2;
        unsigned mjpeg_dpb_pixel_justification : 1;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CONFIG_REG_3__ACC_T;

#define JPU__MJPEG_DPB_CONFIG_REG_3__ADDR (JPU__BASE_ADDR + 0x00000630ULL)
#define JPU__MJPEG_DPB_CONFIG_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_CHROMA_INTERLEAVE__SHIFT    0
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_PACKED__SHIFT    2
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_ENDIAN__SHIFT    6
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_OUTPUT_FORMAT__SHIFT    9
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_PIXEL_JUSTIFICATION__SHIFT    11
#define JPU__MJPEG_DPB_CONFIG_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_CHROMA_INTERLEAVE__MASK    0x00000003
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_PACKED__MASK    0x0000003c
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_ENDIAN__MASK    0x000001c0
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_OUTPUT_FORMAT__MASK    0x00000600
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_PIXEL_JUSTIFICATION__MASK    0x00000800
#define JPU__MJPEG_DPB_CONFIG_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_CHROMA_INTERLEAVE__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_PACKED__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_ENDIAN__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_OUTPUT_FORMAT__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_3__MJPEG_DPB_PIXEL_JUSTIFICATION__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE00_REG_3
// DPB base 0 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base00_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE00_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE00_REG_3__ADDR (JPU__BASE_ADDR + 0x00000634ULL)
#define JPU__MJPEG_DPB_BASE00_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE00_REG_3__MJPEG_DPB_BASE00_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE00_REG_3__MJPEG_DPB_BASE00_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE00_REG_3__MJPEG_DPB_BASE00_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE01_REG_3
// DPB base 0 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base01_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE01_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE01_REG_3__ADDR (JPU__BASE_ADDR + 0x00000638ULL)
#define JPU__MJPEG_DPB_BASE01_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE01_REG_3__MJPEG_DPB_BASE01_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE01_REG_3__MJPEG_DPB_BASE01_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE01_REG_3__MJPEG_DPB_BASE01_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE02_REG_3
// DPB base 0 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base02_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE02_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE02_REG_3__ADDR (JPU__BASE_ADDR + 0x0000063CULL)
#define JPU__MJPEG_DPB_BASE02_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE02_REG_3__MJPEG_DPB_BASE02_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE02_REG_3__MJPEG_DPB_BASE02_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE02_REG_3__MJPEG_DPB_BASE02_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE10_REG_3
// DPB base 1 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base10_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE10_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE10_REG_3__ADDR (JPU__BASE_ADDR + 0x00000640ULL)
#define JPU__MJPEG_DPB_BASE10_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE10_REG_3__MJPEG_DPB_BASE10_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE10_REG_3__MJPEG_DPB_BASE10_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE10_REG_3__MJPEG_DPB_BASE10_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE11_REG_3
// DPB base 1 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base11_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE11_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE11_REG_3__ADDR (JPU__BASE_ADDR + 0x00000644ULL)
#define JPU__MJPEG_DPB_BASE11_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE11_REG_3__MJPEG_DPB_BASE11_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE11_REG_3__MJPEG_DPB_BASE11_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE11_REG_3__MJPEG_DPB_BASE11_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE12_REG_3
// DPB base 1 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base12_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE12_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE12_REG_3__ADDR (JPU__BASE_ADDR + 0x00000648ULL)
#define JPU__MJPEG_DPB_BASE12_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE12_REG_3__MJPEG_DPB_BASE12_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE12_REG_3__MJPEG_DPB_BASE12_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE12_REG_3__MJPEG_DPB_BASE12_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE20_REG_3
// DPB base 2 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base20_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE20_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE20_REG_3__ADDR (JPU__BASE_ADDR + 0x0000064CULL)
#define JPU__MJPEG_DPB_BASE20_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE20_REG_3__MJPEG_DPB_BASE20_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE20_REG_3__MJPEG_DPB_BASE20_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE20_REG_3__MJPEG_DPB_BASE20_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE21_REG_3
// DPB base 2 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base21_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE21_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE21_REG_3__ADDR (JPU__BASE_ADDR + 0x00000650ULL)
#define JPU__MJPEG_DPB_BASE21_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE21_REG_3__MJPEG_DPB_BASE21_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE21_REG_3__MJPEG_DPB_BASE21_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE21_REG_3__MJPEG_DPB_BASE21_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE22_REG_3
// DPB base 2 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base22_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE22_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE22_REG_3__ADDR (JPU__BASE_ADDR + 0x00000654ULL)
#define JPU__MJPEG_DPB_BASE22_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE22_REG_3__MJPEG_DPB_BASE22_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE22_REG_3__MJPEG_DPB_BASE22_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE22_REG_3__MJPEG_DPB_BASE22_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE30_REG_3
// DPB base 3 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base30_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE30_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE30_REG_3__ADDR (JPU__BASE_ADDR + 0x00000658ULL)
#define JPU__MJPEG_DPB_BASE30_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE30_REG_3__MJPEG_DPB_BASE30_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE30_REG_3__MJPEG_DPB_BASE30_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE30_REG_3__MJPEG_DPB_BASE30_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE31_REG_3
// DPB base 3 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base31_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE31_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE31_REG_3__ADDR (JPU__BASE_ADDR + 0x0000065CULL)
#define JPU__MJPEG_DPB_BASE31_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE31_REG_3__MJPEG_DPB_BASE31_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE31_REG_3__MJPEG_DPB_BASE31_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE31_REG_3__MJPEG_DPB_BASE31_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE32_REG_3
// DPB base 3 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE32_REG_3__ACC_T;

#define JPU__MJPEG_DPB_BASE32_REG_3__ADDR (JPU__BASE_ADDR + 0x00000660ULL)
#define JPU__MJPEG_DPB_BASE32_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_BASE32_REG_3__MJPEG_DPB_BASE32_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE32_REG_3__MJPEG_DPB_BASE32_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE32_REG_3__MJPEG_DPB_BASE32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_YSTRIDE_REG_3
// DPB luminance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_ystride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_YSTRIDE_REG_3__ACC_T;

#define JPU__MJPEG_DPB_YSTRIDE_REG_3__ADDR (JPU__BASE_ADDR + 0x00000664ULL)
#define JPU__MJPEG_DPB_YSTRIDE_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_YSTRIDE_REG_3__MJPEG_DPB_YSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_YSTRIDE_REG_3__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_YSTRIDE_REG_3__MJPEG_DPB_YSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_YSTRIDE_REG_3__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_YSTRIDE_REG_3__MJPEG_DPB_YSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_YSTRIDE_REG_3__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CSTRIDE_REG_3
// DPB chrominance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_cstride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CSTRIDE_REG_3__ACC_T;

#define JPU__MJPEG_DPB_CSTRIDE_REG_3__ADDR (JPU__BASE_ADDR + 0x00000668ULL)
#define JPU__MJPEG_DPB_CSTRIDE_REG_3__NUM  0x1

#define JPU__MJPEG_DPB_CSTRIDE_REG_3__MJPEG_DPB_CSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_CSTRIDE_REG_3__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_CSTRIDE_REG_3__MJPEG_DPB_CSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_CSTRIDE_REG_3__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_CSTRIDE_REG_3__MJPEG_DPB_CSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CSTRIDE_REG_3__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_WRESP_CHECK_REG_3
// AXI write response check register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_wresp_check_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_WRESP_CHECK_REG_3__ACC_T;

#define JPU__MJPEG_WRESP_CHECK_REG_3__ADDR (JPU__BASE_ADDR + 0x0000066CULL)
#define JPU__MJPEG_WRESP_CHECK_REG_3__NUM  0x1

#define JPU__MJPEG_WRESP_CHECK_REG_3__MJPEG_WRESP_CHECK_REG__SHIFT    0
#define JPU__MJPEG_WRESP_CHECK_REG_3__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_WRESP_CHECK_REG_3__MJPEG_WRESP_CHECK_REG__MASK    0x00000001
#define JPU__MJPEG_WRESP_CHECK_REG_3__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_WRESP_CHECK_REG_3__MJPEG_WRESP_CHECK_REG__POR_VALUE    0x0
#define JPU__MJPEG_WRESP_CHECK_REG_3__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_BASE_REG_3
// Start position for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_base_reg : 16;
        unsigned mjpeg_clp_x_base_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_BASE_REG_3__ACC_T;

#define JPU__MJPEG_CLP_BASE_REG_3__ADDR (JPU__BASE_ADDR + 0x00000670ULL)
#define JPU__MJPEG_CLP_BASE_REG_3__NUM  0x1

#define JPU__MJPEG_CLP_BASE_REG_3__MJPEG_CLP_Y_BASE_REG__SHIFT    0
#define JPU__MJPEG_CLP_BASE_REG_3__MJPEG_CLP_X_BASE_REG__SHIFT    16

#define JPU__MJPEG_CLP_BASE_REG_3__MJPEG_CLP_Y_BASE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_BASE_REG_3__MJPEG_CLP_X_BASE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_BASE_REG_3__MJPEG_CLP_Y_BASE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_BASE_REG_3__MJPEG_CLP_X_BASE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_SIZE_REG_3
// X and Y size for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_size_reg : 16;
        unsigned mjpeg_clp_x_size_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_SIZE_REG_3__ACC_T;

#define JPU__MJPEG_CLP_SIZE_REG_3__ADDR (JPU__BASE_ADDR + 0x00000674ULL)
#define JPU__MJPEG_CLP_SIZE_REG_3__NUM  0x1

#define JPU__MJPEG_CLP_SIZE_REG_3__MJPEG_CLP_Y_SIZE_REG__SHIFT    0
#define JPU__MJPEG_CLP_SIZE_REG_3__MJPEG_CLP_X_SIZE_REG__SHIFT    16

#define JPU__MJPEG_CLP_SIZE_REG_3__MJPEG_CLP_Y_SIZE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_SIZE_REG_3__MJPEG_CLP_X_SIZE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_SIZE_REG_3__MJPEG_CLP_Y_SIZE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_SIZE_REG_3__MJPEG_CLP_X_SIZE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_CTRL_REG_3
// Huffman table control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_mode_reg : 1;
        unsigned mjpeg_huff_auto_reg : 1;
        unsigned rsvd_2_9 : 8;
        unsigned mjpeg_huff_ctrl_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_HUFF_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x00000680ULL)
#define JPU__MJPEG_HUFF_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_MODE_REG__SHIFT    0
#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_HUFF_CTRL_REG_3__RSVD_2_9__SHIFT    2
#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_CTRL_REG__SHIFT    10
#define JPU__MJPEG_HUFF_CTRL_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_HUFF_CTRL_REG_3__RSVD_2_9__MASK    0x000003fc
#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_CTRL_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_CTRL_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_3__RSVD_2_9__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_3__MJPEG_HUFF_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_ADDR_REG_3
// Huffman table address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_base_addr_reg : 10;
        unsigned mjpeg_huff_dst_addr_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_ADDR_REG_3__ACC_T;

#define JPU__MJPEG_HUFF_ADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000684ULL)
#define JPU__MJPEG_HUFF_ADDR_REG_3__NUM  0x1

#define JPU__MJPEG_HUFF_ADDR_REG_3__MJPEG_HUFF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_HUFF_ADDR_REG_3__MJPEG_HUFF_DST_ADDR_REG__SHIFT    10
#define JPU__MJPEG_HUFF_ADDR_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_ADDR_REG_3__MJPEG_HUFF_BASE_ADDR_REG__MASK    0x000003ff
#define JPU__MJPEG_HUFF_ADDR_REG_3__MJPEG_HUFF_DST_ADDR_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_ADDR_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_ADDR_REG_3__MJPEG_HUFF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_3__MJPEG_HUFF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_DATA_REG_3
// Huffman table data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_DATA_REG_3__ACC_T;

#define JPU__MJPEG_HUFF_DATA_REG_3__ADDR (JPU__BASE_ADDR + 0x00000688ULL)
#define JPU__MJPEG_HUFF_DATA_REG_3__NUM  0x1

#define JPU__MJPEG_HUFF_DATA_REG_3__MJPEG_HUFF_DATA_REG__SHIFT    0

#define JPU__MJPEG_HUFF_DATA_REG_3__MJPEG_HUFF_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_HUFF_DATA_REG_3__MJPEG_HUFF_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_CTRL_REG_3
// Quantization matrix control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_mode_reg : 1;
        unsigned mjpeg_qmat_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_qmat_ctrl_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_QMAT_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x00000690ULL)
#define JPU__MJPEG_QMAT_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_MODE_REG__SHIFT    0
#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_AUTO_REG__SHIFT    1
#define JPU__MJPEG_QMAT_CTRL_REG_3__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_CTRL_REG__SHIFT    6
#define JPU__MJPEG_QMAT_CTRL_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_QMAT_CTRL_REG_3__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_CTRL_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_CTRL_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_3__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_3__MJPEG_QMAT_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_ADDR_REG_3
// Quantization matrix address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_base_addr_reg : 6;
        unsigned mjpeg_qmat_dst_addr_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_ADDR_REG_3__ACC_T;

#define JPU__MJPEG_QMAT_ADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000694ULL)
#define JPU__MJPEG_QMAT_ADDR_REG_3__NUM  0x1

#define JPU__MJPEG_QMAT_ADDR_REG_3__MJPEG_QMAT_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_QMAT_ADDR_REG_3__MJPEG_QMAT_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_QMAT_ADDR_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_ADDR_REG_3__MJPEG_QMAT_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_QMAT_ADDR_REG_3__MJPEG_QMAT_DST_ADDR_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_ADDR_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_ADDR_REG_3__MJPEG_QMAT_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_3__MJPEG_QMAT_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_DATA_REG_3
// Quantization matrix data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_DATA_REG_3__ACC_T;

#define JPU__MJPEG_QMAT_DATA_REG_3__ADDR (JPU__BASE_ADDR + 0x00000698ULL)
#define JPU__MJPEG_QMAT_DATA_REG_3__NUM  0x1

#define JPU__MJPEG_QMAT_DATA_REG_3__MJPEG_QMAT_DATA_REG__SHIFT    0

#define JPU__MJPEG_QMAT_DATA_REG_3__MJPEG_QMAT_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_QMAT_DATA_REG_3__MJPEG_QMAT_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_CTRL_REG_3
// Coefficient memory control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_mode_reg : 1;
        unsigned mjpeg_coef_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_coef_mem_dst_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_COEF_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x000006A0ULL)
#define JPU__MJPEG_COEF_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_MODE_REG__SHIFT    0
#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_COEF_CTRL_REG_3__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_MEM_DST_REG__SHIFT    6
#define JPU__MJPEG_COEF_CTRL_REG_3__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_COEF_CTRL_REG_3__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_MEM_DST_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_CTRL_REG_3__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_3__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_3__MJPEG_COEF_MEM_DST_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_3__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_ADDR_REG_3
// Coefficient memory address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_base_addr_reg : 6;
        unsigned mjpeg_coef_dst_addr_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_ADDR_REG_3__ACC_T;

#define JPU__MJPEG_COEF_ADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x000006A4ULL)
#define JPU__MJPEG_COEF_ADDR_REG_3__NUM  0x1

#define JPU__MJPEG_COEF_ADDR_REG_3__MJPEG_COEF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_COEF_ADDR_REG_3__MJPEG_COEF_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_COEF_ADDR_REG_3__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_ADDR_REG_3__MJPEG_COEF_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_COEF_ADDR_REG_3__MJPEG_COEF_DST_ADDR_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_ADDR_REG_3__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_ADDR_REG_3__MJPEG_COEF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_3__MJPEG_COEF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_3__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_DATA_REG_3
// Coefficient memory data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_data_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_COEF_DATA_REG_3__ACC_T;

#define JPU__MJPEG_COEF_DATA_REG_3__ADDR (JPU__BASE_ADDR + 0x000006A8ULL)
#define JPU__MJPEG_COEF_DATA_REG_3__NUM  0x1

#define JPU__MJPEG_COEF_DATA_REG_3__MJPEG_COEF_DATA_REG__SHIFT    0
#define JPU__MJPEG_COEF_DATA_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_COEF_DATA_REG_3__MJPEG_COEF_DATA_REG__MASK    0x00000fff
#define JPU__MJPEG_COEF_DATA_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_COEF_DATA_REG_3__MJPEG_COEF_DATA_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_DATA_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INTERVAL_REG_3
// Restart interval register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_intval_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_RST_INTERVAL_REG_3__ACC_T;

#define JPU__MJPEG_RST_INTERVAL_REG_3__ADDR (JPU__BASE_ADDR + 0x000006B0ULL)
#define JPU__MJPEG_RST_INTERVAL_REG_3__NUM  0x1

#define JPU__MJPEG_RST_INTERVAL_REG_3__MJPEG_RST_INTVAL_REG__SHIFT    0

#define JPU__MJPEG_RST_INTERVAL_REG_3__MJPEG_RST_INTVAL_REG__MASK    0xffffffff

#define JPU__MJPEG_RST_INTERVAL_REG_3__MJPEG_RST_INTVAL_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INDEX_REG_3
// RST index register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_index_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_INDEX_REG_3__ACC_T;

#define JPU__MJPEG_RST_INDEX_REG_3__ADDR (JPU__BASE_ADDR + 0x000006B4ULL)
#define JPU__MJPEG_RST_INDEX_REG_3__NUM  0x1

#define JPU__MJPEG_RST_INDEX_REG_3__MJPEG_RST_INDEX_REG__SHIFT    0
#define JPU__MJPEG_RST_INDEX_REG_3__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_INDEX_REG_3__MJPEG_RST_INDEX_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_INDEX_REG_3__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_INDEX_REG_3__MJPEG_RST_INDEX_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_INDEX_REG_3__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_COUNT_REG_3
// RST count register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_count_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_COUNT_REG_3__ACC_T;

#define JPU__MJPEG_RST_COUNT_REG_3__ADDR (JPU__BASE_ADDR + 0x000006B8ULL)
#define JPU__MJPEG_RST_COUNT_REG_3__NUM  0x1

#define JPU__MJPEG_RST_COUNT_REG_3__MJPEG_RST_COUNT_REG__SHIFT    0
#define JPU__MJPEG_RST_COUNT_REG_3__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_COUNT_REG_3__MJPEG_RST_COUNT_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_COUNT_REG_3__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_COUNT_REG_3__MJPEG_RST_COUNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_COUNT_REG_3__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_INTR_MASK_REG_3
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_intr_mask_done : 1;
        unsigned mjpeg_intr_mask_error : 1;
        unsigned mjpeg_intr_mask_bbc : 1;
        unsigned mjpeg_intr_mask_overflow : 1;
        unsigned rsvd_4_7 : 4;
        unsigned mjpeg_intr_mask_stop : 1;
        unsigned mjpeg_intr_mask_slice_done : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_INTR_MASK_REG_3__ACC_T;

#define JPU__MJPEG_INTR_MASK_REG_3__ADDR (JPU__BASE_ADDR + 0x000006C0ULL)
#define JPU__MJPEG_INTR_MASK_REG_3__NUM  0x1

#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_DONE__SHIFT    0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_ERROR__SHIFT    1
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_BBC__SHIFT    2
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_OVERFLOW__SHIFT    3
#define JPU__MJPEG_INTR_MASK_REG_3__RSVD_4_7__SHIFT    4
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_STOP__SHIFT    8
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_SLICE_DONE__SHIFT    9
#define JPU__MJPEG_INTR_MASK_REG_3__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_DONE__MASK    0x00000001
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_ERROR__MASK    0x00000002
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_BBC__MASK    0x00000004
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_OVERFLOW__MASK    0x00000008
#define JPU__MJPEG_INTR_MASK_REG_3__RSVD_4_7__MASK    0x000000f0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_STOP__MASK    0x00000100
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_SLICE_DONE__MASK    0x00000200
#define JPU__MJPEG_INTR_MASK_REG_3__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_BBC__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_OVERFLOW__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__RSVD_4_7__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_STOP__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__MJPEG_INTR_MASK_SLICE_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_3__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CYCLE_INFO_REG_3
// Cycle information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_cycle_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_CYCLE_INFO_REG_3__ACC_T;

#define JPU__MJPEG_CYCLE_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x000006C8ULL)
#define JPU__MJPEG_CYCLE_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_CYCLE_INFO_REG_3__MJPEG_CYCLE_INFO_REG__SHIFT    0

#define JPU__MJPEG_CYCLE_INFO_REG_3__MJPEG_CYCLE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_CYCLE_INFO_REG_3__MJPEG_CYCLE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_Y_REG_3
// DC predictor of component 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_y_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_Y_REG_3__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__ADDR (JPU__BASE_ADDR + 0x000006F0ULL)
#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__MJPEG_DPCM_DIFF_Y_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__MJPEG_DPCM_DIFF_Y_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__MJPEG_DPCM_DIFF_Y_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CB_REG_3
// DC predictor of component 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cb_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CB_REG_3__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__ADDR (JPU__BASE_ADDR + 0x000006F4ULL)
#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__MJPEG_DPCM_DIFF_CB_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__MJPEG_DPCM_DIFF_CB_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__MJPEG_DPCM_DIFF_CB_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CR_REG_3
// DC predictor of component 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cr_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CR_REG_3__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__ADDR (JPU__BASE_ADDR + 0x000006F8ULL)
#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__MJPEG_DPCM_DIFF_CR_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__MJPEG_DPCM_DIFF_CR_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__MJPEG_DPCM_DIFF_CR_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_3__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_VERSION_INFO_REG_3
// Version information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_version_code : 24;
        unsigned mjpeg_product_number : 4;
        unsigned mjpeg_product_12bit : 1;
        unsigned rsvd_29_31 : 3;
    };
    unsigned reg;
} JPU__MJPEG_VERSION_INFO_REG_3__ACC_T;

#define JPU__MJPEG_VERSION_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x000006FCULL)
#define JPU__MJPEG_VERSION_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_VERSION_CODE__SHIFT    0
#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_PRODUCT_NUMBER__SHIFT    24
#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_PRODUCT_12BIT__SHIFT    28
#define JPU__MJPEG_VERSION_INFO_REG_3__RSVD_29_31__SHIFT    29

#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_VERSION_CODE__MASK    0x00ffffff
#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_PRODUCT_NUMBER__MASK    0x0f000000
#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_PRODUCT_12BIT__MASK    0x10000000
#define JPU__MJPEG_VERSION_INFO_REG_3__RSVD_29_31__MASK    0xe0000000

#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_VERSION_CODE__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_PRODUCT_NUMBER__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_3__MJPEG_PRODUCT_12BIT__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_3__RSVD_29_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_CTRL_REG_3
// GBU control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_0 : 1;
        unsigned mjpeg_gbu_ctrl_reg_1 : 1;
        unsigned mjpeg_gbu_ctrl_reg_2 : 1;
        unsigned mjpeg_gbu_ctrl_reg_3 : 1;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_GBU_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_GBU_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x00000700ULL)
#define JPU__MJPEG_GBU_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_CTRL_REG_3__RSVD_0_0__SHIFT    0
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_GBU_CTRL_REG_3__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_GBU_CTRL_REG_3__RSVD_0_0__MASK    0x00000001
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_1__MASK    0x00000002
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_GBU_CTRL_REG_3__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_GBU_CTRL_REG_3__RSVD_0_0__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_3__MJPEG_GBU_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_3__RSVD_4_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BT_PTR_REG_3
// Current bit pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bt_ptr_reg : 6;
        unsigned rsvd_6_31 : 26;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BT_PTR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_BT_PTR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000710ULL)
#define JPU__MJPEG_GBU_BT_PTR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_BT_PTR_REG_3__MJPEG_GBU_BT_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BT_PTR_REG_3__RSVD_6_31__SHIFT    6

#define JPU__MJPEG_GBU_BT_PTR_REG_3__MJPEG_GBU_BT_PTR_REG__MASK    0x0000003f
#define JPU__MJPEG_GBU_BT_PTR_REG_3__RSVD_6_31__MASK    0xffffffc0

#define JPU__MJPEG_GBU_BT_PTR_REG_3__MJPEG_GBU_BT_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BT_PTR_REG_3__RSVD_6_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_WD_PTR_REG_3
// Current word pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_wd_ptr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_WD_PTR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_WD_PTR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000714ULL)
#define JPU__MJPEG_GBU_WD_PTR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_WD_PTR_REG_3__MJPEG_GBU_WD_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_WD_PTR_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_WD_PTR_REG_3__MJPEG_GBU_WD_PTR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_WD_PTR_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_WD_PTR_REG_3__MJPEG_GBU_WD_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_WD_PTR_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_REG_3
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_REG_3__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_REG_3__ADDR (JPU__BASE_ADDR + 0x00000718ULL)
#define JPU__MJPEG_GBU_TT_CNT_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_REG_3__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_REG_3__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_REG_3__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_P4_REG_3
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_P4_REG_3__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_3__ADDR (JPU__BASE_ADDR + 0x0000071CULL)
#define JPU__MJPEG_GBU_TT_CNT_P4_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_3__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_3__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_3__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_08_REG_3
// Put 8-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_08_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_08_REG_3__ACC_T;

#define JPU__MJPEG_GBU_PBIT_08_REG_3__ADDR (JPU__BASE_ADDR + 0x00000720ULL)
#define JPU__MJPEG_GBU_PBIT_08_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_08_REG_3__MJPEG_GBU_PBIT_08_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_08_REG_3__MJPEG_GBU_PBIT_08_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_08_REG_3__MJPEG_GBU_PBIT_08_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_16_REG_3
// Put 16-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_16_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_16_REG_3__ACC_T;

#define JPU__MJPEG_GBU_PBIT_16_REG_3__ADDR (JPU__BASE_ADDR + 0x00000724ULL)
#define JPU__MJPEG_GBU_PBIT_16_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_16_REG_3__MJPEG_GBU_PBIT_16_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_16_REG_3__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_PBIT_16_REG_3__MJPEG_GBU_PBIT_16_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_PBIT_16_REG_3__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_PBIT_16_REG_3__MJPEG_GBU_PBIT_16_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_16_REG_3__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_24_REG_3
// Put 24-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_24_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_24_REG_3__ACC_T;

#define JPU__MJPEG_GBU_PBIT_24_REG_3__ADDR (JPU__BASE_ADDR + 0x00000728ULL)
#define JPU__MJPEG_GBU_PBIT_24_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_24_REG_3__MJPEG_GBU_PBIT_24_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_24_REG_3__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_GBU_PBIT_24_REG_3__MJPEG_GBU_PBIT_24_REG__MASK    0x00ffffff
#define JPU__MJPEG_GBU_PBIT_24_REG_3__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_GBU_PBIT_24_REG_3__MJPEG_GBU_PBIT_24_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_24_REG_3__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_32_REG_3
// Put 32-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_32_REG_3__ACC_T;

#define JPU__MJPEG_GBU_PBIT_32_REG_3__ADDR (JPU__BASE_ADDR + 0x0000072CULL)
#define JPU__MJPEG_GBU_PBIT_32_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_32_REG_3__MJPEG_GBU_PBIT_32_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_32_REG_3__MJPEG_GBU_PBIT_32_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_32_REG_3__MJPEG_GBU_PBIT_32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBSR_REG_3
// Stream start pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbsr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBSR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_BBSR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000740ULL)
#define JPU__MJPEG_GBU_BBSR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_BBSR_REG_3__MJPEG_GBU_BBSR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBSR_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBSR_REG_3__MJPEG_GBU_BBSR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBSR_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBSR_REG_3__MJPEG_GBU_BBSR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBSR_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBER_REG_3
// Stream end pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bber_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBER_REG_3__ACC_T;

#define JPU__MJPEG_GBU_BBER_REG_3__ADDR (JPU__BASE_ADDR + 0x00000744ULL)
#define JPU__MJPEG_GBU_BBER_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_BBER_REG_3__MJPEG_GBU_BBER_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBER_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBER_REG_3__MJPEG_GBU_BBER_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBER_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBER_REG_3__MJPEG_GBU_BBER_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBER_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBIR_REG_3
// Interrupt pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbir_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBIR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_BBIR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000748ULL)
#define JPU__MJPEG_GBU_BBIR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_BBIR_REG_3__MJPEG_GBU_BBIR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBIR_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBIR_REG_3__MJPEG_GBU_BBIR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBIR_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBIR_REG_3__MJPEG_GBU_BBIR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBIR_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBHR_REG_3
// Halt on register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbhr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBHR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_BBHR_REG_3__ADDR (JPU__BASE_ADDR + 0x0000074CULL)
#define JPU__MJPEG_GBU_BBHR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_BBHR_REG_3__MJPEG_GBU_BBHR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBHR_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBHR_REG_3__MJPEG_GBU_BBHR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBHR_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBHR_REG_3__MJPEG_GBU_BBHR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBHR_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BCNT_REG_3
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bcnt_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BCNT_REG_3__ACC_T;

#define JPU__MJPEG_GBU_BCNT_REG_3__ADDR (JPU__BASE_ADDR + 0x00000758ULL)
#define JPU__MJPEG_GBU_BCNT_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_BCNT_REG_3__MJPEG_GBU_BCNT_REG__SHIFT    0
#define JPU__MJPEG_GBU_BCNT_REG_3__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_BCNT_REG_3__MJPEG_GBU_BCNT_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_BCNT_REG_3__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_BCNT_REG_3__MJPEG_GBU_BCNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BCNT_REG_3__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_RPTR_REG_3
// Current read pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_rptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_RPTR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_FF_RPTR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000760ULL)
#define JPU__MJPEG_GBU_FF_RPTR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_FF_RPTR_REG_3__MJPEG_GBU_FF_RPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_RPTR_REG_3__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_RPTR_REG_3__MJPEG_GBU_FF_RPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_RPTR_REG_3__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_RPTR_REG_3__MJPEG_GBU_FF_RPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_RPTR_REG_3__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_WPTR_REG_3
// Current write pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_wptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_WPTR_REG_3__ACC_T;

#define JPU__MJPEG_GBU_FF_WPTR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000764ULL)
#define JPU__MJPEG_GBU_FF_WPTR_REG_3__NUM  0x1

#define JPU__MJPEG_GBU_FF_WPTR_REG_3__MJPEG_GBU_FF_WPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_WPTR_REG_3__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_WPTR_REG_3__MJPEG_GBU_FF_WPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_WPTR_REG_3__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_WPTR_REG_3__MJPEG_GBU_FF_WPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_WPTR_REG_3__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_ENDADDR_REG_3
// Bitstream control information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_endaddr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_ENDADDR_REG_3__ACC_T;

#define JPU__MJPEG_BBC_ENDADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000808ULL)
#define JPU__MJPEG_BBC_ENDADDR_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_ENDADDR_REG_3__MJPEG_BBC_ENDADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_ENDADDR_REG_3__MJPEG_BBC_ENDADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_ENDADDR_REG_3__MJPEG_BBC_ENDADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_WR_PTR_REG_3
// Bitstream write pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_wr_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_WR_PTR_REG_3__ACC_T;

#define JPU__MJPEG_BBC_WR_PTR_REG_3__ADDR (JPU__BASE_ADDR + 0x0000080CULL)
#define JPU__MJPEG_BBC_WR_PTR_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_WR_PTR_REG_3__MJPEG_BBC_WR_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_WR_PTR_REG_3__MJPEG_BBC_WR_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_WR_PTR_REG_3__MJPEG_BBC_WR_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_RD_PTR_REG_3
// Bitstream read pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_rd_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_RD_PTR_REG_3__ACC_T;

#define JPU__MJPEG_BBC_RD_PTR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000810ULL)
#define JPU__MJPEG_BBC_RD_PTR_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_RD_PTR_REG_3__MJPEG_BBC_RD_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_RD_PTR_REG_3__MJPEG_BBC_RD_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_RD_PTR_REG_3__MJPEG_BBC_RD_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_EXT_ADDR_REG_3
// Start address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ext_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_EXT_ADDR_REG_3__ACC_T;

#define JPU__MJPEG_BBC_EXT_ADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000814ULL)
#define JPU__MJPEG_BBC_EXT_ADDR_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_EXT_ADDR_REG_3__MJPEG_BBC_EXT_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_EXT_ADDR_REG_3__MJPEG_BBC_EXT_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_EXT_ADDR_REG_3__MJPEG_BBC_EXT_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_INT_ADDR_REG_3
// Start address of internal bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_int_addr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_BBC_INT_ADDR_REG_3__ACC_T;

#define JPU__MJPEG_BBC_INT_ADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000818ULL)
#define JPU__MJPEG_BBC_INT_ADDR_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_INT_ADDR_REG_3__MJPEG_BBC_INT_ADDR_REG__SHIFT    0
#define JPU__MJPEG_BBC_INT_ADDR_REG_3__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_BBC_INT_ADDR_REG_3__MJPEG_BBC_INT_ADDR_REG__MASK    0x0000007f
#define JPU__MJPEG_BBC_INT_ADDR_REG_3__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_BBC_INT_ADDR_REG_3__MJPEG_BBC_INT_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_INT_ADDR_REG_3__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_DATA_CNT_REG_3
// Data transfer size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_data_cnt_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_BBC_DATA_CNT_REG_3__ACC_T;

#define JPU__MJPEG_BBC_DATA_CNT_REG_3__ADDR (JPU__BASE_ADDR + 0x0000081CULL)
#define JPU__MJPEG_BBC_DATA_CNT_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_DATA_CNT_REG_3__MJPEG_BBC_DATA_CNT_REG__SHIFT    0
#define JPU__MJPEG_BBC_DATA_CNT_REG_3__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_BBC_DATA_CNT_REG_3__MJPEG_BBC_DATA_CNT_REG__MASK    0x000000ff
#define JPU__MJPEG_BBC_DATA_CNT_REG_3__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_BBC_DATA_CNT_REG_3__MJPEG_BBC_DATA_CNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_DATA_CNT_REG_3__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_COMMAND_REG_3
// Bistream command register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_command_reg_0 : 1;
        unsigned mjpeg_bbc_command_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_COMMAND_REG_3__ACC_T;

#define JPU__MJPEG_BBC_COMMAND_REG_3__ADDR (JPU__BASE_ADDR + 0x00000820ULL)
#define JPU__MJPEG_BBC_COMMAND_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_COMMAND_REG_3__MJPEG_BBC_COMMAND_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_COMMAND_REG_3__MJPEG_BBC_COMMAND_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_COMMAND_REG_3__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_COMMAND_REG_3__MJPEG_BBC_COMMAND_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_COMMAND_REG_3__MJPEG_BBC_COMMAND_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_COMMAND_REG_3__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_COMMAND_REG_3__MJPEG_BBC_COMMAND_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_3__MJPEG_BBC_COMMAND_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_3__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BUSY_REG_3
// BBC block busy indicator
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_busy_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BUSY_REG_3__ACC_T;

#define JPU__MJPEG_BBC_BUSY_REG_3__ADDR (JPU__BASE_ADDR + 0x00000824ULL)
#define JPU__MJPEG_BBC_BUSY_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_BUSY_REG_3__MJPEG_BBC_BUSY_REG__SHIFT    0
#define JPU__MJPEG_BBC_BUSY_REG_3__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_BUSY_REG_3__MJPEG_BBC_BUSY_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_BUSY_REG_3__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_BUSY_REG_3__MJPEG_BBC_BUSY_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_BUSY_REG_3__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CTRL_REG_3
// BBC control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ctrl_reg_0 : 1;
        unsigned mjpeg_bbc_ctrl_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_BBC_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x00000828ULL)
#define JPU__MJPEG_BBC_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_CTRL_REG_3__MJPEG_BBC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_CTRL_REG_3__MJPEG_BBC_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_CTRL_REG_3__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_CTRL_REG_3__MJPEG_BBC_CTRL_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_CTRL_REG_3__MJPEG_BBC_CTRL_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_CTRL_REG_3__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_CTRL_REG_3__MJPEG_BBC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_3__MJPEG_BBC_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_3__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CUR_POS_REG_3
// Current position of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_cur_pos_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CUR_POS_REG_3__ACC_T;

#define JPU__MJPEG_BBC_CUR_POS_REG_3__ADDR (JPU__BASE_ADDR + 0x0000082CULL)
#define JPU__MJPEG_BBC_CUR_POS_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_CUR_POS_REG_3__MJPEG_BBC_CUR_POS_REG__SHIFT    0
#define JPU__MJPEG_BBC_CUR_POS_REG_3__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_BBC_CUR_POS_REG_3__MJPEG_BBC_CUR_POS_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_CUR_POS_REG_3__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_BBC_CUR_POS_REG_3__MJPEG_BBC_CUR_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CUR_POS_REG_3__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BAS_ADDR_REG_3
// Base address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_bas_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BAS_ADDR_REG_3__ACC_T;

#define JPU__MJPEG_BBC_BAS_ADDR_REG_3__ADDR (JPU__BASE_ADDR + 0x00000830ULL)
#define JPU__MJPEG_BBC_BAS_ADDR_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_BAS_ADDR_REG_3__MJPEG_BBC_BAS_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_BAS_ADDR_REG_3__MJPEG_BBC_BAS_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_BAS_ADDR_REG_3__MJPEG_BBC_BAS_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_STRM_CTRL_REG_3
// Bitstream control information (decoder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_strm_ctrl_reg : 24;
        unsigned rsvd_24_27 : 4;
        unsigned mjpeg_bbc_strm_ctrl_reg0 : 1;
        unsigned rsvd_29_30 : 2;
        unsigned mjpeg_bbc_strm_ctrl_reg1 : 1;
    };
    unsigned reg;
} JPU__MJPEG_BBC_STRM_CTRL_REG_3__ACC_T;

#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__ADDR (JPU__BASE_ADDR + 0x00000834ULL)
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG__SHIFT    0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__RSVD_24_27__SHIFT    24
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG0__SHIFT    28
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__RSVD_29_30__SHIFT    29
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG1__SHIFT    31

#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__RSVD_24_27__MASK    0x0f000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG0__MASK    0x10000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__RSVD_29_30__MASK    0x60000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG1__MASK    0x80000000

#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__RSVD_24_27__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__RSVD_29_30__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_3__MJPEG_BBC_STRM_CTRL_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_FLUSH_CMD_REG_3
// Flush end command for internal bitstream buffer (en-
// coder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_flush_cmd_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_FLUSH_CMD_REG_3__ACC_T;

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__ADDR (JPU__BASE_ADDR + 0x00000838ULL)
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__NUM  0x1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__MJPEG_BBC_FLUSH_CMD_REG__SHIFT    0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__MJPEG_BBC_FLUSH_CMD_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__MJPEG_BBC_FLUSH_CMD_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_3__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_INFO_REG_3
// Slice information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_INFO_REG_3__ACC_T;

#define JPU__MJPEG_SLICE_INFO_REG_3__ADDR (JPU__BASE_ADDR + 0x00000840ULL)
#define JPU__MJPEG_SLICE_INFO_REG_3__NUM  0x1

#define JPU__MJPEG_SLICE_INFO_REG_3__MJPEG_SLICE_INFO_REG__SHIFT    0

#define JPU__MJPEG_SLICE_INFO_REG_3__MJPEG_SLICE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_INFO_REG_3__MJPEG_SLICE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_ENC_POS_REG_3
// Encoded slice position register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_enc_pos_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_ENC_POS_REG_3__ACC_T;

#define JPU__MJPEG_SLICE_ENC_POS_REG_3__ADDR (JPU__BASE_ADDR + 0x00000844ULL)
#define JPU__MJPEG_SLICE_ENC_POS_REG_3__NUM  0x1

#define JPU__MJPEG_SLICE_ENC_POS_REG_3__MJPEG_SLICE_ENC_POS_REG__SHIFT    0

#define JPU__MJPEG_SLICE_ENC_POS_REG_3__MJPEG_SLICE_ENC_POS_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_ENC_POS_REG_3__MJPEG_SLICE_ENC_POS_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_DPB_POS_REG_3
// Number of slices available in DPB
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_dpb_pos_reg : 9;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_DPB_POS_REG_3__ACC_T;

#define JPU__MJPEG_SLICE_DPB_POS_REG_3__ADDR (JPU__BASE_ADDR + 0x00000848ULL)
#define JPU__MJPEG_SLICE_DPB_POS_REG_3__NUM  0x1

#define JPU__MJPEG_SLICE_DPB_POS_REG_3__MJPEG_SLICE_DPB_POS_REG__SHIFT    0
#define JPU__MJPEG_SLICE_DPB_POS_REG_3__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_SLICE_DPB_POS_REG_3__MJPEG_SLICE_DPB_POS_REG__MASK    0x000001ff
#define JPU__MJPEG_SLICE_DPB_POS_REG_3__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_SLICE_DPB_POS_REG_3__MJPEG_SLICE_DPB_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_SLICE_DPB_POS_REG_3__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_START_REG_4
// Picture encoding/decoding start/stop register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_1 : 2;
        unsigned mjpeg_pic_stop_reg : 1;
        unsigned rsvd_3 : 1;
        unsigned mjpeg_pic_start_reg : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_PIC_START_REG_4__ACC_T;

#define JPU__MJPEG_PIC_START_REG_4__ADDR (JPU__BASE_ADDR + 0x00000900ULL)
#define JPU__MJPEG_PIC_START_REG_4__NUM  0x1

#define JPU__MJPEG_PIC_START_REG_4__RSVD_0_1__SHIFT    0
#define JPU__MJPEG_PIC_START_REG_4__MJPEG_PIC_STOP_REG__SHIFT    2
#define JPU__MJPEG_PIC_START_REG_4__RSVD_3__SHIFT    3
#define JPU__MJPEG_PIC_START_REG_4__MJPEG_PIC_START_REG__SHIFT    4
#define JPU__MJPEG_PIC_START_REG_4__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_PIC_START_REG_4__RSVD_0_1__MASK    0x00000003
#define JPU__MJPEG_PIC_START_REG_4__MJPEG_PIC_STOP_REG__MASK    0x00000004
#define JPU__MJPEG_PIC_START_REG_4__RSVD_3__MASK    0x00000008
#define JPU__MJPEG_PIC_START_REG_4__MJPEG_PIC_START_REG__MASK    0x00000010
#define JPU__MJPEG_PIC_START_REG_4__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_PIC_START_REG_4__RSVD_0_1__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_4__MJPEG_PIC_STOP_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_4__RSVD_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_4__MJPEG_PIC_START_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_START_REG_4__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_STATUS_REG_4
// Codec status(interrupt) registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_done : 1;
        unsigned mjpeg_error : 1;
        unsigned mjpeg_bbc_interrupt : 1;
        unsigned rsvd_3_8 : 6;
        unsigned mjpeg_pic_status_reg : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_PIC_STATUS_REG_4__ACC_T;

#define JPU__MJPEG_PIC_STATUS_REG_4__ADDR (JPU__BASE_ADDR + 0x00000904ULL)
#define JPU__MJPEG_PIC_STATUS_REG_4__NUM  0x1

#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_DONE__SHIFT    0
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_ERROR__SHIFT    1
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_BBC_INTERRUPT__SHIFT    2
#define JPU__MJPEG_PIC_STATUS_REG_4__RSVD_3_8__SHIFT    3
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_PIC_STATUS_REG__SHIFT    9
#define JPU__MJPEG_PIC_STATUS_REG_4__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_DONE__MASK    0x00000001
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_ERROR__MASK    0x00000002
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_BBC_INTERRUPT__MASK    0x00000004
#define JPU__MJPEG_PIC_STATUS_REG_4__RSVD_3_8__MASK    0x000001f8
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_PIC_STATUS_REG__MASK    0x00000200
#define JPU__MJPEG_PIC_STATUS_REG_4__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_DONE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_BBC_INTERRUPT__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_4__RSVD_3_8__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_4__MJPEG_PIC_STATUS_REG__POR_VALUE    0x0
#define JPU__MJPEG_PIC_STATUS_REG_4__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_ERRMB_REG_4
// Error MCU information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_error_mcu_pos_x : 12;
        unsigned mjpeg_error_mcu_pos_y : 12;
        unsigned mjpeg_error_restart_index : 4;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_ERRMB_REG_4__ACC_T;

#define JPU__MJPEG_PIC_ERRMB_REG_4__ADDR (JPU__BASE_ADDR + 0x00000908ULL)
#define JPU__MJPEG_PIC_ERRMB_REG_4__NUM  0x1

#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_MCU_POS_X__SHIFT    0
#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_MCU_POS_Y__SHIFT    12
#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_RESTART_INDEX__SHIFT    24
#define JPU__MJPEG_PIC_ERRMB_REG_4__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_MCU_POS_X__MASK    0x00000fff
#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_MCU_POS_Y__MASK    0x00fff000
#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_RESTART_INDEX__MASK    0x0f000000
#define JPU__MJPEG_PIC_ERRMB_REG_4__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_MCU_POS_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_MCU_POS_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_4__MJPEG_ERROR_RESTART_INDEX__POR_VALUE    0x0
#define JPU__MJPEG_PIC_ERRMB_REG_4__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SETMB_REG_4
// MCU position set register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_setmb_y : 12;
        unsigned rsvd_12_15 : 4;
        unsigned mjpeg_pic_setmb_x : 12;
        unsigned rsvd_28_31 : 4;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SETMB_REG_4__ACC_T;

#define JPU__MJPEG_PIC_SETMB_REG_4__ADDR (JPU__BASE_ADDR + 0x0000090CULL)
#define JPU__MJPEG_PIC_SETMB_REG_4__NUM  0x1

#define JPU__MJPEG_PIC_SETMB_REG_4__MJPEG_PIC_SETMB_Y__SHIFT    0
#define JPU__MJPEG_PIC_SETMB_REG_4__RSVD_12_15__SHIFT    12
#define JPU__MJPEG_PIC_SETMB_REG_4__MJPEG_PIC_SETMB_X__SHIFT    16
#define JPU__MJPEG_PIC_SETMB_REG_4__RSVD_28_31__SHIFT    28

#define JPU__MJPEG_PIC_SETMB_REG_4__MJPEG_PIC_SETMB_Y__MASK    0x00000fff
#define JPU__MJPEG_PIC_SETMB_REG_4__RSVD_12_15__MASK    0x0000f000
#define JPU__MJPEG_PIC_SETMB_REG_4__MJPEG_PIC_SETMB_X__MASK    0x0fff0000
#define JPU__MJPEG_PIC_SETMB_REG_4__RSVD_28_31__MASK    0xf0000000

#define JPU__MJPEG_PIC_SETMB_REG_4__MJPEG_PIC_SETMB_Y__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_4__RSVD_12_15__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_4__MJPEG_PIC_SETMB_X__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SETMB_REG_4__RSVD_28_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_CTRL_REG_4
// Picture control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_ctrl_reg_0 : 2;
        unsigned mjpeg_pic_ctrl_reg_2 : 1;
        unsigned mjpeg_pic_ctrl_reg_3 : 1;
        unsigned mjpeg_pic_ctrl_reg_4 : 1;
        unsigned rsvd_5 : 1;
        unsigned mjpeg_pic_ctrl_reg_6 : 1;
        unsigned mjpeg_pic_ctrl_reg_7 : 6;
        unsigned mjpeg_pic_ctrl_reg_13 : 6;
        unsigned mjpeg_tiled_mode : 1;
        unsigned rsvd_20_26 : 7;
        unsigned mjpeg_pic_ctrl_reg_27 : 4;
        unsigned mjpeg_pic_ctrl_reg_31 : 1;
    };
    unsigned reg;
} JPU__MJPEG_PIC_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_PIC_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x00000910ULL)
#define JPU__MJPEG_PIC_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_4__SHIFT    4
#define JPU__MJPEG_PIC_CTRL_REG_4__RSVD_5__SHIFT    5
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_6__SHIFT    6
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_7__SHIFT    7
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_13__SHIFT    13
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_TILED_MODE__SHIFT    19
#define JPU__MJPEG_PIC_CTRL_REG_4__RSVD_20_26__SHIFT    20
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_27__SHIFT    27
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_31__SHIFT    31

#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_0__MASK    0x00000003
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_4__MASK    0x00000010
#define JPU__MJPEG_PIC_CTRL_REG_4__RSVD_5__MASK    0x00000020
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_6__MASK    0x00000040
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_7__MASK    0x00001f80
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_13__MASK    0x0007e000
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_TILED_MODE__MASK    0x00080000
#define JPU__MJPEG_PIC_CTRL_REG_4__RSVD_20_26__MASK    0x07f00000
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_27__MASK    0x78000000
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_31__MASK    0x80000000

#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__RSVD_5__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_6__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_7__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_13__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_TILED_MODE__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__RSVD_20_26__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_27__POR_VALUE    0x0
#define JPU__MJPEG_PIC_CTRL_REG_4__MJPEG_PIC_CTRL_REG_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_PIC_SIZE_REG_4
// Picture size register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_pic_size_ver : 16;
        unsigned mjpeg_pic_size_hor : 16;
    };
    unsigned reg;
} JPU__MJPEG_PIC_SIZE_REG_4__ACC_T;

#define JPU__MJPEG_PIC_SIZE_REG_4__ADDR (JPU__BASE_ADDR + 0x00000914ULL)
#define JPU__MJPEG_PIC_SIZE_REG_4__NUM  0x1

#define JPU__MJPEG_PIC_SIZE_REG_4__MJPEG_PIC_SIZE_VER__SHIFT    0
#define JPU__MJPEG_PIC_SIZE_REG_4__MJPEG_PIC_SIZE_HOR__SHIFT    16

#define JPU__MJPEG_PIC_SIZE_REG_4__MJPEG_PIC_SIZE_VER__MASK    0x0000ffff
#define JPU__MJPEG_PIC_SIZE_REG_4__MJPEG_PIC_SIZE_HOR__MASK    0xffff0000

#define JPU__MJPEG_PIC_SIZE_REG_4__MJPEG_PIC_SIZE_VER__POR_VALUE    0x0
#define JPU__MJPEG_PIC_SIZE_REG_4__MJPEG_PIC_SIZE_HOR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_MCU_INFO_REG_4
// MCU information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_mcu_info_reg_0 : 4;
        unsigned mjpeg_mcu_info_reg_4 : 4;
        unsigned mjpeg_mcu_info_reg_8 : 6;
        unsigned mjpeg_mcu_info_reg_14 : 3;
        unsigned mjpeg_mcu_block_num : 4;
        unsigned rsvd_21_31 : 11;
    };
    unsigned reg;
} JPU__MJPEG_MCU_INFO_REG_4__ACC_T;

#define JPU__MJPEG_MCU_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x00000918ULL)
#define JPU__MJPEG_MCU_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_8__SHIFT    8
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_14__SHIFT    14
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_BLOCK_NUM__SHIFT    17
#define JPU__MJPEG_MCU_INFO_REG_4__RSVD_21_31__SHIFT    21

#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_4__MASK    0x000000f0
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_8__MASK    0x00003f00
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_14__MASK    0x0001c000
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_BLOCK_NUM__MASK    0x001e0000
#define JPU__MJPEG_MCU_INFO_REG_4__RSVD_21_31__MASK    0xffe00000

#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_8__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_INFO_REG_14__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_4__MJPEG_MCU_BLOCK_NUM__POR_VALUE    0x0
#define JPU__MJPEG_MCU_INFO_REG_4__RSVD_21_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_ROT_INFO_REG_4
// Rotation and mirror mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rot_info_reg_0 : 4;
        unsigned mjpeg_rot_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_ROT_INFO_REG_4__ACC_T;

#define JPU__MJPEG_ROT_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x0000091CULL)
#define JPU__MJPEG_ROT_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_ROT_INFO_REG_4__MJPEG_ROT_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_ROT_INFO_REG_4__MJPEG_ROT_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_ROT_INFO_REG_4__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_ROT_INFO_REG_4__MJPEG_ROT_INFO_REG_0__MASK    0x0000000f
#define JPU__MJPEG_ROT_INFO_REG_4__MJPEG_ROT_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_ROT_INFO_REG_4__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_ROT_INFO_REG_4__MJPEG_ROT_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_4__MJPEG_ROT_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_ROT_INFO_REG_4__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SCL_INFO_REG_4
// Down-sampling mode register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_scl_info_reg_0 : 2;
        unsigned mjpeg_scl_info_reg_2 : 2;
        unsigned mjpeg_scl_info_reg_4 : 1;
        unsigned rsvd_5_31 : 27;
    };
    unsigned reg;
} JPU__MJPEG_SCL_INFO_REG_4__ACC_T;

#define JPU__MJPEG_SCL_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x00000920ULL)
#define JPU__MJPEG_SCL_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_2__SHIFT    2
#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_4__SHIFT    4
#define JPU__MJPEG_SCL_INFO_REG_4__RSVD_5_31__SHIFT    5

#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_0__MASK    0x00000003
#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_2__MASK    0x0000000c
#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_4__MASK    0x00000010
#define JPU__MJPEG_SCL_INFO_REG_4__RSVD_5_31__MASK    0xffffffe0

#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_4__MJPEG_SCL_INFO_REG_4__POR_VALUE    0x0
#define JPU__MJPEG_SCL_INFO_REG_4__RSVD_5_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_INFO_REG_4
// clip mode (ROI) operation register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_info_reg_0 : 1;
        unsigned mjpeg_clp_info_reg_1 : 1;
        unsigned rsvd_2_31 : 30;
    };
    unsigned reg;
} JPU__MJPEG_CLP_INFO_REG_4__ACC_T;

#define JPU__MJPEG_CLP_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x00000928ULL)
#define JPU__MJPEG_CLP_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_CLP_INFO_REG_4__MJPEG_CLP_INFO_REG_0__SHIFT    0
#define JPU__MJPEG_CLP_INFO_REG_4__MJPEG_CLP_INFO_REG_1__SHIFT    1
#define JPU__MJPEG_CLP_INFO_REG_4__RSVD_2_31__SHIFT    2

#define JPU__MJPEG_CLP_INFO_REG_4__MJPEG_CLP_INFO_REG_0__MASK    0x00000001
#define JPU__MJPEG_CLP_INFO_REG_4__MJPEG_CLP_INFO_REG_1__MASK    0x00000002
#define JPU__MJPEG_CLP_INFO_REG_4__RSVD_2_31__MASK    0xfffffffc

#define JPU__MJPEG_CLP_INFO_REG_4__MJPEG_CLP_INFO_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_4__MJPEG_CLP_INFO_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_CLP_INFO_REG_4__RSVD_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_OP_INFO_REG_4
// Operation information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_op_info_reg : 4;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_OP_INFO_REG_4__ACC_T;

#define JPU__MJPEG_OP_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x0000092CULL)
#define JPU__MJPEG_OP_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_OP_INFO_REG_4__MJPEG_OP_INFO_REG__SHIFT    0
#define JPU__MJPEG_OP_INFO_REG_4__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_OP_INFO_REG_4__MJPEG_OP_INFO_REG__MASK    0x0000000f
#define JPU__MJPEG_OP_INFO_REG_4__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_OP_INFO_REG_4__MJPEG_OP_INFO_REG__POR_VALUE    0x1
#define JPU__MJPEG_OP_INFO_REG_4__RSVD_4_31__POR_VALUE    0x4000


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CONFIG_REG_4
// Decoded Picture Buffer configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_chroma_interleave : 2;
        unsigned mjpeg_dpb_packed : 4;
        unsigned mjpeg_dpb_endian : 3;
        unsigned mjpeg_dpb_output_format : 2;
        unsigned mjpeg_dpb_pixel_justification : 1;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CONFIG_REG_4__ACC_T;

#define JPU__MJPEG_DPB_CONFIG_REG_4__ADDR (JPU__BASE_ADDR + 0x00000930ULL)
#define JPU__MJPEG_DPB_CONFIG_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_CHROMA_INTERLEAVE__SHIFT    0
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_PACKED__SHIFT    2
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_ENDIAN__SHIFT    6
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_OUTPUT_FORMAT__SHIFT    9
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_PIXEL_JUSTIFICATION__SHIFT    11
#define JPU__MJPEG_DPB_CONFIG_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_CHROMA_INTERLEAVE__MASK    0x00000003
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_PACKED__MASK    0x0000003c
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_ENDIAN__MASK    0x000001c0
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_OUTPUT_FORMAT__MASK    0x00000600
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_PIXEL_JUSTIFICATION__MASK    0x00000800
#define JPU__MJPEG_DPB_CONFIG_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_CHROMA_INTERLEAVE__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_PACKED__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_ENDIAN__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_OUTPUT_FORMAT__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_4__MJPEG_DPB_PIXEL_JUSTIFICATION__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CONFIG_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE00_REG_4
// DPB base 0 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base00_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE00_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE00_REG_4__ADDR (JPU__BASE_ADDR + 0x00000934ULL)
#define JPU__MJPEG_DPB_BASE00_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE00_REG_4__MJPEG_DPB_BASE00_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE00_REG_4__MJPEG_DPB_BASE00_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE00_REG_4__MJPEG_DPB_BASE00_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE01_REG_4
// DPB base 0 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base01_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE01_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE01_REG_4__ADDR (JPU__BASE_ADDR + 0x00000938ULL)
#define JPU__MJPEG_DPB_BASE01_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE01_REG_4__MJPEG_DPB_BASE01_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE01_REG_4__MJPEG_DPB_BASE01_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE01_REG_4__MJPEG_DPB_BASE01_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE02_REG_4
// DPB base 0 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base02_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE02_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE02_REG_4__ADDR (JPU__BASE_ADDR + 0x0000093CULL)
#define JPU__MJPEG_DPB_BASE02_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE02_REG_4__MJPEG_DPB_BASE02_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE02_REG_4__MJPEG_DPB_BASE02_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE02_REG_4__MJPEG_DPB_BASE02_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE10_REG_4
// DPB base 1 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base10_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE10_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE10_REG_4__ADDR (JPU__BASE_ADDR + 0x00000940ULL)
#define JPU__MJPEG_DPB_BASE10_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE10_REG_4__MJPEG_DPB_BASE10_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE10_REG_4__MJPEG_DPB_BASE10_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE10_REG_4__MJPEG_DPB_BASE10_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE11_REG_4
// DPB base 1 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base11_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE11_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE11_REG_4__ADDR (JPU__BASE_ADDR + 0x00000944ULL)
#define JPU__MJPEG_DPB_BASE11_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE11_REG_4__MJPEG_DPB_BASE11_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE11_REG_4__MJPEG_DPB_BASE11_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE11_REG_4__MJPEG_DPB_BASE11_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE12_REG_4
// DPB base 1 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base12_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE12_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE12_REG_4__ADDR (JPU__BASE_ADDR + 0x00000948ULL)
#define JPU__MJPEG_DPB_BASE12_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE12_REG_4__MJPEG_DPB_BASE12_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE12_REG_4__MJPEG_DPB_BASE12_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE12_REG_4__MJPEG_DPB_BASE12_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE20_REG_4
// DPB base 2 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base20_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE20_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE20_REG_4__ADDR (JPU__BASE_ADDR + 0x0000094CULL)
#define JPU__MJPEG_DPB_BASE20_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE20_REG_4__MJPEG_DPB_BASE20_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE20_REG_4__MJPEG_DPB_BASE20_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE20_REG_4__MJPEG_DPB_BASE20_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE21_REG_4
// DPB base 2 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base21_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE21_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE21_REG_4__ADDR (JPU__BASE_ADDR + 0x00000950ULL)
#define JPU__MJPEG_DPB_BASE21_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE21_REG_4__MJPEG_DPB_BASE21_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE21_REG_4__MJPEG_DPB_BASE21_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE21_REG_4__MJPEG_DPB_BASE21_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE22_REG_4
// DPB base 2 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base22_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE22_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE22_REG_4__ADDR (JPU__BASE_ADDR + 0x00000954ULL)
#define JPU__MJPEG_DPB_BASE22_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE22_REG_4__MJPEG_DPB_BASE22_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE22_REG_4__MJPEG_DPB_BASE22_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE22_REG_4__MJPEG_DPB_BASE22_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE30_REG_4
// DPB base 3 for component ID 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base30_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE30_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE30_REG_4__ADDR (JPU__BASE_ADDR + 0x00000958ULL)
#define JPU__MJPEG_DPB_BASE30_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE30_REG_4__MJPEG_DPB_BASE30_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE30_REG_4__MJPEG_DPB_BASE30_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE30_REG_4__MJPEG_DPB_BASE30_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE31_REG_4
// DPB base 3 for component ID 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base31_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE31_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE31_REG_4__ADDR (JPU__BASE_ADDR + 0x0000095CULL)
#define JPU__MJPEG_DPB_BASE31_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE31_REG_4__MJPEG_DPB_BASE31_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE31_REG_4__MJPEG_DPB_BASE31_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE31_REG_4__MJPEG_DPB_BASE31_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_BASE32_REG_4
// DPB base 3 for component ID 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_base32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_DPB_BASE32_REG_4__ACC_T;

#define JPU__MJPEG_DPB_BASE32_REG_4__ADDR (JPU__BASE_ADDR + 0x00000960ULL)
#define JPU__MJPEG_DPB_BASE32_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_BASE32_REG_4__MJPEG_DPB_BASE32_REG__SHIFT    0

#define JPU__MJPEG_DPB_BASE32_REG_4__MJPEG_DPB_BASE32_REG__MASK    0xffffffff

#define JPU__MJPEG_DPB_BASE32_REG_4__MJPEG_DPB_BASE32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_YSTRIDE_REG_4
// DPB luminance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_ystride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_YSTRIDE_REG_4__ACC_T;

#define JPU__MJPEG_DPB_YSTRIDE_REG_4__ADDR (JPU__BASE_ADDR + 0x00000964ULL)
#define JPU__MJPEG_DPB_YSTRIDE_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_YSTRIDE_REG_4__MJPEG_DPB_YSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_YSTRIDE_REG_4__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_YSTRIDE_REG_4__MJPEG_DPB_YSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_YSTRIDE_REG_4__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_YSTRIDE_REG_4__MJPEG_DPB_YSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_YSTRIDE_REG_4__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPB_CSTRIDE_REG_4
// DPB chrominance stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpb_cstride_reg : 18;
        unsigned rsvd_18_31 : 14;
    };
    unsigned reg;
} JPU__MJPEG_DPB_CSTRIDE_REG_4__ACC_T;

#define JPU__MJPEG_DPB_CSTRIDE_REG_4__ADDR (JPU__BASE_ADDR + 0x00000968ULL)
#define JPU__MJPEG_DPB_CSTRIDE_REG_4__NUM  0x1

#define JPU__MJPEG_DPB_CSTRIDE_REG_4__MJPEG_DPB_CSTRIDE_REG__SHIFT    0
#define JPU__MJPEG_DPB_CSTRIDE_REG_4__RSVD_18_31__SHIFT    18

#define JPU__MJPEG_DPB_CSTRIDE_REG_4__MJPEG_DPB_CSTRIDE_REG__MASK    0x0003ffff
#define JPU__MJPEG_DPB_CSTRIDE_REG_4__RSVD_18_31__MASK    0xfffc0000

#define JPU__MJPEG_DPB_CSTRIDE_REG_4__MJPEG_DPB_CSTRIDE_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPB_CSTRIDE_REG_4__RSVD_18_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_WRESP_CHECK_REG_4
// AXI write response check register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_wresp_check_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_WRESP_CHECK_REG_4__ACC_T;

#define JPU__MJPEG_WRESP_CHECK_REG_4__ADDR (JPU__BASE_ADDR + 0x0000096CULL)
#define JPU__MJPEG_WRESP_CHECK_REG_4__NUM  0x1

#define JPU__MJPEG_WRESP_CHECK_REG_4__MJPEG_WRESP_CHECK_REG__SHIFT    0
#define JPU__MJPEG_WRESP_CHECK_REG_4__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_WRESP_CHECK_REG_4__MJPEG_WRESP_CHECK_REG__MASK    0x00000001
#define JPU__MJPEG_WRESP_CHECK_REG_4__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_WRESP_CHECK_REG_4__MJPEG_WRESP_CHECK_REG__POR_VALUE    0x0
#define JPU__MJPEG_WRESP_CHECK_REG_4__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_BASE_REG_4
// Start position for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_base_reg : 16;
        unsigned mjpeg_clp_x_base_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_BASE_REG_4__ACC_T;

#define JPU__MJPEG_CLP_BASE_REG_4__ADDR (JPU__BASE_ADDR + 0x00000970ULL)
#define JPU__MJPEG_CLP_BASE_REG_4__NUM  0x1

#define JPU__MJPEG_CLP_BASE_REG_4__MJPEG_CLP_Y_BASE_REG__SHIFT    0
#define JPU__MJPEG_CLP_BASE_REG_4__MJPEG_CLP_X_BASE_REG__SHIFT    16

#define JPU__MJPEG_CLP_BASE_REG_4__MJPEG_CLP_Y_BASE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_BASE_REG_4__MJPEG_CLP_X_BASE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_BASE_REG_4__MJPEG_CLP_Y_BASE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_BASE_REG_4__MJPEG_CLP_X_BASE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CLP_SIZE_REG_4
// X and Y size for ROI in a unit of pixel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_clp_y_size_reg : 16;
        unsigned mjpeg_clp_x_size_reg : 16;
    };
    unsigned reg;
} JPU__MJPEG_CLP_SIZE_REG_4__ACC_T;

#define JPU__MJPEG_CLP_SIZE_REG_4__ADDR (JPU__BASE_ADDR + 0x00000974ULL)
#define JPU__MJPEG_CLP_SIZE_REG_4__NUM  0x1

#define JPU__MJPEG_CLP_SIZE_REG_4__MJPEG_CLP_Y_SIZE_REG__SHIFT    0
#define JPU__MJPEG_CLP_SIZE_REG_4__MJPEG_CLP_X_SIZE_REG__SHIFT    16

#define JPU__MJPEG_CLP_SIZE_REG_4__MJPEG_CLP_Y_SIZE_REG__MASK    0x0000ffff
#define JPU__MJPEG_CLP_SIZE_REG_4__MJPEG_CLP_X_SIZE_REG__MASK    0xffff0000

#define JPU__MJPEG_CLP_SIZE_REG_4__MJPEG_CLP_Y_SIZE_REG__POR_VALUE    0x0
#define JPU__MJPEG_CLP_SIZE_REG_4__MJPEG_CLP_X_SIZE_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_CTRL_REG_4
// Huffman table control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_mode_reg : 1;
        unsigned mjpeg_huff_auto_reg : 1;
        unsigned rsvd_2_9 : 8;
        unsigned mjpeg_huff_ctrl_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_HUFF_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x00000980ULL)
#define JPU__MJPEG_HUFF_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_MODE_REG__SHIFT    0
#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_HUFF_CTRL_REG_4__RSVD_2_9__SHIFT    2
#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_CTRL_REG__SHIFT    10
#define JPU__MJPEG_HUFF_CTRL_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_HUFF_CTRL_REG_4__RSVD_2_9__MASK    0x000003fc
#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_CTRL_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_CTRL_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_4__RSVD_2_9__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_4__MJPEG_HUFF_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_CTRL_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_ADDR_REG_4
// Huffman table address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_base_addr_reg : 10;
        unsigned mjpeg_huff_dst_addr_reg : 2;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_ADDR_REG_4__ACC_T;

#define JPU__MJPEG_HUFF_ADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000984ULL)
#define JPU__MJPEG_HUFF_ADDR_REG_4__NUM  0x1

#define JPU__MJPEG_HUFF_ADDR_REG_4__MJPEG_HUFF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_HUFF_ADDR_REG_4__MJPEG_HUFF_DST_ADDR_REG__SHIFT    10
#define JPU__MJPEG_HUFF_ADDR_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_HUFF_ADDR_REG_4__MJPEG_HUFF_BASE_ADDR_REG__MASK    0x000003ff
#define JPU__MJPEG_HUFF_ADDR_REG_4__MJPEG_HUFF_DST_ADDR_REG__MASK    0x00000c00
#define JPU__MJPEG_HUFF_ADDR_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_HUFF_ADDR_REG_4__MJPEG_HUFF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_4__MJPEG_HUFF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_HUFF_ADDR_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_HUFF_DATA_REG_4
// Huffman table data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_huff_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_HUFF_DATA_REG_4__ACC_T;

#define JPU__MJPEG_HUFF_DATA_REG_4__ADDR (JPU__BASE_ADDR + 0x00000988ULL)
#define JPU__MJPEG_HUFF_DATA_REG_4__NUM  0x1

#define JPU__MJPEG_HUFF_DATA_REG_4__MJPEG_HUFF_DATA_REG__SHIFT    0

#define JPU__MJPEG_HUFF_DATA_REG_4__MJPEG_HUFF_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_HUFF_DATA_REG_4__MJPEG_HUFF_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_CTRL_REG_4
// Quantization matrix control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_mode_reg : 1;
        unsigned mjpeg_qmat_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_qmat_ctrl_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_QMAT_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x00000990ULL)
#define JPU__MJPEG_QMAT_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_MODE_REG__SHIFT    0
#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_AUTO_REG__SHIFT    1
#define JPU__MJPEG_QMAT_CTRL_REG_4__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_CTRL_REG__SHIFT    6
#define JPU__MJPEG_QMAT_CTRL_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_QMAT_CTRL_REG_4__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_CTRL_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_CTRL_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_4__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_4__MJPEG_QMAT_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_CTRL_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_ADDR_REG_4
// Quantization matrix address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_base_addr_reg : 6;
        unsigned mjpeg_qmat_dst_addr_reg : 2;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_ADDR_REG_4__ACC_T;

#define JPU__MJPEG_QMAT_ADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000994ULL)
#define JPU__MJPEG_QMAT_ADDR_REG_4__NUM  0x1

#define JPU__MJPEG_QMAT_ADDR_REG_4__MJPEG_QMAT_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_QMAT_ADDR_REG_4__MJPEG_QMAT_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_QMAT_ADDR_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_QMAT_ADDR_REG_4__MJPEG_QMAT_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_QMAT_ADDR_REG_4__MJPEG_QMAT_DST_ADDR_REG__MASK    0x000000c0
#define JPU__MJPEG_QMAT_ADDR_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_QMAT_ADDR_REG_4__MJPEG_QMAT_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_4__MJPEG_QMAT_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_QMAT_ADDR_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_QMAT_DATA_REG_4
// Quantization matrix data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_qmat_data_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_QMAT_DATA_REG_4__ACC_T;

#define JPU__MJPEG_QMAT_DATA_REG_4__ADDR (JPU__BASE_ADDR + 0x00000998ULL)
#define JPU__MJPEG_QMAT_DATA_REG_4__NUM  0x1

#define JPU__MJPEG_QMAT_DATA_REG_4__MJPEG_QMAT_DATA_REG__SHIFT    0

#define JPU__MJPEG_QMAT_DATA_REG_4__MJPEG_QMAT_DATA_REG__MASK    0xffffffff

#define JPU__MJPEG_QMAT_DATA_REG_4__MJPEG_QMAT_DATA_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_CTRL_REG_4
// Coefficient memory control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_mode_reg : 1;
        unsigned mjpeg_coef_auto_reg : 1;
        unsigned rsvd_2_5 : 4;
        unsigned mjpeg_coef_mem_dst_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_COEF_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x000009A0ULL)
#define JPU__MJPEG_COEF_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_MODE_REG__SHIFT    0
#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_AUTO_REG__SHIFT    1
#define JPU__MJPEG_COEF_CTRL_REG_4__RSVD_2_5__SHIFT    2
#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_MEM_DST_REG__SHIFT    6
#define JPU__MJPEG_COEF_CTRL_REG_4__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_MODE_REG__MASK    0x00000001
#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_AUTO_REG__MASK    0x00000002
#define JPU__MJPEG_COEF_CTRL_REG_4__RSVD_2_5__MASK    0x0000003c
#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_MEM_DST_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_CTRL_REG_4__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_MODE_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_AUTO_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_4__RSVD_2_5__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_4__MJPEG_COEF_MEM_DST_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_CTRL_REG_4__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_ADDR_REG_4
// Coefficient memory address register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_base_addr_reg : 6;
        unsigned mjpeg_coef_dst_addr_reg : 3;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_COEF_ADDR_REG_4__ACC_T;

#define JPU__MJPEG_COEF_ADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x000009A4ULL)
#define JPU__MJPEG_COEF_ADDR_REG_4__NUM  0x1

#define JPU__MJPEG_COEF_ADDR_REG_4__MJPEG_COEF_BASE_ADDR_REG__SHIFT    0
#define JPU__MJPEG_COEF_ADDR_REG_4__MJPEG_COEF_DST_ADDR_REG__SHIFT    6
#define JPU__MJPEG_COEF_ADDR_REG_4__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_COEF_ADDR_REG_4__MJPEG_COEF_BASE_ADDR_REG__MASK    0x0000003f
#define JPU__MJPEG_COEF_ADDR_REG_4__MJPEG_COEF_DST_ADDR_REG__MASK    0x000001c0
#define JPU__MJPEG_COEF_ADDR_REG_4__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_COEF_ADDR_REG_4__MJPEG_COEF_BASE_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_4__MJPEG_COEF_DST_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_ADDR_REG_4__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_COEF_DATA_REG_4
// Coefficient memory data register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_coef_data_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_COEF_DATA_REG_4__ACC_T;

#define JPU__MJPEG_COEF_DATA_REG_4__ADDR (JPU__BASE_ADDR + 0x000009A8ULL)
#define JPU__MJPEG_COEF_DATA_REG_4__NUM  0x1

#define JPU__MJPEG_COEF_DATA_REG_4__MJPEG_COEF_DATA_REG__SHIFT    0
#define JPU__MJPEG_COEF_DATA_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_COEF_DATA_REG_4__MJPEG_COEF_DATA_REG__MASK    0x00000fff
#define JPU__MJPEG_COEF_DATA_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_COEF_DATA_REG_4__MJPEG_COEF_DATA_REG__POR_VALUE    0x0
#define JPU__MJPEG_COEF_DATA_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INTERVAL_REG_4
// Restart interval register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_intval_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_RST_INTERVAL_REG_4__ACC_T;

#define JPU__MJPEG_RST_INTERVAL_REG_4__ADDR (JPU__BASE_ADDR + 0x000009B0ULL)
#define JPU__MJPEG_RST_INTERVAL_REG_4__NUM  0x1

#define JPU__MJPEG_RST_INTERVAL_REG_4__MJPEG_RST_INTVAL_REG__SHIFT    0

#define JPU__MJPEG_RST_INTERVAL_REG_4__MJPEG_RST_INTVAL_REG__MASK    0xffffffff

#define JPU__MJPEG_RST_INTERVAL_REG_4__MJPEG_RST_INTVAL_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_INDEX_REG_4
// RST index register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_index_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_INDEX_REG_4__ACC_T;

#define JPU__MJPEG_RST_INDEX_REG_4__ADDR (JPU__BASE_ADDR + 0x000009B4ULL)
#define JPU__MJPEG_RST_INDEX_REG_4__NUM  0x1

#define JPU__MJPEG_RST_INDEX_REG_4__MJPEG_RST_INDEX_REG__SHIFT    0
#define JPU__MJPEG_RST_INDEX_REG_4__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_INDEX_REG_4__MJPEG_RST_INDEX_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_INDEX_REG_4__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_INDEX_REG_4__MJPEG_RST_INDEX_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_INDEX_REG_4__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_RST_COUNT_REG_4
// RST count register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_rst_count_reg : 26;
        unsigned rsvd_26_31 : 6;
    };
    unsigned reg;
} JPU__MJPEG_RST_COUNT_REG_4__ACC_T;

#define JPU__MJPEG_RST_COUNT_REG_4__ADDR (JPU__BASE_ADDR + 0x000009B8ULL)
#define JPU__MJPEG_RST_COUNT_REG_4__NUM  0x1

#define JPU__MJPEG_RST_COUNT_REG_4__MJPEG_RST_COUNT_REG__SHIFT    0
#define JPU__MJPEG_RST_COUNT_REG_4__RSVD_26_31__SHIFT    26

#define JPU__MJPEG_RST_COUNT_REG_4__MJPEG_RST_COUNT_REG__MASK    0x03ffffff
#define JPU__MJPEG_RST_COUNT_REG_4__RSVD_26_31__MASK    0xfc000000

#define JPU__MJPEG_RST_COUNT_REG_4__MJPEG_RST_COUNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_RST_COUNT_REG_4__RSVD_26_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_INTR_MASK_REG_4
// Interrupt mask register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_intr_mask_done : 1;
        unsigned mjpeg_intr_mask_error : 1;
        unsigned mjpeg_intr_mask_bbc : 1;
        unsigned mjpeg_intr_mask_overflow : 1;
        unsigned rsvd_4_7 : 4;
        unsigned mjpeg_intr_mask_stop : 1;
        unsigned mjpeg_intr_mask_slice_done : 1;
        unsigned rsvd_10_31 : 22;
    };
    unsigned reg;
} JPU__MJPEG_INTR_MASK_REG_4__ACC_T;

#define JPU__MJPEG_INTR_MASK_REG_4__ADDR (JPU__BASE_ADDR + 0x000009C0ULL)
#define JPU__MJPEG_INTR_MASK_REG_4__NUM  0x1

#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_DONE__SHIFT    0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_ERROR__SHIFT    1
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_BBC__SHIFT    2
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_OVERFLOW__SHIFT    3
#define JPU__MJPEG_INTR_MASK_REG_4__RSVD_4_7__SHIFT    4
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_STOP__SHIFT    8
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_SLICE_DONE__SHIFT    9
#define JPU__MJPEG_INTR_MASK_REG_4__RSVD_10_31__SHIFT    10

#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_DONE__MASK    0x00000001
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_ERROR__MASK    0x00000002
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_BBC__MASK    0x00000004
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_OVERFLOW__MASK    0x00000008
#define JPU__MJPEG_INTR_MASK_REG_4__RSVD_4_7__MASK    0x000000f0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_STOP__MASK    0x00000100
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_SLICE_DONE__MASK    0x00000200
#define JPU__MJPEG_INTR_MASK_REG_4__RSVD_10_31__MASK    0xfffffc00

#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_ERROR__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_BBC__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_OVERFLOW__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__RSVD_4_7__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_STOP__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__MJPEG_INTR_MASK_SLICE_DONE__POR_VALUE    0x0
#define JPU__MJPEG_INTR_MASK_REG_4__RSVD_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_CYCLE_INFO_REG_4
// Cycle information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_cycle_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_CYCLE_INFO_REG_4__ACC_T;

#define JPU__MJPEG_CYCLE_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x000009C8ULL)
#define JPU__MJPEG_CYCLE_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_CYCLE_INFO_REG_4__MJPEG_CYCLE_INFO_REG__SHIFT    0

#define JPU__MJPEG_CYCLE_INFO_REG_4__MJPEG_CYCLE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_CYCLE_INFO_REG_4__MJPEG_CYCLE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_Y_REG_4
// DC predictor of component 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_y_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_Y_REG_4__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__ADDR (JPU__BASE_ADDR + 0x000009F0ULL)
#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__MJPEG_DPCM_DIFF_Y_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__MJPEG_DPCM_DIFF_Y_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__MJPEG_DPCM_DIFF_Y_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_Y_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CB_REG_4
// DC predictor of component 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cb_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CB_REG_4__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__ADDR (JPU__BASE_ADDR + 0x000009F4ULL)
#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__MJPEG_DPCM_DIFF_CB_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__MJPEG_DPCM_DIFF_CB_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__MJPEG_DPCM_DIFF_CB_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CB_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_DPCM_DIFF_CR_REG_4
// DC predictor of component 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_dpcm_diff_cr_reg : 12;
        unsigned rsvd_12_31 : 20;
    };
    unsigned reg;
} JPU__MJPEG_DPCM_DIFF_CR_REG_4__ACC_T;

#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__ADDR (JPU__BASE_ADDR + 0x000009F8ULL)
#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__NUM  0x1

#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__MJPEG_DPCM_DIFF_CR_REG__SHIFT    0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__RSVD_12_31__SHIFT    12

#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__MJPEG_DPCM_DIFF_CR_REG__MASK    0x00000fff
#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__RSVD_12_31__MASK    0xfffff000

#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__MJPEG_DPCM_DIFF_CR_REG__POR_VALUE    0x0
#define JPU__MJPEG_DPCM_DIFF_CR_REG_4__RSVD_12_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_VERSION_INFO_REG_4
// Version information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_version_code : 24;
        unsigned mjpeg_product_number : 4;
        unsigned mjpeg_product_12bit : 1;
        unsigned rsvd_29_31 : 3;
    };
    unsigned reg;
} JPU__MJPEG_VERSION_INFO_REG_4__ACC_T;

#define JPU__MJPEG_VERSION_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x000009FCULL)
#define JPU__MJPEG_VERSION_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_VERSION_CODE__SHIFT    0
#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_PRODUCT_NUMBER__SHIFT    24
#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_PRODUCT_12BIT__SHIFT    28
#define JPU__MJPEG_VERSION_INFO_REG_4__RSVD_29_31__SHIFT    29

#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_VERSION_CODE__MASK    0x00ffffff
#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_PRODUCT_NUMBER__MASK    0x0f000000
#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_PRODUCT_12BIT__MASK    0x10000000
#define JPU__MJPEG_VERSION_INFO_REG_4__RSVD_29_31__MASK    0xe0000000

#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_VERSION_CODE__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_PRODUCT_NUMBER__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_4__MJPEG_PRODUCT_12BIT__POR_VALUE    0x0
#define JPU__MJPEG_VERSION_INFO_REG_4__RSVD_29_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_CTRL_REG_4
// GBU control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsvd_0_0 : 1;
        unsigned mjpeg_gbu_ctrl_reg_1 : 1;
        unsigned mjpeg_gbu_ctrl_reg_2 : 1;
        unsigned mjpeg_gbu_ctrl_reg_3 : 1;
        unsigned rsvd_4_31 : 28;
    };
    unsigned reg;
} JPU__MJPEG_GBU_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_GBU_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A00ULL)
#define JPU__MJPEG_GBU_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_CTRL_REG_4__RSVD_0_0__SHIFT    0
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_2__SHIFT    2
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_3__SHIFT    3
#define JPU__MJPEG_GBU_CTRL_REG_4__RSVD_4_31__SHIFT    4

#define JPU__MJPEG_GBU_CTRL_REG_4__RSVD_0_0__MASK    0x00000001
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_1__MASK    0x00000002
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_2__MASK    0x00000004
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_3__MASK    0x00000008
#define JPU__MJPEG_GBU_CTRL_REG_4__RSVD_4_31__MASK    0xfffffff0

#define JPU__MJPEG_GBU_CTRL_REG_4__RSVD_0_0__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_2__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_4__MJPEG_GBU_CTRL_REG_3__POR_VALUE    0x0
#define JPU__MJPEG_GBU_CTRL_REG_4__RSVD_4_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BT_PTR_REG_4
// Current bit pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bt_ptr_reg : 6;
        unsigned rsvd_6_31 : 26;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BT_PTR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_BT_PTR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A10ULL)
#define JPU__MJPEG_GBU_BT_PTR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_BT_PTR_REG_4__MJPEG_GBU_BT_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BT_PTR_REG_4__RSVD_6_31__SHIFT    6

#define JPU__MJPEG_GBU_BT_PTR_REG_4__MJPEG_GBU_BT_PTR_REG__MASK    0x0000003f
#define JPU__MJPEG_GBU_BT_PTR_REG_4__RSVD_6_31__MASK    0xffffffc0

#define JPU__MJPEG_GBU_BT_PTR_REG_4__MJPEG_GBU_BT_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BT_PTR_REG_4__RSVD_6_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_WD_PTR_REG_4
// Current word pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_wd_ptr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_WD_PTR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_WD_PTR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A14ULL)
#define JPU__MJPEG_GBU_WD_PTR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_WD_PTR_REG_4__MJPEG_GBU_WD_PTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_WD_PTR_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_WD_PTR_REG_4__MJPEG_GBU_WD_PTR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_WD_PTR_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_WD_PTR_REG_4__MJPEG_GBU_WD_PTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_WD_PTR_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_REG_4
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_REG_4__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A18ULL)
#define JPU__MJPEG_GBU_TT_CNT_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_REG_4__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_REG_4__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_REG_4__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_TT_CNT_P4_REG_4
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_tt_cnt_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_TT_CNT_P4_REG_4__ACC_T;

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A1CULL)
#define JPU__MJPEG_GBU_TT_CNT_P4_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_4__MJPEG_GBU_TT_CNT_REG__SHIFT    0

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_4__MJPEG_GBU_TT_CNT_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_TT_CNT_P4_REG_4__MJPEG_GBU_TT_CNT_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_08_REG_4
// Put 8-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_08_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_08_REG_4__ACC_T;

#define JPU__MJPEG_GBU_PBIT_08_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A20ULL)
#define JPU__MJPEG_GBU_PBIT_08_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_08_REG_4__MJPEG_GBU_PBIT_08_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_08_REG_4__MJPEG_GBU_PBIT_08_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_08_REG_4__MJPEG_GBU_PBIT_08_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_16_REG_4
// Put 16-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_16_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_16_REG_4__ACC_T;

#define JPU__MJPEG_GBU_PBIT_16_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A24ULL)
#define JPU__MJPEG_GBU_PBIT_16_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_16_REG_4__MJPEG_GBU_PBIT_16_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_16_REG_4__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_PBIT_16_REG_4__MJPEG_GBU_PBIT_16_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_PBIT_16_REG_4__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_PBIT_16_REG_4__MJPEG_GBU_PBIT_16_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_16_REG_4__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_24_REG_4
// Put 24-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_24_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_24_REG_4__ACC_T;

#define JPU__MJPEG_GBU_PBIT_24_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A28ULL)
#define JPU__MJPEG_GBU_PBIT_24_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_24_REG_4__MJPEG_GBU_PBIT_24_REG__SHIFT    0
#define JPU__MJPEG_GBU_PBIT_24_REG_4__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_GBU_PBIT_24_REG_4__MJPEG_GBU_PBIT_24_REG__MASK    0x00ffffff
#define JPU__MJPEG_GBU_PBIT_24_REG_4__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_GBU_PBIT_24_REG_4__MJPEG_GBU_PBIT_24_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_PBIT_24_REG_4__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_PBIT_32_REG_4
// Put 32-bit data to JPEG encoder bit stream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_pbit_32_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_GBU_PBIT_32_REG_4__ACC_T;

#define JPU__MJPEG_GBU_PBIT_32_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A2CULL)
#define JPU__MJPEG_GBU_PBIT_32_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_PBIT_32_REG_4__MJPEG_GBU_PBIT_32_REG__SHIFT    0

#define JPU__MJPEG_GBU_PBIT_32_REG_4__MJPEG_GBU_PBIT_32_REG__MASK    0xffffffff

#define JPU__MJPEG_GBU_PBIT_32_REG_4__MJPEG_GBU_PBIT_32_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBSR_REG_4
// Stream start pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbsr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBSR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_BBSR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A40ULL)
#define JPU__MJPEG_GBU_BBSR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_BBSR_REG_4__MJPEG_GBU_BBSR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBSR_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBSR_REG_4__MJPEG_GBU_BBSR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBSR_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBSR_REG_4__MJPEG_GBU_BBSR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBSR_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBER_REG_4
// Stream end pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bber_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBER_REG_4__ACC_T;

#define JPU__MJPEG_GBU_BBER_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A44ULL)
#define JPU__MJPEG_GBU_BBER_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_BBER_REG_4__MJPEG_GBU_BBER_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBER_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBER_REG_4__MJPEG_GBU_BBER_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBER_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBER_REG_4__MJPEG_GBU_BBER_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBER_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBIR_REG_4
// Interrupt pointer of GRAM
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbir_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBIR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_BBIR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A48ULL)
#define JPU__MJPEG_GBU_BBIR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_BBIR_REG_4__MJPEG_GBU_BBIR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBIR_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBIR_REG_4__MJPEG_GBU_BBIR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBIR_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBIR_REG_4__MJPEG_GBU_BBIR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBIR_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BBHR_REG_4
// Halt on register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bbhr_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BBHR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_BBHR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A4CULL)
#define JPU__MJPEG_GBU_BBHR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_BBHR_REG_4__MJPEG_GBU_BBHR_REG__SHIFT    0
#define JPU__MJPEG_GBU_BBHR_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_GBU_BBHR_REG_4__MJPEG_GBU_BBHR_REG__MASK    0x000000ff
#define JPU__MJPEG_GBU_BBHR_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_GBU_BBHR_REG_4__MJPEG_GBU_BBHR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BBHR_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_BCNT_REG_4
// Total bit count
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_bcnt_reg : 16;
        unsigned rsvd_16_31 : 16;
    };
    unsigned reg;
} JPU__MJPEG_GBU_BCNT_REG_4__ACC_T;

#define JPU__MJPEG_GBU_BCNT_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A58ULL)
#define JPU__MJPEG_GBU_BCNT_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_BCNT_REG_4__MJPEG_GBU_BCNT_REG__SHIFT    0
#define JPU__MJPEG_GBU_BCNT_REG_4__RSVD_16_31__SHIFT    16

#define JPU__MJPEG_GBU_BCNT_REG_4__MJPEG_GBU_BCNT_REG__MASK    0x0000ffff
#define JPU__MJPEG_GBU_BCNT_REG_4__RSVD_16_31__MASK    0xffff0000

#define JPU__MJPEG_GBU_BCNT_REG_4__MJPEG_GBU_BCNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_BCNT_REG_4__RSVD_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_RPTR_REG_4
// Current read pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_rptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_RPTR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_FF_RPTR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A60ULL)
#define JPU__MJPEG_GBU_FF_RPTR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_FF_RPTR_REG_4__MJPEG_GBU_FF_RPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_RPTR_REG_4__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_RPTR_REG_4__MJPEG_GBU_FF_RPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_RPTR_REG_4__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_RPTR_REG_4__MJPEG_GBU_FF_RPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_RPTR_REG_4__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_GBU_FF_WPTR_REG_4
// Current write pointer of GRAM for FF emulation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_gbu_ff_wptr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_GBU_FF_WPTR_REG_4__ACC_T;

#define JPU__MJPEG_GBU_FF_WPTR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000A64ULL)
#define JPU__MJPEG_GBU_FF_WPTR_REG_4__NUM  0x1

#define JPU__MJPEG_GBU_FF_WPTR_REG_4__MJPEG_GBU_FF_WPTR_REG__SHIFT    0
#define JPU__MJPEG_GBU_FF_WPTR_REG_4__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_GBU_FF_WPTR_REG_4__MJPEG_GBU_FF_WPTR_REG__MASK    0x0000007f
#define JPU__MJPEG_GBU_FF_WPTR_REG_4__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_GBU_FF_WPTR_REG_4__MJPEG_GBU_FF_WPTR_REG__POR_VALUE    0x0
#define JPU__MJPEG_GBU_FF_WPTR_REG_4__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_ENDADDR_REG_4
// Bitstream control information
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_endaddr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_ENDADDR_REG_4__ACC_T;

#define JPU__MJPEG_BBC_ENDADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B08ULL)
#define JPU__MJPEG_BBC_ENDADDR_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_ENDADDR_REG_4__MJPEG_BBC_ENDADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_ENDADDR_REG_4__MJPEG_BBC_ENDADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_ENDADDR_REG_4__MJPEG_BBC_ENDADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_WR_PTR_REG_4
// Bitstream write pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_wr_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_WR_PTR_REG_4__ACC_T;

#define JPU__MJPEG_BBC_WR_PTR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B0CULL)
#define JPU__MJPEG_BBC_WR_PTR_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_WR_PTR_REG_4__MJPEG_BBC_WR_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_WR_PTR_REG_4__MJPEG_BBC_WR_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_WR_PTR_REG_4__MJPEG_BBC_WR_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_RD_PTR_REG_4
// Bitstream read pointer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_rd_ptr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_RD_PTR_REG_4__ACC_T;

#define JPU__MJPEG_BBC_RD_PTR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B10ULL)
#define JPU__MJPEG_BBC_RD_PTR_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_RD_PTR_REG_4__MJPEG_BBC_RD_PTR_REG__SHIFT    0

#define JPU__MJPEG_BBC_RD_PTR_REG_4__MJPEG_BBC_RD_PTR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_RD_PTR_REG_4__MJPEG_BBC_RD_PTR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_EXT_ADDR_REG_4
// Start address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ext_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_EXT_ADDR_REG_4__ACC_T;

#define JPU__MJPEG_BBC_EXT_ADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B14ULL)
#define JPU__MJPEG_BBC_EXT_ADDR_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_EXT_ADDR_REG_4__MJPEG_BBC_EXT_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_EXT_ADDR_REG_4__MJPEG_BBC_EXT_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_EXT_ADDR_REG_4__MJPEG_BBC_EXT_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_INT_ADDR_REG_4
// Start address of internal bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_int_addr_reg : 7;
        unsigned rsvd_7_31 : 25;
    };
    unsigned reg;
} JPU__MJPEG_BBC_INT_ADDR_REG_4__ACC_T;

#define JPU__MJPEG_BBC_INT_ADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B18ULL)
#define JPU__MJPEG_BBC_INT_ADDR_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_INT_ADDR_REG_4__MJPEG_BBC_INT_ADDR_REG__SHIFT    0
#define JPU__MJPEG_BBC_INT_ADDR_REG_4__RSVD_7_31__SHIFT    7

#define JPU__MJPEG_BBC_INT_ADDR_REG_4__MJPEG_BBC_INT_ADDR_REG__MASK    0x0000007f
#define JPU__MJPEG_BBC_INT_ADDR_REG_4__RSVD_7_31__MASK    0xffffff80

#define JPU__MJPEG_BBC_INT_ADDR_REG_4__MJPEG_BBC_INT_ADDR_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_INT_ADDR_REG_4__RSVD_7_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_DATA_CNT_REG_4
// Data transfer size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_data_cnt_reg : 8;
        unsigned rsvd_8_31 : 24;
    };
    unsigned reg;
} JPU__MJPEG_BBC_DATA_CNT_REG_4__ACC_T;

#define JPU__MJPEG_BBC_DATA_CNT_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B1CULL)
#define JPU__MJPEG_BBC_DATA_CNT_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_DATA_CNT_REG_4__MJPEG_BBC_DATA_CNT_REG__SHIFT    0
#define JPU__MJPEG_BBC_DATA_CNT_REG_4__RSVD_8_31__SHIFT    8

#define JPU__MJPEG_BBC_DATA_CNT_REG_4__MJPEG_BBC_DATA_CNT_REG__MASK    0x000000ff
#define JPU__MJPEG_BBC_DATA_CNT_REG_4__RSVD_8_31__MASK    0xffffff00

#define JPU__MJPEG_BBC_DATA_CNT_REG_4__MJPEG_BBC_DATA_CNT_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_DATA_CNT_REG_4__RSVD_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_COMMAND_REG_4
// Bistream command register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_command_reg_0 : 1;
        unsigned mjpeg_bbc_command_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_COMMAND_REG_4__ACC_T;

#define JPU__MJPEG_BBC_COMMAND_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B20ULL)
#define JPU__MJPEG_BBC_COMMAND_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_COMMAND_REG_4__MJPEG_BBC_COMMAND_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_COMMAND_REG_4__MJPEG_BBC_COMMAND_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_COMMAND_REG_4__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_COMMAND_REG_4__MJPEG_BBC_COMMAND_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_COMMAND_REG_4__MJPEG_BBC_COMMAND_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_COMMAND_REG_4__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_COMMAND_REG_4__MJPEG_BBC_COMMAND_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_4__MJPEG_BBC_COMMAND_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_COMMAND_REG_4__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BUSY_REG_4
// BBC block busy indicator
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_busy_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BUSY_REG_4__ACC_T;

#define JPU__MJPEG_BBC_BUSY_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B24ULL)
#define JPU__MJPEG_BBC_BUSY_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_BUSY_REG_4__MJPEG_BBC_BUSY_REG__SHIFT    0
#define JPU__MJPEG_BBC_BUSY_REG_4__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_BUSY_REG_4__MJPEG_BBC_BUSY_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_BUSY_REG_4__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_BUSY_REG_4__MJPEG_BBC_BUSY_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_BUSY_REG_4__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CTRL_REG_4
// BBC control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_ctrl_reg_0 : 1;
        unsigned mjpeg_bbc_ctrl_reg_1 : 2;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_BBC_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B28ULL)
#define JPU__MJPEG_BBC_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_CTRL_REG_4__MJPEG_BBC_CTRL_REG_0__SHIFT    0
#define JPU__MJPEG_BBC_CTRL_REG_4__MJPEG_BBC_CTRL_REG_1__SHIFT    1
#define JPU__MJPEG_BBC_CTRL_REG_4__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_BBC_CTRL_REG_4__MJPEG_BBC_CTRL_REG_0__MASK    0x00000001
#define JPU__MJPEG_BBC_CTRL_REG_4__MJPEG_BBC_CTRL_REG_1__MASK    0x00000006
#define JPU__MJPEG_BBC_CTRL_REG_4__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_BBC_CTRL_REG_4__MJPEG_BBC_CTRL_REG_0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_4__MJPEG_BBC_CTRL_REG_1__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CTRL_REG_4__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_CUR_POS_REG_4
// Current position of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_cur_pos_reg : 24;
        unsigned rsvd_24_31 : 8;
    };
    unsigned reg;
} JPU__MJPEG_BBC_CUR_POS_REG_4__ACC_T;

#define JPU__MJPEG_BBC_CUR_POS_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B2CULL)
#define JPU__MJPEG_BBC_CUR_POS_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_CUR_POS_REG_4__MJPEG_BBC_CUR_POS_REG__SHIFT    0
#define JPU__MJPEG_BBC_CUR_POS_REG_4__RSVD_24_31__SHIFT    24

#define JPU__MJPEG_BBC_CUR_POS_REG_4__MJPEG_BBC_CUR_POS_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_CUR_POS_REG_4__RSVD_24_31__MASK    0xff000000

#define JPU__MJPEG_BBC_CUR_POS_REG_4__MJPEG_BBC_CUR_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_CUR_POS_REG_4__RSVD_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_BAS_ADDR_REG_4
// Base address of external bitstream buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_bas_addr_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_BBC_BAS_ADDR_REG_4__ACC_T;

#define JPU__MJPEG_BBC_BAS_ADDR_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B30ULL)
#define JPU__MJPEG_BBC_BAS_ADDR_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_BAS_ADDR_REG_4__MJPEG_BBC_BAS_ADDR_REG__SHIFT    0

#define JPU__MJPEG_BBC_BAS_ADDR_REG_4__MJPEG_BBC_BAS_ADDR_REG__MASK    0xffffffff

#define JPU__MJPEG_BBC_BAS_ADDR_REG_4__MJPEG_BBC_BAS_ADDR_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_STRM_CTRL_REG_4
// Bitstream control information (decoder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_strm_ctrl_reg : 24;
        unsigned rsvd_24_27 : 4;
        unsigned mjpeg_bbc_strm_ctrl_reg0 : 1;
        unsigned rsvd_29_30 : 2;
        unsigned mjpeg_bbc_strm_ctrl_reg1 : 1;
    };
    unsigned reg;
} JPU__MJPEG_BBC_STRM_CTRL_REG_4__ACC_T;

#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B34ULL)
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG__SHIFT    0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__RSVD_24_27__SHIFT    24
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG0__SHIFT    28
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__RSVD_29_30__SHIFT    29
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG1__SHIFT    31

#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG__MASK    0x00ffffff
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__RSVD_24_27__MASK    0x0f000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG0__MASK    0x10000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__RSVD_29_30__MASK    0x60000000
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG1__MASK    0x80000000

#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__RSVD_24_27__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG0__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__RSVD_29_30__POR_VALUE    0x0
#define JPU__MJPEG_BBC_STRM_CTRL_REG_4__MJPEG_BBC_STRM_CTRL_REG1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_BBC_FLUSH_CMD_REG_4
// Flush end command for internal bitstream buffer (en-
// coder only)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_bbc_flush_cmd_reg : 1;
        unsigned rsvd_1_31 : 31;
    };
    unsigned reg;
} JPU__MJPEG_BBC_FLUSH_CMD_REG_4__ACC_T;

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B38ULL)
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__NUM  0x1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__MJPEG_BBC_FLUSH_CMD_REG__SHIFT    0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__RSVD_1_31__SHIFT    1

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__MJPEG_BBC_FLUSH_CMD_REG__MASK    0x00000001
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__RSVD_1_31__MASK    0xfffffffe

#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__MJPEG_BBC_FLUSH_CMD_REG__POR_VALUE    0x0
#define JPU__MJPEG_BBC_FLUSH_CMD_REG_4__RSVD_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_INFO_REG_4
// Slice information register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_info_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_INFO_REG_4__ACC_T;

#define JPU__MJPEG_SLICE_INFO_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B40ULL)
#define JPU__MJPEG_SLICE_INFO_REG_4__NUM  0x1

#define JPU__MJPEG_SLICE_INFO_REG_4__MJPEG_SLICE_INFO_REG__SHIFT    0

#define JPU__MJPEG_SLICE_INFO_REG_4__MJPEG_SLICE_INFO_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_INFO_REG_4__MJPEG_SLICE_INFO_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_ENC_POS_REG_4
// Encoded slice position register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_enc_pos_reg : 32;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_ENC_POS_REG_4__ACC_T;

#define JPU__MJPEG_SLICE_ENC_POS_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B44ULL)
#define JPU__MJPEG_SLICE_ENC_POS_REG_4__NUM  0x1

#define JPU__MJPEG_SLICE_ENC_POS_REG_4__MJPEG_SLICE_ENC_POS_REG__SHIFT    0

#define JPU__MJPEG_SLICE_ENC_POS_REG_4__MJPEG_SLICE_ENC_POS_REG__MASK    0xffffffff

#define JPU__MJPEG_SLICE_ENC_POS_REG_4__MJPEG_SLICE_ENC_POS_REG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_SLICE_DPB_POS_REG_4
// Number of slices available in DPB
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_slice_dpb_pos_reg : 9;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_SLICE_DPB_POS_REG_4__ACC_T;

#define JPU__MJPEG_SLICE_DPB_POS_REG_4__ADDR (JPU__BASE_ADDR + 0x00000B48ULL)
#define JPU__MJPEG_SLICE_DPB_POS_REG_4__NUM  0x1

#define JPU__MJPEG_SLICE_DPB_POS_REG_4__MJPEG_SLICE_DPB_POS_REG__SHIFT    0
#define JPU__MJPEG_SLICE_DPB_POS_REG_4__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_SLICE_DPB_POS_REG_4__MJPEG_SLICE_DPB_POS_REG__MASK    0x000001ff
#define JPU__MJPEG_SLICE_DPB_POS_REG_4__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_SLICE_DPB_POS_REG_4__MJPEG_SLICE_DPB_POS_REG__POR_VALUE    0x0
#define JPU__MJPEG_SLICE_DPB_POS_REG_4__RSVD_9_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_INST_CTRL_START_REG
// Instance controller start/stop register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_inst_ctrl_start : 1;
        unsigned mjpeg_inst_ctrl_pause : 1;
        unsigned mjpeg_inst_ctrl_init : 1;
        unsigned rsvd_3_31 : 29;
    };
    unsigned reg;
} JPU__MJPEG_INST_CTRL_START_REG__ACC_T;

#define JPU__MJPEG_INST_CTRL_START_REG__ADDR (JPU__BASE_ADDR + 0x00000C00ULL)
#define JPU__MJPEG_INST_CTRL_START_REG__NUM  0x1

#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_START__SHIFT    0
#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_PAUSE__SHIFT    1
#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_INIT__SHIFT    2
#define JPU__MJPEG_INST_CTRL_START_REG__RSVD_3_31__SHIFT    3

#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_START__MASK    0x00000001
#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_PAUSE__MASK    0x00000002
#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_INIT__MASK    0x00000004
#define JPU__MJPEG_INST_CTRL_START_REG__RSVD_3_31__MASK    0xfffffff8

#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_START__POR_VALUE    0x0
#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_PAUSE__POR_VALUE    0x0
#define JPU__MJPEG_INST_CTRL_START_REG__MJPEG_INST_CTRL_INIT__POR_VALUE    0x0
#define JPU__MJPEG_INST_CTRL_START_REG__RSVD_3_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MJPEG_INST_CTRL_STATUS_REG
// Instance controller status(interrupt) registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mjpeg_inst_ctrl_interrupt : 4;
        unsigned mjpeg_inst_ctrl_status : 5;
        unsigned rsvd_9_31 : 23;
    };
    unsigned reg;
} JPU__MJPEG_INST_CTRL_STATUS_REG__ACC_T;

#define JPU__MJPEG_INST_CTRL_STATUS_REG__ADDR (JPU__BASE_ADDR + 0x00000C04ULL)
#define JPU__MJPEG_INST_CTRL_STATUS_REG__NUM  0x1

#define JPU__MJPEG_INST_CTRL_STATUS_REG__MJPEG_INST_CTRL_INTERRUPT__SHIFT    0
#define JPU__MJPEG_INST_CTRL_STATUS_REG__MJPEG_INST_CTRL_STATUS__SHIFT    4
#define JPU__MJPEG_INST_CTRL_STATUS_REG__RSVD_9_31__SHIFT    9

#define JPU__MJPEG_INST_CTRL_STATUS_REG__MJPEG_INST_CTRL_INTERRUPT__MASK    0x0000000f
#define JPU__MJPEG_INST_CTRL_STATUS_REG__MJPEG_INST_CTRL_STATUS__MASK    0x000001f0
#define JPU__MJPEG_INST_CTRL_STATUS_REG__RSVD_9_31__MASK    0xfffffe00

#define JPU__MJPEG_INST_CTRL_STATUS_REG__MJPEG_INST_CTRL_INTERRUPT__POR_VALUE    0x0
#define JPU__MJPEG_INST_CTRL_STATUS_REG__MJPEG_INST_CTRL_STATUS__POR_VALUE    0x0
#define JPU__MJPEG_INST_CTRL_STATUS_REG__RSVD_9_31__POR_VALUE    0x0



#define HARDNPU__BASE_ADDR 0x68F00000ULL

///////////////////////////////////////////////////////
// Register: Soft_reset
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned soft_reset : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__SOFT_RESET__ACC_T;

#define HARDNPU__SOFT_RESET__ADDR (HARDNPU__BASE_ADDR + 0x0ULL)
#define HARDNPU__SOFT_RESET__NUM  0x1

#define HARDNPU__SOFT_RESET__SOFT_RESET__SHIFT    0
#define HARDNPU__SOFT_RESET__RSDV_1_31__SHIFT    1

#define HARDNPU__SOFT_RESET__SOFT_RESET__MASK    0x00000001
#define HARDNPU__SOFT_RESET__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__SOFT_RESET__SOFT_RESET__POR_VALUE    0x0
#define HARDNPU__SOFT_RESET__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Filter_size
// filter size,include run stride
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned filter_h : 3;
        unsigned filter_w : 3;
        unsigned filter_stride : 3;
        unsigned filter_ic : 11;
        unsigned filter_oc : 11;
        unsigned rsdv_31_31 : 1;
    };
    unsigned reg;
} HARDNPU__FILTER_SIZE__ACC_T;

#define HARDNPU__FILTER_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x4ULL)
#define HARDNPU__FILTER_SIZE__NUM  0x1

#define HARDNPU__FILTER_SIZE__FILTER_H__SHIFT    0
#define HARDNPU__FILTER_SIZE__FILTER_W__SHIFT    3
#define HARDNPU__FILTER_SIZE__FILTER_STRIDE__SHIFT    6
#define HARDNPU__FILTER_SIZE__FILTER_IC__SHIFT    9
#define HARDNPU__FILTER_SIZE__FILTER_OC__SHIFT    20
#define HARDNPU__FILTER_SIZE__RSDV_31_31__SHIFT    31

#define HARDNPU__FILTER_SIZE__FILTER_H__MASK    0x00000007
#define HARDNPU__FILTER_SIZE__FILTER_W__MASK    0x00000038
#define HARDNPU__FILTER_SIZE__FILTER_STRIDE__MASK    0x000001c0
#define HARDNPU__FILTER_SIZE__FILTER_IC__MASK    0x000ffe00
#define HARDNPU__FILTER_SIZE__FILTER_OC__MASK    0x7ff00000
#define HARDNPU__FILTER_SIZE__RSDV_31_31__MASK    0x80000000

#define HARDNPU__FILTER_SIZE__FILTER_H__POR_VALUE    0x0
#define HARDNPU__FILTER_SIZE__FILTER_W__POR_VALUE    0x0
#define HARDNPU__FILTER_SIZE__FILTER_STRIDE__POR_VALUE    0x0
#define HARDNPU__FILTER_SIZE__FILTER_IC__POR_VALUE    0x0
#define HARDNPU__FILTER_SIZE__FILTER_OC__POR_VALUE    0x0
#define HARDNPU__FILTER_SIZE__RSDV_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Kernal_size
// pre filter total size:HxWxC
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned kernal_size : 17;
        unsigned rsdv_17_31 : 15;
    };
    unsigned reg;
} HARDNPU__KERNAL_SIZE__ACC_T;

#define HARDNPU__KERNAL_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x8ULL)
#define HARDNPU__KERNAL_SIZE__NUM  0x1

#define HARDNPU__KERNAL_SIZE__KERNAL_SIZE__SHIFT    0
#define HARDNPU__KERNAL_SIZE__RSDV_17_31__SHIFT    17

#define HARDNPU__KERNAL_SIZE__KERNAL_SIZE__MASK    0x0001ffff
#define HARDNPU__KERNAL_SIZE__RSDV_17_31__MASK    0xfffe0000

#define HARDNPU__KERNAL_SIZE__KERNAL_SIZE__POR_VALUE    0x0
#define HARDNPU__KERNAL_SIZE__RSDV_17_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FM_size
// Feature Map size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fm_w : 10;
        unsigned fm_h : 10;
        unsigned fm_c : 11;
        unsigned rsdv_31_31 : 1;
    };
    unsigned reg;
} HARDNPU__FM_SIZE__ACC_T;

#define HARDNPU__FM_SIZE__ADDR (HARDNPU__BASE_ADDR + 0xCULL)
#define HARDNPU__FM_SIZE__NUM  0x1

#define HARDNPU__FM_SIZE__FM_W__SHIFT    0
#define HARDNPU__FM_SIZE__FM_H__SHIFT    10
#define HARDNPU__FM_SIZE__FM_C__SHIFT    20
#define HARDNPU__FM_SIZE__RSDV_31_31__SHIFT    31

#define HARDNPU__FM_SIZE__FM_W__MASK    0x000003ff
#define HARDNPU__FM_SIZE__FM_H__MASK    0x000ffc00
#define HARDNPU__FM_SIZE__FM_C__MASK    0x7ff00000
#define HARDNPU__FM_SIZE__RSDV_31_31__MASK    0x80000000

#define HARDNPU__FM_SIZE__FM_W__POR_VALUE    0x0
#define HARDNPU__FM_SIZE__FM_H__POR_VALUE    0x0
#define HARDNPU__FM_SIZE__FM_C__POR_VALUE    0x0
#define HARDNPU__FM_SIZE__RSDV_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FM_plane
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fm_plane : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__FM_PLANE__ACC_T;

#define HARDNPU__FM_PLANE__ADDR (HARDNPU__BASE_ADDR + 0x10ULL)
#define HARDNPU__FM_PLANE__NUM  0x1

#define HARDNPU__FM_PLANE__FM_PLANE__SHIFT    0
#define HARDNPU__FM_PLANE__RSDV_20_31__SHIFT    20

#define HARDNPU__FM_PLANE__FM_PLANE__MASK    0x000fffff
#define HARDNPU__FM_PLANE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__FM_PLANE__FM_PLANE__POR_VALUE    0x0
#define HARDNPU__FM_PLANE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Grid_pad
// Grid pad info
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pad_l : 3;
        unsigned pad_r : 3;
        unsigned pad_t : 3;
        unsigned pad_b : 3;
        unsigned pad_value : 8;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__GRID_PAD__ACC_T;

#define HARDNPU__GRID_PAD__ADDR (HARDNPU__BASE_ADDR + 0x14ULL)
#define HARDNPU__GRID_PAD__NUM  0x1

#define HARDNPU__GRID_PAD__PAD_L__SHIFT    0
#define HARDNPU__GRID_PAD__PAD_R__SHIFT    3
#define HARDNPU__GRID_PAD__PAD_T__SHIFT    6
#define HARDNPU__GRID_PAD__PAD_B__SHIFT    9
#define HARDNPU__GRID_PAD__PAD_VALUE__SHIFT    12
#define HARDNPU__GRID_PAD__RSDV_20_31__SHIFT    20

#define HARDNPU__GRID_PAD__PAD_L__MASK    0x00000007
#define HARDNPU__GRID_PAD__PAD_R__MASK    0x00000038
#define HARDNPU__GRID_PAD__PAD_T__MASK    0x000001c0
#define HARDNPU__GRID_PAD__PAD_B__MASK    0x00000e00
#define HARDNPU__GRID_PAD__PAD_VALUE__MASK    0x000ff000
#define HARDNPU__GRID_PAD__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__GRID_PAD__PAD_L__POR_VALUE    0x0
#define HARDNPU__GRID_PAD__PAD_R__POR_VALUE    0x0
#define HARDNPU__GRID_PAD__PAD_T__POR_VALUE    0x0
#define HARDNPU__GRID_PAD__PAD_B__POR_VALUE    0x0
#define HARDNPU__GRID_PAD__PAD_VALUE__POR_VALUE    0x0
#define HARDNPU__GRID_PAD__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Grid_size
// grid size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned grid_h : 10;
        unsigned grid_w : 10;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__GRID_SIZE__ACC_T;

#define HARDNPU__GRID_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x18ULL)
#define HARDNPU__GRID_SIZE__NUM  0x1

#define HARDNPU__GRID_SIZE__GRID_H__SHIFT    0
#define HARDNPU__GRID_SIZE__GRID_W__SHIFT    10
#define HARDNPU__GRID_SIZE__RSDV_20_31__SHIFT    20

#define HARDNPU__GRID_SIZE__GRID_H__MASK    0x000003ff
#define HARDNPU__GRID_SIZE__GRID_W__MASK    0x000ffc00
#define HARDNPU__GRID_SIZE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__GRID_SIZE__GRID_H__POR_VALUE    0x0
#define HARDNPU__GRID_SIZE__GRID_W__POR_VALUE    0x0
#define HARDNPU__GRID_SIZE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Grid_plane
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned grid_plane : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__GRID_PLANE__ACC_T;

#define HARDNPU__GRID_PLANE__ADDR (HARDNPU__BASE_ADDR + 0x1CULL)
#define HARDNPU__GRID_PLANE__NUM  0x1

#define HARDNPU__GRID_PLANE__GRID_PLANE__SHIFT    0
#define HARDNPU__GRID_PLANE__RSDV_20_31__SHIFT    20

#define HARDNPU__GRID_PLANE__GRID_PLANE__MASK    0x000fffff
#define HARDNPU__GRID_PLANE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__GRID_PLANE__GRID_PLANE__POR_VALUE    0x0
#define HARDNPU__GRID_PLANE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_total_size
// tile_total_size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_total_size : 32;
    };
    unsigned reg;
} HARDNPU__TILE_TOTAL_SIZE__ACC_T;

#define HARDNPU__TILE_TOTAL_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x20ULL)
#define HARDNPU__TILE_TOTAL_SIZE__NUM  0x1

#define HARDNPU__TILE_TOTAL_SIZE__TILE_TOTAL_SIZE__SHIFT    0

#define HARDNPU__TILE_TOTAL_SIZE__TILE_TOTAL_SIZE__MASK    0xffffffff

#define HARDNPU__TILE_TOTAL_SIZE__TILE_TOTAL_SIZE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_size
// tile size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_h : 10;
        unsigned tile_w : 10;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__TILE_SIZE__ACC_T;

#define HARDNPU__TILE_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x24ULL)
#define HARDNPU__TILE_SIZE__NUM  0x1

#define HARDNPU__TILE_SIZE__TILE_H__SHIFT    0
#define HARDNPU__TILE_SIZE__TILE_W__SHIFT    10
#define HARDNPU__TILE_SIZE__RSDV_20_31__SHIFT    20

#define HARDNPU__TILE_SIZE__TILE_H__MASK    0x000003ff
#define HARDNPU__TILE_SIZE__TILE_W__MASK    0x000ffc00
#define HARDNPU__TILE_SIZE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__TILE_SIZE__TILE_H__POR_VALUE    0x0
#define HARDNPU__TILE_SIZE__TILE_W__POR_VALUE    0x0
#define HARDNPU__TILE_SIZE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_plane
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_plane : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__TILE_PLANE__ACC_T;

#define HARDNPU__TILE_PLANE__ADDR (HARDNPU__BASE_ADDR + 0x28ULL)
#define HARDNPU__TILE_PLANE__NUM  0x1

#define HARDNPU__TILE_PLANE__TILE_PLANE__SHIFT    0
#define HARDNPU__TILE_PLANE__RSDV_20_31__SHIFT    20

#define HARDNPU__TILE_PLANE__TILE_PLANE__MASK    0x000fffff
#define HARDNPU__TILE_PLANE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__TILE_PLANE__TILE_PLANE__POR_VALUE    0x0
#define HARDNPU__TILE_PLANE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_out_size
// tile out size
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_out_h : 10;
        unsigned tile_out_w : 10;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__TILE_OUT_SIZE__ACC_T;

#define HARDNPU__TILE_OUT_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x2CULL)
#define HARDNPU__TILE_OUT_SIZE__NUM  0x1

#define HARDNPU__TILE_OUT_SIZE__TILE_OUT_H__SHIFT    0
#define HARDNPU__TILE_OUT_SIZE__TILE_OUT_W__SHIFT    10
#define HARDNPU__TILE_OUT_SIZE__RSDV_20_31__SHIFT    20

#define HARDNPU__TILE_OUT_SIZE__TILE_OUT_H__MASK    0x000003ff
#define HARDNPU__TILE_OUT_SIZE__TILE_OUT_W__MASK    0x000ffc00
#define HARDNPU__TILE_OUT_SIZE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__TILE_OUT_SIZE__TILE_OUT_H__POR_VALUE    0x0
#define HARDNPU__TILE_OUT_SIZE__TILE_OUT_W__POR_VALUE    0x0
#define HARDNPU__TILE_OUT_SIZE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_out_plane
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_out_plane : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__TILE_OUT_PLANE__ACC_T;

#define HARDNPU__TILE_OUT_PLANE__ADDR (HARDNPU__BASE_ADDR + 0x30ULL)
#define HARDNPU__TILE_OUT_PLANE__NUM  0x1

#define HARDNPU__TILE_OUT_PLANE__TILE_OUT_PLANE__SHIFT    0
#define HARDNPU__TILE_OUT_PLANE__RSDV_20_31__SHIFT    20

#define HARDNPU__TILE_OUT_PLANE__TILE_OUT_PLANE__MASK    0x000fffff
#define HARDNPU__TILE_OUT_PLANE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__TILE_OUT_PLANE__TILE_OUT_PLANE__POR_VALUE    0x0
#define HARDNPU__TILE_OUT_PLANE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Work_mode
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned work_mode : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__WORK_MODE__ACC_T;

#define HARDNPU__WORK_MODE__ADDR (HARDNPU__BASE_ADDR + 0x34ULL)
#define HARDNPU__WORK_MODE__NUM  0x1

#define HARDNPU__WORK_MODE__WORK_MODE__SHIFT    0
#define HARDNPU__WORK_MODE__RSDV_1_31__SHIFT    1

#define HARDNPU__WORK_MODE__WORK_MODE__MASK    0x00000001
#define HARDNPU__WORK_MODE__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__WORK_MODE__WORK_MODE__POR_VALUE    0x0
#define HARDNPU__WORK_MODE__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_out_order
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_out_order_mode : 1;
        unsigned tile_out_order_straight : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__TILE_OUT_ORDER__ACC_T;

#define HARDNPU__TILE_OUT_ORDER__ADDR (HARDNPU__BASE_ADDR + 0x38ULL)
#define HARDNPU__TILE_OUT_ORDER__NUM  0x1

#define HARDNPU__TILE_OUT_ORDER__TILE_OUT_ORDER_MODE__SHIFT    0
#define HARDNPU__TILE_OUT_ORDER__TILE_OUT_ORDER_STRAIGHT__SHIFT    1
#define HARDNPU__TILE_OUT_ORDER__RSDV_2_31__SHIFT    2

#define HARDNPU__TILE_OUT_ORDER__TILE_OUT_ORDER_MODE__MASK    0x00000001
#define HARDNPU__TILE_OUT_ORDER__TILE_OUT_ORDER_STRAIGHT__MASK    0x00000002
#define HARDNPU__TILE_OUT_ORDER__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__TILE_OUT_ORDER__TILE_OUT_ORDER_MODE__POR_VALUE    0x0
#define HARDNPU__TILE_OUT_ORDER__TILE_OUT_ORDER_STRAIGHT__POR_VALUE    0x0
#define HARDNPU__TILE_OUT_ORDER__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Axi_master_transfer_limit
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned axi_master_max_ot : 8;
        unsigned axi_master_max_length : 8;
        unsigned rsdv_16_31 : 16;
    };
    unsigned reg;
} HARDNPU__AXI_MASTER_TRANSFER_LIMIT__ACC_T;

#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__ADDR (HARDNPU__BASE_ADDR + 0x3CULL)
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__NUM  0x1

#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__AXI_MASTER_MAX_OT__SHIFT    0
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__AXI_MASTER_MAX_LENGTH__SHIFT    8
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__RSDV_16_31__SHIFT    16

#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__AXI_MASTER_MAX_OT__MASK    0x000000ff
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__AXI_MASTER_MAX_LENGTH__MASK    0x0000ff00
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__RSDV_16_31__MASK    0xffff0000

#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__AXI_MASTER_MAX_OT__POR_VALUE    0x0
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__AXI_MASTER_MAX_LENGTH__POR_VALUE    0x0
#define HARDNPU__AXI_MASTER_TRANSFER_LIMIT__RSDV_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RAM_scaling_param
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ram_rshift : 8;
        unsigned ram_scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__RAM_SCALING_PARAM__ACC_T;

#define HARDNPU__RAM_SCALING_PARAM__ADDR (HARDNPU__BASE_ADDR + 0x40ULL)
#define HARDNPU__RAM_SCALING_PARAM__NUM  0x1

#define HARDNPU__RAM_SCALING_PARAM__RAM_RSHIFT__SHIFT    0
#define HARDNPU__RAM_SCALING_PARAM__RAM_SCALE_DATA__SHIFT    8
#define HARDNPU__RAM_SCALING_PARAM__RSDV_24_31__SHIFT    24

#define HARDNPU__RAM_SCALING_PARAM__RAM_RSHIFT__MASK    0x000000ff
#define HARDNPU__RAM_SCALING_PARAM__RAM_SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__RAM_SCALING_PARAM__RSDV_24_31__MASK    0xff000000

#define HARDNPU__RAM_SCALING_PARAM__RAM_RSHIFT__POR_VALUE    0x0
#define HARDNPU__RAM_SCALING_PARAM__RAM_SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__RAM_SCALING_PARAM__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RAM_bias_param
// storage use bias data 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned bias_data : 32;
    };
    unsigned reg;
} HARDNPU__RAM_BIAS_PARAM__ACC_T;

#define HARDNPU__RAM_BIAS_PARAM__ADDR (HARDNPU__BASE_ADDR + 0x44ULL)
#define HARDNPU__RAM_BIAS_PARAM__NUM  0x1

#define HARDNPU__RAM_BIAS_PARAM__BIAS_DATA__SHIFT    0

#define HARDNPU__RAM_BIAS_PARAM__BIAS_DATA__MASK    0xffffffff

#define HARDNPU__RAM_BIAS_PARAM__BIAS_DATA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Conv_output_zero_enable
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned conv_output_zero_enable : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__CONV_OUTPUT_ZERO_ENABLE__ACC_T;

#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__ADDR (HARDNPU__BASE_ADDR + 0x48ULL)
#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__NUM  0x1

#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__CONV_OUTPUT_ZERO_ENABLE__SHIFT    0
#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__RSDV_1_31__SHIFT    1

#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__CONV_OUTPUT_ZERO_ENABLE__MASK    0x00000001
#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__CONV_OUTPUT_ZERO_ENABLE__POR_VALUE    0x0
#define HARDNPU__CONV_OUTPUT_ZERO_ENABLE__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Conv_output_zero_data
// Conv output zero point data,for output or activate input
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned conv_output_zero_data : 32;
    };
    unsigned reg;
} HARDNPU__CONV_OUTPUT_ZERO_DATA__ACC_T;

#define HARDNPU__CONV_OUTPUT_ZERO_DATA__ADDR (HARDNPU__BASE_ADDR + 0x4CULL)
#define HARDNPU__CONV_OUTPUT_ZERO_DATA__NUM  0x1

#define HARDNPU__CONV_OUTPUT_ZERO_DATA__CONV_OUTPUT_ZERO_DATA__SHIFT    0

#define HARDNPU__CONV_OUTPUT_ZERO_DATA__CONV_OUTPUT_ZERO_DATA__MASK    0xffffffff

#define HARDNPU__CONV_OUTPUT_ZERO_DATA__CONV_OUTPUT_ZERO_DATA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mode_load_data
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mode_load_data : 2;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__MODE_LOAD_DATA__ACC_T;

#define HARDNPU__MODE_LOAD_DATA__ADDR (HARDNPU__BASE_ADDR + 0x50ULL)
#define HARDNPU__MODE_LOAD_DATA__NUM  0x1

#define HARDNPU__MODE_LOAD_DATA__MODE_LOAD_DATA__SHIFT    0
#define HARDNPU__MODE_LOAD_DATA__RSDV_2_31__SHIFT    2

#define HARDNPU__MODE_LOAD_DATA__MODE_LOAD_DATA__MASK    0x00000003
#define HARDNPU__MODE_LOAD_DATA__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__MODE_LOAD_DATA__MODE_LOAD_DATA__POR_VALUE    0x0
#define HARDNPU__MODE_LOAD_DATA__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_out_point
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_out_point : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__TILE_OUT_POINT__ACC_T;

#define HARDNPU__TILE_OUT_POINT__ADDR (HARDNPU__BASE_ADDR + 0x54ULL)
#define HARDNPU__TILE_OUT_POINT__NUM  0x1

#define HARDNPU__TILE_OUT_POINT__TILE_OUT_POINT__SHIFT    0
#define HARDNPU__TILE_OUT_POINT__RSDV_20_31__SHIFT    20

#define HARDNPU__TILE_OUT_POINT__TILE_OUT_POINT__MASK    0x000fffff
#define HARDNPU__TILE_OUT_POINT__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__TILE_OUT_POINT__TILE_OUT_POINT__POR_VALUE    0x0
#define HARDNPU__TILE_OUT_POINT__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Clock_gate_enable
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clock_npu_lo_enable : 1;
        unsigned clock_npu_a_enable : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__CLOCK_GATE_ENABLE__ACC_T;

#define HARDNPU__CLOCK_GATE_ENABLE__ADDR (HARDNPU__BASE_ADDR + 0x58ULL)
#define HARDNPU__CLOCK_GATE_ENABLE__NUM  0x1

#define HARDNPU__CLOCK_GATE_ENABLE__CLOCK_NPU_LO_ENABLE__SHIFT    0
#define HARDNPU__CLOCK_GATE_ENABLE__CLOCK_NPU_A_ENABLE__SHIFT    1
#define HARDNPU__CLOCK_GATE_ENABLE__RSDV_2_31__SHIFT    2

#define HARDNPU__CLOCK_GATE_ENABLE__CLOCK_NPU_LO_ENABLE__MASK    0x00000001
#define HARDNPU__CLOCK_GATE_ENABLE__CLOCK_NPU_A_ENABLE__MASK    0x00000002
#define HARDNPU__CLOCK_GATE_ENABLE__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__CLOCK_GATE_ENABLE__CLOCK_NPU_LO_ENABLE__POR_VALUE    0x1
#define HARDNPU__CLOCK_GATE_ENABLE__CLOCK_NPU_A_ENABLE__POR_VALUE    0x1
#define HARDNPU__CLOCK_GATE_ENABLE__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Add_bias_en
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned add_bias_en : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__ADD_BIAS_EN__ACC_T;

#define HARDNPU__ADD_BIAS_EN__ADDR (HARDNPU__BASE_ADDR + 0x5CULL)
#define HARDNPU__ADD_BIAS_EN__NUM  0x1

#define HARDNPU__ADD_BIAS_EN__ADD_BIAS_EN__SHIFT    0
#define HARDNPU__ADD_BIAS_EN__RSDV_1_31__SHIFT    1

#define HARDNPU__ADD_BIAS_EN__ADD_BIAS_EN__MASK    0x00000001
#define HARDNPU__ADD_BIAS_EN__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__ADD_BIAS_EN__ADD_BIAS_EN__POR_VALUE    0x0
#define HARDNPU__ADD_BIAS_EN__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Read_CFG_Start
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned read_cfg_start : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__READ_CFG_START__ACC_T;

#define HARDNPU__READ_CFG_START__ADDR (HARDNPU__BASE_ADDR + 0x1000ULL)
#define HARDNPU__READ_CFG_START__NUM  0x1

#define HARDNPU__READ_CFG_START__READ_CFG_START__SHIFT    0
#define HARDNPU__READ_CFG_START__RSDV_1_31__SHIFT    1

#define HARDNPU__READ_CFG_START__READ_CFG_START__MASK    0x00000001
#define HARDNPU__READ_CFG_START__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__READ_CFG_START__READ_CFG_START__POR_VALUE    0x0
#define HARDNPU__READ_CFG_START__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Start_CCU
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned start_ccu : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__START_CCU__ACC_T;

#define HARDNPU__START_CCU__ADDR (HARDNPU__BASE_ADDR + 0x1004ULL)
#define HARDNPU__START_CCU__NUM  0x1

#define HARDNPU__START_CCU__START_CCU__SHIFT    0
#define HARDNPU__START_CCU__RSDV_1_31__SHIFT    1

#define HARDNPU__START_CCU__START_CCU__MASK    0x00000001
#define HARDNPU__START_CCU__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__START_CCU__START_CCU__POR_VALUE    0x0
#define HARDNPU__START_CCU__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Map_reg_mode
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned map_reg_mode : 1;
        unsigned rsdv_1_31 : 31;
    };
    unsigned reg;
} HARDNPU__MAP_REG_MODE__ACC_T;

#define HARDNPU__MAP_REG_MODE__ADDR (HARDNPU__BASE_ADDR + 0x1008ULL)
#define HARDNPU__MAP_REG_MODE__NUM  0x1

#define HARDNPU__MAP_REG_MODE__MAP_REG_MODE__SHIFT    0
#define HARDNPU__MAP_REG_MODE__RSDV_1_31__SHIFT    1

#define HARDNPU__MAP_REG_MODE__MAP_REG_MODE__MASK    0x00000001
#define HARDNPU__MAP_REG_MODE__RSDV_1_31__MASK    0xfffffffe

#define HARDNPU__MAP_REG_MODE__MAP_REG_MODE__POR_VALUE    0x1
#define HARDNPU__MAP_REG_MODE__RSDV_1_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Reg_base_addr_lo
// register package base addr lo
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reg_base_addr_lo : 32;
    };
    unsigned reg;
} HARDNPU__REG_BASE_ADDR_LO__ACC_T;

#define HARDNPU__REG_BASE_ADDR_LO__ADDR (HARDNPU__BASE_ADDR + 0x100CULL)
#define HARDNPU__REG_BASE_ADDR_LO__NUM  0x1

#define HARDNPU__REG_BASE_ADDR_LO__REG_BASE_ADDR_LO__SHIFT    0

#define HARDNPU__REG_BASE_ADDR_LO__REG_BASE_ADDR_LO__MASK    0xffffffff

#define HARDNPU__REG_BASE_ADDR_LO__REG_BASE_ADDR_LO__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Reg_length
// register package base addr hi
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reg_pkg_length : 31;
        unsigned reg_base_addr_hi : 1;
    };
    unsigned reg;
} HARDNPU__REG_LENGTH__ACC_T;

#define HARDNPU__REG_LENGTH__ADDR (HARDNPU__BASE_ADDR + 0x1010ULL)
#define HARDNPU__REG_LENGTH__NUM  0x1

#define HARDNPU__REG_LENGTH__REG_PKG_LENGTH__SHIFT    0
#define HARDNPU__REG_LENGTH__REG_BASE_ADDR_HI__SHIFT    31

#define HARDNPU__REG_LENGTH__REG_PKG_LENGTH__MASK    0x7fffffff
#define HARDNPU__REG_LENGTH__REG_BASE_ADDR_HI__MASK    0x80000000

#define HARDNPU__REG_LENGTH__REG_PKG_LENGTH__POR_VALUE    0x0
#define HARDNPU__REG_LENGTH__REG_BASE_ADDR_HI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Working_status
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned working_status : 10;
        unsigned rsdv_10_31 : 22;
    };
    unsigned reg;
} HARDNPU__WORKING_STATUS__ACC_T;

#define HARDNPU__WORKING_STATUS__ADDR (HARDNPU__BASE_ADDR + 0x1014ULL)
#define HARDNPU__WORKING_STATUS__NUM  0x1

#define HARDNPU__WORKING_STATUS__WORKING_STATUS__SHIFT    0
#define HARDNPU__WORKING_STATUS__RSDV_10_31__SHIFT    10

#define HARDNPU__WORKING_STATUS__WORKING_STATUS__MASK    0x000003ff
#define HARDNPU__WORKING_STATUS__RSDV_10_31__MASK    0xfffffc00

#define HARDNPU__WORKING_STATUS__WORKING_STATUS__POR_VALUE    0x0
#define HARDNPU__WORKING_STATUS__RSDV_10_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Interrupt_status
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned interrupt_done_status : 1;
        unsigned interrupt_addr_error_status : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__INTERRUPT_STATUS__ACC_T;

#define HARDNPU__INTERRUPT_STATUS__ADDR (HARDNPU__BASE_ADDR + 0x1018ULL)
#define HARDNPU__INTERRUPT_STATUS__NUM  0x1

#define HARDNPU__INTERRUPT_STATUS__INTERRUPT_DONE_STATUS__SHIFT    0
#define HARDNPU__INTERRUPT_STATUS__INTERRUPT_ADDR_ERROR_STATUS__SHIFT    1
#define HARDNPU__INTERRUPT_STATUS__RSDV_2_31__SHIFT    2

#define HARDNPU__INTERRUPT_STATUS__INTERRUPT_DONE_STATUS__MASK    0x00000001
#define HARDNPU__INTERRUPT_STATUS__INTERRUPT_ADDR_ERROR_STATUS__MASK    0x00000002
#define HARDNPU__INTERRUPT_STATUS__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__INTERRUPT_STATUS__INTERRUPT_DONE_STATUS__POR_VALUE    0x0
#define HARDNPU__INTERRUPT_STATUS__INTERRUPT_ADDR_ERROR_STATUS__POR_VALUE    0x0
#define HARDNPU__INTERRUPT_STATUS__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Clear_interrupt
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned clear_done_interrupt : 1;
        unsigned clear_addr_error_interrupt : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__CLEAR_INTERRUPT__ACC_T;

#define HARDNPU__CLEAR_INTERRUPT__ADDR (HARDNPU__BASE_ADDR + 0x101CULL)
#define HARDNPU__CLEAR_INTERRUPT__NUM  0x1

#define HARDNPU__CLEAR_INTERRUPT__CLEAR_DONE_INTERRUPT__SHIFT    0
#define HARDNPU__CLEAR_INTERRUPT__CLEAR_ADDR_ERROR_INTERRUPT__SHIFT    1
#define HARDNPU__CLEAR_INTERRUPT__RSDV_2_31__SHIFT    2

#define HARDNPU__CLEAR_INTERRUPT__CLEAR_DONE_INTERRUPT__MASK    0x00000001
#define HARDNPU__CLEAR_INTERRUPT__CLEAR_ADDR_ERROR_INTERRUPT__MASK    0x00000002
#define HARDNPU__CLEAR_INTERRUPT__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__CLEAR_INTERRUPT__CLEAR_DONE_INTERRUPT__POR_VALUE    0x0
#define HARDNPU__CLEAR_INTERRUPT__CLEAR_ADDR_ERROR_INTERRUPT__POR_VALUE    0x0
#define HARDNPU__CLEAR_INTERRUPT__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Enable_interrupt
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned enable_done_interrupt : 1;
        unsigned enable_addr_error_interrupt : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__ENABLE_INTERRUPT__ACC_T;

#define HARDNPU__ENABLE_INTERRUPT__ADDR (HARDNPU__BASE_ADDR + 0x1020ULL)
#define HARDNPU__ENABLE_INTERRUPT__NUM  0x1

#define HARDNPU__ENABLE_INTERRUPT__ENABLE_DONE_INTERRUPT__SHIFT    0
#define HARDNPU__ENABLE_INTERRUPT__ENABLE_ADDR_ERROR_INTERRUPT__SHIFT    1
#define HARDNPU__ENABLE_INTERRUPT__RSDV_2_31__SHIFT    2

#define HARDNPU__ENABLE_INTERRUPT__ENABLE_DONE_INTERRUPT__MASK    0x00000001
#define HARDNPU__ENABLE_INTERRUPT__ENABLE_ADDR_ERROR_INTERRUPT__MASK    0x00000002
#define HARDNPU__ENABLE_INTERRUPT__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__ENABLE_INTERRUPT__ENABLE_DONE_INTERRUPT__POR_VALUE    0x0
#define HARDNPU__ENABLE_INTERRUPT__ENABLE_ADDR_ERROR_INTERRUPT__POR_VALUE    0x0
#define HARDNPU__ENABLE_INTERRUPT__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FM_base_addr_LO
// Feature Map base addr low 32bits
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fm_base_addr_lo : 32;
    };
    unsigned reg;
} HARDNPU__FM_BASE_ADDR_LO__ACC_T;

#define HARDNPU__FM_BASE_ADDR_LO__ADDR (HARDNPU__BASE_ADDR + 0x2000ULL)
#define HARDNPU__FM_BASE_ADDR_LO__NUM  0x1

#define HARDNPU__FM_BASE_ADDR_LO__FM_BASE_ADDR_LO__SHIFT    0

#define HARDNPU__FM_BASE_ADDR_LO__FM_BASE_ADDR_LO__MASK    0xffffffff

#define HARDNPU__FM_BASE_ADDR_LO__FM_BASE_ADDR_LO__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Filter_base_addr_LO
// Filter base addr low 32bits
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned filter_base_addr_lo : 32;
    };
    unsigned reg;
} HARDNPU__FILTER_BASE_ADDR_LO__ACC_T;

#define HARDNPU__FILTER_BASE_ADDR_LO__ADDR (HARDNPU__BASE_ADDR + 0x2004ULL)
#define HARDNPU__FILTER_BASE_ADDR_LO__NUM  0x1

#define HARDNPU__FILTER_BASE_ADDR_LO__FILTER_BASE_ADDR_LO__SHIFT    0

#define HARDNPU__FILTER_BASE_ADDR_LO__FILTER_BASE_ADDR_LO__MASK    0xffffffff

#define HARDNPU__FILTER_BASE_ADDR_LO__FILTER_BASE_ADDR_LO__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FM_Filter_base_addr_HI
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned filter_base_addr_hi : 1;
        unsigned fm_base_addr_hi : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__FM_FILTER_BASE_ADDR_HI__ACC_T;

#define HARDNPU__FM_FILTER_BASE_ADDR_HI__ADDR (HARDNPU__BASE_ADDR + 0x2008ULL)
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__NUM  0x1

#define HARDNPU__FM_FILTER_BASE_ADDR_HI__FILTER_BASE_ADDR_HI__SHIFT    0
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__FM_BASE_ADDR_HI__SHIFT    1
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__RSDV_2_31__SHIFT    2

#define HARDNPU__FM_FILTER_BASE_ADDR_HI__FILTER_BASE_ADDR_HI__MASK    0x00000001
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__FM_BASE_ADDR_HI__MASK    0x00000002
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__FM_FILTER_BASE_ADDR_HI__FILTER_BASE_ADDR_HI__POR_VALUE    0x0
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__FM_BASE_ADDR_HI__POR_VALUE    0x0
#define HARDNPU__FM_FILTER_BASE_ADDR_HI__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Input_fm_zero_point
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned input_fm_zero_point : 8;
        unsigned rsdv_8_31 : 24;
    };
    unsigned reg;
} HARDNPU__INPUT_FM_ZERO_POINT__ACC_T;

#define HARDNPU__INPUT_FM_ZERO_POINT__ADDR (HARDNPU__BASE_ADDR + 0x3000ULL)
#define HARDNPU__INPUT_FM_ZERO_POINT__NUM  0x1

#define HARDNPU__INPUT_FM_ZERO_POINT__INPUT_FM_ZERO_POINT__SHIFT    0
#define HARDNPU__INPUT_FM_ZERO_POINT__RSDV_8_31__SHIFT    8

#define HARDNPU__INPUT_FM_ZERO_POINT__INPUT_FM_ZERO_POINT__MASK    0x000000ff
#define HARDNPU__INPUT_FM_ZERO_POINT__RSDV_8_31__MASK    0xffffff00

#define HARDNPU__INPUT_FM_ZERO_POINT__INPUT_FM_ZERO_POINT__POR_VALUE    0x0
#define HARDNPU__INPUT_FM_ZERO_POINT__RSDV_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Tile_total_cycles
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tile_total_cycles : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__TILE_TOTAL_CYCLES__ACC_T;

#define HARDNPU__TILE_TOTAL_CYCLES__ADDR (HARDNPU__BASE_ADDR + 0x3004ULL)
#define HARDNPU__TILE_TOTAL_CYCLES__NUM  0x1

#define HARDNPU__TILE_TOTAL_CYCLES__TILE_TOTAL_CYCLES__SHIFT    0
#define HARDNPU__TILE_TOTAL_CYCLES__RSDV_20_31__SHIFT    20

#define HARDNPU__TILE_TOTAL_CYCLES__TILE_TOTAL_CYCLES__MASK    0x000fffff
#define HARDNPU__TILE_TOTAL_CYCLES__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__TILE_TOTAL_CYCLES__TILE_TOTAL_CYCLES__POR_VALUE    0x0
#define HARDNPU__TILE_TOTAL_CYCLES__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Input_filter_zero_point
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned input_filter_zero_point : 8;
        unsigned rsdv_8_31 : 24;
    };
    unsigned reg;
} HARDNPU__INPUT_FILTER_ZERO_POINT__ACC_T;

#define HARDNPU__INPUT_FILTER_ZERO_POINT__ADDR (HARDNPU__BASE_ADDR + 0x4000ULL)
#define HARDNPU__INPUT_FILTER_ZERO_POINT__NUM  0x1

#define HARDNPU__INPUT_FILTER_ZERO_POINT__INPUT_FILTER_ZERO_POINT__SHIFT    0
#define HARDNPU__INPUT_FILTER_ZERO_POINT__RSDV_8_31__SHIFT    8

#define HARDNPU__INPUT_FILTER_ZERO_POINT__INPUT_FILTER_ZERO_POINT__MASK    0x000000ff
#define HARDNPU__INPUT_FILTER_ZERO_POINT__RSDV_8_31__MASK    0xffffff00

#define HARDNPU__INPUT_FILTER_ZERO_POINT__INPUT_FILTER_ZERO_POINT__POR_VALUE    0x0
#define HARDNPU__INPUT_FILTER_ZERO_POINT__RSDV_8_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE0__ACC_T;

#define HARDNPU__INT_SCALE0__ADDR (HARDNPU__BASE_ADDR + 0x5000ULL)
#define HARDNPU__INT_SCALE0__NUM  0x1

#define HARDNPU__INT_SCALE0__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE0__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE0__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE0__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE0__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE0__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE0__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE0__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE0__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE1__ACC_T;

#define HARDNPU__INT_SCALE1__ADDR (HARDNPU__BASE_ADDR + 0x5004ULL)
#define HARDNPU__INT_SCALE1__NUM  0x1

#define HARDNPU__INT_SCALE1__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE1__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE1__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE1__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE1__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE1__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE1__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE1__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE1__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale2
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE2__ACC_T;

#define HARDNPU__INT_SCALE2__ADDR (HARDNPU__BASE_ADDR + 0x5008ULL)
#define HARDNPU__INT_SCALE2__NUM  0x1

#define HARDNPU__INT_SCALE2__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE2__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE2__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE2__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE2__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE2__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE2__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE2__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE2__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale3
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE3__ACC_T;

#define HARDNPU__INT_SCALE3__ADDR (HARDNPU__BASE_ADDR + 0x500CULL)
#define HARDNPU__INT_SCALE3__NUM  0x1

#define HARDNPU__INT_SCALE3__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE3__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE3__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE3__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE3__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE3__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE3__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE3__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE3__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale4
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE4__ACC_T;

#define HARDNPU__INT_SCALE4__ADDR (HARDNPU__BASE_ADDR + 0x5010ULL)
#define HARDNPU__INT_SCALE4__NUM  0x1

#define HARDNPU__INT_SCALE4__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE4__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE4__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE4__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE4__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE4__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE4__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE4__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE4__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale5
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE5__ACC_T;

#define HARDNPU__INT_SCALE5__ADDR (HARDNPU__BASE_ADDR + 0x5014ULL)
#define HARDNPU__INT_SCALE5__NUM  0x1

#define HARDNPU__INT_SCALE5__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE5__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE5__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE5__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE5__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE5__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE5__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE5__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE5__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale6
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE6__ACC_T;

#define HARDNPU__INT_SCALE6__ADDR (HARDNPU__BASE_ADDR + 0x5018ULL)
#define HARDNPU__INT_SCALE6__NUM  0x1

#define HARDNPU__INT_SCALE6__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE6__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE6__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE6__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE6__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE6__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE6__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE6__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE6__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale7
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE7__ACC_T;

#define HARDNPU__INT_SCALE7__ADDR (HARDNPU__BASE_ADDR + 0x501CULL)
#define HARDNPU__INT_SCALE7__NUM  0x1

#define HARDNPU__INT_SCALE7__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE7__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE7__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE7__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE7__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE7__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE7__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE7__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE7__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale8
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE8__ACC_T;

#define HARDNPU__INT_SCALE8__ADDR (HARDNPU__BASE_ADDR + 0x5020ULL)
#define HARDNPU__INT_SCALE8__NUM  0x1

#define HARDNPU__INT_SCALE8__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE8__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE8__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE8__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE8__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE8__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE8__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE8__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE8__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale9
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE9__ACC_T;

#define HARDNPU__INT_SCALE9__ADDR (HARDNPU__BASE_ADDR + 0x5024ULL)
#define HARDNPU__INT_SCALE9__NUM  0x1

#define HARDNPU__INT_SCALE9__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE9__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE9__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE9__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE9__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE9__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE9__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE9__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE9__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale10
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE10__ACC_T;

#define HARDNPU__INT_SCALE10__ADDR (HARDNPU__BASE_ADDR + 0x5028ULL)
#define HARDNPU__INT_SCALE10__NUM  0x1

#define HARDNPU__INT_SCALE10__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE10__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE10__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE10__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE10__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE10__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE10__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE10__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE10__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale11
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE11__ACC_T;

#define HARDNPU__INT_SCALE11__ADDR (HARDNPU__BASE_ADDR + 0x502CULL)
#define HARDNPU__INT_SCALE11__NUM  0x1

#define HARDNPU__INT_SCALE11__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE11__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE11__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE11__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE11__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE11__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE11__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE11__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE11__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale12
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE12__ACC_T;

#define HARDNPU__INT_SCALE12__ADDR (HARDNPU__BASE_ADDR + 0x5030ULL)
#define HARDNPU__INT_SCALE12__NUM  0x1

#define HARDNPU__INT_SCALE12__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE12__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE12__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE12__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE12__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE12__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE12__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE12__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE12__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale13
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE13__ACC_T;

#define HARDNPU__INT_SCALE13__ADDR (HARDNPU__BASE_ADDR + 0x5034ULL)
#define HARDNPU__INT_SCALE13__NUM  0x1

#define HARDNPU__INT_SCALE13__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE13__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE13__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE13__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE13__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE13__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE13__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE13__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE13__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale14
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE14__ACC_T;

#define HARDNPU__INT_SCALE14__ADDR (HARDNPU__BASE_ADDR + 0x5038ULL)
#define HARDNPU__INT_SCALE14__NUM  0x1

#define HARDNPU__INT_SCALE14__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE14__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE14__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE14__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE14__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE14__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE14__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE14__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE14__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Int_scale15
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__INT_SCALE15__ACC_T;

#define HARDNPU__INT_SCALE15__ADDR (HARDNPU__BASE_ADDR + 0x503CULL)
#define HARDNPU__INT_SCALE15__NUM  0x1

#define HARDNPU__INT_SCALE15__RSHIFT__SHIFT    0
#define HARDNPU__INT_SCALE15__SCALE_DATA__SHIFT    8
#define HARDNPU__INT_SCALE15__RSDV_24_31__SHIFT    24

#define HARDNPU__INT_SCALE15__RSHIFT__MASK    0x000000ff
#define HARDNPU__INT_SCALE15__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__INT_SCALE15__RSDV_24_31__MASK    0xff000000

#define HARDNPU__INT_SCALE15__RSHIFT__POR_VALUE    0x0
#define HARDNPU__INT_SCALE15__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__INT_SCALE15__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Uint_scale
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rshift : 8;
        unsigned scale_data : 16;
        unsigned rsdv_24_31 : 8;
    };
    unsigned reg;
} HARDNPU__UINT_SCALE__ACC_T;

#define HARDNPU__UINT_SCALE__ADDR (HARDNPU__BASE_ADDR + 0x5040ULL)
#define HARDNPU__UINT_SCALE__NUM  0x1

#define HARDNPU__UINT_SCALE__RSHIFT__SHIFT    0
#define HARDNPU__UINT_SCALE__SCALE_DATA__SHIFT    8
#define HARDNPU__UINT_SCALE__RSDV_24_31__SHIFT    24

#define HARDNPU__UINT_SCALE__RSHIFT__MASK    0x000000ff
#define HARDNPU__UINT_SCALE__SCALE_DATA__MASK    0x00ffff00
#define HARDNPU__UINT_SCALE__RSDV_24_31__MASK    0xff000000

#define HARDNPU__UINT_SCALE__RSHIFT__POR_VALUE    0x0
#define HARDNPU__UINT_SCALE__SCALE_DATA__POR_VALUE    0x0
#define HARDNPU__UINT_SCALE__RSDV_24_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Out_FM_base_addr_LO
// output feature map start base addr lo
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned out_fm_base_addr_lo : 32;
    };
    unsigned reg;
} HARDNPU__OUT_FM_BASE_ADDR_LO__ACC_T;

#define HARDNPU__OUT_FM_BASE_ADDR_LO__ADDR (HARDNPU__BASE_ADDR + 0x6000ULL)
#define HARDNPU__OUT_FM_BASE_ADDR_LO__NUM  0x1

#define HARDNPU__OUT_FM_BASE_ADDR_LO__OUT_FM_BASE_ADDR_LO__SHIFT    0

#define HARDNPU__OUT_FM_BASE_ADDR_LO__OUT_FM_BASE_ADDR_LO__MASK    0xffffffff

#define HARDNPU__OUT_FM_BASE_ADDR_LO__OUT_FM_BASE_ADDR_LO__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Out_grid_size
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned out_grid_size_w : 10;
        unsigned out_grid_size_h : 10;
        unsigned out_fm_base_addr_hi : 1;
        unsigned rsdv_21_31 : 11;
    };
    unsigned reg;
} HARDNPU__OUT_GRID_SIZE__ACC_T;

#define HARDNPU__OUT_GRID_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x6004ULL)
#define HARDNPU__OUT_GRID_SIZE__NUM  0x1

#define HARDNPU__OUT_GRID_SIZE__OUT_GRID_SIZE_W__SHIFT    0
#define HARDNPU__OUT_GRID_SIZE__OUT_GRID_SIZE_H__SHIFT    10
#define HARDNPU__OUT_GRID_SIZE__OUT_FM_BASE_ADDR_HI__SHIFT    20
#define HARDNPU__OUT_GRID_SIZE__RSDV_21_31__SHIFT    21

#define HARDNPU__OUT_GRID_SIZE__OUT_GRID_SIZE_W__MASK    0x000003ff
#define HARDNPU__OUT_GRID_SIZE__OUT_GRID_SIZE_H__MASK    0x000ffc00
#define HARDNPU__OUT_GRID_SIZE__OUT_FM_BASE_ADDR_HI__MASK    0x00100000
#define HARDNPU__OUT_GRID_SIZE__RSDV_21_31__MASK    0xffe00000

#define HARDNPU__OUT_GRID_SIZE__OUT_GRID_SIZE_W__POR_VALUE    0x0
#define HARDNPU__OUT_GRID_SIZE__OUT_GRID_SIZE_H__POR_VALUE    0x0
#define HARDNPU__OUT_GRID_SIZE__OUT_FM_BASE_ADDR_HI__POR_VALUE    0x0
#define HARDNPU__OUT_GRID_SIZE__RSDV_21_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Out_grid_plane_size
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned out_grid_plane_size : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__OUT_GRID_PLANE_SIZE__ACC_T;

#define HARDNPU__OUT_GRID_PLANE_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x6008ULL)
#define HARDNPU__OUT_GRID_PLANE_SIZE__NUM  0x1

#define HARDNPU__OUT_GRID_PLANE_SIZE__OUT_GRID_PLANE_SIZE__SHIFT    0
#define HARDNPU__OUT_GRID_PLANE_SIZE__RSDV_20_31__SHIFT    20

#define HARDNPU__OUT_GRID_PLANE_SIZE__OUT_GRID_PLANE_SIZE__MASK    0x000fffff
#define HARDNPU__OUT_GRID_PLANE_SIZE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__OUT_GRID_PLANE_SIZE__OUT_GRID_PLANE_SIZE__POR_VALUE    0x0
#define HARDNPU__OUT_GRID_PLANE_SIZE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Out_fm_size
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned out_fm_size_w : 10;
        unsigned out_fm_size_h : 10;
        unsigned out_fm_size_c : 11;
        unsigned rsdv_31_31 : 1;
    };
    unsigned reg;
} HARDNPU__OUT_FM_SIZE__ACC_T;

#define HARDNPU__OUT_FM_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x600CULL)
#define HARDNPU__OUT_FM_SIZE__NUM  0x1

#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_W__SHIFT    0
#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_H__SHIFT    10
#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_C__SHIFT    20
#define HARDNPU__OUT_FM_SIZE__RSDV_31_31__SHIFT    31

#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_W__MASK    0x000003ff
#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_H__MASK    0x000ffc00
#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_C__MASK    0x7ff00000
#define HARDNPU__OUT_FM_SIZE__RSDV_31_31__MASK    0x80000000

#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_W__POR_VALUE    0x0
#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_H__POR_VALUE    0x0
#define HARDNPU__OUT_FM_SIZE__OUT_FM_SIZE_C__POR_VALUE    0x0
#define HARDNPU__OUT_FM_SIZE__RSDV_31_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Out_fm_plane_size
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned out_fm_plane : 20;
        unsigned rsdv_20_31 : 12;
    };
    unsigned reg;
} HARDNPU__OUT_FM_PLANE_SIZE__ACC_T;

#define HARDNPU__OUT_FM_PLANE_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x6010ULL)
#define HARDNPU__OUT_FM_PLANE_SIZE__NUM  0x1

#define HARDNPU__OUT_FM_PLANE_SIZE__OUT_FM_PLANE__SHIFT    0
#define HARDNPU__OUT_FM_PLANE_SIZE__RSDV_20_31__SHIFT    20

#define HARDNPU__OUT_FM_PLANE_SIZE__OUT_FM_PLANE__MASK    0x000fffff
#define HARDNPU__OUT_FM_PLANE_SIZE__RSDV_20_31__MASK    0xfff00000

#define HARDNPU__OUT_FM_PLANE_SIZE__OUT_FM_PLANE__POR_VALUE    0x0
#define HARDNPU__OUT_FM_PLANE_SIZE__RSDV_20_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Output_data_size
// output all data size of  byte
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned output_data_size : 32;
    };
    unsigned reg;
} HARDNPU__OUTPUT_DATA_SIZE__ACC_T;

#define HARDNPU__OUTPUT_DATA_SIZE__ADDR (HARDNPU__BASE_ADDR + 0x6014ULL)
#define HARDNPU__OUTPUT_DATA_SIZE__NUM  0x1

#define HARDNPU__OUTPUT_DATA_SIZE__OUTPUT_DATA_SIZE__SHIFT    0

#define HARDNPU__OUTPUT_DATA_SIZE__OUTPUT_DATA_SIZE__MASK    0xffffffff

#define HARDNPU__OUTPUT_DATA_SIZE__OUTPUT_DATA_SIZE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Act_pooling_en
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pooling_en : 1;
        unsigned act_en : 1;
        unsigned rsdv_2_31 : 30;
    };
    unsigned reg;
} HARDNPU__ACT_POOLING_EN__ACC_T;

#define HARDNPU__ACT_POOLING_EN__ADDR (HARDNPU__BASE_ADDR + 0x6018ULL)
#define HARDNPU__ACT_POOLING_EN__NUM  0x1

#define HARDNPU__ACT_POOLING_EN__POOLING_EN__SHIFT    0
#define HARDNPU__ACT_POOLING_EN__ACT_EN__SHIFT    1
#define HARDNPU__ACT_POOLING_EN__RSDV_2_31__SHIFT    2

#define HARDNPU__ACT_POOLING_EN__POOLING_EN__MASK    0x00000001
#define HARDNPU__ACT_POOLING_EN__ACT_EN__MASK    0x00000002
#define HARDNPU__ACT_POOLING_EN__RSDV_2_31__MASK    0xfffffffc

#define HARDNPU__ACT_POOLING_EN__POOLING_EN__POR_VALUE    0x0
#define HARDNPU__ACT_POOLING_EN__ACT_EN__POR_VALUE    0x0
#define HARDNPU__ACT_POOLING_EN__RSDV_2_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Act_scale
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned act_calculate_up_scale : 8;
        unsigned act_func_sel : 8;
        unsigned rsdv_16_31 : 16;
    };
    unsigned reg;
} HARDNPU__ACT_SCALE__ACC_T;

#define HARDNPU__ACT_SCALE__ADDR (HARDNPU__BASE_ADDR + 0x601CULL)
#define HARDNPU__ACT_SCALE__NUM  0x1

#define HARDNPU__ACT_SCALE__ACT_CALCULATE_UP_SCALE__SHIFT    0
#define HARDNPU__ACT_SCALE__ACT_FUNC_SEL__SHIFT    8
#define HARDNPU__ACT_SCALE__RSDV_16_31__SHIFT    16

#define HARDNPU__ACT_SCALE__ACT_CALCULATE_UP_SCALE__MASK    0x000000ff
#define HARDNPU__ACT_SCALE__ACT_FUNC_SEL__MASK    0x0000ff00
#define HARDNPU__ACT_SCALE__RSDV_16_31__MASK    0xffff0000

#define HARDNPU__ACT_SCALE__ACT_CALCULATE_UP_SCALE__POR_VALUE    0x0
#define HARDNPU__ACT_SCALE__ACT_FUNC_SEL__POR_VALUE    0x0
#define HARDNPU__ACT_SCALE__RSDV_16_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Act_zero_point_output
// uint8 act need zero point data
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned zero_point_output : 32;
    };
    unsigned reg;
} HARDNPU__ACT_ZERO_POINT_OUTPUT__ACC_T;

#define HARDNPU__ACT_ZERO_POINT_OUTPUT__ADDR (HARDNPU__BASE_ADDR + 0x6020ULL)
#define HARDNPU__ACT_ZERO_POINT_OUTPUT__NUM  0x1

#define HARDNPU__ACT_ZERO_POINT_OUTPUT__ZERO_POINT_OUTPUT__SHIFT    0

#define HARDNPU__ACT_ZERO_POINT_OUTPUT__ZERO_POINT_OUTPUT__MASK    0xffffffff

#define HARDNPU__ACT_ZERO_POINT_OUTPUT__ZERO_POINT_OUTPUT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: fifo_watermark
// fifo watermark for entreing stall status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned watermark_lo : 16;
        unsigned watermark_hi : 16;
    };
    unsigned reg;
} HARDNPU__FIFO_WATERMARK__ACC_T;

#define HARDNPU__FIFO_WATERMARK__ADDR (HARDNPU__BASE_ADDR + 0x6024ULL)
#define HARDNPU__FIFO_WATERMARK__NUM  0x1

#define HARDNPU__FIFO_WATERMARK__WATERMARK_LO__SHIFT    0
#define HARDNPU__FIFO_WATERMARK__WATERMARK_HI__SHIFT    16

#define HARDNPU__FIFO_WATERMARK__WATERMARK_LO__MASK    0x0000ffff
#define HARDNPU__FIFO_WATERMARK__WATERMARK_HI__MASK    0xffff0000

#define HARDNPU__FIFO_WATERMARK__WATERMARK_LO__POR_VALUE    0x0
#define HARDNPU__FIFO_WATERMARK__WATERMARK_HI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RAM_act_table_param
// data of activate look up table
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned table_data : 32;
    };
    unsigned reg;
} HARDNPU__RAM_ACT_TABLE_PARAM__ACC_T;

#define HARDNPU__RAM_ACT_TABLE_PARAM__ADDR (HARDNPU__BASE_ADDR + 0x6028ULL)
#define HARDNPU__RAM_ACT_TABLE_PARAM__NUM  0x1

#define HARDNPU__RAM_ACT_TABLE_PARAM__TABLE_DATA__SHIFT    0

#define HARDNPU__RAM_ACT_TABLE_PARAM__TABLE_DATA__MASK    0xffffffff

#define HARDNPU__RAM_ACT_TABLE_PARAM__TABLE_DATA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Act_scale_data
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned act_scale_p : 16;
        unsigned act_scale_n : 16;
    };
    unsigned reg;
} HARDNPU__ACT_SCALE_DATA__ACC_T;

#define HARDNPU__ACT_SCALE_DATA__ADDR (HARDNPU__BASE_ADDR + 0x602CULL)
#define HARDNPU__ACT_SCALE_DATA__NUM  0x1

#define HARDNPU__ACT_SCALE_DATA__ACT_SCALE_P__SHIFT    0
#define HARDNPU__ACT_SCALE_DATA__ACT_SCALE_N__SHIFT    16

#define HARDNPU__ACT_SCALE_DATA__ACT_SCALE_P__MASK    0x0000ffff
#define HARDNPU__ACT_SCALE_DATA__ACT_SCALE_N__MASK    0xffff0000

#define HARDNPU__ACT_SCALE_DATA__ACT_SCALE_P__POR_VALUE    0x0
#define HARDNPU__ACT_SCALE_DATA__ACT_SCALE_N__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Act_scale_quant
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned act_scale_o : 16;
        unsigned act_scale_i : 16;
    };
    unsigned reg;
} HARDNPU__ACT_SCALE_QUANT__ACC_T;

#define HARDNPU__ACT_SCALE_QUANT__ADDR (HARDNPU__BASE_ADDR + 0x6030ULL)
#define HARDNPU__ACT_SCALE_QUANT__NUM  0x1

#define HARDNPU__ACT_SCALE_QUANT__ACT_SCALE_O__SHIFT    0
#define HARDNPU__ACT_SCALE_QUANT__ACT_SCALE_I__SHIFT    16

#define HARDNPU__ACT_SCALE_QUANT__ACT_SCALE_O__MASK    0x0000ffff
#define HARDNPU__ACT_SCALE_QUANT__ACT_SCALE_I__MASK    0xffff0000

#define HARDNPU__ACT_SCALE_QUANT__ACT_SCALE_O__POR_VALUE    0x0
#define HARDNPU__ACT_SCALE_QUANT__ACT_SCALE_I__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Act_rshift
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned act_rshift_o : 8;
        unsigned act_rshift_i : 8;
        unsigned act_rshift_p : 8;
        unsigned act_rshift_n : 8;
    };
    unsigned reg;
} HARDNPU__ACT_RSHIFT__ACC_T;

#define HARDNPU__ACT_RSHIFT__ADDR (HARDNPU__BASE_ADDR + 0x6034ULL)
#define HARDNPU__ACT_RSHIFT__NUM  0x1

#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_O__SHIFT    0
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_I__SHIFT    8
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_P__SHIFT    16
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_N__SHIFT    24

#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_O__MASK    0x000000ff
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_I__MASK    0x0000ff00
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_P__MASK    0x00ff0000
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_N__MASK    0xff000000

#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_O__POR_VALUE    0x0
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_I__POR_VALUE    0x0
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_P__POR_VALUE    0x0
#define HARDNPU__ACT_RSHIFT__ACT_RSHIFT_N__POR_VALUE    0x0



#define QSPI__BASE_ADDR 0xF804E000ULL

///////////////////////////////////////////////////////
// Register: CTRLR0
// This register controls the serial data transfer. It is impossible to write to this register when the DWC_ssi is enabled.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dfs : 5;
        unsigned reserved_5 : 1;
        unsigned frf : 2;
        unsigned scph : 1;
        unsigned scpol : 1;
        unsigned tmod : 2;
        unsigned slv_oe : 1;
        unsigned srl : 1;
        unsigned sste : 1;
        unsigned reserved_15 : 1;
        unsigned cfs : 4;
        unsigned reserved_21_20 : 2;
        unsigned spi_frf : 2;
        unsigned spi_hyperbus_en : 1;
        unsigned reserved_30_25 : 6;
        unsigned ssi_is_mst : 1;
    };
    unsigned reg;
} QSPI__CTRLR0__ACC_T;

#define QSPI__CTRLR0__ADDR (QSPI__BASE_ADDR + 0x0ULL)
#define QSPI__CTRLR0__NUM  0x1

#define QSPI__CTRLR0__DFS__SHIFT    0
#define QSPI__CTRLR0__RESERVED_5__SHIFT    5
#define QSPI__CTRLR0__FRF__SHIFT    6
#define QSPI__CTRLR0__SCPH__SHIFT    8
#define QSPI__CTRLR0__SCPOL__SHIFT    9
#define QSPI__CTRLR0__TMOD__SHIFT    10
#define QSPI__CTRLR0__SLV_OE__SHIFT    12
#define QSPI__CTRLR0__SRL__SHIFT    13
#define QSPI__CTRLR0__SSTE__SHIFT    14
#define QSPI__CTRLR0__RESERVED_15__SHIFT    15
#define QSPI__CTRLR0__CFS__SHIFT    16
#define QSPI__CTRLR0__RESERVED_21_20__SHIFT    20
#define QSPI__CTRLR0__SPI_FRF__SHIFT    22
#define QSPI__CTRLR0__SPI_HYPERBUS_EN__SHIFT    24
#define QSPI__CTRLR0__RESERVED_30_25__SHIFT    25
#define QSPI__CTRLR0__SSI_IS_MST__SHIFT    31

#define QSPI__CTRLR0__DFS__MASK    0x0000001f
#define QSPI__CTRLR0__RESERVED_5__MASK    0x00000020
#define QSPI__CTRLR0__FRF__MASK    0x000000c0
#define QSPI__CTRLR0__SCPH__MASK    0x00000100
#define QSPI__CTRLR0__SCPOL__MASK    0x00000200
#define QSPI__CTRLR0__TMOD__MASK    0x00000c00
#define QSPI__CTRLR0__SLV_OE__MASK    0x00001000
#define QSPI__CTRLR0__SRL__MASK    0x00002000
#define QSPI__CTRLR0__SSTE__MASK    0x00004000
#define QSPI__CTRLR0__RESERVED_15__MASK    0x00008000
#define QSPI__CTRLR0__CFS__MASK    0x000f0000
#define QSPI__CTRLR0__RESERVED_21_20__MASK    0x00300000
#define QSPI__CTRLR0__SPI_FRF__MASK    0x00c00000
#define QSPI__CTRLR0__SPI_HYPERBUS_EN__MASK    0x01000000
#define QSPI__CTRLR0__RESERVED_30_25__MASK    0x7e000000
#define QSPI__CTRLR0__SSI_IS_MST__MASK    0x80000000

#define QSPI__CTRLR0__DFS__POR_VALUE    0x7
#define QSPI__CTRLR0__RESERVED_5__POR_VALUE    0x0
#define QSPI__CTRLR0__FRF__POR_VALUE    0x0
#define QSPI__CTRLR0__SCPH__POR_VALUE    0x0
#define QSPI__CTRLR0__SCPOL__POR_VALUE    0x0
#define QSPI__CTRLR0__TMOD__POR_VALUE    0x2
#define QSPI__CTRLR0__SLV_OE__POR_VALUE    0x0
#define QSPI__CTRLR0__SRL__POR_VALUE    0x0
#define QSPI__CTRLR0__SSTE__POR_VALUE    0x0
#define QSPI__CTRLR0__RESERVED_15__POR_VALUE    0x0
#define QSPI__CTRLR0__CFS__POR_VALUE    0x0
#define QSPI__CTRLR0__RESERVED_21_20__POR_VALUE    0x0
#define QSPI__CTRLR0__SPI_FRF__POR_VALUE    0x1
#define QSPI__CTRLR0__SPI_HYPERBUS_EN__POR_VALUE    0x0
#define QSPI__CTRLR0__RESERVED_30_25__POR_VALUE    0x0
#define QSPI__CTRLR0__SSI_IS_MST__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTRLR1
// Control register 1 controls the end of serial transfers when in receive-only mode. It is impossible to write to this register when the DWC_ssi is enabled.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ndf : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} QSPI__CTRLR1__ACC_T;

#define QSPI__CTRLR1__ADDR (QSPI__BASE_ADDR + 0x4ULL)
#define QSPI__CTRLR1__NUM  0x1

#define QSPI__CTRLR1__NDF__SHIFT    0
#define QSPI__CTRLR1__RESERVED_31_16__SHIFT    16

#define QSPI__CTRLR1__NDF__MASK    0x0000ffff
#define QSPI__CTRLR1__RESERVED_31_16__MASK    0xffff0000

#define QSPI__CTRLR1__NDF__POR_VALUE    0x3
#define QSPI__CTRLR1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SSIENR
// This register enables and disables the DWC_ssi.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ssic_en : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} QSPI__SSIENR__ACC_T;

#define QSPI__SSIENR__ADDR (QSPI__BASE_ADDR + 0x8ULL)
#define QSPI__SSIENR__NUM  0x1

#define QSPI__SSIENR__SSIC_EN__SHIFT    0
#define QSPI__SSIENR__RESERVED_31_1__SHIFT    1

#define QSPI__SSIENR__SSIC_EN__MASK    0x00000001
#define QSPI__SSIENR__RESERVED_31_1__MASK    0xfffffffe

#define QSPI__SSIENR__SSIC_EN__POR_VALUE    0x1
#define QSPI__SSIENR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MWCR
// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DWC_ssi is enabled.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mwmod : 1;
        unsigned mdd : 1;
        unsigned mhs : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} QSPI__MWCR__ACC_T;

#define QSPI__MWCR__ADDR (QSPI__BASE_ADDR + 0xCULL)
#define QSPI__MWCR__NUM  0x1

#define QSPI__MWCR__MWMOD__SHIFT    0
#define QSPI__MWCR__MDD__SHIFT    1
#define QSPI__MWCR__MHS__SHIFT    2
#define QSPI__MWCR__RESERVED_31_3__SHIFT    3

#define QSPI__MWCR__MWMOD__MASK    0x00000001
#define QSPI__MWCR__MDD__MASK    0x00000002
#define QSPI__MWCR__MHS__MASK    0x00000004
#define QSPI__MWCR__RESERVED_31_3__MASK    0xfffffff8

#define QSPI__MWCR__MWMOD__POR_VALUE    0x0
#define QSPI__MWCR__MDD__POR_VALUE    0x0
#define QSPI__MWCR__MHS__POR_VALUE    0x0
#define QSPI__MWCR__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SER
// The register enables the individual slave select output lines from the DWC_ssi master.You cannot write to this register when DWC_ssi is busy and when SSIC_EN = 1.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ser : 2;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} QSPI__SER__ACC_T;

#define QSPI__SER__ADDR (QSPI__BASE_ADDR + 0x10ULL)
#define QSPI__SER__NUM  0x1

#define QSPI__SER__SER__SHIFT    0
#define QSPI__SER__RESERVED_31_2__SHIFT    2

#define QSPI__SER__SER__MASK    0x00000003
#define QSPI__SER__RESERVED_31_2__MASK    0xfffffffc

#define QSPI__SER__SER__POR_VALUE    0x1
#define QSPI__SER__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BAUDR
// The register derives the frequency of the serial clock that regulates the data transfer.It is impossible to write to this register when the DWC_ssi is enabled.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_0 : 1;
        unsigned sckdv : 15;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} QSPI__BAUDR__ACC_T;

#define QSPI__BAUDR__ADDR (QSPI__BASE_ADDR + 0x14ULL)
#define QSPI__BAUDR__NUM  0x1

#define QSPI__BAUDR__RESERVED_0__SHIFT    0
#define QSPI__BAUDR__SCKDV__SHIFT    1
#define QSPI__BAUDR__RESERVED_31_16__SHIFT    16

#define QSPI__BAUDR__RESERVED_0__MASK    0x00000001
#define QSPI__BAUDR__SCKDV__MASK    0x0000fffe
#define QSPI__BAUDR__RESERVED_31_16__MASK    0xffff0000

#define QSPI__BAUDR__RESERVED_0__POR_VALUE    0x0
#define QSPI__BAUDR__SCKDV__POR_VALUE    0xa
#define QSPI__BAUDR__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFTLR
// This register controls the threshold value for the transmit FIFO memory.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tft : 8;
        unsigned reserved_15_8 : 8;
        unsigned txfthr : 8;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} QSPI__TXFTLR__ACC_T;

#define QSPI__TXFTLR__ADDR (QSPI__BASE_ADDR + 0x18ULL)
#define QSPI__TXFTLR__NUM  0x1

#define QSPI__TXFTLR__TFT__SHIFT    0
#define QSPI__TXFTLR__RESERVED_15_8__SHIFT    8
#define QSPI__TXFTLR__TXFTHR__SHIFT    16
#define QSPI__TXFTLR__RESERVED_31_24__SHIFT    24

#define QSPI__TXFTLR__TFT__MASK    0x000000ff
#define QSPI__TXFTLR__RESERVED_15_8__MASK    0x0000ff00
#define QSPI__TXFTLR__TXFTHR__MASK    0x00ff0000
#define QSPI__TXFTLR__RESERVED_31_24__MASK    0xff000000

#define QSPI__TXFTLR__TFT__POR_VALUE    0x0
#define QSPI__TXFTLR__RESERVED_15_8__POR_VALUE    0x0
#define QSPI__TXFTLR__TXFTHR__POR_VALUE    0x0
#define QSPI__TXFTLR__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFTLR
// This register controls the threshold value for the receive FIFO memory.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rft : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} QSPI__RXFTLR__ACC_T;

#define QSPI__RXFTLR__ADDR (QSPI__BASE_ADDR + 0x1CULL)
#define QSPI__RXFTLR__NUM  0x1

#define QSPI__RXFTLR__RFT__SHIFT    0
#define QSPI__RXFTLR__RESERVED_31_8__SHIFT    8

#define QSPI__RXFTLR__RFT__MASK    0x000000ff
#define QSPI__RXFTLR__RESERVED_31_8__MASK    0xffffff00

#define QSPI__RXFTLR__RFT__POR_VALUE    0x0
#define QSPI__RXFTLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFLR
// This register contains the number of valid data entries in the transmit FIFO memory.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txtfl : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} QSPI__TXFLR__ACC_T;

#define QSPI__TXFLR__ADDR (QSPI__BASE_ADDR + 0x20ULL)
#define QSPI__TXFLR__NUM  0x1

#define QSPI__TXFLR__TXTFL__SHIFT    0
#define QSPI__TXFLR__RESERVED_31_9__SHIFT    9

#define QSPI__TXFLR__TXTFL__MASK    0x000001ff
#define QSPI__TXFLR__RESERVED_31_9__MASK    0xfffffe00

#define QSPI__TXFLR__TXTFL__POR_VALUE    0x0
#define QSPI__TXFLR__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFLR
// This register contains the number of valid data entries in the receive FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxtfl : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} QSPI__RXFLR__ACC_T;

#define QSPI__RXFLR__ADDR (QSPI__BASE_ADDR + 0x24ULL)
#define QSPI__RXFLR__NUM  0x1

#define QSPI__RXFLR__RXTFL__SHIFT    0
#define QSPI__RXFLR__RESERVED_31_9__SHIFT    9

#define QSPI__RXFLR__RXTFL__MASK    0x000001ff
#define QSPI__RXFLR__RESERVED_31_9__MASK    0xfffffe00

#define QSPI__RXFLR__RXTFL__POR_VALUE    0x0
#define QSPI__RXFLR__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SR
// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned busy : 1;
        unsigned tfnf : 1;
        unsigned tfe : 1;
        unsigned rfne : 1;
        unsigned rff : 1;
        unsigned txe : 1;
        unsigned dcol : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} QSPI__SR__ACC_T;

#define QSPI__SR__ADDR (QSPI__BASE_ADDR + 0x28ULL)
#define QSPI__SR__NUM  0x1

#define QSPI__SR__BUSY__SHIFT    0
#define QSPI__SR__TFNF__SHIFT    1
#define QSPI__SR__TFE__SHIFT    2
#define QSPI__SR__RFNE__SHIFT    3
#define QSPI__SR__RFF__SHIFT    4
#define QSPI__SR__TXE__SHIFT    5
#define QSPI__SR__DCOL__SHIFT    6
#define QSPI__SR__RESERVED_31_7__SHIFT    7

#define QSPI__SR__BUSY__MASK    0x00000001
#define QSPI__SR__TFNF__MASK    0x00000002
#define QSPI__SR__TFE__MASK    0x00000004
#define QSPI__SR__RFNE__MASK    0x00000008
#define QSPI__SR__RFF__MASK    0x00000010
#define QSPI__SR__TXE__MASK    0x00000020
#define QSPI__SR__DCOL__MASK    0x00000040
#define QSPI__SR__RESERVED_31_7__MASK    0xffffff80

#define QSPI__SR__BUSY__POR_VALUE    0x0
#define QSPI__SR__TFNF__POR_VALUE    0x1
#define QSPI__SR__TFE__POR_VALUE    0x1
#define QSPI__SR__RFNE__POR_VALUE    0x0
#define QSPI__SR__RFF__POR_VALUE    0x0
#define QSPI__SR__TXE__POR_VALUE    0x0
#define QSPI__SR__DCOL__POR_VALUE    0x0
#define QSPI__SR__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IMR
// This read/write register masks or enables all interrupts generated by the DWC_ssi.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeim : 1;
        unsigned txoim : 1;
        unsigned rxuim : 1;
        unsigned rxoim : 1;
        unsigned rxfim : 1;
        unsigned mstim : 1;
        unsigned xrxoim : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} QSPI__IMR__ACC_T;

#define QSPI__IMR__ADDR (QSPI__BASE_ADDR + 0x2CULL)
#define QSPI__IMR__NUM  0x1

#define QSPI__IMR__TXEIM__SHIFT    0
#define QSPI__IMR__TXOIM__SHIFT    1
#define QSPI__IMR__RXUIM__SHIFT    2
#define QSPI__IMR__RXOIM__SHIFT    3
#define QSPI__IMR__RXFIM__SHIFT    4
#define QSPI__IMR__MSTIM__SHIFT    5
#define QSPI__IMR__XRXOIM__SHIFT    6
#define QSPI__IMR__RESERVED_31_7__SHIFT    7

#define QSPI__IMR__TXEIM__MASK    0x00000001
#define QSPI__IMR__TXOIM__MASK    0x00000002
#define QSPI__IMR__RXUIM__MASK    0x00000004
#define QSPI__IMR__RXOIM__MASK    0x00000008
#define QSPI__IMR__RXFIM__MASK    0x00000010
#define QSPI__IMR__MSTIM__MASK    0x00000020
#define QSPI__IMR__XRXOIM__MASK    0x00000040
#define QSPI__IMR__RESERVED_31_7__MASK    0xffffff80

#define QSPI__IMR__TXEIM__POR_VALUE    0x0
#define QSPI__IMR__TXOIM__POR_VALUE    0x1
#define QSPI__IMR__RXUIM__POR_VALUE    0x1
#define QSPI__IMR__RXOIM__POR_VALUE    0x1
#define QSPI__IMR__RXFIM__POR_VALUE    0x1
#define QSPI__IMR__MSTIM__POR_VALUE    0x1
#define QSPI__IMR__XRXOIM__POR_VALUE    0x0
#define QSPI__IMR__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ISR
// This register reports the status of the DWC_ssi interrupts after they have been masked.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeis : 1;
        unsigned txois : 1;
        unsigned rxuis : 1;
        unsigned rxois : 1;
        unsigned rxfis : 1;
        unsigned mstis : 1;
        unsigned xrxois : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} QSPI__ISR__ACC_T;

#define QSPI__ISR__ADDR (QSPI__BASE_ADDR + 0x30ULL)
#define QSPI__ISR__NUM  0x1

#define QSPI__ISR__TXEIS__SHIFT    0
#define QSPI__ISR__TXOIS__SHIFT    1
#define QSPI__ISR__RXUIS__SHIFT    2
#define QSPI__ISR__RXOIS__SHIFT    3
#define QSPI__ISR__RXFIS__SHIFT    4
#define QSPI__ISR__MSTIS__SHIFT    5
#define QSPI__ISR__XRXOIS__SHIFT    6
#define QSPI__ISR__RESERVED_31_7__SHIFT    7

#define QSPI__ISR__TXEIS__MASK    0x00000001
#define QSPI__ISR__TXOIS__MASK    0x00000002
#define QSPI__ISR__RXUIS__MASK    0x00000004
#define QSPI__ISR__RXOIS__MASK    0x00000008
#define QSPI__ISR__RXFIS__MASK    0x00000010
#define QSPI__ISR__MSTIS__MASK    0x00000020
#define QSPI__ISR__XRXOIS__MASK    0x00000040
#define QSPI__ISR__RESERVED_31_7__MASK    0xffffff80

#define QSPI__ISR__TXEIS__POR_VALUE    0x0
#define QSPI__ISR__TXOIS__POR_VALUE    0x0
#define QSPI__ISR__RXUIS__POR_VALUE    0x0
#define QSPI__ISR__RXOIS__POR_VALUE    0x0
#define QSPI__ISR__RXFIS__POR_VALUE    0x0
#define QSPI__ISR__MSTIS__POR_VALUE    0x0
#define QSPI__ISR__XRXOIS__POR_VALUE    0x0
#define QSPI__ISR__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RISR
// Raw Interrupt Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeir : 1;
        unsigned txoir : 1;
        unsigned rxuir : 1;
        unsigned rxoir : 1;
        unsigned rxfir : 1;
        unsigned mstir : 1;
        unsigned xrxoir : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} QSPI__RISR__ACC_T;

#define QSPI__RISR__ADDR (QSPI__BASE_ADDR + 0x34ULL)
#define QSPI__RISR__NUM  0x1

#define QSPI__RISR__TXEIR__SHIFT    0
#define QSPI__RISR__TXOIR__SHIFT    1
#define QSPI__RISR__RXUIR__SHIFT    2
#define QSPI__RISR__RXOIR__SHIFT    3
#define QSPI__RISR__RXFIR__SHIFT    4
#define QSPI__RISR__MSTIR__SHIFT    5
#define QSPI__RISR__XRXOIR__SHIFT    6
#define QSPI__RISR__RESERVED_31_7__SHIFT    7

#define QSPI__RISR__TXEIR__MASK    0x00000001
#define QSPI__RISR__TXOIR__MASK    0x00000002
#define QSPI__RISR__RXUIR__MASK    0x00000004
#define QSPI__RISR__RXOIR__MASK    0x00000008
#define QSPI__RISR__RXFIR__MASK    0x00000010
#define QSPI__RISR__MSTIR__MASK    0x00000020
#define QSPI__RISR__XRXOIR__MASK    0x00000040
#define QSPI__RISR__RESERVED_31_7__MASK    0xffffff80

#define QSPI__RISR__TXEIR__POR_VALUE    0x1
#define QSPI__RISR__TXOIR__POR_VALUE    0x0
#define QSPI__RISR__RXUIR__POR_VALUE    0x0
#define QSPI__RISR__RXOIR__POR_VALUE    0x0
#define QSPI__RISR__RXFIR__POR_VALUE    0x0
#define QSPI__RISR__MSTIR__POR_VALUE    0x0
#define QSPI__RISR__XRXOIR__POR_VALUE    0x0
#define QSPI__RISR__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXOICR
// Transmit FIFO Overflow Interrupt Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txoicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} QSPI__TXOICR__ACC_T;

#define QSPI__TXOICR__ADDR (QSPI__BASE_ADDR + 0x38ULL)
#define QSPI__TXOICR__NUM  0x1

#define QSPI__TXOICR__TXOICR__SHIFT    0
#define QSPI__TXOICR__RESERVED_31_1__SHIFT    1

#define QSPI__TXOICR__TXOICR__MASK    0x00000001
#define QSPI__TXOICR__RESERVED_31_1__MASK    0xfffffffe

#define QSPI__TXOICR__TXOICR__POR_VALUE    0x0
#define QSPI__TXOICR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXOICR
// Receive FIFO Overflow Interrupt Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} QSPI__RXOICR__ACC_T;

#define QSPI__RXOICR__ADDR (QSPI__BASE_ADDR + 0x3CULL)
#define QSPI__RXOICR__NUM  0x1

#define QSPI__RXOICR__RXOICR__SHIFT    0
#define QSPI__RXOICR__RESERVED_31_1__SHIFT    1

#define QSPI__RXOICR__RXOICR__MASK    0x00000001
#define QSPI__RXOICR__RESERVED_31_1__MASK    0xfffffffe

#define QSPI__RXOICR__RXOICR__POR_VALUE    0x0
#define QSPI__RXOICR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXUICR
// Receive FIFO Underflow Interrupt Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxuicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} QSPI__RXUICR__ACC_T;

#define QSPI__RXUICR__ADDR (QSPI__BASE_ADDR + 0x40ULL)
#define QSPI__RXUICR__NUM  0x1

#define QSPI__RXUICR__RXUICR__SHIFT    0
#define QSPI__RXUICR__RESERVED_31_1__SHIFT    1

#define QSPI__RXUICR__RXUICR__MASK    0x00000001
#define QSPI__RXUICR__RESERVED_31_1__MASK    0xfffffffe

#define QSPI__RXUICR__RXUICR__POR_VALUE    0x0
#define QSPI__RXUICR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSTICR
// Multi-Master Interrupt Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned msticr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} QSPI__MSTICR__ACC_T;

#define QSPI__MSTICR__ADDR (QSPI__BASE_ADDR + 0x44ULL)
#define QSPI__MSTICR__NUM  0x1

#define QSPI__MSTICR__MSTICR__SHIFT    0
#define QSPI__MSTICR__RESERVED_31_1__SHIFT    1

#define QSPI__MSTICR__MSTICR__MASK    0x00000001
#define QSPI__MSTICR__RESERVED_31_1__MASK    0xfffffffe

#define QSPI__MSTICR__MSTICR__POR_VALUE    0x0
#define QSPI__MSTICR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ICR
// Interrupt Clear Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned icr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} QSPI__ICR__ACC_T;

#define QSPI__ICR__ADDR (QSPI__BASE_ADDR + 0x48ULL)
#define QSPI__ICR__NUM  0x1

#define QSPI__ICR__ICR__SHIFT    0
#define QSPI__ICR__RESERVED_31_1__SHIFT    1

#define QSPI__ICR__ICR__MASK    0x00000001
#define QSPI__ICR__RESERVED_31_1__MASK    0xfffffffe

#define QSPI__ICR__ICR__POR_VALUE    0x0
#define QSPI__ICR__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMACR
// DMA Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rdmae : 1;
        unsigned tdmae : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} QSPI__DMACR__ACC_T;

#define QSPI__DMACR__ADDR (QSPI__BASE_ADDR + 0x4CULL)
#define QSPI__DMACR__NUM  0x1

#define QSPI__DMACR__RDMAE__SHIFT    0
#define QSPI__DMACR__TDMAE__SHIFT    1
#define QSPI__DMACR__RESERVED_31_2__SHIFT    2

#define QSPI__DMACR__RDMAE__MASK    0x00000001
#define QSPI__DMACR__TDMAE__MASK    0x00000002
#define QSPI__DMACR__RESERVED_31_2__MASK    0xfffffffc

#define QSPI__DMACR__RDMAE__POR_VALUE    0x0
#define QSPI__DMACR__TDMAE__POR_VALUE    0x0
#define QSPI__DMACR__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMATDLR
// DMA Transmit Data Level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmatdl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} QSPI__DMATDLR__ACC_T;

#define QSPI__DMATDLR__ADDR (QSPI__BASE_ADDR + 0x50ULL)
#define QSPI__DMATDLR__NUM  0x1

#define QSPI__DMATDLR__DMATDL__SHIFT    0
#define QSPI__DMATDLR__RESERVED_31_8__SHIFT    8

#define QSPI__DMATDLR__DMATDL__MASK    0x000000ff
#define QSPI__DMATDLR__RESERVED_31_8__MASK    0xffffff00

#define QSPI__DMATDLR__DMATDL__POR_VALUE    0x0
#define QSPI__DMATDLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMARDLR
// DMA Receive Data Level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmardl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} QSPI__DMARDLR__ACC_T;

#define QSPI__DMARDLR__ADDR (QSPI__BASE_ADDR + 0x54ULL)
#define QSPI__DMARDLR__NUM  0x1

#define QSPI__DMARDLR__DMARDL__SHIFT    0
#define QSPI__DMARDLR__RESERVED_31_8__SHIFT    8

#define QSPI__DMARDLR__DMARDL__MASK    0x000000ff
#define QSPI__DMARDLR__RESERVED_31_8__MASK    0xffffff00

#define QSPI__DMARDLR__DMARDL__POR_VALUE    0x0
#define QSPI__DMARDLR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IDR
// This register contains the peripherals identification code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned idcode : 32;
    };
    unsigned reg;
} QSPI__IDR__ACC_T;

#define QSPI__IDR__ADDR (QSPI__BASE_ADDR + 0x58ULL)
#define QSPI__IDR__NUM  0x1

#define QSPI__IDR__IDCODE__SHIFT    0

#define QSPI__IDR__IDCODE__MASK    0xffffffff

#define QSPI__IDR__IDCODE__POR_VALUE    0x000a9000


///////////////////////////////////////////////////////
// Register: SSIC_VERSION_ID
// This read-only register stores the specific DWC_ssi component version.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ssic_comp_version : 32;
    };
    unsigned reg;
} QSPI__SSIC_VERSION_ID__ACC_T;

#define QSPI__SSIC_VERSION_ID__ADDR (QSPI__BASE_ADDR + 0x5CULL)
#define QSPI__SSIC_VERSION_ID__NUM  0x1

#define QSPI__SSIC_VERSION_ID__SSIC_COMP_VERSION__SHIFT    0

#define QSPI__SSIC_VERSION_ID__SSIC_COMP_VERSION__MASK    0xffffffff

#define QSPI__SSIC_VERSION_ID__SSIC_COMP_VERSION__POR_VALUE    0x3130332a


///////////////////////////////////////////////////////
// Register: DR0
// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR0__ACC_T;

#define QSPI__DR0__ADDR (QSPI__BASE_ADDR + 0x60ULL)
#define QSPI__DR0__NUM  0x1

#define QSPI__DR0__DR__SHIFT    0

#define QSPI__DR0__DR__MASK    0xffffffff

#define QSPI__DR0__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR1
// Data Register 2. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR1__ACC_T;

#define QSPI__DR1__ADDR (QSPI__BASE_ADDR + 0x64ULL)
#define QSPI__DR1__NUM  0x1

#define QSPI__DR1__DR__SHIFT    0

#define QSPI__DR1__DR__MASK    0xffffffff

#define QSPI__DR1__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR2
// Data Register 3. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR2__ACC_T;

#define QSPI__DR2__ADDR (QSPI__BASE_ADDR + 0x68ULL)
#define QSPI__DR2__NUM  0x1

#define QSPI__DR2__DR__SHIFT    0

#define QSPI__DR2__DR__MASK    0xffffffff

#define QSPI__DR2__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR3
// Data Register 4. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR3__ACC_T;

#define QSPI__DR3__ADDR (QSPI__BASE_ADDR + 0x6CULL)
#define QSPI__DR3__NUM  0x1

#define QSPI__DR3__DR__SHIFT    0

#define QSPI__DR3__DR__MASK    0xffffffff

#define QSPI__DR3__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR4
// Data Register 5. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR4__ACC_T;

#define QSPI__DR4__ADDR (QSPI__BASE_ADDR + 0x70ULL)
#define QSPI__DR4__NUM  0x1

#define QSPI__DR4__DR__SHIFT    0

#define QSPI__DR4__DR__MASK    0xffffffff

#define QSPI__DR4__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR5
// Data Register 6. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR5__ACC_T;

#define QSPI__DR5__ADDR (QSPI__BASE_ADDR + 0x74ULL)
#define QSPI__DR5__NUM  0x1

#define QSPI__DR5__DR__SHIFT    0

#define QSPI__DR5__DR__MASK    0xffffffff

#define QSPI__DR5__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR6
// Data Register 7. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR6__ACC_T;

#define QSPI__DR6__ADDR (QSPI__BASE_ADDR + 0x78ULL)
#define QSPI__DR6__NUM  0x1

#define QSPI__DR6__DR__SHIFT    0

#define QSPI__DR6__DR__MASK    0xffffffff

#define QSPI__DR6__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR7
// Data Register 8. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR7__ACC_T;

#define QSPI__DR7__ADDR (QSPI__BASE_ADDR + 0x7CULL)
#define QSPI__DR7__NUM  0x1

#define QSPI__DR7__DR__SHIFT    0

#define QSPI__DR7__DR__MASK    0xffffffff

#define QSPI__DR7__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR8
// Data Register 9. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR8__ACC_T;

#define QSPI__DR8__ADDR (QSPI__BASE_ADDR + 0x80ULL)
#define QSPI__DR8__NUM  0x1

#define QSPI__DR8__DR__SHIFT    0

#define QSPI__DR8__DR__MASK    0xffffffff

#define QSPI__DR8__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR9
// Data Register 10. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR9__ACC_T;

#define QSPI__DR9__ADDR (QSPI__BASE_ADDR + 0x84ULL)
#define QSPI__DR9__NUM  0x1

#define QSPI__DR9__DR__SHIFT    0

#define QSPI__DR9__DR__MASK    0xffffffff

#define QSPI__DR9__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR10
// Data Register 11. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR10__ACC_T;

#define QSPI__DR10__ADDR (QSPI__BASE_ADDR + 0x88ULL)
#define QSPI__DR10__NUM  0x1

#define QSPI__DR10__DR__SHIFT    0

#define QSPI__DR10__DR__MASK    0xffffffff

#define QSPI__DR10__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR11
// Data Register 12. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR11__ACC_T;

#define QSPI__DR11__ADDR (QSPI__BASE_ADDR + 0x8CULL)
#define QSPI__DR11__NUM  0x1

#define QSPI__DR11__DR__SHIFT    0

#define QSPI__DR11__DR__MASK    0xffffffff

#define QSPI__DR11__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR12
// Data Register 13. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR12__ACC_T;

#define QSPI__DR12__ADDR (QSPI__BASE_ADDR + 0x90ULL)
#define QSPI__DR12__NUM  0x1

#define QSPI__DR12__DR__SHIFT    0

#define QSPI__DR12__DR__MASK    0xffffffff

#define QSPI__DR12__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR13
// Data Register 14. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR13__ACC_T;

#define QSPI__DR13__ADDR (QSPI__BASE_ADDR + 0x94ULL)
#define QSPI__DR13__NUM  0x1

#define QSPI__DR13__DR__SHIFT    0

#define QSPI__DR13__DR__MASK    0xffffffff

#define QSPI__DR13__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR14
// Data Register 15. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR14__ACC_T;

#define QSPI__DR14__ADDR (QSPI__BASE_ADDR + 0x98ULL)
#define QSPI__DR14__NUM  0x1

#define QSPI__DR14__DR__SHIFT    0

#define QSPI__DR14__DR__MASK    0xffffffff

#define QSPI__DR14__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR15
// Data Register 16. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR15__ACC_T;

#define QSPI__DR15__ADDR (QSPI__BASE_ADDR + 0x9CULL)
#define QSPI__DR15__NUM  0x1

#define QSPI__DR15__DR__SHIFT    0

#define QSPI__DR15__DR__MASK    0xffffffff

#define QSPI__DR15__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR16
// Data Register 17. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR16__ACC_T;

#define QSPI__DR16__ADDR (QSPI__BASE_ADDR + 0xA0ULL)
#define QSPI__DR16__NUM  0x1

#define QSPI__DR16__DR__SHIFT    0

#define QSPI__DR16__DR__MASK    0xffffffff

#define QSPI__DR16__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR17
// Data Register 18. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR17__ACC_T;

#define QSPI__DR17__ADDR (QSPI__BASE_ADDR + 0xA4ULL)
#define QSPI__DR17__NUM  0x1

#define QSPI__DR17__DR__SHIFT    0

#define QSPI__DR17__DR__MASK    0xffffffff

#define QSPI__DR17__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR18
// Data Register 19. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR18__ACC_T;

#define QSPI__DR18__ADDR (QSPI__BASE_ADDR + 0xA8ULL)
#define QSPI__DR18__NUM  0x1

#define QSPI__DR18__DR__SHIFT    0

#define QSPI__DR18__DR__MASK    0xffffffff

#define QSPI__DR18__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR19
// Data Register 20. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR19__ACC_T;

#define QSPI__DR19__ADDR (QSPI__BASE_ADDR + 0xACULL)
#define QSPI__DR19__NUM  0x1

#define QSPI__DR19__DR__SHIFT    0

#define QSPI__DR19__DR__MASK    0xffffffff

#define QSPI__DR19__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR20
// Data Register 21. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR20__ACC_T;

#define QSPI__DR20__ADDR (QSPI__BASE_ADDR + 0xB0ULL)
#define QSPI__DR20__NUM  0x1

#define QSPI__DR20__DR__SHIFT    0

#define QSPI__DR20__DR__MASK    0xffffffff

#define QSPI__DR20__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR21
// Data Register 22. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR21__ACC_T;

#define QSPI__DR21__ADDR (QSPI__BASE_ADDR + 0xB4ULL)
#define QSPI__DR21__NUM  0x1

#define QSPI__DR21__DR__SHIFT    0

#define QSPI__DR21__DR__MASK    0xffffffff

#define QSPI__DR21__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR22
// Data Register 23. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR22__ACC_T;

#define QSPI__DR22__ADDR (QSPI__BASE_ADDR + 0xB8ULL)
#define QSPI__DR22__NUM  0x1

#define QSPI__DR22__DR__SHIFT    0

#define QSPI__DR22__DR__MASK    0xffffffff

#define QSPI__DR22__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR23
// Data Register 24. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR23__ACC_T;

#define QSPI__DR23__ADDR (QSPI__BASE_ADDR + 0xBCULL)
#define QSPI__DR23__NUM  0x1

#define QSPI__DR23__DR__SHIFT    0

#define QSPI__DR23__DR__MASK    0xffffffff

#define QSPI__DR23__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR24
// Data Register 25. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR24__ACC_T;

#define QSPI__DR24__ADDR (QSPI__BASE_ADDR + 0xC0ULL)
#define QSPI__DR24__NUM  0x1

#define QSPI__DR24__DR__SHIFT    0

#define QSPI__DR24__DR__MASK    0xffffffff

#define QSPI__DR24__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR25
// Data Register 26. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR25__ACC_T;

#define QSPI__DR25__ADDR (QSPI__BASE_ADDR + 0xC4ULL)
#define QSPI__DR25__NUM  0x1

#define QSPI__DR25__DR__SHIFT    0

#define QSPI__DR25__DR__MASK    0xffffffff

#define QSPI__DR25__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR26
// Data Register 27. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR26__ACC_T;

#define QSPI__DR26__ADDR (QSPI__BASE_ADDR + 0xC8ULL)
#define QSPI__DR26__NUM  0x1

#define QSPI__DR26__DR__SHIFT    0

#define QSPI__DR26__DR__MASK    0xffffffff

#define QSPI__DR26__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR27
// Data Register 28. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR27__ACC_T;

#define QSPI__DR27__ADDR (QSPI__BASE_ADDR + 0xCCULL)
#define QSPI__DR27__NUM  0x1

#define QSPI__DR27__DR__SHIFT    0

#define QSPI__DR27__DR__MASK    0xffffffff

#define QSPI__DR27__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR28
// Data Register 29. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR28__ACC_T;

#define QSPI__DR28__ADDR (QSPI__BASE_ADDR + 0xD0ULL)
#define QSPI__DR28__NUM  0x1

#define QSPI__DR28__DR__SHIFT    0

#define QSPI__DR28__DR__MASK    0xffffffff

#define QSPI__DR28__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR29
// Data Register 30. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR29__ACC_T;

#define QSPI__DR29__ADDR (QSPI__BASE_ADDR + 0xD4ULL)
#define QSPI__DR29__NUM  0x1

#define QSPI__DR29__DR__SHIFT    0

#define QSPI__DR29__DR__MASK    0xffffffff

#define QSPI__DR29__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR30
// Data Register 31. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR30__ACC_T;

#define QSPI__DR30__ADDR (QSPI__BASE_ADDR + 0xD8ULL)
#define QSPI__DR30__NUM  0x1

#define QSPI__DR30__DR__SHIFT    0

#define QSPI__DR30__DR__MASK    0xffffffff

#define QSPI__DR30__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR31
// Data Register 32. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR31__ACC_T;

#define QSPI__DR31__ADDR (QSPI__BASE_ADDR + 0xDCULL)
#define QSPI__DR31__NUM  0x1

#define QSPI__DR31__DR__SHIFT    0

#define QSPI__DR31__DR__MASK    0xffffffff

#define QSPI__DR31__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR32
// Data Register 33. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR32__ACC_T;

#define QSPI__DR32__ADDR (QSPI__BASE_ADDR + 0xE0ULL)
#define QSPI__DR32__NUM  0x1

#define QSPI__DR32__DR__SHIFT    0

#define QSPI__DR32__DR__MASK    0xffffffff

#define QSPI__DR32__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR33
// Data Register 34. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR33__ACC_T;

#define QSPI__DR33__ADDR (QSPI__BASE_ADDR + 0xE4ULL)
#define QSPI__DR33__NUM  0x1

#define QSPI__DR33__DR__SHIFT    0

#define QSPI__DR33__DR__MASK    0xffffffff

#define QSPI__DR33__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR34
// Data Register 35. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR34__ACC_T;

#define QSPI__DR34__ADDR (QSPI__BASE_ADDR + 0xE8ULL)
#define QSPI__DR34__NUM  0x1

#define QSPI__DR34__DR__SHIFT    0

#define QSPI__DR34__DR__MASK    0xffffffff

#define QSPI__DR34__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR35
// Data Register 36. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} QSPI__DR35__ACC_T;

#define QSPI__DR35__ADDR (QSPI__BASE_ADDR + 0xECULL)
#define QSPI__DR35__NUM  0x1

#define QSPI__DR35__DR__SHIFT    0

#define QSPI__DR35__DR__MASK    0xffffffff

#define QSPI__DR35__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RX_SAMPLE_DELAY
// This register control the number of ssi_clk cycles that are delayed (from the default sample time) before the actual sample of the rxd input occurs
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsd : 8;
        unsigned reserved_15_8 : 8;
        unsigned se : 1;
        unsigned reserved_31_17 : 15;
    };
    unsigned reg;
} QSPI__RX_SAMPLE_DELAY__ACC_T;

#define QSPI__RX_SAMPLE_DELAY__ADDR (QSPI__BASE_ADDR + 0xF0ULL)
#define QSPI__RX_SAMPLE_DELAY__NUM  0x1

#define QSPI__RX_SAMPLE_DELAY__RSD__SHIFT    0
#define QSPI__RX_SAMPLE_DELAY__RESERVED_15_8__SHIFT    8
#define QSPI__RX_SAMPLE_DELAY__SE__SHIFT    16
#define QSPI__RX_SAMPLE_DELAY__RESERVED_31_17__SHIFT    17

#define QSPI__RX_SAMPLE_DELAY__RSD__MASK    0x000000ff
#define QSPI__RX_SAMPLE_DELAY__RESERVED_15_8__MASK    0x0000ff00
#define QSPI__RX_SAMPLE_DELAY__SE__MASK    0x00010000
#define QSPI__RX_SAMPLE_DELAY__RESERVED_31_17__MASK    0xfffe0000

#define QSPI__RX_SAMPLE_DELAY__RSD__POR_VALUE    0x0
#define QSPI__RX_SAMPLE_DELAY__RESERVED_15_8__POR_VALUE    0x0
#define QSPI__RX_SAMPLE_DELAY__SE__POR_VALUE    0x0
#define QSPI__RX_SAMPLE_DELAY__RESERVED_31_17__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SPI_CTRLR0
// This register is used to control the serial data transfer in enhanced SPI mode of operation
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned trans_type : 2;
        unsigned addr_l : 4;
        unsigned reserved_6 : 1;
        unsigned xip_md_bit_en : 1;
        unsigned inst_l : 2;
        unsigned reserved_10 : 1;
        unsigned wait_cycles : 5;
        unsigned spi_ddr_en : 1;
        unsigned inst_ddr_en : 1;
        unsigned spi_rxds_en : 1;
        unsigned xip_dfs_hc : 1;
        unsigned xip_inst_en : 1;
        unsigned ssic_xip_cont_xfer_en : 1;
        unsigned reserved_23_22 : 2;
        unsigned spi_dm_en : 1;
        unsigned spi_rxds_sig_en : 1;
        unsigned xip_mbl : 2;
        unsigned reserved_28 : 1;
        unsigned xip_prefetch_en : 1;
        unsigned clk_stretch_en : 1;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} QSPI__SPI_CTRLR0__ACC_T;

#define QSPI__SPI_CTRLR0__ADDR (QSPI__BASE_ADDR + 0xF4ULL)
#define QSPI__SPI_CTRLR0__NUM  0x1

#define QSPI__SPI_CTRLR0__TRANS_TYPE__SHIFT    0
#define QSPI__SPI_CTRLR0__ADDR_L__SHIFT    2
#define QSPI__SPI_CTRLR0__RESERVED_6__SHIFT    6
#define QSPI__SPI_CTRLR0__XIP_MD_BIT_EN__SHIFT    7
#define QSPI__SPI_CTRLR0__INST_L__SHIFT    8
#define QSPI__SPI_CTRLR0__RESERVED_10__SHIFT    10
#define QSPI__SPI_CTRLR0__WAIT_CYCLES__SHIFT    11
#define QSPI__SPI_CTRLR0__SPI_DDR_EN__SHIFT    16
#define QSPI__SPI_CTRLR0__INST_DDR_EN__SHIFT    17
#define QSPI__SPI_CTRLR0__SPI_RXDS_EN__SHIFT    18
#define QSPI__SPI_CTRLR0__XIP_DFS_HC__SHIFT    19
#define QSPI__SPI_CTRLR0__XIP_INST_EN__SHIFT    20
#define QSPI__SPI_CTRLR0__SSIC_XIP_CONT_XFER_EN__SHIFT    21
#define QSPI__SPI_CTRLR0__RESERVED_23_22__SHIFT    22
#define QSPI__SPI_CTRLR0__SPI_DM_EN__SHIFT    24
#define QSPI__SPI_CTRLR0__SPI_RXDS_SIG_EN__SHIFT    25
#define QSPI__SPI_CTRLR0__XIP_MBL__SHIFT    26
#define QSPI__SPI_CTRLR0__RESERVED_28__SHIFT    28
#define QSPI__SPI_CTRLR0__XIP_PREFETCH_EN__SHIFT    29
#define QSPI__SPI_CTRLR0__CLK_STRETCH_EN__SHIFT    30
#define QSPI__SPI_CTRLR0__RESERVED_31__SHIFT    31

#define QSPI__SPI_CTRLR0__TRANS_TYPE__MASK    0x00000003
#define QSPI__SPI_CTRLR0__ADDR_L__MASK    0x0000003c
#define QSPI__SPI_CTRLR0__RESERVED_6__MASK    0x00000040
#define QSPI__SPI_CTRLR0__XIP_MD_BIT_EN__MASK    0x00000080
#define QSPI__SPI_CTRLR0__INST_L__MASK    0x00000300
#define QSPI__SPI_CTRLR0__RESERVED_10__MASK    0x00000400
#define QSPI__SPI_CTRLR0__WAIT_CYCLES__MASK    0x0000f800
#define QSPI__SPI_CTRLR0__SPI_DDR_EN__MASK    0x00010000
#define QSPI__SPI_CTRLR0__INST_DDR_EN__MASK    0x00020000
#define QSPI__SPI_CTRLR0__SPI_RXDS_EN__MASK    0x00040000
#define QSPI__SPI_CTRLR0__XIP_DFS_HC__MASK    0x00080000
#define QSPI__SPI_CTRLR0__XIP_INST_EN__MASK    0x00100000
#define QSPI__SPI_CTRLR0__SSIC_XIP_CONT_XFER_EN__MASK    0x00200000
#define QSPI__SPI_CTRLR0__RESERVED_23_22__MASK    0x00c00000
#define QSPI__SPI_CTRLR0__SPI_DM_EN__MASK    0x01000000
#define QSPI__SPI_CTRLR0__SPI_RXDS_SIG_EN__MASK    0x02000000
#define QSPI__SPI_CTRLR0__XIP_MBL__MASK    0x0c000000
#define QSPI__SPI_CTRLR0__RESERVED_28__MASK    0x10000000
#define QSPI__SPI_CTRLR0__XIP_PREFETCH_EN__MASK    0x20000000
#define QSPI__SPI_CTRLR0__CLK_STRETCH_EN__MASK    0x40000000
#define QSPI__SPI_CTRLR0__RESERVED_31__MASK    0x80000000

#define QSPI__SPI_CTRLR0__TRANS_TYPE__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__ADDR_L__POR_VALUE    0x6
#define QSPI__SPI_CTRLR0__RESERVED_6__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__XIP_MD_BIT_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__INST_L__POR_VALUE    0x2
#define QSPI__SPI_CTRLR0__RESERVED_10__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__WAIT_CYCLES__POR_VALUE    0x8
#define QSPI__SPI_CTRLR0__SPI_DDR_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__INST_DDR_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__SPI_RXDS_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__XIP_DFS_HC__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__XIP_INST_EN__POR_VALUE    0x1
#define QSPI__SPI_CTRLR0__SSIC_XIP_CONT_XFER_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__RESERVED_23_22__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__SPI_DM_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__SPI_RXDS_SIG_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__XIP_MBL__POR_VALUE    0x2
#define QSPI__SPI_CTRLR0__RESERVED_28__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__XIP_PREFETCH_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__CLK_STRETCH_EN__POR_VALUE    0x0
#define QSPI__SPI_CTRLR0__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: XIP_MODE_BITS
// This register carries the mode bits which are sent in the XIP mode of operation after address phase
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xip_md_bits : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} QSPI__XIP_MODE_BITS__ACC_T;

#define QSPI__XIP_MODE_BITS__ADDR (QSPI__BASE_ADDR + 0xFCULL)
#define QSPI__XIP_MODE_BITS__NUM  0x1

#define QSPI__XIP_MODE_BITS__XIP_MD_BITS__SHIFT    0
#define QSPI__XIP_MODE_BITS__RESERVED_31_16__SHIFT    16

#define QSPI__XIP_MODE_BITS__XIP_MD_BITS__MASK    0x0000ffff
#define QSPI__XIP_MODE_BITS__RESERVED_31_16__MASK    0xffff0000

#define QSPI__XIP_MODE_BITS__XIP_MD_BITS__POR_VALUE    0x0
#define QSPI__XIP_MODE_BITS__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: XIP_INCR_INST
// This register is used to store the instruction op-code to be used in INCR transactions when the same is requested on AHB interface
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned incr_inst : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} QSPI__XIP_INCR_INST__ACC_T;

#define QSPI__XIP_INCR_INST__ADDR (QSPI__BASE_ADDR + 0x100ULL)
#define QSPI__XIP_INCR_INST__NUM  0x1

#define QSPI__XIP_INCR_INST__INCR_INST__SHIFT    0
#define QSPI__XIP_INCR_INST__RESERVED_31_16__SHIFT    16

#define QSPI__XIP_INCR_INST__INCR_INST__MASK    0x0000ffff
#define QSPI__XIP_INCR_INST__RESERVED_31_16__MASK    0xffff0000

#define QSPI__XIP_INCR_INST__INCR_INST__POR_VALUE    0x3b
#define QSPI__XIP_INCR_INST__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: XIP_WRAP_INST
// This register is used to store the instruction op-code to be used in WRAP transactions when the same is requested on AHB interface
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wrap_inst : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} QSPI__XIP_WRAP_INST__ACC_T;

#define QSPI__XIP_WRAP_INST__ADDR (QSPI__BASE_ADDR + 0x104ULL)
#define QSPI__XIP_WRAP_INST__NUM  0x1

#define QSPI__XIP_WRAP_INST__WRAP_INST__SHIFT    0
#define QSPI__XIP_WRAP_INST__RESERVED_31_16__SHIFT    16

#define QSPI__XIP_WRAP_INST__WRAP_INST__MASK    0x0000ffff
#define QSPI__XIP_WRAP_INST__RESERVED_31_16__MASK    0xffff0000

#define QSPI__XIP_WRAP_INST__WRAP_INST__POR_VALUE    0x3b
#define QSPI__XIP_WRAP_INST__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: XIP_CNT_TIME_OUT
// XIP count down register for continuous mode. The counter is used to de-select the slave during continuous transfer mode.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xtoc : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} QSPI__XIP_CNT_TIME_OUT__ACC_T;

#define QSPI__XIP_CNT_TIME_OUT__ADDR (QSPI__BASE_ADDR + 0x114ULL)
#define QSPI__XIP_CNT_TIME_OUT__NUM  0x1

#define QSPI__XIP_CNT_TIME_OUT__XTOC__SHIFT    0
#define QSPI__XIP_CNT_TIME_OUT__RESERVED_31_8__SHIFT    8

#define QSPI__XIP_CNT_TIME_OUT__XTOC__MASK    0x000000ff
#define QSPI__XIP_CNT_TIME_OUT__RESERVED_31_8__MASK    0xffffff00

#define QSPI__XIP_CNT_TIME_OUT__XTOC__POR_VALUE    0x0
#define QSPI__XIP_CNT_TIME_OUT__RESERVED_31_8__POR_VALUE    0x0



#define SDIO_WRAP__SDIO0__BASE_ADDR 0xF8049000ULL

///////////////////////////////////////////////////////
// Register: SDMASA_R
// SDMA System Address register,
// This register is used to configure a 32-bit Block Count or an SDMA System Address based on the Host Version 4 Enable bit in the Host Control 2 register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned blockcnt_sdmasa : 32;
    };
    unsigned reg;
} SDIO_WRAP__SDMASA_R__ACC_T;

#define SDIO_WRAP__SDIO0__SDMASA_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x0ULL)
#define SDIO_WRAP__SDIO0__SDMASA_R__NUM  0x1

#define SDIO_WRAP__SDIO0__SDMASA_R__BLOCKCNT_SDMASA__SHIFT    0

#define SDIO_WRAP__SDIO0__SDMASA_R__BLOCKCNT_SDMASA__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__SDMASA_R__BLOCKCNT_SDMASA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BLOCKCOUNT_R__BLOCKSIZE_R
// This register is used to configure the number of data blocks
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfer_block_size : 12;
        unsigned sdma_buf_bdary : 3;
        unsigned rsvd_blocksize15 : 1;
        unsigned block_cnt : 16;
    };
    unsigned reg;
} SDIO_WRAP__BLOCKCOUNT_R__BLOCKSIZE_R__ACC_T;

#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x4ULL)
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__NUM  0x1

#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__XFER_BLOCK_SIZE__SHIFT    0
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__SDMA_BUF_BDARY__SHIFT    12
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__RSVD_BLOCKSIZE15__SHIFT    15
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__BLOCK_CNT__SHIFT    16

#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__XFER_BLOCK_SIZE__MASK    0x00000fff
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__SDMA_BUF_BDARY__MASK    0x00007000
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__RSVD_BLOCKSIZE15__MASK    0x00008000
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__BLOCK_CNT__MASK    0xffff0000

#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__XFER_BLOCK_SIZE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__SDMA_BUF_BDARY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__RSVD_BLOCKSIZE15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BLOCKCOUNT_R__BLOCKSIZE_R__BLOCK_CNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ARGUMENT_R
// This register is used to configure the SD/eMMC command argument
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned argument : 32;
    };
    unsigned reg;
} SDIO_WRAP__ARGUMENT_R__ACC_T;

#define SDIO_WRAP__SDIO0__ARGUMENT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x8ULL)
#define SDIO_WRAP__SDIO0__ARGUMENT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ARGUMENT_R__ARGUMENT__SHIFT    0

#define SDIO_WRAP__SDIO0__ARGUMENT_R__ARGUMENT__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__ARGUMENT_R__ARGUMENT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CMD_R__XFER_MODE_R
// This register is used to provide the information related to a command and a response packet.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dma_enable : 1;
        unsigned block_count_enable : 1;
        unsigned auto_cmd_enable : 2;
        unsigned data_xfer_dir : 1;
        unsigned multi_blk_sel : 1;
        unsigned resp_type : 1;
        unsigned resp_err_chk_enable : 1;
        unsigned resp_int_disable : 1;
        unsigned rsvd : 7;
        unsigned resp_type_select : 2;
        unsigned sub_cmd_flag : 1;
        unsigned cmd_crc_chk_enable : 1;
        unsigned cmd_idx_chk_enable : 1;
        unsigned data_present_sel : 1;
        unsigned cmd_type : 2;
        unsigned cmd_index : 6;
        unsigned rsvd_30_31 : 2;
    };
    unsigned reg;
} SDIO_WRAP__CMD_R__XFER_MODE_R__ACC_T;

#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0xCULL)
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__NUM  0x1

#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DMA_ENABLE__SHIFT    0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__BLOCK_COUNT_ENABLE__SHIFT    1
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__AUTO_CMD_ENABLE__SHIFT    2
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DATA_XFER_DIR__SHIFT    4
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__MULTI_BLK_SEL__SHIFT    5
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_TYPE__SHIFT    6
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_ERR_CHK_ENABLE__SHIFT    7
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_INT_DISABLE__SHIFT    8
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RSVD__SHIFT    9
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_TYPE_SELECT__SHIFT    16
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__SUB_CMD_FLAG__SHIFT    18
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_CRC_CHK_ENABLE__SHIFT    19
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_IDX_CHK_ENABLE__SHIFT    20
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DATA_PRESENT_SEL__SHIFT    21
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_TYPE__SHIFT    22
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_INDEX__SHIFT    24
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RSVD_30_31__SHIFT    30

#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DMA_ENABLE__MASK    0x00000001
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__BLOCK_COUNT_ENABLE__MASK    0x00000002
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__AUTO_CMD_ENABLE__MASK    0x0000000c
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DATA_XFER_DIR__MASK    0x00000010
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__MULTI_BLK_SEL__MASK    0x00000020
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_TYPE__MASK    0x00000040
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_ERR_CHK_ENABLE__MASK    0x00000080
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_INT_DISABLE__MASK    0x00000100
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RSVD__MASK    0x0000fe00
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_TYPE_SELECT__MASK    0x00030000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__SUB_CMD_FLAG__MASK    0x00040000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_CRC_CHK_ENABLE__MASK    0x00080000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_IDX_CHK_ENABLE__MASK    0x00100000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DATA_PRESENT_SEL__MASK    0x00200000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_TYPE__MASK    0x00c00000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_INDEX__MASK    0x3f000000
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RSVD_30_31__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DMA_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__BLOCK_COUNT_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__AUTO_CMD_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DATA_XFER_DIR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__MULTI_BLK_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_TYPE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_ERR_CHK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_INT_DISABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RSVD__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RESP_TYPE_SELECT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__SUB_CMD_FLAG__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_CRC_CHK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_IDX_CHK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__DATA_PRESENT_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_TYPE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__CMD_INDEX__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CMD_R__XFER_MODE_R__RSVD_30_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP01_R
// This register stores 39-08 bits of the Response Field for an SD/eMMC mode
// The response for an SD/eMMC command can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned resp01 : 32;
    };
    unsigned reg;
} SDIO_WRAP__RESP01_R__ACC_T;

#define SDIO_WRAP__SDIO0__RESP01_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x10ULL)
#define SDIO_WRAP__SDIO0__RESP01_R__NUM  0x1

#define SDIO_WRAP__SDIO0__RESP01_R__RESP01__SHIFT    0

#define SDIO_WRAP__SDIO0__RESP01_R__RESP01__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__RESP01_R__RESP01__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP23_R
// This register stores 71-40 bits of the Response Field for an SD/eMMC mode. This register is used to store the response from the cards
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned resp23 : 32;
    };
    unsigned reg;
} SDIO_WRAP__RESP23_R__ACC_T;

#define SDIO_WRAP__SDIO0__RESP23_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x14ULL)
#define SDIO_WRAP__SDIO0__RESP23_R__NUM  0x1

#define SDIO_WRAP__SDIO0__RESP23_R__RESP23__SHIFT    0

#define SDIO_WRAP__SDIO0__RESP23_R__RESP23__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__RESP23_R__RESP23__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP45_R
// This register stores 103-72 bits of the Response Field for an SD/eMMC mode
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned resp45 : 32;
    };
    unsigned reg;
} SDIO_WRAP__RESP45_R__ACC_T;

#define SDIO_WRAP__SDIO0__RESP45_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x18ULL)
#define SDIO_WRAP__SDIO0__RESP45_R__NUM  0x1

#define SDIO_WRAP__SDIO0__RESP45_R__RESP45__SHIFT    0

#define SDIO_WRAP__SDIO0__RESP45_R__RESP45__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__RESP45_R__RESP45__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP67_R
// This register stores 135-104 bits of the Response Field for an SD/eMMC mode
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned resp67 : 32;
    };
    unsigned reg;
} SDIO_WRAP__RESP67_R__ACC_T;

#define SDIO_WRAP__SDIO0__RESP67_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x1CULL)
#define SDIO_WRAP__SDIO0__RESP67_R__NUM  0x1

#define SDIO_WRAP__SDIO0__RESP67_R__RESP67__SHIFT    0

#define SDIO_WRAP__SDIO0__RESP67_R__RESP67__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__RESP67_R__RESP67__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BUF_DATA_R
// This register is used to access the packet buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned buf_data : 32;
    };
    unsigned reg;
} SDIO_WRAP__BUF_DATA_R__ACC_T;

#define SDIO_WRAP__SDIO0__BUF_DATA_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x20ULL)
#define SDIO_WRAP__SDIO0__BUF_DATA_R__NUM  0x1

#define SDIO_WRAP__SDIO0__BUF_DATA_R__BUF_DATA__SHIFT    0

#define SDIO_WRAP__SDIO0__BUF_DATA_R__BUF_DATA__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__BUF_DATA_R__BUF_DATA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PSTATE_REG
// This register indicates the present status of the Host Controller
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cmd_inhibit : 1;
        unsigned cmd_inhibit_dat : 1;
        unsigned dat_line_active : 1;
        unsigned re_tune_req : 1;
        unsigned dat_7_4 : 4;
        unsigned wr_xfer_active : 1;
        unsigned rd_xfer_active : 1;
        unsigned buf_wr_enable : 1;
        unsigned buf_rd_enable : 1;
        unsigned rsvd_15_12 : 4;
        unsigned card_inserted : 1;
        unsigned card_stable : 1;
        unsigned card_detect_pin_level : 1;
        unsigned wr_protect_sw_lvl : 1;
        unsigned dat_3_0 : 4;
        unsigned cmd_line_lvl : 1;
        unsigned host_reg_vol : 1;
        unsigned rsvd_26 : 1;
        unsigned cmd_issue_err : 1;
        unsigned sub_cmd_stat : 1;
        unsigned in_dormant_st : 1;
        unsigned lane_sync : 1;
        unsigned uhs2_if_detect : 1;
    };
    unsigned reg;
} SDIO_WRAP__PSTATE_REG__ACC_T;

#define SDIO_WRAP__SDIO0__PSTATE_REG__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x24ULL)
#define SDIO_WRAP__SDIO0__PSTATE_REG__NUM  0x1

#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_INHIBIT__SHIFT    0
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_INHIBIT_DAT__SHIFT    1
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_LINE_ACTIVE__SHIFT    2
#define SDIO_WRAP__SDIO0__PSTATE_REG__RE_TUNE_REQ__SHIFT    3
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_7_4__SHIFT    4
#define SDIO_WRAP__SDIO0__PSTATE_REG__WR_XFER_ACTIVE__SHIFT    8
#define SDIO_WRAP__SDIO0__PSTATE_REG__RD_XFER_ACTIVE__SHIFT    9
#define SDIO_WRAP__SDIO0__PSTATE_REG__BUF_WR_ENABLE__SHIFT    10
#define SDIO_WRAP__SDIO0__PSTATE_REG__BUF_RD_ENABLE__SHIFT    11
#define SDIO_WRAP__SDIO0__PSTATE_REG__RSVD_15_12__SHIFT    12
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_INSERTED__SHIFT    16
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_STABLE__SHIFT    17
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_DETECT_PIN_LEVEL__SHIFT    18
#define SDIO_WRAP__SDIO0__PSTATE_REG__WR_PROTECT_SW_LVL__SHIFT    19
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_3_0__SHIFT    20
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_LINE_LVL__SHIFT    24
#define SDIO_WRAP__SDIO0__PSTATE_REG__HOST_REG_VOL__SHIFT    25
#define SDIO_WRAP__SDIO0__PSTATE_REG__RSVD_26__SHIFT    26
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_ISSUE_ERR__SHIFT    27
#define SDIO_WRAP__SDIO0__PSTATE_REG__SUB_CMD_STAT__SHIFT    28
#define SDIO_WRAP__SDIO0__PSTATE_REG__IN_DORMANT_ST__SHIFT    29
#define SDIO_WRAP__SDIO0__PSTATE_REG__LANE_SYNC__SHIFT    30
#define SDIO_WRAP__SDIO0__PSTATE_REG__UHS2_IF_DETECT__SHIFT    31

#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_INHIBIT__MASK    0x00000001
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_INHIBIT_DAT__MASK    0x00000002
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_LINE_ACTIVE__MASK    0x00000004
#define SDIO_WRAP__SDIO0__PSTATE_REG__RE_TUNE_REQ__MASK    0x00000008
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_7_4__MASK    0x000000f0
#define SDIO_WRAP__SDIO0__PSTATE_REG__WR_XFER_ACTIVE__MASK    0x00000100
#define SDIO_WRAP__SDIO0__PSTATE_REG__RD_XFER_ACTIVE__MASK    0x00000200
#define SDIO_WRAP__SDIO0__PSTATE_REG__BUF_WR_ENABLE__MASK    0x00000400
#define SDIO_WRAP__SDIO0__PSTATE_REG__BUF_RD_ENABLE__MASK    0x00000800
#define SDIO_WRAP__SDIO0__PSTATE_REG__RSVD_15_12__MASK    0x0000f000
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_INSERTED__MASK    0x00010000
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_STABLE__MASK    0x00020000
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_DETECT_PIN_LEVEL__MASK    0x00040000
#define SDIO_WRAP__SDIO0__PSTATE_REG__WR_PROTECT_SW_LVL__MASK    0x00080000
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_3_0__MASK    0x00f00000
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_LINE_LVL__MASK    0x01000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__HOST_REG_VOL__MASK    0x02000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__RSVD_26__MASK    0x04000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_ISSUE_ERR__MASK    0x08000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__SUB_CMD_STAT__MASK    0x10000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__IN_DORMANT_ST__MASK    0x20000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__LANE_SYNC__MASK    0x40000000
#define SDIO_WRAP__SDIO0__PSTATE_REG__UHS2_IF_DETECT__MASK    0x80000000

#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_INHIBIT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_INHIBIT_DAT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_LINE_ACTIVE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__RE_TUNE_REQ__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_7_4__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__WR_XFER_ACTIVE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__RD_XFER_ACTIVE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__BUF_WR_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__BUF_RD_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__RSVD_15_12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_INSERTED__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_STABLE__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__PSTATE_REG__CARD_DETECT_PIN_LEVEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__WR_PROTECT_SW_LVL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__DAT_3_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_LINE_LVL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__HOST_REG_VOL__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__PSTATE_REG__RSVD_26__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__CMD_ISSUE_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__SUB_CMD_STAT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__IN_DORMANT_ST__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__LANE_SYNC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PSTATE_REG__UHS2_IF_DETECT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R
// This register is mandatory for the Host Controller, but the wakeup functionality depends on the Host Controller system hardware and software. The Host Driver maintains voltage on the SD Bus by setting the SD Bus Power to 1 in the Power Control Register, while a wakeup event through the Card Interrupt is desired.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned led_ctrl : 1;
        unsigned dat_xfer_width : 1;
        unsigned high_speed_en : 1;
        unsigned dma_sel : 2;
        unsigned ext_dat_xfer : 1;
        unsigned card_detect_test_lvl : 1;
        unsigned card_detect_sig_sel : 1;
        unsigned sd_bus_pwr_vdd1 : 1;
        unsigned sd_bus_vol_vdd1 : 3;
        unsigned sd_bus_pwr_vdd2 : 1;
        unsigned sd_bus_vol_vdd2 : 3;
        unsigned stop_bg_req : 1;
        unsigned continue_req : 1;
        unsigned rd_wait_ctrl : 1;
        unsigned int_at_bgap : 1;
        unsigned rsvd_23_20 : 4;
        unsigned card_int : 1;
        unsigned card_insert : 1;
        unsigned card_removal : 1;
        unsigned rsvd_31_27 : 5;
    };
    unsigned reg;
} SDIO_WRAP__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__ACC_T;

#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x28ULL)
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__NUM  0x1

#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__LED_CTRL__SHIFT    0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DAT_XFER_WIDTH__SHIFT    1
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__HIGH_SPEED_EN__SHIFT    2
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DMA_SEL__SHIFT    3
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__EXT_DAT_XFER__SHIFT    5
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_TEST_LVL__SHIFT    6
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_SIG_SEL__SHIFT    7
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD1__SHIFT    8
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD1__SHIFT    9
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD2__SHIFT    12
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD2__SHIFT    13
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__STOP_BG_REQ__SHIFT    16
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CONTINUE_REQ__SHIFT    17
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RD_WAIT_CTRL__SHIFT    18
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__INT_AT_BGAP__SHIFT    19
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_23_20__SHIFT    20
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INT__SHIFT    24
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INSERT__SHIFT    25
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_REMOVAL__SHIFT    26
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_31_27__SHIFT    27

#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__LED_CTRL__MASK    0x00000001
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DAT_XFER_WIDTH__MASK    0x00000002
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__HIGH_SPEED_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DMA_SEL__MASK    0x00000018
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__EXT_DAT_XFER__MASK    0x00000020
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_TEST_LVL__MASK    0x00000040
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_SIG_SEL__MASK    0x00000080
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD1__MASK    0x00000100
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD1__MASK    0x00000e00
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD2__MASK    0x00001000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD2__MASK    0x0000e000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__STOP_BG_REQ__MASK    0x00010000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CONTINUE_REQ__MASK    0x00020000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RD_WAIT_CTRL__MASK    0x00040000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__INT_AT_BGAP__MASK    0x00080000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_23_20__MASK    0x00f00000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INT__MASK    0x01000000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INSERT__MASK    0x02000000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_REMOVAL__MASK    0x04000000
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_31_27__MASK    0xf8000000

#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__LED_CTRL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DAT_XFER_WIDTH__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__HIGH_SPEED_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DMA_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__EXT_DAT_XFER__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_TEST_LVL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_SIG_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__STOP_BG_REQ__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CONTINUE_REQ__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RD_WAIT_CTRL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__INT_AT_BGAP__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_23_20__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INSERT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_REMOVAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R
// This register is used to generate a reset pulse by writing 1 to each bit of this register. After completing the reset, the Host Controller clears each bit. As it takes some time to complete a software reset, the Host Driver confirms that these bits are 0.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned internal_clk_en : 1;
        unsigned internal_clk_stable : 1;
        unsigned sd_clk_en : 1;
        unsigned pll_enable : 1;
        unsigned rsvd_4 : 1;
        unsigned clk_gen_select : 1;
        unsigned upper_freq_sel : 2;
        unsigned freq_sel : 8;
        unsigned tout_cnt : 4;
        unsigned rsvd_23_20 : 4;
        unsigned sw_rst_all : 1;
        unsigned sw_rst_cmd : 1;
        unsigned sw_rst_dat : 1;
        unsigned rsvd_31_27 : 5;
    };
    unsigned reg;
} SDIO_WRAP__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__ACC_T;

#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x2CULL)
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_EN__SHIFT    0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_STABLE__SHIFT    1
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SD_CLK_EN__SHIFT    2
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__PLL_ENABLE__SHIFT    3
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_4__SHIFT    4
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__CLK_GEN_SELECT__SHIFT    5
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__UPPER_FREQ_SEL__SHIFT    6
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__FREQ_SEL__SHIFT    8
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__TOUT_CNT__SHIFT    16
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_23_20__SHIFT    20
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_ALL__SHIFT    24
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_CMD__SHIFT    25
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_DAT__SHIFT    26
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_31_27__SHIFT    27

#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_STABLE__MASK    0x00000002
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SD_CLK_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__PLL_ENABLE__MASK    0x00000008
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_4__MASK    0x00000010
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__CLK_GEN_SELECT__MASK    0x00000020
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__UPPER_FREQ_SEL__MASK    0x000000c0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__FREQ_SEL__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__TOUT_CNT__MASK    0x000f0000
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_23_20__MASK    0x00f00000
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_ALL__MASK    0x01000000
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_CMD__MASK    0x02000000
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_DAT__MASK    0x04000000
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_31_27__MASK    0xf8000000

#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_STABLE__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SD_CLK_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__PLL_ENABLE__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_4__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__CLK_GEN_SELECT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__UPPER_FREQ_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__FREQ_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__TOUT_CNT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_23_20__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_ALL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_CMD__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_DAT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERROR_INT_STAT_R__NORMAL_INT_STAT_R
// This register enables an interrupt when the Error Interrupt Status Enable is enabled and at least one of the statuses is set to 1. Writing to 1 clears the bit and writing to 0 retains the bit unchanged. Signals defined in this register can be enabled by the Error Interrupt Status Enable register, but not by the Error Interrupt Signal Enable register. More than one status can be cleared with a single register write.
// This register reflects the status of the Normal Interrupt.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cmd_complete : 1;
        unsigned xfer_complete : 1;
        unsigned bgap_event : 1;
        unsigned dma_interrupt : 1;
        unsigned buf_wr_ready : 1;
        unsigned buf_rd_ready : 1;
        unsigned card_insertion : 1;
        unsigned card_removal : 1;
        unsigned card_interrupt : 1;
        unsigned int_a : 1;
        unsigned int_b : 1;
        unsigned int_c : 1;
        unsigned re_tune_event : 1;
        unsigned fx_event : 1;
        unsigned cqe_event : 1;
        unsigned err_interrupt : 1;
        unsigned cmd_tout_err : 1;
        unsigned cmd_crc_err : 1;
        unsigned cmd_end_bit_err : 1;
        unsigned cmd_idx_err : 1;
        unsigned data_tout_err : 1;
        unsigned data_crc_err : 1;
        unsigned data_end_bit_err : 1;
        unsigned cur_lmt_err : 1;
        unsigned auto_cmd_err : 1;
        unsigned adma_err : 1;
        unsigned tuning_err : 1;
        unsigned resp_err : 1;
        unsigned boot_ack_err : 1;
        unsigned vendor_err1 : 1;
        unsigned vendor_err2 : 1;
        unsigned vendor_err3 : 1;
    };
    unsigned reg;
} SDIO_WRAP__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ACC_T;

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x30ULL)
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_COMPLETE__SHIFT    0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__XFER_COMPLETE__SHIFT    1
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BGAP_EVENT__SHIFT    2
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DMA_INTERRUPT__SHIFT    3
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_WR_READY__SHIFT    4
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_RD_READY__SHIFT    5
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INSERTION__SHIFT    6
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_REMOVAL__SHIFT    7
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INTERRUPT__SHIFT    8
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_A__SHIFT    9
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_B__SHIFT    10
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_C__SHIFT    11
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RE_TUNE_EVENT__SHIFT    12
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__FX_EVENT__SHIFT    13
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CQE_EVENT__SHIFT    14
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ERR_INTERRUPT__SHIFT    15
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_TOUT_ERR__SHIFT    16
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_CRC_ERR__SHIFT    17
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_END_BIT_ERR__SHIFT    18
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_IDX_ERR__SHIFT    19
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_TOUT_ERR__SHIFT    20
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_CRC_ERR__SHIFT    21
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_END_BIT_ERR__SHIFT    22
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CUR_LMT_ERR__SHIFT    23
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__AUTO_CMD_ERR__SHIFT    24
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADMA_ERR__SHIFT    25
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__TUNING_ERR__SHIFT    26
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RESP_ERR__SHIFT    27
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BOOT_ACK_ERR__SHIFT    28
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR1__SHIFT    29
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR2__SHIFT    30
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR3__SHIFT    31

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_COMPLETE__MASK    0x00000001
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__XFER_COMPLETE__MASK    0x00000002
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BGAP_EVENT__MASK    0x00000004
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DMA_INTERRUPT__MASK    0x00000008
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_WR_READY__MASK    0x00000010
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_RD_READY__MASK    0x00000020
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INSERTION__MASK    0x00000040
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_REMOVAL__MASK    0x00000080
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INTERRUPT__MASK    0x00000100
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_A__MASK    0x00000200
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_B__MASK    0x00000400
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_C__MASK    0x00000800
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RE_TUNE_EVENT__MASK    0x00001000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__FX_EVENT__MASK    0x00002000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CQE_EVENT__MASK    0x00004000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ERR_INTERRUPT__MASK    0x00008000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_TOUT_ERR__MASK    0x00010000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_CRC_ERR__MASK    0x00020000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_END_BIT_ERR__MASK    0x00040000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_IDX_ERR__MASK    0x00080000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_TOUT_ERR__MASK    0x00100000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_CRC_ERR__MASK    0x00200000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_END_BIT_ERR__MASK    0x00400000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CUR_LMT_ERR__MASK    0x00800000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__AUTO_CMD_ERR__MASK    0x01000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADMA_ERR__MASK    0x02000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__TUNING_ERR__MASK    0x04000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RESP_ERR__MASK    0x08000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BOOT_ACK_ERR__MASK    0x10000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR1__MASK    0x20000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR2__MASK    0x40000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR3__MASK    0x80000000

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_COMPLETE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__XFER_COMPLETE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BGAP_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DMA_INTERRUPT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_WR_READY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_RD_READY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INSERTION__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_REMOVAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INTERRUPT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_A__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_B__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_C__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RE_TUNE_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__FX_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CQE_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ERR_INTERRUPT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CUR_LMT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__AUTO_CMD_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADMA_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__TUNING_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BOOT_ACK_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R
// This register sets the Interrupt Status for Error Interrupt Status register (ERROR_INT_STAT_R), when ERROR_INT_STAT_EN_R is set to 1.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cmd_complete_stat_en : 1;
        unsigned xfer_complete_stat_en : 1;
        unsigned bgap_event_stat_en : 1;
        unsigned dma_interrupt_stat_en : 1;
        unsigned buf_wr_ready_stat_en : 1;
        unsigned buf_rd_ready_stat_en : 1;
        unsigned card_insertion_stat_en : 1;
        unsigned card_removal_stat_en : 1;
        unsigned card_interrupt_stat_en : 1;
        unsigned int_a_stat_en : 1;
        unsigned int_b_stat_en : 1;
        unsigned int_c_stat_en : 1;
        unsigned re_tune_event_stat_en : 1;
        unsigned fx_event_stat_en : 1;
        unsigned cqe_event_stat_en : 1;
        unsigned rsvd_15 : 1;
        unsigned cmd_tout_err_stat_en : 1;
        unsigned cmd_crc_err_stat_en : 1;
        unsigned cmd_end_bit_err_stat_en : 1;
        unsigned cmd_idx_err_stat_en : 1;
        unsigned data_tout_err_stat_en : 1;
        unsigned data_crc_err_stat_en : 1;
        unsigned data_end_bit_err_stat_en : 1;
        unsigned cur_lmt_err_stat_en : 1;
        unsigned auto_cmd_err_stat_en : 1;
        unsigned adma_err_stat_en : 1;
        unsigned tuning_err_stat_en : 1;
        unsigned resp_err_stat_en : 1;
        unsigned boot_ack_err_stat_en : 1;
        unsigned vendor_err_stat_en1 : 1;
        unsigned vendor_err_stat_en2 : 1;
        unsigned vendor_err_stat_en3 : 1;
    };
    unsigned reg;
} SDIO_WRAP__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ACC_T;

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x34ULL)
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_COMPLETE_STAT_EN__SHIFT    0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__XFER_COMPLETE_STAT_EN__SHIFT    1
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BGAP_EVENT_STAT_EN__SHIFT    2
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DMA_INTERRUPT_STAT_EN__SHIFT    3
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_WR_READY_STAT_EN__SHIFT    4
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_RD_READY_STAT_EN__SHIFT    5
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INSERTION_STAT_EN__SHIFT    6
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_REMOVAL_STAT_EN__SHIFT    7
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INTERRUPT_STAT_EN__SHIFT    8
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_A_STAT_EN__SHIFT    9
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_B_STAT_EN__SHIFT    10
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_C_STAT_EN__SHIFT    11
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RE_TUNE_EVENT_STAT_EN__SHIFT    12
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__FX_EVENT_STAT_EN__SHIFT    13
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CQE_EVENT_STAT_EN__SHIFT    14
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RSVD_15__SHIFT    15
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_TOUT_ERR_STAT_EN__SHIFT    16
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_CRC_ERR_STAT_EN__SHIFT    17
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_END_BIT_ERR_STAT_EN__SHIFT    18
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_IDX_ERR_STAT_EN__SHIFT    19
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_TOUT_ERR_STAT_EN__SHIFT    20
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_CRC_ERR_STAT_EN__SHIFT    21
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_END_BIT_ERR_STAT_EN__SHIFT    22
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CUR_LMT_ERR_STAT_EN__SHIFT    23
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__AUTO_CMD_ERR_STAT_EN__SHIFT    24
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADMA_ERR_STAT_EN__SHIFT    25
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__TUNING_ERR_STAT_EN__SHIFT    26
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RESP_ERR_STAT_EN__SHIFT    27
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BOOT_ACK_ERR_STAT_EN__SHIFT    28
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN1__SHIFT    29
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN2__SHIFT    30
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN3__SHIFT    31

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_COMPLETE_STAT_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__XFER_COMPLETE_STAT_EN__MASK    0x00000002
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BGAP_EVENT_STAT_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DMA_INTERRUPT_STAT_EN__MASK    0x00000008
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_WR_READY_STAT_EN__MASK    0x00000010
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_RD_READY_STAT_EN__MASK    0x00000020
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INSERTION_STAT_EN__MASK    0x00000040
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_REMOVAL_STAT_EN__MASK    0x00000080
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INTERRUPT_STAT_EN__MASK    0x00000100
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_A_STAT_EN__MASK    0x00000200
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_B_STAT_EN__MASK    0x00000400
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_C_STAT_EN__MASK    0x00000800
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RE_TUNE_EVENT_STAT_EN__MASK    0x00001000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__FX_EVENT_STAT_EN__MASK    0x00002000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CQE_EVENT_STAT_EN__MASK    0x00004000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RSVD_15__MASK    0x00008000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_TOUT_ERR_STAT_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_CRC_ERR_STAT_EN__MASK    0x00020000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_END_BIT_ERR_STAT_EN__MASK    0x00040000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_IDX_ERR_STAT_EN__MASK    0x00080000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_TOUT_ERR_STAT_EN__MASK    0x00100000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_CRC_ERR_STAT_EN__MASK    0x00200000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_END_BIT_ERR_STAT_EN__MASK    0x00400000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CUR_LMT_ERR_STAT_EN__MASK    0x00800000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__AUTO_CMD_ERR_STAT_EN__MASK    0x01000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADMA_ERR_STAT_EN__MASK    0x02000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__TUNING_ERR_STAT_EN__MASK    0x04000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RESP_ERR_STAT_EN__MASK    0x08000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BOOT_ACK_ERR_STAT_EN__MASK    0x10000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN1__MASK    0x20000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN2__MASK    0x40000000
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN3__MASK    0x80000000

#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_COMPLETE_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__XFER_COMPLETE_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BGAP_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DMA_INTERRUPT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_WR_READY_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_RD_READY_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INSERTION_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_REMOVAL_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INTERRUPT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_A_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_B_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_C_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RE_TUNE_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__FX_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CQE_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RSVD_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_TOUT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_CRC_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_END_BIT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_IDX_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_TOUT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_CRC_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_END_BIT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CUR_LMT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__AUTO_CMD_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADMA_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__TUNING_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RESP_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BOOT_ACK_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R
// This register is used to select the interrupt status that is notified to the Host System as an interrupt. All these status bits share the same 1-bit interrupt line. Setting any of these bits to 1 enables interrupt generation.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cmd_complete_signal_en : 1;
        unsigned xfer_complete_signal_en : 1;
        unsigned bgap_event_signal_en : 1;
        unsigned dma_interrupt_signal_en : 1;
        unsigned buf_wr_ready_signal_en : 1;
        unsigned buf_rd_ready_signal_en : 1;
        unsigned card_insertion_signal_en : 1;
        unsigned card_removal_signal_en : 1;
        unsigned card_interrupt_signal_en : 1;
        unsigned int_a_signal_en : 1;
        unsigned int_b_signal_en : 1;
        unsigned int_c_signal_en : 1;
        unsigned re_tune_event_signal_en : 1;
        unsigned fx_event_signal_en : 1;
        unsigned cqe_event_signal_en : 1;
        unsigned rsvd_15 : 1;
        unsigned cmd_tout_err_signal_en : 1;
        unsigned cmd_crc_err_signal_en : 1;
        unsigned cmd_end_bit_err_signal_en : 1;
        unsigned cmd_idx_err_signal_en : 1;
        unsigned data_tout_err_signal_en : 1;
        unsigned data_crc_err_signal_en : 1;
        unsigned data_end_bit_err_signal_en : 1;
        unsigned cur_lmt_err_signal_en : 1;
        unsigned auto_cmd_err_signal_en : 1;
        unsigned adma_err_signal_en : 1;
        unsigned tuning_err_signal_en : 1;
        unsigned resp_err_signal_en : 1;
        unsigned boot_ack_err_signal_en : 1;
        unsigned vendor_err_signal_en1 : 1;
        unsigned vendor_err_signal_en2 : 1;
        unsigned vendor_err_signal_en3 : 1;
    };
    unsigned reg;
} SDIO_WRAP__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ACC_T;

#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x38ULL)
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_COMPLETE_SIGNAL_EN__SHIFT    0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__XFER_COMPLETE_SIGNAL_EN__SHIFT    1
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BGAP_EVENT_SIGNAL_EN__SHIFT    2
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DMA_INTERRUPT_SIGNAL_EN__SHIFT    3
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_WR_READY_SIGNAL_EN__SHIFT    4
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_RD_READY_SIGNAL_EN__SHIFT    5
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INSERTION_SIGNAL_EN__SHIFT    6
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_REMOVAL_SIGNAL_EN__SHIFT    7
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INTERRUPT_SIGNAL_EN__SHIFT    8
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_A_SIGNAL_EN__SHIFT    9
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_B_SIGNAL_EN__SHIFT    10
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_C_SIGNAL_EN__SHIFT    11
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RE_TUNE_EVENT_SIGNAL_EN__SHIFT    12
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__FX_EVENT_SIGNAL_EN__SHIFT    13
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CQE_EVENT_SIGNAL_EN__SHIFT    14
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RSVD_15__SHIFT    15
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_TOUT_ERR_SIGNAL_EN__SHIFT    16
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_CRC_ERR_SIGNAL_EN__SHIFT    17
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_END_BIT_ERR_SIGNAL_EN__SHIFT    18
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_IDX_ERR_SIGNAL_EN__SHIFT    19
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_TOUT_ERR_SIGNAL_EN__SHIFT    20
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_CRC_ERR_SIGNAL_EN__SHIFT    21
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_END_BIT_ERR_SIGNAL_EN__SHIFT    22
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CUR_LMT_ERR_SIGNAL_EN__SHIFT    23
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__AUTO_CMD_ERR_SIGNAL_EN__SHIFT    24
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADMA_ERR_SIGNAL_EN__SHIFT    25
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__TUNING_ERR_SIGNAL_EN__SHIFT    26
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RESP_ERR_SIGNAL_EN__SHIFT    27
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BOOT_ACK_ERR_SIGNAL_EN__SHIFT    28
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN1__SHIFT    29
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN2__SHIFT    30
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN3__SHIFT    31

#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_COMPLETE_SIGNAL_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__XFER_COMPLETE_SIGNAL_EN__MASK    0x00000002
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BGAP_EVENT_SIGNAL_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DMA_INTERRUPT_SIGNAL_EN__MASK    0x00000008
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_WR_READY_SIGNAL_EN__MASK    0x00000010
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_RD_READY_SIGNAL_EN__MASK    0x00000020
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INSERTION_SIGNAL_EN__MASK    0x00000040
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_REMOVAL_SIGNAL_EN__MASK    0x00000080
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INTERRUPT_SIGNAL_EN__MASK    0x00000100
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_A_SIGNAL_EN__MASK    0x00000200
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_B_SIGNAL_EN__MASK    0x00000400
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_C_SIGNAL_EN__MASK    0x00000800
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RE_TUNE_EVENT_SIGNAL_EN__MASK    0x00001000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__FX_EVENT_SIGNAL_EN__MASK    0x00002000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CQE_EVENT_SIGNAL_EN__MASK    0x00004000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RSVD_15__MASK    0x00008000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_TOUT_ERR_SIGNAL_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_CRC_ERR_SIGNAL_EN__MASK    0x00020000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_END_BIT_ERR_SIGNAL_EN__MASK    0x00040000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_IDX_ERR_SIGNAL_EN__MASK    0x00080000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_TOUT_ERR_SIGNAL_EN__MASK    0x00100000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_CRC_ERR_SIGNAL_EN__MASK    0x00200000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_END_BIT_ERR_SIGNAL_EN__MASK    0x00400000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CUR_LMT_ERR_SIGNAL_EN__MASK    0x00800000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__AUTO_CMD_ERR_SIGNAL_EN__MASK    0x01000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADMA_ERR_SIGNAL_EN__MASK    0x02000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__TUNING_ERR_SIGNAL_EN__MASK    0x04000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RESP_ERR_SIGNAL_EN__MASK    0x08000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BOOT_ACK_ERR_SIGNAL_EN__MASK    0x10000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN1__MASK    0x20000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN2__MASK    0x40000000
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN3__MASK    0x80000000

#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_COMPLETE_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__XFER_COMPLETE_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BGAP_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DMA_INTERRUPT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_WR_READY_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_RD_READY_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INSERTION_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_REMOVAL_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INTERRUPT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_A_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_B_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_C_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RE_TUNE_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__FX_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CQE_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RSVD_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_TOUT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_CRC_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_END_BIT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_IDX_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_TOUT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_CRC_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_END_BIT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CUR_LMT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__AUTO_CMD_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADMA_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__TUNING_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RESP_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BOOT_ACK_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HOST_CTRL2_R__AUTO_CMD_STAT_R
// This register is used to control how the Host Controller operates.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned auto_cmd12_not_exec : 1;
        unsigned auto_cmd_tout_err : 1;
        unsigned auto_cmd_crc_err : 1;
        unsigned auto_cmd_ebit_err : 1;
        unsigned auto_cmd_idx_err : 1;
        unsigned auto_cmd_resp_err : 1;
        unsigned rsvd_6 : 1;
        unsigned cmd_not_issued_auto_cmd12 : 1;
        unsigned rsvd_15_8 : 8;
        unsigned uhs_mode_sel : 3;
        unsigned signaling_en : 1;
        unsigned drv_strength_sel : 2;
        unsigned exec_tuning : 1;
        unsigned sample_clk_sel : 1;
        unsigned uhs2_if_enable : 1;
        unsigned rsvd_9 : 1;
        unsigned adma2_len_mode : 1;
        unsigned cmd23_enable : 1;
        unsigned host_ver4_enable : 1;
        unsigned addressing : 1;
        unsigned async_int_enable : 1;
        unsigned preset_val_enable : 1;
    };
    unsigned reg;
} SDIO_WRAP__HOST_CTRL2_R__AUTO_CMD_STAT_R__ACC_T;

#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x3CULL)
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD12_NOT_EXEC__SHIFT    0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_TOUT_ERR__SHIFT    1
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_CRC_ERR__SHIFT    2
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_EBIT_ERR__SHIFT    3
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_IDX_ERR__SHIFT    4
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_RESP_ERR__SHIFT    5
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_6__SHIFT    6
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD_NOT_ISSUED_AUTO_CMD12__SHIFT    7
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_15_8__SHIFT    8
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS_MODE_SEL__SHIFT    16
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__SIGNALING_EN__SHIFT    19
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__DRV_STRENGTH_SEL__SHIFT    20
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__EXEC_TUNING__SHIFT    22
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__SAMPLE_CLK_SEL__SHIFT    23
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS2_IF_ENABLE__SHIFT    24
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_9__SHIFT    25
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADMA2_LEN_MODE__SHIFT    26
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD23_ENABLE__SHIFT    27
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__HOST_VER4_ENABLE__SHIFT    28
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDRESSING__SHIFT    29
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ASYNC_INT_ENABLE__SHIFT    30
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__PRESET_VAL_ENABLE__SHIFT    31

#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD12_NOT_EXEC__MASK    0x00000001
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_TOUT_ERR__MASK    0x00000002
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_CRC_ERR__MASK    0x00000004
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_EBIT_ERR__MASK    0x00000008
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_IDX_ERR__MASK    0x00000010
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_RESP_ERR__MASK    0x00000020
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_6__MASK    0x00000040
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD_NOT_ISSUED_AUTO_CMD12__MASK    0x00000080
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_15_8__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS_MODE_SEL__MASK    0x00070000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__SIGNALING_EN__MASK    0x00080000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__DRV_STRENGTH_SEL__MASK    0x00300000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__EXEC_TUNING__MASK    0x00400000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__SAMPLE_CLK_SEL__MASK    0x00800000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS2_IF_ENABLE__MASK    0x01000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_9__MASK    0x02000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADMA2_LEN_MODE__MASK    0x04000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD23_ENABLE__MASK    0x08000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__HOST_VER4_ENABLE__MASK    0x10000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDRESSING__MASK    0x20000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ASYNC_INT_ENABLE__MASK    0x40000000
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__PRESET_VAL_ENABLE__MASK    0x80000000

#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD12_NOT_EXEC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_EBIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD_NOT_ISSUED_AUTO_CMD12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_15_8__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS_MODE_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__SIGNALING_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__DRV_STRENGTH_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__EXEC_TUNING__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__SAMPLE_CLK_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS2_IF_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_9__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADMA2_LEN_MODE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD23_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__HOST_VER4_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDRESSING__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__ASYNC_INT_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CTRL2_R__AUTO_CMD_STAT_R__PRESET_VAL_ENABLE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CAPABILITIES1_R
// This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or loaded from the flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers: CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES1_R register is the lower part of Capabilities register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tout_clk_freq : 6;
        unsigned rsvd_6 : 1;
        unsigned tout_clk_unit : 1;
        unsigned base_clk_freq : 8;
        unsigned max_blk_len : 2;
        unsigned embedded_8_bit : 1;
        unsigned adma2_support : 1;
        unsigned rsvd_20 : 1;
        unsigned high_speed_support : 1;
        unsigned sdma_support : 1;
        unsigned sus_res_support : 1;
        unsigned volt_33 : 1;
        unsigned volt_30 : 1;
        unsigned volt_18 : 1;
        unsigned sys_addr_64_v4 : 1;
        unsigned sys_addr_64_v3 : 1;
        unsigned async_int_support : 1;
        unsigned slot_type_r : 2;
    };
    unsigned reg;
} SDIO_WRAP__CAPABILITIES1_R__ACC_T;

#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x40ULL)
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__NUM  0x1

#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__TOUT_CLK_FREQ__SHIFT    0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__RSVD_6__SHIFT    6
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__TOUT_CLK_UNIT__SHIFT    7
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__BASE_CLK_FREQ__SHIFT    8
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__MAX_BLK_LEN__SHIFT    16
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__EMBEDDED_8_BIT__SHIFT    18
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ADMA2_SUPPORT__SHIFT    19
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__RSVD_20__SHIFT    20
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__HIGH_SPEED_SUPPORT__SHIFT    21
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SDMA_SUPPORT__SHIFT    22
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SUS_RES_SUPPORT__SHIFT    23
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_33__SHIFT    24
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_30__SHIFT    25
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_18__SHIFT    26
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SYS_ADDR_64_V4__SHIFT    27
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SYS_ADDR_64_V3__SHIFT    28
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ASYNC_INT_SUPPORT__SHIFT    29
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SLOT_TYPE_R__SHIFT    30

#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__TOUT_CLK_FREQ__MASK    0x0000003f
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__RSVD_6__MASK    0x00000040
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__TOUT_CLK_UNIT__MASK    0x00000080
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__BASE_CLK_FREQ__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__MAX_BLK_LEN__MASK    0x00030000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__EMBEDDED_8_BIT__MASK    0x00040000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ADMA2_SUPPORT__MASK    0x00080000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__RSVD_20__MASK    0x00100000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__HIGH_SPEED_SUPPORT__MASK    0x00200000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SDMA_SUPPORT__MASK    0x00400000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SUS_RES_SUPPORT__MASK    0x00800000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_33__MASK    0x01000000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_30__MASK    0x02000000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_18__MASK    0x04000000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SYS_ADDR_64_V4__MASK    0x08000000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SYS_ADDR_64_V3__MASK    0x10000000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ASYNC_INT_SUPPORT__MASK    0x20000000
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SLOT_TYPE_R__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__TOUT_CLK_FREQ__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__RSVD_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__TOUT_CLK_UNIT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__BASE_CLK_FREQ__POR_VALUE    0x64
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__MAX_BLK_LEN__POR_VALUE    0x2
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__EMBEDDED_8_BIT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ADMA2_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__RSVD_20__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__HIGH_SPEED_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SDMA_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SUS_RES_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_33__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_30__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__VOLT_18__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SYS_ADDR_64_V4__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SYS_ADDR_64_V3__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__ASYNC_INT_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES1_R__SLOT_TYPE_R__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CAPABILITIES2_R
// This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or as loaded from flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers, namely CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES2_R register is upper part of Capabilities register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned sdr50_support : 1;
        unsigned sdr104_support : 1;
        unsigned ddr50_support : 1;
        unsigned uhs2_support : 1;
        unsigned drv_typea : 1;
        unsigned drv_typec : 1;
        unsigned drv_typed : 1;
        unsigned rsvd_39 : 1;
        unsigned retune_cnt : 4;
        unsigned rsvd_44 : 1;
        unsigned use_tuning_sdr50 : 1;
        unsigned re_tuning_modes : 2;
        unsigned clk_mul : 8;
        unsigned rsvd_56_58 : 3;
        unsigned adma3_support : 1;
        unsigned vdd2_18v_support : 1;
        unsigned rsvd_61 : 1;
        unsigned rsvd_62_63 : 2;
    };
    unsigned reg;
} SDIO_WRAP__CAPABILITIES2_R__ACC_T;

#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x44ULL)
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__NUM  0x1

#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__SDR50_SUPPORT__SHIFT    0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__SDR104_SUPPORT__SHIFT    1
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DDR50_SUPPORT__SHIFT    2
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__UHS2_SUPPORT__SHIFT    3
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPEA__SHIFT    4
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPEC__SHIFT    5
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPED__SHIFT    6
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_39__SHIFT    7
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RETUNE_CNT__SHIFT    8
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_44__SHIFT    12
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__USE_TUNING_SDR50__SHIFT    13
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RE_TUNING_MODES__SHIFT    14
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__CLK_MUL__SHIFT    16
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_56_58__SHIFT    24
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__ADMA3_SUPPORT__SHIFT    27
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__VDD2_18V_SUPPORT__SHIFT    28
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_61__SHIFT    29
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_62_63__SHIFT    30

#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__SDR50_SUPPORT__MASK    0x00000001
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__SDR104_SUPPORT__MASK    0x00000002
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DDR50_SUPPORT__MASK    0x00000004
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__UHS2_SUPPORT__MASK    0x00000008
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPEA__MASK    0x00000010
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPEC__MASK    0x00000020
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPED__MASK    0x00000040
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_39__MASK    0x00000080
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RETUNE_CNT__MASK    0x00000f00
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_44__MASK    0x00001000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__USE_TUNING_SDR50__MASK    0x00002000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RE_TUNING_MODES__MASK    0x0000c000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__CLK_MUL__MASK    0x00ff0000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_56_58__MASK    0x07000000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__ADMA3_SUPPORT__MASK    0x08000000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__VDD2_18V_SUPPORT__MASK    0x10000000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_61__MASK    0x20000000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_62_63__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__SDR50_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__SDR104_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DDR50_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__UHS2_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPEA__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPEC__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__DRV_TYPED__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_39__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RETUNE_CNT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_44__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__USE_TUNING_SDR50__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RE_TUNING_MODES__POR_VALUE    0x80000000
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__CLK_MUL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_56_58__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__ADMA3_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__VDD2_18V_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_61__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CAPABILITIES2_R__RSVD_62_63__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CURR_CAPABILITIES1_R
// This register indicate the maximum current capability for each voltage, for VDD1. The value is meaningful if the Voltage Support is set in the Capabilities register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned max_cur_33v : 8;
        unsigned max_cur_30v : 8;
        unsigned max_cur_18v : 8;
        unsigned rsvd_31_24 : 8;
    };
    unsigned reg;
} SDIO_WRAP__CURR_CAPABILITIES1_R__ACC_T;

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x48ULL)
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__NUM  0x1

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_33V__SHIFT    0
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_30V__SHIFT    8
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_18V__SHIFT    16
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__RSVD_31_24__SHIFT    24

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_33V__MASK    0x000000ff
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_30V__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_18V__MASK    0x00ff0000
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__RSVD_31_24__MASK    0xff000000

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_33V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_30V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__MAX_CUR_18V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES1_R__RSVD_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CURR_CAPABILITIES2_R
// This register indicates the maximum current capability for each voltage (for VDD2). The value is meaningful if Voltage Support is set in the Capabilities register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned max_cur_vdd2_18v : 8;
        unsigned rsvd_63_40 : 24;
    };
    unsigned reg;
} SDIO_WRAP__CURR_CAPABILITIES2_R__ACC_T;

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x4CULL)
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__NUM  0x1

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__MAX_CUR_VDD2_18V__SHIFT    0
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__RSVD_63_40__SHIFT    8

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__MAX_CUR_VDD2_18V__MASK    0x000000ff
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__RSVD_63_40__MASK    0xffffff00

#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__MAX_CUR_VDD2_18V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CURR_CAPABILITIES2_R__RSVD_63_40__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R
// This register is not physically implemented but is an address at which the Error Interrupt Status register can be written. The effect of a write to this address is reflected in the Error Interrupt Status register if the corresponding bit of the Error Interrupt Status Enable register is set
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned force_auto_cmd12_not_exec : 1;
        unsigned force_auto_cmd_tout_err : 1;
        unsigned force_auto_cmd_crc_err : 1;
        unsigned force_auto_cmd_ebit_err : 1;
        unsigned force_auto_cmd_idx_err : 1;
        unsigned force_auto_cmd_resp_err : 1;
        unsigned rsvd_6 : 1;
        unsigned force_cmd_not_issued_auto_cmd12 : 1;
        unsigned rsvd_15_8 : 8;
        unsigned force_cmd_tout_err : 1;
        unsigned force_cmd_crc_err : 1;
        unsigned force_cmd_end_bit_err : 1;
        unsigned force_cmd_idx_err : 1;
        unsigned force_data_tout_err : 1;
        unsigned force_data_crc_err : 1;
        unsigned force_data_end_bit_err : 1;
        unsigned force_cur_lmt_err : 1;
        unsigned force_auto_cmd_err : 1;
        unsigned force_adma_err : 1;
        unsigned force_tuning_err : 1;
        unsigned force_resp_err : 1;
        unsigned force_boot_ack_err : 1;
        unsigned force_vendor_err1 : 1;
        unsigned force_vendor_err2 : 1;
        unsigned force_vendor_err3 : 1;
    };
    unsigned reg;
} SDIO_WRAP__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__ACC_T;

#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x50ULL)
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD12_NOT_EXEC__SHIFT    0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_TOUT_ERR__SHIFT    1
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_CRC_ERR__SHIFT    2
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_EBIT_ERR__SHIFT    3
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_IDX_ERR__SHIFT    4
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_RESP_ERR__SHIFT    5
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_6__SHIFT    6
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_NOT_ISSUED_AUTO_CMD12__SHIFT    7
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_15_8__SHIFT    8
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_TOUT_ERR__SHIFT    16
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_CRC_ERR__SHIFT    17
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_END_BIT_ERR__SHIFT    18
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_IDX_ERR__SHIFT    19
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_TOUT_ERR__SHIFT    20
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_CRC_ERR__SHIFT    21
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_END_BIT_ERR__SHIFT    22
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CUR_LMT_ERR__SHIFT    23
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_ERR__SHIFT    24
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_ADMA_ERR__SHIFT    25
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_TUNING_ERR__SHIFT    26
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_RESP_ERR__SHIFT    27
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_BOOT_ACK_ERR__SHIFT    28
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR1__SHIFT    29
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR2__SHIFT    30
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR3__SHIFT    31

#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD12_NOT_EXEC__MASK    0x00000001
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_TOUT_ERR__MASK    0x00000002
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_CRC_ERR__MASK    0x00000004
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_EBIT_ERR__MASK    0x00000008
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_IDX_ERR__MASK    0x00000010
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_RESP_ERR__MASK    0x00000020
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_6__MASK    0x00000040
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_NOT_ISSUED_AUTO_CMD12__MASK    0x00000080
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_15_8__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_TOUT_ERR__MASK    0x00010000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_CRC_ERR__MASK    0x00020000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_END_BIT_ERR__MASK    0x00040000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_IDX_ERR__MASK    0x00080000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_TOUT_ERR__MASK    0x00100000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_CRC_ERR__MASK    0x00200000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_END_BIT_ERR__MASK    0x00400000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CUR_LMT_ERR__MASK    0x00800000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_ERR__MASK    0x01000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_ADMA_ERR__MASK    0x02000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_TUNING_ERR__MASK    0x04000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_RESP_ERR__MASK    0x08000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_BOOT_ACK_ERR__MASK    0x10000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR1__MASK    0x20000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR2__MASK    0x40000000
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR3__MASK    0x80000000

#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD12_NOT_EXEC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_EBIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_NOT_ISSUED_AUTO_CMD12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_15_8__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CUR_LMT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_ADMA_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_TUNING_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_BOOT_ACK_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ADMA_ERR_STAT_R
// This register stores the ADMA state during an ADMA error.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned adma_err_states : 2;
        unsigned adma_len_err : 1;
        unsigned rsvd_31_3 : 29;
    };
    unsigned reg;
} SDIO_WRAP__ADMA_ERR_STAT_R__ACC_T;

#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x54ULL)
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADMA_ERR_STATES__SHIFT    0
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADMA_LEN_ERR__SHIFT    2
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__RSVD_31_3__SHIFT    3

#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADMA_ERR_STATES__MASK    0x00000003
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADMA_LEN_ERR__MASK    0x00000004
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__RSVD_31_3__MASK    0xfffffff8

#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADMA_ERR_STATES__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__ADMA_LEN_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__ADMA_ERR_STAT_R__RSVD_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ADMA_SA_LOW_R
// This register holds the lower 32-bit system address for DMA transfer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned adma_sa_low : 32;
    };
    unsigned reg;
} SDIO_WRAP__ADMA_SA_LOW_R__ACC_T;

#define SDIO_WRAP__SDIO0__ADMA_SA_LOW_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x58ULL)
#define SDIO_WRAP__SDIO0__ADMA_SA_LOW_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ADMA_SA_LOW_R__ADMA_SA_LOW__SHIFT    0

#define SDIO_WRAP__SDIO0__ADMA_SA_LOW_R__ADMA_SA_LOW__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__ADMA_SA_LOW_R__ADMA_SA_LOW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_DS_R__PRESET_INIT_R
// This register defines Preset Value for Default Speed mode in SD mode
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned freq_sel_val_init : 10;
        unsigned clk_gen_sel_val_init : 1;
        unsigned rsvd_13_11 : 3;
        unsigned drv_sel_val_init : 2;
        unsigned freq_sel_val_ds : 10;
        unsigned clk_gen_sel_val_ds : 1;
        unsigned rsvd_29_27 : 3;
        unsigned drv_sel_val_ds : 2;
    };
    unsigned reg;
} SDIO_WRAP__PRESET_DS_R__PRESET_INIT_R__ACC_T;

#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x60ULL)
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_INIT__SHIFT    0
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_INIT__SHIFT    10
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_INIT__SHIFT    14
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_DS__SHIFT    16
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_DS__SHIFT    26
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_DS__SHIFT    30

#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_INIT__MASK    0x000003ff
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_INIT__MASK    0x00000400
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_INIT__MASK    0x0000c000
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_DS__MASK    0x03ff0000
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_DS__MASK    0x04000000
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_DS__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_INIT__POR_VALUE    0x096
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_INIT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_INIT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_DS__POR_VALUE    0x2
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_DS__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_DS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_HS_R
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned freq_sel_val_0 : 10;
        unsigned clk_gen_sel_val_0 : 1;
        unsigned rsvd_13_11 : 3;
        unsigned drv_sel_val_0 : 2;
        unsigned freq_sel_val_1 : 10;
        unsigned clk_gen_sel_val_1 : 1;
        unsigned rsvd_29_27 : 3;
        unsigned drv_sel_val_1 : 2;
    };
    unsigned reg;
} SDIO_WRAP__PRESET_HS_R__ACC_T;

#define SDIO_WRAP__SDIO0__PRESET_HS_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x64ULL)
#define SDIO_WRAP__SDIO0__PRESET_HS_R__NUM  0x1

#define SDIO_WRAP__SDIO0__PRESET_HS_R__FREQ_SEL_VAL_0__SHIFT    0
#define SDIO_WRAP__SDIO0__PRESET_HS_R__CLK_GEN_SEL_VAL_0__SHIFT    10
#define SDIO_WRAP__SDIO0__PRESET_HS_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO0__PRESET_HS_R__DRV_SEL_VAL_0__SHIFT    14
#define SDIO_WRAP__SDIO0__PRESET_HS_R__FREQ_SEL_VAL_1__SHIFT    16
#define SDIO_WRAP__SDIO0__PRESET_HS_R__CLK_GEN_SEL_VAL_1__SHIFT    26
#define SDIO_WRAP__SDIO0__PRESET_HS_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO0__PRESET_HS_R__DRV_SEL_VAL_1__SHIFT    30

#define SDIO_WRAP__SDIO0__PRESET_HS_R__FREQ_SEL_VAL_0__MASK    0x000003ff
#define SDIO_WRAP__SDIO0__PRESET_HS_R__CLK_GEN_SEL_VAL_0__MASK    0x00000400
#define SDIO_WRAP__SDIO0__PRESET_HS_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO0__PRESET_HS_R__DRV_SEL_VAL_0__MASK    0x0000c000
#define SDIO_WRAP__SDIO0__PRESET_HS_R__FREQ_SEL_VAL_1__MASK    0x03ff0000
#define SDIO_WRAP__SDIO0__PRESET_HS_R__CLK_GEN_SEL_VAL_1__MASK    0x04000000
#define SDIO_WRAP__SDIO0__PRESET_HS_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO0__PRESET_HS_R__DRV_SEL_VAL_1__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__PRESET_HS_R__FREQ_SEL_VAL_0__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__PRESET_HS_R__CLK_GEN_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_HS_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_HS_R__DRV_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_HS_R__FREQ_SEL_VAL_1__POR_VALUE    0x2
#define SDIO_WRAP__SDIO0__PRESET_HS_R__CLK_GEN_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_HS_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_HS_R__DRV_SEL_VAL_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_SDR50_R__PRESET_SDR25_R
// This register defines Preset Value for SDR50 speed mode in SD mode
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned freq_sel_val_0 : 10;
        unsigned clk_gen_sel_val_0 : 1;
        unsigned rsvd_13_11 : 3;
        unsigned drv_sel_val_0 : 2;
        unsigned freq_sel_val_1 : 10;
        unsigned clk_gen_sel_val_1 : 1;
        unsigned rsvd_29_27 : 3;
        unsigned drv_sel_val_1 : 2;
    };
    unsigned reg;
} SDIO_WRAP__PRESET_SDR50_R__PRESET_SDR25_R__ACC_T;

#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x68ULL)
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__NUM  0x1

#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_0__SHIFT    0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_0__SHIFT    10
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_0__SHIFT    14
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_1__SHIFT    16
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_1__SHIFT    26
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_1__SHIFT    30

#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_0__MASK    0x000003ff
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_0__MASK    0x00000400
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_0__MASK    0x0000c000
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_1__MASK    0x03ff0000
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_1__MASK    0x04000000
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_1__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_0__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_DDR50_R__PRESET_SDR104_R
// This register defines the Preset Value for DDR50 and High Speed DDR speed modes in the SD and eMMC modes, respectively.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned freq_sel_val_0 : 10;
        unsigned clk_gen_sel_val_0 : 1;
        unsigned rsvd_13_11 : 3;
        unsigned drv_sel_val_0 : 2;
        unsigned freq_sel_val_1 : 10;
        unsigned clk_gen_sel_val_1 : 1;
        unsigned rsvd_29_27 : 3;
        unsigned drv_sel_val_1 : 2;
    };
    unsigned reg;
} SDIO_WRAP__PRESET_DDR50_R__PRESET_SDR104_R__ACC_T;

#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x6CULL)
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__NUM  0x1

#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_0__SHIFT    0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_0__SHIFT    10
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_0__SHIFT    14
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_1__SHIFT    16
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_1__SHIFT    26
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_1__SHIFT    30

#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_0__MASK    0x000003ff
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_0__MASK    0x00000400
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_0__MASK    0x0000c000
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_1__MASK    0x03ff0000
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_1__MASK    0x04000000
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_1__MASK    0xc0000000

#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_UHS2_R
// This register is used to hold the preset value for UHS-II and HS400 speed modes in the SD and eMMC modes, respectively
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned freq_sel_val : 10;
        unsigned clk_gen_sel_val : 1;
        unsigned rsvd_13_11 : 3;
        unsigned drv_sel_val : 2;
        unsigned rsvd_31_24 : 16;
    };
    unsigned reg;
} SDIO_WRAP__PRESET_UHS2_R__ACC_T;

#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x74ULL)
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__NUM  0x1

#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__FREQ_SEL_VAL__SHIFT    0
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__CLK_GEN_SEL_VAL__SHIFT    10
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__DRV_SEL_VAL__SHIFT    14
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__RSVD_31_24__SHIFT    16

#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__FREQ_SEL_VAL__MASK    0x000003ff
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__CLK_GEN_SEL_VAL__MASK    0x00000400
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__DRV_SEL_VAL__MASK    0x0000c000
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__RSVD_31_24__MASK    0xffff0000

#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__FREQ_SEL_VAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__CLK_GEN_SEL_VAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__DRV_SEL_VAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__PRESET_UHS2_R__RSVD_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ADMA_ID_LOW_R
// This register holds the lower 32-bit Integrated Descriptor address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned adma_id_low : 32;
    };
    unsigned reg;
} SDIO_WRAP__ADMA_ID_LOW_R__ACC_T;

#define SDIO_WRAP__SDIO0__ADMA_ID_LOW_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x78ULL)
#define SDIO_WRAP__SDIO0__ADMA_ID_LOW_R__NUM  0x1

#define SDIO_WRAP__SDIO0__ADMA_ID_LOW_R__ADMA_ID_LOW__SHIFT    0

#define SDIO_WRAP__SDIO0__ADMA_ID_LOW_R__ADMA_ID_LOW__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__ADMA_ID_LOW_R__ADMA_ID_LOW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: P_EMBEDDED_CNTRL
// This register points to the location of UHS-II embedded control registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_15_0 : 16;
        unsigned reg_offset_addr : 12;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} SDIO_WRAP__P_EMBEDDED_CNTRL__ACC_T;

#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0xE4ULL)
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__NUM  0x1

#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__RESERVED_15_0__SHIFT    0
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__REG_OFFSET_ADDR__SHIFT    16
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__RESERVED_31_28__SHIFT    28

#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__RESERVED_15_0__MASK    0x0000ffff
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__REG_OFFSET_ADDR__MASK    0x0fff0000
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__RESERVED_31_28__MASK    0xf0000000

#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__RESERVED_15_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__REG_OFFSET_ADDR__POR_VALUE    0xf6c
#define SDIO_WRAP__SDIO0__P_EMBEDDED_CNTRL__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA
// This register is used as a pointer for the Vendor Specific Area 2.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reg_offset_addr_0 : 12;
        unsigned reserved_15_12 : 4;
        unsigned reg_offset_addr_1 : 16;
    };
    unsigned reg;
} SDIO_WRAP__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__ACC_T;

#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0xE8ULL)
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__NUM  0x1

#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_0__SHIFT    0
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__RESERVED_15_12__SHIFT    12
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_1__SHIFT    16

#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_0__MASK    0x00000fff
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__RESERVED_15_12__MASK    0x0000f000
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_1__MASK    0xffff0000

#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_0__POR_VALUE    0x500
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__RESERVED_15_12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_1__POR_VALUE    0x180


///////////////////////////////////////////////////////
// Register: HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R
// This register is used to indicate the Host Controller Version number
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned intr_slot : 8;
        unsigned reserved_15_8 : 8;
        unsigned spec_version_num : 8;
        unsigned vendor_version_num : 8;
    };
    unsigned reg;
} SDIO_WRAP__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__ACC_T;

#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0xFCULL)
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__NUM  0x1

#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__INTR_SLOT__SHIFT    0
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__RESERVED_15_8__SHIFT    8
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__SPEC_VERSION_NUM__SHIFT    16
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__VENDOR_VERSION_NUM__SHIFT    24

#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__INTR_SLOT__MASK    0x000000ff
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__RESERVED_15_8__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__SPEC_VERSION_NUM__MASK    0x00ff0000
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__VENDOR_VERSION_NUM__MASK    0xff000000

#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__INTR_SLOT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__RESERVED_15_8__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__SPEC_VERSION_NUM__POR_VALUE    0x5
#define SDIO_WRAP__SDIO0__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__VENDOR_VERSION_NUM__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: EMBEDDED_CTRL_R
// This register controls the embedded device. When the Host Controller is connected to a removable device, this register is not used.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned num_clk_pin : 3;
        unsigned rsvd_3 : 1;
        unsigned num_int_pin : 2;
        unsigned rsvd_7_6 : 2;
        unsigned bus_width_preset : 7;
        unsigned rsvd_15 : 1;
        unsigned clk_pin_sel : 3;
        unsigned rsvd_19 : 1;
        unsigned int_pin_sel : 3;
        unsigned rsvd_23 : 1;
        unsigned back_end_pwr_ctrl : 7;
        unsigned rsvd_31 : 1;
    };
    unsigned reg;
} SDIO_WRAP__EMBEDDED_CTRL_R__ACC_T;

#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0xF6CULL)
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM_CLK_PIN__SHIFT    0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_3__SHIFT    3
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM_INT_PIN__SHIFT    4
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_7_6__SHIFT    6
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__BUS_WIDTH_PRESET__SHIFT    8
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_15__SHIFT    15
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__CLK_PIN_SEL__SHIFT    16
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_19__SHIFT    19
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__INT_PIN_SEL__SHIFT    20
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_23__SHIFT    23
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__BACK_END_PWR_CTRL__SHIFT    24
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_31__SHIFT    31

#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM_CLK_PIN__MASK    0x00000007
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_3__MASK    0x00000008
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM_INT_PIN__MASK    0x00000030
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_7_6__MASK    0x000000c0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__BUS_WIDTH_PRESET__MASK    0x00007f00
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_15__MASK    0x00008000
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__CLK_PIN_SEL__MASK    0x00070000
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_19__MASK    0x00080000
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__INT_PIN_SEL__MASK    0x00700000
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_23__MASK    0x00800000
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__BACK_END_PWR_CTRL__MASK    0x7f000000
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_31__MASK    0x80000000

#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM_CLK_PIN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_3__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__NUM_INT_PIN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_7_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__BUS_WIDTH_PRESET__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__CLK_PIN_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_19__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__INT_PIN_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_23__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__BACK_END_PWR_CTRL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__EMBEDDED_CTRL_R__RSVD_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CQCAP
// This register indicates the capabilities of the command queuing engine
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned itcfval : 10;
        unsigned cqccap_rsvd1 : 2;
        unsigned itcfmul : 4;
        unsigned cqccap_rsvd2 : 12;
        unsigned crypto_support : 1;
        unsigned cqccap_rsvd3 : 3;
    };
    unsigned reg;
} SDIO_WRAP__CQCAP__ACC_T;

#define SDIO_WRAP__SDIO0__CQCAP__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x184ULL)
#define SDIO_WRAP__SDIO0__CQCAP__NUM  0x1

#define SDIO_WRAP__SDIO0__CQCAP__ITCFVAL__SHIFT    0
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD1__SHIFT    10
#define SDIO_WRAP__SDIO0__CQCAP__ITCFMUL__SHIFT    12
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD2__SHIFT    16
#define SDIO_WRAP__SDIO0__CQCAP__CRYPTO_SUPPORT__SHIFT    28
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD3__SHIFT    29

#define SDIO_WRAP__SDIO0__CQCAP__ITCFVAL__MASK    0x000003ff
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD1__MASK    0x00000c00
#define SDIO_WRAP__SDIO0__CQCAP__ITCFMUL__MASK    0x0000f000
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD2__MASK    0x0fff0000
#define SDIO_WRAP__SDIO0__CQCAP__CRYPTO_SUPPORT__MASK    0x10000000
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD3__MASK    0xe0000000

#define SDIO_WRAP__SDIO0__CQCAP__ITCFVAL__POR_VALUE    0xc8
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CQCAP__ITCFMUL__POR_VALUE    0x3
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CQCAP__CRYPTO_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__CQCAP__CQCCAP_RSVD3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSHC_VER_ID_R
// This register reflects the current release number of DWC_mshc/DWC_mshc_lite.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mshc_ver_id : 32;
    };
    unsigned reg;
} SDIO_WRAP__MSHC_VER_ID_R__ACC_T;

#define SDIO_WRAP__SDIO0__MSHC_VER_ID_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x500ULL)
#define SDIO_WRAP__SDIO0__MSHC_VER_ID_R__NUM  0x1

#define SDIO_WRAP__SDIO0__MSHC_VER_ID_R__MSHC_VER_ID__SHIFT    0

#define SDIO_WRAP__SDIO0__MSHC_VER_ID_R__MSHC_VER_ID__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__MSHC_VER_ID_R__MSHC_VER_ID__POR_VALUE    0x3138302a


///////////////////////////////////////////////////////
// Register: MSHC_VER_TYPE_R
// This register reflects the current release type of DWC_mshc/DWC_mshc_lite.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mshc_ver_type : 32;
    };
    unsigned reg;
} SDIO_WRAP__MSHC_VER_TYPE_R__ACC_T;

#define SDIO_WRAP__SDIO0__MSHC_VER_TYPE_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x504ULL)
#define SDIO_WRAP__SDIO0__MSHC_VER_TYPE_R__NUM  0x1

#define SDIO_WRAP__SDIO0__MSHC_VER_TYPE_R__MSHC_VER_TYPE__SHIFT    0

#define SDIO_WRAP__SDIO0__MSHC_VER_TYPE_R__MSHC_VER_TYPE__MASK    0xffffffff

#define SDIO_WRAP__SDIO0__MSHC_VER_TYPE_R__MSHC_VER_TYPE__POR_VALUE    0x67612a2a


///////////////////////////////////////////////////////
// Register: MSHC_CTRL_R
// This register is used to control the operation of MSHC Host Controller
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cmd_conflict_check : 1;
        unsigned rsvd1 : 3;
        unsigned sw_cg_dis : 1;
        unsigned rsvd5 : 1;
        unsigned pedge_drv_en : 1;
        unsigned nedge_smpl_en : 1;
        unsigned rsvd_31_8 : 24;
    };
    unsigned reg;
} SDIO_WRAP__MSHC_CTRL_R__ACC_T;

#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x508ULL)
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__CMD_CONFLICT_CHECK__SHIFT    0
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD1__SHIFT    1
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__SW_CG_DIS__SHIFT    4
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD5__SHIFT    5
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__PEDGE_DRV_EN__SHIFT    6
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__NEDGE_SMPL_EN__SHIFT    7
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD_31_8__SHIFT    8

#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__CMD_CONFLICT_CHECK__MASK    0x00000001
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD1__MASK    0x0000000e
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__SW_CG_DIS__MASK    0x00000010
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD5__MASK    0x00000020
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__PEDGE_DRV_EN__MASK    0x00000040
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__NEDGE_SMPL_EN__MASK    0x00000080
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD_31_8__MASK    0xffffff00

#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__CMD_CONFLICT_CHECK__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__SW_CG_DIS__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD5__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__PEDGE_DRV_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__NEDGE_SMPL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__MSHC_CTRL_R__RSVD_31_8__POR_VALUE    0x000f00


///////////////////////////////////////////////////////
// Register: MBIU_CTRL_R
// This register is used to select the valid burst types that the AHB Master bus interface can generate. When more than one bit is set the master selects the burst it prefers among those that are enabled in this register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned undefl_incr_en : 1;
        unsigned burst_incr4_en : 1;
        unsigned burst_incr8_en : 1;
        unsigned burst_incr16_en : 1;
        unsigned rsvd_31_4 : 28;
    };
    unsigned reg;
} SDIO_WRAP__MBIU_CTRL_R__ACC_T;

#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x510ULL)
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__UNDEFL_INCR_EN__SHIFT    0
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR4_EN__SHIFT    1
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR8_EN__SHIFT    2
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR16_EN__SHIFT    3
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__RSVD_31_4__SHIFT    4

#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__UNDEFL_INCR_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR4_EN__MASK    0x00000002
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR8_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR16_EN__MASK    0x00000008
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__RSVD_31_4__MASK    0xfffffff0

#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__UNDEFL_INCR_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR4_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR8_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__BURST_INCR16_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__MBIU_CTRL_R__RSVD_31_4__POR_VALUE    0x0703000


///////////////////////////////////////////////////////
// Register: BOOT_CTRL_R_EMMC_CTRL_R
// This register is used to control the eMMC Boot operation.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned card_is_emmc : 1;
        unsigned disable_data_crc_chk : 1;
        unsigned emmc_rst_n : 1;
        unsigned emmc_rst_n_o : 1;
        unsigned rsvd_4_15 : 12;
        unsigned man_boot_en : 1;
        unsigned rsvd_6_1 : 6;
        unsigned validate_boot : 1;
        unsigned boot_ack_enable : 1;
        unsigned rsvd_27_25 : 3;
        unsigned boot_tout_cnt : 4;
    };
    unsigned reg;
} SDIO_WRAP__BOOT_CTRL_R_EMMC_CTRL_R__ACC_T;

#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x52CULL)
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__CARD_IS_EMMC__SHIFT    0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__DISABLE_DATA_CRC_CHK__SHIFT    1
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N__SHIFT    2
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N_O__SHIFT    3
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_4_15__SHIFT    4
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__MAN_BOOT_EN__SHIFT    16
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_6_1__SHIFT    17
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__VALIDATE_BOOT__SHIFT    23
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_ACK_ENABLE__SHIFT    24
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_27_25__SHIFT    25
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_TOUT_CNT__SHIFT    28

#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__CARD_IS_EMMC__MASK    0x00000001
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__DISABLE_DATA_CRC_CHK__MASK    0x00000002
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N__MASK    0x00000004
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N_O__MASK    0x00000008
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_4_15__MASK    0x0000fff0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__MAN_BOOT_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_6_1__MASK    0x007e0000
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__VALIDATE_BOOT__MASK    0x00800000
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_ACK_ENABLE__MASK    0x01000000
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_27_25__MASK    0x0e000000
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_TOUT_CNT__MASK    0xf0000000

#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__CARD_IS_EMMC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__DISABLE_DATA_CRC_CHK__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N_O__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_4_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__MAN_BOOT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_6_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__VALIDATE_BOOT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_ACK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_27_25__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_TOUT_CNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: AT_CTRL_R
// This register controls some aspects of tuning and auto-tuning features. Do not program this register when HOST_CTRL2_R.SAMPLE_CLK_SEL is '1'
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsdv_0_1 : 2;
        unsigned swin_th_en : 1;
        unsigned rpt_tune_err : 1;
        unsigned sw_tune_en : 1;
        unsigned rsdv_5_15 : 11;
        unsigned tune_clk_stop_en : 1;
        unsigned pre_change_dly : 2;
        unsigned post_change_dly : 2;
        unsigned rsvd_21_23 : 3;
        unsigned swin_th_val : 3;
        unsigned rsvd_27_31 : 5;
    };
    unsigned reg;
} SDIO_WRAP__AT_CTRL_R__ACC_T;

#define SDIO_WRAP__SDIO0__AT_CTRL_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x540ULL)
#define SDIO_WRAP__SDIO0__AT_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSDV_0_1__SHIFT    0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SWIN_TH_EN__SHIFT    2
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RPT_TUNE_ERR__SHIFT    3
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SW_TUNE_EN__SHIFT    4
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSDV_5_15__SHIFT    5
#define SDIO_WRAP__SDIO0__AT_CTRL_R__TUNE_CLK_STOP_EN__SHIFT    16
#define SDIO_WRAP__SDIO0__AT_CTRL_R__PRE_CHANGE_DLY__SHIFT    17
#define SDIO_WRAP__SDIO0__AT_CTRL_R__POST_CHANGE_DLY__SHIFT    19
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSVD_21_23__SHIFT    21
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SWIN_TH_VAL__SHIFT    24
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSVD_27_31__SHIFT    27

#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSDV_0_1__MASK    0x00000003
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SWIN_TH_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RPT_TUNE_ERR__MASK    0x00000008
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SW_TUNE_EN__MASK    0x00000010
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSDV_5_15__MASK    0x0000ffe0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__TUNE_CLK_STOP_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO0__AT_CTRL_R__PRE_CHANGE_DLY__MASK    0x00060000
#define SDIO_WRAP__SDIO0__AT_CTRL_R__POST_CHANGE_DLY__MASK    0x00180000
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSVD_21_23__MASK    0x00e00000
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SWIN_TH_VAL__MASK    0x07000000
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSVD_27_31__MASK    0xf8000000

#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSDV_0_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SWIN_TH_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RPT_TUNE_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SW_TUNE_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSDV_5_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__TUNE_CLK_STOP_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__PRE_CHANGE_DLY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__POST_CHANGE_DLY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSVD_21_23__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_CTRL_R__SWIN_TH_VAL__POR_VALUE    0x1
#define SDIO_WRAP__SDIO0__AT_CTRL_R__RSVD_27_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: AT_STAT_R
// Register to read the Center, Left and Right codes used by tuning and auto-tuning engines. Center code field is also used for software managed tuning.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned center_ph_code : 8;
        unsigned r_edge_ph_code : 8;
        unsigned l_edge_ph_code : 8;
        unsigned rsdv1 : 8;
    };
    unsigned reg;
} SDIO_WRAP__AT_STAT_R__ACC_T;

#define SDIO_WRAP__SDIO0__AT_STAT_R__ADDR (SDIO_WRAP__SDIO0__BASE_ADDR + 0x544ULL)
#define SDIO_WRAP__SDIO0__AT_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO0__AT_STAT_R__CENTER_PH_CODE__SHIFT    0
#define SDIO_WRAP__SDIO0__AT_STAT_R__R_EDGE_PH_CODE__SHIFT    8
#define SDIO_WRAP__SDIO0__AT_STAT_R__L_EDGE_PH_CODE__SHIFT    16
#define SDIO_WRAP__SDIO0__AT_STAT_R__RSDV1__SHIFT    24

#define SDIO_WRAP__SDIO0__AT_STAT_R__CENTER_PH_CODE__MASK    0x000000ff
#define SDIO_WRAP__SDIO0__AT_STAT_R__R_EDGE_PH_CODE__MASK    0x0000ff00
#define SDIO_WRAP__SDIO0__AT_STAT_R__L_EDGE_PH_CODE__MASK    0x00ff0000
#define SDIO_WRAP__SDIO0__AT_STAT_R__RSDV1__MASK    0xff000000

#define SDIO_WRAP__SDIO0__AT_STAT_R__CENTER_PH_CODE__POR_VALUE    0x6
#define SDIO_WRAP__SDIO0__AT_STAT_R__R_EDGE_PH_CODE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_STAT_R__L_EDGE_PH_CODE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO0__AT_STAT_R__RSDV1__POR_VALUE    0x0



#define SDIO_WRAP__SDIO1__BASE_ADDR 0xF804A000ULL

///////////////////////////////////////////////////////
// Register: SDMASA_R
// SDMA System Address register,
// This register is used to configure a 32-bit Block Count or an SDMA System Address based on the Host Version 4 Enable bit in the Host Control 2 register.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__SDMASA_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x0ULL)
#define SDIO_WRAP__SDIO1__SDMASA_R__NUM  0x1

#define SDIO_WRAP__SDIO1__SDMASA_R__BLOCKCNT_SDMASA__SHIFT    0

#define SDIO_WRAP__SDIO1__SDMASA_R__BLOCKCNT_SDMASA__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__SDMASA_R__BLOCKCNT_SDMASA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BLOCKCOUNT_R__BLOCKSIZE_R
// This register is used to configure the number of data blocks
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x4ULL)
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__NUM  0x1

#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__XFER_BLOCK_SIZE__SHIFT    0
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__SDMA_BUF_BDARY__SHIFT    12
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__RSVD_BLOCKSIZE15__SHIFT    15
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__BLOCK_CNT__SHIFT    16

#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__XFER_BLOCK_SIZE__MASK    0x00000fff
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__SDMA_BUF_BDARY__MASK    0x00007000
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__RSVD_BLOCKSIZE15__MASK    0x00008000
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__BLOCK_CNT__MASK    0xffff0000

#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__XFER_BLOCK_SIZE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__SDMA_BUF_BDARY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__RSVD_BLOCKSIZE15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BLOCKCOUNT_R__BLOCKSIZE_R__BLOCK_CNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ARGUMENT_R
// This register is used to configure the SD/eMMC command argument
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ARGUMENT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x8ULL)
#define SDIO_WRAP__SDIO1__ARGUMENT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ARGUMENT_R__ARGUMENT__SHIFT    0

#define SDIO_WRAP__SDIO1__ARGUMENT_R__ARGUMENT__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__ARGUMENT_R__ARGUMENT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CMD_R__XFER_MODE_R
// This register is used to provide the information related to a command and a response packet.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0xCULL)
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__NUM  0x1

#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DMA_ENABLE__SHIFT    0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__BLOCK_COUNT_ENABLE__SHIFT    1
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__AUTO_CMD_ENABLE__SHIFT    2
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DATA_XFER_DIR__SHIFT    4
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__MULTI_BLK_SEL__SHIFT    5
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_TYPE__SHIFT    6
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_ERR_CHK_ENABLE__SHIFT    7
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_INT_DISABLE__SHIFT    8
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RSVD__SHIFT    9
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_TYPE_SELECT__SHIFT    16
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__SUB_CMD_FLAG__SHIFT    18
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_CRC_CHK_ENABLE__SHIFT    19
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_IDX_CHK_ENABLE__SHIFT    20
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DATA_PRESENT_SEL__SHIFT    21
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_TYPE__SHIFT    22
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_INDEX__SHIFT    24
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RSVD_30_31__SHIFT    30

#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DMA_ENABLE__MASK    0x00000001
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__BLOCK_COUNT_ENABLE__MASK    0x00000002
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__AUTO_CMD_ENABLE__MASK    0x0000000c
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DATA_XFER_DIR__MASK    0x00000010
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__MULTI_BLK_SEL__MASK    0x00000020
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_TYPE__MASK    0x00000040
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_ERR_CHK_ENABLE__MASK    0x00000080
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_INT_DISABLE__MASK    0x00000100
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RSVD__MASK    0x0000fe00
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_TYPE_SELECT__MASK    0x00030000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__SUB_CMD_FLAG__MASK    0x00040000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_CRC_CHK_ENABLE__MASK    0x00080000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_IDX_CHK_ENABLE__MASK    0x00100000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DATA_PRESENT_SEL__MASK    0x00200000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_TYPE__MASK    0x00c00000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_INDEX__MASK    0x3f000000
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RSVD_30_31__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DMA_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__BLOCK_COUNT_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__AUTO_CMD_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DATA_XFER_DIR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__MULTI_BLK_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_TYPE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_ERR_CHK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_INT_DISABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RSVD__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RESP_TYPE_SELECT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__SUB_CMD_FLAG__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_CRC_CHK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_IDX_CHK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__DATA_PRESENT_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_TYPE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__CMD_INDEX__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CMD_R__XFER_MODE_R__RSVD_30_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP01_R
// This register stores 39-08 bits of the Response Field for an SD/eMMC mode
// The response for an SD/eMMC command can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__RESP01_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x10ULL)
#define SDIO_WRAP__SDIO1__RESP01_R__NUM  0x1

#define SDIO_WRAP__SDIO1__RESP01_R__RESP01__SHIFT    0

#define SDIO_WRAP__SDIO1__RESP01_R__RESP01__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__RESP01_R__RESP01__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP23_R
// This register stores 71-40 bits of the Response Field for an SD/eMMC mode. This register is used to store the response from the cards
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__RESP23_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x14ULL)
#define SDIO_WRAP__SDIO1__RESP23_R__NUM  0x1

#define SDIO_WRAP__SDIO1__RESP23_R__RESP23__SHIFT    0

#define SDIO_WRAP__SDIO1__RESP23_R__RESP23__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__RESP23_R__RESP23__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP45_R
// This register stores 103-72 bits of the Response Field for an SD/eMMC mode
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__RESP45_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x18ULL)
#define SDIO_WRAP__SDIO1__RESP45_R__NUM  0x1

#define SDIO_WRAP__SDIO1__RESP45_R__RESP45__SHIFT    0

#define SDIO_WRAP__SDIO1__RESP45_R__RESP45__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__RESP45_R__RESP45__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RESP67_R
// This register stores 135-104 bits of the Response Field for an SD/eMMC mode
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__RESP67_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x1CULL)
#define SDIO_WRAP__SDIO1__RESP67_R__NUM  0x1

#define SDIO_WRAP__SDIO1__RESP67_R__RESP67__SHIFT    0

#define SDIO_WRAP__SDIO1__RESP67_R__RESP67__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__RESP67_R__RESP67__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BUF_DATA_R
// This register is used to access the packet buffer
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__BUF_DATA_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x20ULL)
#define SDIO_WRAP__SDIO1__BUF_DATA_R__NUM  0x1

#define SDIO_WRAP__SDIO1__BUF_DATA_R__BUF_DATA__SHIFT    0

#define SDIO_WRAP__SDIO1__BUF_DATA_R__BUF_DATA__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__BUF_DATA_R__BUF_DATA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PSTATE_REG
// This register indicates the present status of the Host Controller
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__PSTATE_REG__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x24ULL)
#define SDIO_WRAP__SDIO1__PSTATE_REG__NUM  0x1

#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_INHIBIT__SHIFT    0
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_INHIBIT_DAT__SHIFT    1
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_LINE_ACTIVE__SHIFT    2
#define SDIO_WRAP__SDIO1__PSTATE_REG__RE_TUNE_REQ__SHIFT    3
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_7_4__SHIFT    4
#define SDIO_WRAP__SDIO1__PSTATE_REG__WR_XFER_ACTIVE__SHIFT    8
#define SDIO_WRAP__SDIO1__PSTATE_REG__RD_XFER_ACTIVE__SHIFT    9
#define SDIO_WRAP__SDIO1__PSTATE_REG__BUF_WR_ENABLE__SHIFT    10
#define SDIO_WRAP__SDIO1__PSTATE_REG__BUF_RD_ENABLE__SHIFT    11
#define SDIO_WRAP__SDIO1__PSTATE_REG__RSVD_15_12__SHIFT    12
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_INSERTED__SHIFT    16
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_STABLE__SHIFT    17
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_DETECT_PIN_LEVEL__SHIFT    18
#define SDIO_WRAP__SDIO1__PSTATE_REG__WR_PROTECT_SW_LVL__SHIFT    19
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_3_0__SHIFT    20
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_LINE_LVL__SHIFT    24
#define SDIO_WRAP__SDIO1__PSTATE_REG__HOST_REG_VOL__SHIFT    25
#define SDIO_WRAP__SDIO1__PSTATE_REG__RSVD_26__SHIFT    26
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_ISSUE_ERR__SHIFT    27
#define SDIO_WRAP__SDIO1__PSTATE_REG__SUB_CMD_STAT__SHIFT    28
#define SDIO_WRAP__SDIO1__PSTATE_REG__IN_DORMANT_ST__SHIFT    29
#define SDIO_WRAP__SDIO1__PSTATE_REG__LANE_SYNC__SHIFT    30
#define SDIO_WRAP__SDIO1__PSTATE_REG__UHS2_IF_DETECT__SHIFT    31

#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_INHIBIT__MASK    0x00000001
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_INHIBIT_DAT__MASK    0x00000002
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_LINE_ACTIVE__MASK    0x00000004
#define SDIO_WRAP__SDIO1__PSTATE_REG__RE_TUNE_REQ__MASK    0x00000008
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_7_4__MASK    0x000000f0
#define SDIO_WRAP__SDIO1__PSTATE_REG__WR_XFER_ACTIVE__MASK    0x00000100
#define SDIO_WRAP__SDIO1__PSTATE_REG__RD_XFER_ACTIVE__MASK    0x00000200
#define SDIO_WRAP__SDIO1__PSTATE_REG__BUF_WR_ENABLE__MASK    0x00000400
#define SDIO_WRAP__SDIO1__PSTATE_REG__BUF_RD_ENABLE__MASK    0x00000800
#define SDIO_WRAP__SDIO1__PSTATE_REG__RSVD_15_12__MASK    0x0000f000
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_INSERTED__MASK    0x00010000
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_STABLE__MASK    0x00020000
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_DETECT_PIN_LEVEL__MASK    0x00040000
#define SDIO_WRAP__SDIO1__PSTATE_REG__WR_PROTECT_SW_LVL__MASK    0x00080000
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_3_0__MASK    0x00f00000
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_LINE_LVL__MASK    0x01000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__HOST_REG_VOL__MASK    0x02000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__RSVD_26__MASK    0x04000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_ISSUE_ERR__MASK    0x08000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__SUB_CMD_STAT__MASK    0x10000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__IN_DORMANT_ST__MASK    0x20000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__LANE_SYNC__MASK    0x40000000
#define SDIO_WRAP__SDIO1__PSTATE_REG__UHS2_IF_DETECT__MASK    0x80000000

#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_INHIBIT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_INHIBIT_DAT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_LINE_ACTIVE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__RE_TUNE_REQ__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_7_4__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__WR_XFER_ACTIVE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__RD_XFER_ACTIVE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__BUF_WR_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__BUF_RD_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__RSVD_15_12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_INSERTED__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_STABLE__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__PSTATE_REG__CARD_DETECT_PIN_LEVEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__WR_PROTECT_SW_LVL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__DAT_3_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_LINE_LVL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__HOST_REG_VOL__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__PSTATE_REG__RSVD_26__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__CMD_ISSUE_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__SUB_CMD_STAT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__IN_DORMANT_ST__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__LANE_SYNC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PSTATE_REG__UHS2_IF_DETECT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R
// This register is mandatory for the Host Controller, but the wakeup functionality depends on the Host Controller system hardware and software. The Host Driver maintains voltage on the SD Bus by setting the SD Bus Power to 1 in the Power Control Register, while a wakeup event through the Card Interrupt is desired.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x28ULL)
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__NUM  0x1

#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__LED_CTRL__SHIFT    0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DAT_XFER_WIDTH__SHIFT    1
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__HIGH_SPEED_EN__SHIFT    2
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DMA_SEL__SHIFT    3
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__EXT_DAT_XFER__SHIFT    5
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_TEST_LVL__SHIFT    6
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_SIG_SEL__SHIFT    7
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD1__SHIFT    8
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD1__SHIFT    9
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD2__SHIFT    12
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD2__SHIFT    13
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__STOP_BG_REQ__SHIFT    16
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CONTINUE_REQ__SHIFT    17
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RD_WAIT_CTRL__SHIFT    18
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__INT_AT_BGAP__SHIFT    19
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_23_20__SHIFT    20
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INT__SHIFT    24
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INSERT__SHIFT    25
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_REMOVAL__SHIFT    26
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_31_27__SHIFT    27

#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__LED_CTRL__MASK    0x00000001
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DAT_XFER_WIDTH__MASK    0x00000002
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__HIGH_SPEED_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DMA_SEL__MASK    0x00000018
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__EXT_DAT_XFER__MASK    0x00000020
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_TEST_LVL__MASK    0x00000040
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_SIG_SEL__MASK    0x00000080
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD1__MASK    0x00000100
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD1__MASK    0x00000e00
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD2__MASK    0x00001000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD2__MASK    0x0000e000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__STOP_BG_REQ__MASK    0x00010000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CONTINUE_REQ__MASK    0x00020000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RD_WAIT_CTRL__MASK    0x00040000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__INT_AT_BGAP__MASK    0x00080000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_23_20__MASK    0x00f00000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INT__MASK    0x01000000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INSERT__MASK    0x02000000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_REMOVAL__MASK    0x04000000
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_31_27__MASK    0xf8000000

#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__LED_CTRL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DAT_XFER_WIDTH__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__HIGH_SPEED_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__DMA_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__EXT_DAT_XFER__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_TEST_LVL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_DETECT_SIG_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_PWR_VDD2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__SD_BUS_VOL_VDD2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__STOP_BG_REQ__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CONTINUE_REQ__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RD_WAIT_CTRL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__INT_AT_BGAP__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_23_20__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_INSERT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__CARD_REMOVAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__WUP_CTRL_R__BGAP_CTRL_R__PWR_CTRL_R__HOST_CTRL1_R__RSVD_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R
// This register is used to generate a reset pulse by writing 1 to each bit of this register. After completing the reset, the Host Controller clears each bit. As it takes some time to complete a software reset, the Host Driver confirms that these bits are 0.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x2CULL)
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_EN__SHIFT    0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_STABLE__SHIFT    1
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SD_CLK_EN__SHIFT    2
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__PLL_ENABLE__SHIFT    3
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_4__SHIFT    4
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__CLK_GEN_SELECT__SHIFT    5
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__UPPER_FREQ_SEL__SHIFT    6
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__FREQ_SEL__SHIFT    8
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__TOUT_CNT__SHIFT    16
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_23_20__SHIFT    20
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_ALL__SHIFT    24
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_CMD__SHIFT    25
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_DAT__SHIFT    26
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_31_27__SHIFT    27

#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_STABLE__MASK    0x00000002
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SD_CLK_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__PLL_ENABLE__MASK    0x00000008
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_4__MASK    0x00000010
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__CLK_GEN_SELECT__MASK    0x00000020
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__UPPER_FREQ_SEL__MASK    0x000000c0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__FREQ_SEL__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__TOUT_CNT__MASK    0x000f0000
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_23_20__MASK    0x00f00000
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_ALL__MASK    0x01000000
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_CMD__MASK    0x02000000
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_DAT__MASK    0x04000000
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_31_27__MASK    0xf8000000

#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__INTERNAL_CLK_STABLE__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SD_CLK_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__PLL_ENABLE__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_4__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__CLK_GEN_SELECT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__UPPER_FREQ_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__FREQ_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__TOUT_CNT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_23_20__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_ALL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_CMD__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__SW_RST_DAT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__SW_RST_R__TOUT_CTRL_R__CLK_CTRL_R__RSVD_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERROR_INT_STAT_R__NORMAL_INT_STAT_R
// This register enables an interrupt when the Error Interrupt Status Enable is enabled and at least one of the statuses is set to 1. Writing to 1 clears the bit and writing to 0 retains the bit unchanged. Signals defined in this register can be enabled by the Error Interrupt Status Enable register, but not by the Error Interrupt Signal Enable register. More than one status can be cleared with a single register write.
// This register reflects the status of the Normal Interrupt.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x30ULL)
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_COMPLETE__SHIFT    0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__XFER_COMPLETE__SHIFT    1
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BGAP_EVENT__SHIFT    2
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DMA_INTERRUPT__SHIFT    3
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_WR_READY__SHIFT    4
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_RD_READY__SHIFT    5
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INSERTION__SHIFT    6
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_REMOVAL__SHIFT    7
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INTERRUPT__SHIFT    8
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_A__SHIFT    9
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_B__SHIFT    10
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_C__SHIFT    11
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RE_TUNE_EVENT__SHIFT    12
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__FX_EVENT__SHIFT    13
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CQE_EVENT__SHIFT    14
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ERR_INTERRUPT__SHIFT    15
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_TOUT_ERR__SHIFT    16
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_CRC_ERR__SHIFT    17
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_END_BIT_ERR__SHIFT    18
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_IDX_ERR__SHIFT    19
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_TOUT_ERR__SHIFT    20
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_CRC_ERR__SHIFT    21
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_END_BIT_ERR__SHIFT    22
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CUR_LMT_ERR__SHIFT    23
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__AUTO_CMD_ERR__SHIFT    24
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADMA_ERR__SHIFT    25
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__TUNING_ERR__SHIFT    26
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RESP_ERR__SHIFT    27
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BOOT_ACK_ERR__SHIFT    28
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR1__SHIFT    29
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR2__SHIFT    30
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR3__SHIFT    31

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_COMPLETE__MASK    0x00000001
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__XFER_COMPLETE__MASK    0x00000002
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BGAP_EVENT__MASK    0x00000004
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DMA_INTERRUPT__MASK    0x00000008
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_WR_READY__MASK    0x00000010
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_RD_READY__MASK    0x00000020
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INSERTION__MASK    0x00000040
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_REMOVAL__MASK    0x00000080
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INTERRUPT__MASK    0x00000100
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_A__MASK    0x00000200
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_B__MASK    0x00000400
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_C__MASK    0x00000800
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RE_TUNE_EVENT__MASK    0x00001000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__FX_EVENT__MASK    0x00002000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CQE_EVENT__MASK    0x00004000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ERR_INTERRUPT__MASK    0x00008000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_TOUT_ERR__MASK    0x00010000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_CRC_ERR__MASK    0x00020000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_END_BIT_ERR__MASK    0x00040000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_IDX_ERR__MASK    0x00080000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_TOUT_ERR__MASK    0x00100000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_CRC_ERR__MASK    0x00200000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_END_BIT_ERR__MASK    0x00400000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CUR_LMT_ERR__MASK    0x00800000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__AUTO_CMD_ERR__MASK    0x01000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADMA_ERR__MASK    0x02000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__TUNING_ERR__MASK    0x04000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RESP_ERR__MASK    0x08000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BOOT_ACK_ERR__MASK    0x10000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR1__MASK    0x20000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR2__MASK    0x40000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR3__MASK    0x80000000

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_COMPLETE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__XFER_COMPLETE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BGAP_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DMA_INTERRUPT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_WR_READY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BUF_RD_READY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INSERTION__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_REMOVAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CARD_INTERRUPT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_A__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_B__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__INT_C__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RE_TUNE_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__FX_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CQE_EVENT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ERR_INTERRUPT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__DATA_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__CUR_LMT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__AUTO_CMD_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__ADMA_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__TUNING_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__BOOT_ACK_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_R__NORMAL_INT_STAT_R__VENDOR_ERR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R
// This register sets the Interrupt Status for Error Interrupt Status register (ERROR_INT_STAT_R), when ERROR_INT_STAT_EN_R is set to 1.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x34ULL)
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_COMPLETE_STAT_EN__SHIFT    0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__XFER_COMPLETE_STAT_EN__SHIFT    1
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BGAP_EVENT_STAT_EN__SHIFT    2
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DMA_INTERRUPT_STAT_EN__SHIFT    3
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_WR_READY_STAT_EN__SHIFT    4
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_RD_READY_STAT_EN__SHIFT    5
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INSERTION_STAT_EN__SHIFT    6
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_REMOVAL_STAT_EN__SHIFT    7
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INTERRUPT_STAT_EN__SHIFT    8
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_A_STAT_EN__SHIFT    9
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_B_STAT_EN__SHIFT    10
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_C_STAT_EN__SHIFT    11
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RE_TUNE_EVENT_STAT_EN__SHIFT    12
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__FX_EVENT_STAT_EN__SHIFT    13
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CQE_EVENT_STAT_EN__SHIFT    14
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RSVD_15__SHIFT    15
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_TOUT_ERR_STAT_EN__SHIFT    16
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_CRC_ERR_STAT_EN__SHIFT    17
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_END_BIT_ERR_STAT_EN__SHIFT    18
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_IDX_ERR_STAT_EN__SHIFT    19
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_TOUT_ERR_STAT_EN__SHIFT    20
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_CRC_ERR_STAT_EN__SHIFT    21
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_END_BIT_ERR_STAT_EN__SHIFT    22
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CUR_LMT_ERR_STAT_EN__SHIFT    23
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__AUTO_CMD_ERR_STAT_EN__SHIFT    24
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADMA_ERR_STAT_EN__SHIFT    25
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__TUNING_ERR_STAT_EN__SHIFT    26
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RESP_ERR_STAT_EN__SHIFT    27
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BOOT_ACK_ERR_STAT_EN__SHIFT    28
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN1__SHIFT    29
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN2__SHIFT    30
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN3__SHIFT    31

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_COMPLETE_STAT_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__XFER_COMPLETE_STAT_EN__MASK    0x00000002
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BGAP_EVENT_STAT_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DMA_INTERRUPT_STAT_EN__MASK    0x00000008
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_WR_READY_STAT_EN__MASK    0x00000010
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_RD_READY_STAT_EN__MASK    0x00000020
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INSERTION_STAT_EN__MASK    0x00000040
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_REMOVAL_STAT_EN__MASK    0x00000080
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INTERRUPT_STAT_EN__MASK    0x00000100
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_A_STAT_EN__MASK    0x00000200
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_B_STAT_EN__MASK    0x00000400
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_C_STAT_EN__MASK    0x00000800
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RE_TUNE_EVENT_STAT_EN__MASK    0x00001000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__FX_EVENT_STAT_EN__MASK    0x00002000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CQE_EVENT_STAT_EN__MASK    0x00004000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RSVD_15__MASK    0x00008000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_TOUT_ERR_STAT_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_CRC_ERR_STAT_EN__MASK    0x00020000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_END_BIT_ERR_STAT_EN__MASK    0x00040000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_IDX_ERR_STAT_EN__MASK    0x00080000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_TOUT_ERR_STAT_EN__MASK    0x00100000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_CRC_ERR_STAT_EN__MASK    0x00200000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_END_BIT_ERR_STAT_EN__MASK    0x00400000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CUR_LMT_ERR_STAT_EN__MASK    0x00800000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__AUTO_CMD_ERR_STAT_EN__MASK    0x01000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADMA_ERR_STAT_EN__MASK    0x02000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__TUNING_ERR_STAT_EN__MASK    0x04000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RESP_ERR_STAT_EN__MASK    0x08000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BOOT_ACK_ERR_STAT_EN__MASK    0x10000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN1__MASK    0x20000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN2__MASK    0x40000000
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN3__MASK    0x80000000

#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_COMPLETE_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__XFER_COMPLETE_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BGAP_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DMA_INTERRUPT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_WR_READY_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BUF_RD_READY_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INSERTION_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_REMOVAL_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CARD_INTERRUPT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_A_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_B_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__INT_C_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RE_TUNE_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__FX_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CQE_EVENT_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RSVD_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_TOUT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_CRC_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_END_BIT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CMD_IDX_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_TOUT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_CRC_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__DATA_END_BIT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__CUR_LMT_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__AUTO_CMD_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__ADMA_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__TUNING_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__RESP_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__BOOT_ACK_ERR_STAT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_STAT_EN_R__NORMAL_INT_STAT_EN_R__VENDOR_ERR_STAT_EN3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R
// This register is used to select the interrupt status that is notified to the Host System as an interrupt. All these status bits share the same 1-bit interrupt line. Setting any of these bits to 1 enables interrupt generation.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x38ULL)
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_COMPLETE_SIGNAL_EN__SHIFT    0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__XFER_COMPLETE_SIGNAL_EN__SHIFT    1
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BGAP_EVENT_SIGNAL_EN__SHIFT    2
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DMA_INTERRUPT_SIGNAL_EN__SHIFT    3
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_WR_READY_SIGNAL_EN__SHIFT    4
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_RD_READY_SIGNAL_EN__SHIFT    5
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INSERTION_SIGNAL_EN__SHIFT    6
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_REMOVAL_SIGNAL_EN__SHIFT    7
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INTERRUPT_SIGNAL_EN__SHIFT    8
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_A_SIGNAL_EN__SHIFT    9
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_B_SIGNAL_EN__SHIFT    10
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_C_SIGNAL_EN__SHIFT    11
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RE_TUNE_EVENT_SIGNAL_EN__SHIFT    12
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__FX_EVENT_SIGNAL_EN__SHIFT    13
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CQE_EVENT_SIGNAL_EN__SHIFT    14
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RSVD_15__SHIFT    15
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_TOUT_ERR_SIGNAL_EN__SHIFT    16
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_CRC_ERR_SIGNAL_EN__SHIFT    17
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_END_BIT_ERR_SIGNAL_EN__SHIFT    18
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_IDX_ERR_SIGNAL_EN__SHIFT    19
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_TOUT_ERR_SIGNAL_EN__SHIFT    20
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_CRC_ERR_SIGNAL_EN__SHIFT    21
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_END_BIT_ERR_SIGNAL_EN__SHIFT    22
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CUR_LMT_ERR_SIGNAL_EN__SHIFT    23
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__AUTO_CMD_ERR_SIGNAL_EN__SHIFT    24
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADMA_ERR_SIGNAL_EN__SHIFT    25
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__TUNING_ERR_SIGNAL_EN__SHIFT    26
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RESP_ERR_SIGNAL_EN__SHIFT    27
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BOOT_ACK_ERR_SIGNAL_EN__SHIFT    28
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN1__SHIFT    29
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN2__SHIFT    30
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN3__SHIFT    31

#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_COMPLETE_SIGNAL_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__XFER_COMPLETE_SIGNAL_EN__MASK    0x00000002
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BGAP_EVENT_SIGNAL_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DMA_INTERRUPT_SIGNAL_EN__MASK    0x00000008
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_WR_READY_SIGNAL_EN__MASK    0x00000010
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_RD_READY_SIGNAL_EN__MASK    0x00000020
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INSERTION_SIGNAL_EN__MASK    0x00000040
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_REMOVAL_SIGNAL_EN__MASK    0x00000080
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INTERRUPT_SIGNAL_EN__MASK    0x00000100
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_A_SIGNAL_EN__MASK    0x00000200
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_B_SIGNAL_EN__MASK    0x00000400
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_C_SIGNAL_EN__MASK    0x00000800
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RE_TUNE_EVENT_SIGNAL_EN__MASK    0x00001000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__FX_EVENT_SIGNAL_EN__MASK    0x00002000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CQE_EVENT_SIGNAL_EN__MASK    0x00004000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RSVD_15__MASK    0x00008000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_TOUT_ERR_SIGNAL_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_CRC_ERR_SIGNAL_EN__MASK    0x00020000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_END_BIT_ERR_SIGNAL_EN__MASK    0x00040000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_IDX_ERR_SIGNAL_EN__MASK    0x00080000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_TOUT_ERR_SIGNAL_EN__MASK    0x00100000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_CRC_ERR_SIGNAL_EN__MASK    0x00200000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_END_BIT_ERR_SIGNAL_EN__MASK    0x00400000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CUR_LMT_ERR_SIGNAL_EN__MASK    0x00800000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__AUTO_CMD_ERR_SIGNAL_EN__MASK    0x01000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADMA_ERR_SIGNAL_EN__MASK    0x02000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__TUNING_ERR_SIGNAL_EN__MASK    0x04000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RESP_ERR_SIGNAL_EN__MASK    0x08000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BOOT_ACK_ERR_SIGNAL_EN__MASK    0x10000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN1__MASK    0x20000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN2__MASK    0x40000000
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN3__MASK    0x80000000

#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_COMPLETE_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__XFER_COMPLETE_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BGAP_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DMA_INTERRUPT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_WR_READY_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BUF_RD_READY_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INSERTION_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_REMOVAL_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CARD_INTERRUPT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_A_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_B_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__INT_C_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RE_TUNE_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__FX_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CQE_EVENT_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RSVD_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_TOUT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_CRC_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_END_BIT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CMD_IDX_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_TOUT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_CRC_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__DATA_END_BIT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__CUR_LMT_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__AUTO_CMD_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__ADMA_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__TUNING_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__RESP_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__BOOT_ACK_ERR_SIGNAL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ERROR_INT_SIGNAL_EN_R__NORMAL_INT_SIGNAL_EN_R__VENDOR_ERR_SIGNAL_EN3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HOST_CTRL2_R__AUTO_CMD_STAT_R
// This register is used to control how the Host Controller operates.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x3CULL)
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD12_NOT_EXEC__SHIFT    0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_TOUT_ERR__SHIFT    1
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_CRC_ERR__SHIFT    2
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_EBIT_ERR__SHIFT    3
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_IDX_ERR__SHIFT    4
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_RESP_ERR__SHIFT    5
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_6__SHIFT    6
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD_NOT_ISSUED_AUTO_CMD12__SHIFT    7
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_15_8__SHIFT    8
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS_MODE_SEL__SHIFT    16
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__SIGNALING_EN__SHIFT    19
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__DRV_STRENGTH_SEL__SHIFT    20
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__EXEC_TUNING__SHIFT    22
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__SAMPLE_CLK_SEL__SHIFT    23
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS2_IF_ENABLE__SHIFT    24
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_9__SHIFT    25
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADMA2_LEN_MODE__SHIFT    26
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD23_ENABLE__SHIFT    27
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__HOST_VER4_ENABLE__SHIFT    28
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDRESSING__SHIFT    29
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ASYNC_INT_ENABLE__SHIFT    30
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__PRESET_VAL_ENABLE__SHIFT    31

#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD12_NOT_EXEC__MASK    0x00000001
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_TOUT_ERR__MASK    0x00000002
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_CRC_ERR__MASK    0x00000004
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_EBIT_ERR__MASK    0x00000008
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_IDX_ERR__MASK    0x00000010
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_RESP_ERR__MASK    0x00000020
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_6__MASK    0x00000040
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD_NOT_ISSUED_AUTO_CMD12__MASK    0x00000080
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_15_8__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS_MODE_SEL__MASK    0x00070000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__SIGNALING_EN__MASK    0x00080000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__DRV_STRENGTH_SEL__MASK    0x00300000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__EXEC_TUNING__MASK    0x00400000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__SAMPLE_CLK_SEL__MASK    0x00800000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS2_IF_ENABLE__MASK    0x01000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_9__MASK    0x02000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADMA2_LEN_MODE__MASK    0x04000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD23_ENABLE__MASK    0x08000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__HOST_VER4_ENABLE__MASK    0x10000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDRESSING__MASK    0x20000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ASYNC_INT_ENABLE__MASK    0x40000000
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__PRESET_VAL_ENABLE__MASK    0x80000000

#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD12_NOT_EXEC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_EBIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__AUTO_CMD_RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD_NOT_ISSUED_AUTO_CMD12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_15_8__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS_MODE_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__SIGNALING_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__DRV_STRENGTH_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__EXEC_TUNING__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__SAMPLE_CLK_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__UHS2_IF_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__RSVD_9__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADMA2_LEN_MODE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__CMD23_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__HOST_VER4_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ADDRESSING__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__ASYNC_INT_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CTRL2_R__AUTO_CMD_STAT_R__PRESET_VAL_ENABLE__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CAPABILITIES1_R
// This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or loaded from the flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers: CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES1_R register is the lower part of Capabilities register.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x40ULL)
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__NUM  0x1

#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__TOUT_CLK_FREQ__SHIFT    0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__RSVD_6__SHIFT    6
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__TOUT_CLK_UNIT__SHIFT    7
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__BASE_CLK_FREQ__SHIFT    8
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__MAX_BLK_LEN__SHIFT    16
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__EMBEDDED_8_BIT__SHIFT    18
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ADMA2_SUPPORT__SHIFT    19
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__RSVD_20__SHIFT    20
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__HIGH_SPEED_SUPPORT__SHIFT    21
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SDMA_SUPPORT__SHIFT    22
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SUS_RES_SUPPORT__SHIFT    23
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_33__SHIFT    24
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_30__SHIFT    25
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_18__SHIFT    26
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SYS_ADDR_64_V4__SHIFT    27
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SYS_ADDR_64_V3__SHIFT    28
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ASYNC_INT_SUPPORT__SHIFT    29
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SLOT_TYPE_R__SHIFT    30

#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__TOUT_CLK_FREQ__MASK    0x0000003f
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__RSVD_6__MASK    0x00000040
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__TOUT_CLK_UNIT__MASK    0x00000080
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__BASE_CLK_FREQ__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__MAX_BLK_LEN__MASK    0x00030000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__EMBEDDED_8_BIT__MASK    0x00040000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ADMA2_SUPPORT__MASK    0x00080000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__RSVD_20__MASK    0x00100000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__HIGH_SPEED_SUPPORT__MASK    0x00200000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SDMA_SUPPORT__MASK    0x00400000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SUS_RES_SUPPORT__MASK    0x00800000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_33__MASK    0x01000000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_30__MASK    0x02000000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_18__MASK    0x04000000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SYS_ADDR_64_V4__MASK    0x08000000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SYS_ADDR_64_V3__MASK    0x10000000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ASYNC_INT_SUPPORT__MASK    0x20000000
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SLOT_TYPE_R__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__TOUT_CLK_FREQ__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__RSVD_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__TOUT_CLK_UNIT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__BASE_CLK_FREQ__POR_VALUE    0x64
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__MAX_BLK_LEN__POR_VALUE    0x2
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__EMBEDDED_8_BIT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ADMA2_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__RSVD_20__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__HIGH_SPEED_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SDMA_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SUS_RES_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_33__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_30__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__VOLT_18__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SYS_ADDR_64_V4__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SYS_ADDR_64_V3__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__ASYNC_INT_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES1_R__SLOT_TYPE_R__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CAPABILITIES2_R
// This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or as loaded from flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers, namely CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES2_R register is upper part of Capabilities register
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x44ULL)
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__NUM  0x1

#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__SDR50_SUPPORT__SHIFT    0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__SDR104_SUPPORT__SHIFT    1
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DDR50_SUPPORT__SHIFT    2
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__UHS2_SUPPORT__SHIFT    3
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPEA__SHIFT    4
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPEC__SHIFT    5
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPED__SHIFT    6
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_39__SHIFT    7
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RETUNE_CNT__SHIFT    8
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_44__SHIFT    12
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__USE_TUNING_SDR50__SHIFT    13
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RE_TUNING_MODES__SHIFT    14
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__CLK_MUL__SHIFT    16
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_56_58__SHIFT    24
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__ADMA3_SUPPORT__SHIFT    27
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__VDD2_18V_SUPPORT__SHIFT    28
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_61__SHIFT    29
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_62_63__SHIFT    30

#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__SDR50_SUPPORT__MASK    0x00000001
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__SDR104_SUPPORT__MASK    0x00000002
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DDR50_SUPPORT__MASK    0x00000004
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__UHS2_SUPPORT__MASK    0x00000008
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPEA__MASK    0x00000010
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPEC__MASK    0x00000020
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPED__MASK    0x00000040
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_39__MASK    0x00000080
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RETUNE_CNT__MASK    0x00000f00
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_44__MASK    0x00001000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__USE_TUNING_SDR50__MASK    0x00002000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RE_TUNING_MODES__MASK    0x0000c000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__CLK_MUL__MASK    0x00ff0000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_56_58__MASK    0x07000000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__ADMA3_SUPPORT__MASK    0x08000000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__VDD2_18V_SUPPORT__MASK    0x10000000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_61__MASK    0x20000000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_62_63__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__SDR50_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__SDR104_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DDR50_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__UHS2_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPEA__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPEC__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__DRV_TYPED__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_39__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RETUNE_CNT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_44__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__USE_TUNING_SDR50__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RE_TUNING_MODES__POR_VALUE    0x80000000
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__CLK_MUL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_56_58__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__ADMA3_SUPPORT__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__VDD2_18V_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_61__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CAPABILITIES2_R__RSVD_62_63__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CURR_CAPABILITIES1_R
// This register indicate the maximum current capability for each voltage, for VDD1. The value is meaningful if the Voltage Support is set in the Capabilities register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x48ULL)
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__NUM  0x1

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_33V__SHIFT    0
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_30V__SHIFT    8
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_18V__SHIFT    16
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__RSVD_31_24__SHIFT    24

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_33V__MASK    0x000000ff
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_30V__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_18V__MASK    0x00ff0000
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__RSVD_31_24__MASK    0xff000000

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_33V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_30V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__MAX_CUR_18V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES1_R__RSVD_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CURR_CAPABILITIES2_R
// This register indicates the maximum current capability for each voltage (for VDD2). The value is meaningful if Voltage Support is set in the Capabilities register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x4CULL)
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__NUM  0x1

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__MAX_CUR_VDD2_18V__SHIFT    0
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__RSVD_63_40__SHIFT    8

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__MAX_CUR_VDD2_18V__MASK    0x000000ff
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__RSVD_63_40__MASK    0xffffff00

#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__MAX_CUR_VDD2_18V__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CURR_CAPABILITIES2_R__RSVD_63_40__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R
// This register is not physically implemented but is an address at which the Error Interrupt Status register can be written. The effect of a write to this address is reflected in the Error Interrupt Status register if the corresponding bit of the Error Interrupt Status Enable register is set
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x50ULL)
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD12_NOT_EXEC__SHIFT    0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_TOUT_ERR__SHIFT    1
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_CRC_ERR__SHIFT    2
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_EBIT_ERR__SHIFT    3
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_IDX_ERR__SHIFT    4
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_RESP_ERR__SHIFT    5
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_6__SHIFT    6
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_NOT_ISSUED_AUTO_CMD12__SHIFT    7
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_15_8__SHIFT    8
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_TOUT_ERR__SHIFT    16
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_CRC_ERR__SHIFT    17
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_END_BIT_ERR__SHIFT    18
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_IDX_ERR__SHIFT    19
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_TOUT_ERR__SHIFT    20
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_CRC_ERR__SHIFT    21
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_END_BIT_ERR__SHIFT    22
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CUR_LMT_ERR__SHIFT    23
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_ERR__SHIFT    24
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_ADMA_ERR__SHIFT    25
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_TUNING_ERR__SHIFT    26
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_RESP_ERR__SHIFT    27
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_BOOT_ACK_ERR__SHIFT    28
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR1__SHIFT    29
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR2__SHIFT    30
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR3__SHIFT    31

#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD12_NOT_EXEC__MASK    0x00000001
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_TOUT_ERR__MASK    0x00000002
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_CRC_ERR__MASK    0x00000004
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_EBIT_ERR__MASK    0x00000008
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_IDX_ERR__MASK    0x00000010
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_RESP_ERR__MASK    0x00000020
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_6__MASK    0x00000040
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_NOT_ISSUED_AUTO_CMD12__MASK    0x00000080
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_15_8__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_TOUT_ERR__MASK    0x00010000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_CRC_ERR__MASK    0x00020000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_END_BIT_ERR__MASK    0x00040000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_IDX_ERR__MASK    0x00080000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_TOUT_ERR__MASK    0x00100000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_CRC_ERR__MASK    0x00200000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_END_BIT_ERR__MASK    0x00400000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CUR_LMT_ERR__MASK    0x00800000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_ERR__MASK    0x01000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_ADMA_ERR__MASK    0x02000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_TUNING_ERR__MASK    0x04000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_RESP_ERR__MASK    0x08000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_BOOT_ACK_ERR__MASK    0x10000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR1__MASK    0x20000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR2__MASK    0x40000000
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR3__MASK    0x80000000

#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD12_NOT_EXEC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_EBIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_NOT_ISSUED_AUTO_CMD12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__RSVD_15_8__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CMD_IDX_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_TOUT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_CRC_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_DATA_END_BIT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_CUR_LMT_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_AUTO_CMD_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_ADMA_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_TUNING_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_RESP_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_BOOT_ACK_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__FORCE_ERROR_INT_STAT_R__FORCE_AUTO_CMD_STAT_R__FORCE_VENDOR_ERR3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ADMA_ERR_STAT_R
// This register stores the ADMA state during an ADMA error.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x54ULL)
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADMA_ERR_STATES__SHIFT    0
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADMA_LEN_ERR__SHIFT    2
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__RSVD_31_3__SHIFT    3

#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADMA_ERR_STATES__MASK    0x00000003
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADMA_LEN_ERR__MASK    0x00000004
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__RSVD_31_3__MASK    0xfffffff8

#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADMA_ERR_STATES__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__ADMA_LEN_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__ADMA_ERR_STAT_R__RSVD_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ADMA_SA_LOW_R
// This register holds the lower 32-bit system address for DMA transfer
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ADMA_SA_LOW_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x58ULL)
#define SDIO_WRAP__SDIO1__ADMA_SA_LOW_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ADMA_SA_LOW_R__ADMA_SA_LOW__SHIFT    0

#define SDIO_WRAP__SDIO1__ADMA_SA_LOW_R__ADMA_SA_LOW__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__ADMA_SA_LOW_R__ADMA_SA_LOW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_DS_R__PRESET_INIT_R
// This register defines Preset Value for Default Speed mode in SD mode
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x60ULL)
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_INIT__SHIFT    0
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_INIT__SHIFT    10
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_INIT__SHIFT    14
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_DS__SHIFT    16
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_DS__SHIFT    26
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_DS__SHIFT    30

#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_INIT__MASK    0x000003ff
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_INIT__MASK    0x00000400
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_INIT__MASK    0x0000c000
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_DS__MASK    0x03ff0000
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_DS__MASK    0x04000000
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_DS__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_INIT__POR_VALUE    0x096
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_INIT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_INIT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__FREQ_SEL_VAL_DS__POR_VALUE    0x2
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__CLK_GEN_SEL_VAL_DS__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DS_R__PRESET_INIT_R__DRV_SEL_VAL_DS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_HS_R
// 
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__PRESET_HS_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x64ULL)
#define SDIO_WRAP__SDIO1__PRESET_HS_R__NUM  0x1

#define SDIO_WRAP__SDIO1__PRESET_HS_R__FREQ_SEL_VAL_0__SHIFT    0
#define SDIO_WRAP__SDIO1__PRESET_HS_R__CLK_GEN_SEL_VAL_0__SHIFT    10
#define SDIO_WRAP__SDIO1__PRESET_HS_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO1__PRESET_HS_R__DRV_SEL_VAL_0__SHIFT    14
#define SDIO_WRAP__SDIO1__PRESET_HS_R__FREQ_SEL_VAL_1__SHIFT    16
#define SDIO_WRAP__SDIO1__PRESET_HS_R__CLK_GEN_SEL_VAL_1__SHIFT    26
#define SDIO_WRAP__SDIO1__PRESET_HS_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO1__PRESET_HS_R__DRV_SEL_VAL_1__SHIFT    30

#define SDIO_WRAP__SDIO1__PRESET_HS_R__FREQ_SEL_VAL_0__MASK    0x000003ff
#define SDIO_WRAP__SDIO1__PRESET_HS_R__CLK_GEN_SEL_VAL_0__MASK    0x00000400
#define SDIO_WRAP__SDIO1__PRESET_HS_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO1__PRESET_HS_R__DRV_SEL_VAL_0__MASK    0x0000c000
#define SDIO_WRAP__SDIO1__PRESET_HS_R__FREQ_SEL_VAL_1__MASK    0x03ff0000
#define SDIO_WRAP__SDIO1__PRESET_HS_R__CLK_GEN_SEL_VAL_1__MASK    0x04000000
#define SDIO_WRAP__SDIO1__PRESET_HS_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO1__PRESET_HS_R__DRV_SEL_VAL_1__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__PRESET_HS_R__FREQ_SEL_VAL_0__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__PRESET_HS_R__CLK_GEN_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_HS_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_HS_R__DRV_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_HS_R__FREQ_SEL_VAL_1__POR_VALUE    0x2
#define SDIO_WRAP__SDIO1__PRESET_HS_R__CLK_GEN_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_HS_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_HS_R__DRV_SEL_VAL_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_SDR50_R__PRESET_SDR25_R
// This register defines Preset Value for SDR50 speed mode in SD mode
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x68ULL)
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__NUM  0x1

#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_0__SHIFT    0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_0__SHIFT    10
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_0__SHIFT    14
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_1__SHIFT    16
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_1__SHIFT    26
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_1__SHIFT    30

#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_0__MASK    0x000003ff
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_0__MASK    0x00000400
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_0__MASK    0x0000c000
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_1__MASK    0x03ff0000
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_1__MASK    0x04000000
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_1__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_0__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__FREQ_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__CLK_GEN_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_SDR50_R__PRESET_SDR25_R__DRV_SEL_VAL_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_DDR50_R__PRESET_SDR104_R
// This register defines the Preset Value for DDR50 and High Speed DDR speed modes in the SD and eMMC modes, respectively.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x6CULL)
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__NUM  0x1

#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_0__SHIFT    0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_0__SHIFT    10
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_0__SHIFT    14
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_1__SHIFT    16
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_1__SHIFT    26
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_29_27__SHIFT    27
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_1__SHIFT    30

#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_0__MASK    0x000003ff
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_0__MASK    0x00000400
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_0__MASK    0x0000c000
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_1__MASK    0x03ff0000
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_1__MASK    0x04000000
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_29_27__MASK    0x38000000
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_1__MASK    0xc0000000

#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__FREQ_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__CLK_GEN_SEL_VAL_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__RSVD_29_27__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_DDR50_R__PRESET_SDR104_R__DRV_SEL_VAL_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PRESET_UHS2_R
// This register is used to hold the preset value for UHS-II and HS400 speed modes in the SD and eMMC modes, respectively
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x74ULL)
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__NUM  0x1

#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__FREQ_SEL_VAL__SHIFT    0
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__CLK_GEN_SEL_VAL__SHIFT    10
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__RSVD_13_11__SHIFT    11
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__DRV_SEL_VAL__SHIFT    14
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__RSVD_31_24__SHIFT    16

#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__FREQ_SEL_VAL__MASK    0x000003ff
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__CLK_GEN_SEL_VAL__MASK    0x00000400
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__RSVD_13_11__MASK    0x00003800
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__DRV_SEL_VAL__MASK    0x0000c000
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__RSVD_31_24__MASK    0xffff0000

#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__FREQ_SEL_VAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__CLK_GEN_SEL_VAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__RSVD_13_11__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__DRV_SEL_VAL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__PRESET_UHS2_R__RSVD_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ADMA_ID_LOW_R
// This register holds the lower 32-bit Integrated Descriptor address
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__ADMA_ID_LOW_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x78ULL)
#define SDIO_WRAP__SDIO1__ADMA_ID_LOW_R__NUM  0x1

#define SDIO_WRAP__SDIO1__ADMA_ID_LOW_R__ADMA_ID_LOW__SHIFT    0

#define SDIO_WRAP__SDIO1__ADMA_ID_LOW_R__ADMA_ID_LOW__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__ADMA_ID_LOW_R__ADMA_ID_LOW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: P_EMBEDDED_CNTRL
// This register points to the location of UHS-II embedded control registers
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0xE4ULL)
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__NUM  0x1

#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__RESERVED_15_0__SHIFT    0
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__REG_OFFSET_ADDR__SHIFT    16
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__RESERVED_31_28__SHIFT    28

#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__RESERVED_15_0__MASK    0x0000ffff
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__REG_OFFSET_ADDR__MASK    0x0fff0000
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__RESERVED_31_28__MASK    0xf0000000

#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__RESERVED_15_0__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__REG_OFFSET_ADDR__POR_VALUE    0xf6c
#define SDIO_WRAP__SDIO1__P_EMBEDDED_CNTRL__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA
// This register is used as a pointer for the Vendor Specific Area 2.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0xE8ULL)
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__NUM  0x1

#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_0__SHIFT    0
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__RESERVED_15_12__SHIFT    12
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_1__SHIFT    16

#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_0__MASK    0x00000fff
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__RESERVED_15_12__MASK    0x0000f000
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_1__MASK    0xffff0000

#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_0__POR_VALUE    0x500
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__RESERVED_15_12__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__P_VENDOR2_SPECIFIC_AREA__P_VENDOR_SPECIFIC_AREA__REG_OFFSET_ADDR_1__POR_VALUE    0x180


///////////////////////////////////////////////////////
// Register: HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R
// This register is used to indicate the Host Controller Version number
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0xFCULL)
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__NUM  0x1

#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__INTR_SLOT__SHIFT    0
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__RESERVED_15_8__SHIFT    8
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__SPEC_VERSION_NUM__SHIFT    16
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__VENDOR_VERSION_NUM__SHIFT    24

#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__INTR_SLOT__MASK    0x000000ff
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__RESERVED_15_8__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__SPEC_VERSION_NUM__MASK    0x00ff0000
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__VENDOR_VERSION_NUM__MASK    0xff000000

#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__INTR_SLOT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__RESERVED_15_8__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__SPEC_VERSION_NUM__POR_VALUE    0x5
#define SDIO_WRAP__SDIO1__HOST_CNTRL_VERS_R__SLOT_INTR_STATUS_R__VENDOR_VERSION_NUM__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: EMBEDDED_CTRL_R
// This register controls the embedded device. When the Host Controller is connected to a removable device, this register is not used.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0xF6CULL)
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM_CLK_PIN__SHIFT    0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_3__SHIFT    3
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM_INT_PIN__SHIFT    4
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_7_6__SHIFT    6
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__BUS_WIDTH_PRESET__SHIFT    8
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_15__SHIFT    15
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__CLK_PIN_SEL__SHIFT    16
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_19__SHIFT    19
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__INT_PIN_SEL__SHIFT    20
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_23__SHIFT    23
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__BACK_END_PWR_CTRL__SHIFT    24
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_31__SHIFT    31

#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM_CLK_PIN__MASK    0x00000007
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_3__MASK    0x00000008
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM_INT_PIN__MASK    0x00000030
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_7_6__MASK    0x000000c0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__BUS_WIDTH_PRESET__MASK    0x00007f00
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_15__MASK    0x00008000
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__CLK_PIN_SEL__MASK    0x00070000
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_19__MASK    0x00080000
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__INT_PIN_SEL__MASK    0x00700000
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_23__MASK    0x00800000
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__BACK_END_PWR_CTRL__MASK    0x7f000000
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_31__MASK    0x80000000

#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM_CLK_PIN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_3__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__NUM_INT_PIN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_7_6__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__BUS_WIDTH_PRESET__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__CLK_PIN_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_19__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__INT_PIN_SEL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_23__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__BACK_END_PWR_CTRL__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__EMBEDDED_CTRL_R__RSVD_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CQCAP
// This register indicates the capabilities of the command queuing engine
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__CQCAP__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x184ULL)
#define SDIO_WRAP__SDIO1__CQCAP__NUM  0x1

#define SDIO_WRAP__SDIO1__CQCAP__ITCFVAL__SHIFT    0
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD1__SHIFT    10
#define SDIO_WRAP__SDIO1__CQCAP__ITCFMUL__SHIFT    12
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD2__SHIFT    16
#define SDIO_WRAP__SDIO1__CQCAP__CRYPTO_SUPPORT__SHIFT    28
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD3__SHIFT    29

#define SDIO_WRAP__SDIO1__CQCAP__ITCFVAL__MASK    0x000003ff
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD1__MASK    0x00000c00
#define SDIO_WRAP__SDIO1__CQCAP__ITCFMUL__MASK    0x0000f000
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD2__MASK    0x0fff0000
#define SDIO_WRAP__SDIO1__CQCAP__CRYPTO_SUPPORT__MASK    0x10000000
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD3__MASK    0xe0000000

#define SDIO_WRAP__SDIO1__CQCAP__ITCFVAL__POR_VALUE    0xc8
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CQCAP__ITCFMUL__POR_VALUE    0x3
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD2__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CQCAP__CRYPTO_SUPPORT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__CQCAP__CQCCAP_RSVD3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSHC_VER_ID_R
// This register reflects the current release number of DWC_mshc/DWC_mshc_lite.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__MSHC_VER_ID_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x500ULL)
#define SDIO_WRAP__SDIO1__MSHC_VER_ID_R__NUM  0x1

#define SDIO_WRAP__SDIO1__MSHC_VER_ID_R__MSHC_VER_ID__SHIFT    0

#define SDIO_WRAP__SDIO1__MSHC_VER_ID_R__MSHC_VER_ID__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__MSHC_VER_ID_R__MSHC_VER_ID__POR_VALUE    0x3138302a


///////////////////////////////////////////////////////
// Register: MSHC_VER_TYPE_R
// This register reflects the current release type of DWC_mshc/DWC_mshc_lite.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__MSHC_VER_TYPE_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x504ULL)
#define SDIO_WRAP__SDIO1__MSHC_VER_TYPE_R__NUM  0x1

#define SDIO_WRAP__SDIO1__MSHC_VER_TYPE_R__MSHC_VER_TYPE__SHIFT    0

#define SDIO_WRAP__SDIO1__MSHC_VER_TYPE_R__MSHC_VER_TYPE__MASK    0xffffffff

#define SDIO_WRAP__SDIO1__MSHC_VER_TYPE_R__MSHC_VER_TYPE__POR_VALUE    0x67612a2a


///////////////////////////////////////////////////////
// Register: MSHC_CTRL_R
// This register is used to control the operation of MSHC Host Controller
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x508ULL)
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__CMD_CONFLICT_CHECK__SHIFT    0
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD1__SHIFT    1
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__SW_CG_DIS__SHIFT    4
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD5__SHIFT    5
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__PEDGE_DRV_EN__SHIFT    6
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__NEDGE_SMPL_EN__SHIFT    7
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD_31_8__SHIFT    8

#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__CMD_CONFLICT_CHECK__MASK    0x00000001
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD1__MASK    0x0000000e
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__SW_CG_DIS__MASK    0x00000010
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD5__MASK    0x00000020
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__PEDGE_DRV_EN__MASK    0x00000040
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__NEDGE_SMPL_EN__MASK    0x00000080
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD_31_8__MASK    0xffffff00

#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__CMD_CONFLICT_CHECK__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__SW_CG_DIS__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD5__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__PEDGE_DRV_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__NEDGE_SMPL_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__MSHC_CTRL_R__RSVD_31_8__POR_VALUE    0x000f00


///////////////////////////////////////////////////////
// Register: MBIU_CTRL_R
// This register is used to select the valid burst types that the AHB Master bus interface can generate. When more than one bit is set the master selects the burst it prefers among those that are enabled in this register.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x510ULL)
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__UNDEFL_INCR_EN__SHIFT    0
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR4_EN__SHIFT    1
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR8_EN__SHIFT    2
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR16_EN__SHIFT    3
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__RSVD_31_4__SHIFT    4

#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__UNDEFL_INCR_EN__MASK    0x00000001
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR4_EN__MASK    0x00000002
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR8_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR16_EN__MASK    0x00000008
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__RSVD_31_4__MASK    0xfffffff0

#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__UNDEFL_INCR_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR4_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR8_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__BURST_INCR16_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__MBIU_CTRL_R__RSVD_31_4__POR_VALUE    0x0703000


///////////////////////////////////////////////////////
// Register: BOOT_CTRL_R_EMMC_CTRL_R
// This register is used to control the eMMC Boot operation.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x52CULL)
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__CARD_IS_EMMC__SHIFT    0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__DISABLE_DATA_CRC_CHK__SHIFT    1
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N__SHIFT    2
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N_O__SHIFT    3
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_4_15__SHIFT    4
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__MAN_BOOT_EN__SHIFT    16
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_6_1__SHIFT    17
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__VALIDATE_BOOT__SHIFT    23
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_ACK_ENABLE__SHIFT    24
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_27_25__SHIFT    25
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_TOUT_CNT__SHIFT    28

#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__CARD_IS_EMMC__MASK    0x00000001
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__DISABLE_DATA_CRC_CHK__MASK    0x00000002
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N__MASK    0x00000004
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N_O__MASK    0x00000008
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_4_15__MASK    0x0000fff0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__MAN_BOOT_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_6_1__MASK    0x007e0000
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__VALIDATE_BOOT__MASK    0x00800000
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_ACK_ENABLE__MASK    0x01000000
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_27_25__MASK    0x0e000000
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_TOUT_CNT__MASK    0xf0000000

#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__CARD_IS_EMMC__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__DISABLE_DATA_CRC_CHK__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__EMMC_RST_N_O__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_4_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__MAN_BOOT_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_6_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__VALIDATE_BOOT__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_ACK_ENABLE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__RSVD_27_25__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__BOOT_CTRL_R_EMMC_CTRL_R__BOOT_TOUT_CNT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: AT_CTRL_R
// This register controls some aspects of tuning and auto-tuning features. Do not program this register when HOST_CTRL2_R.SAMPLE_CLK_SEL is '1'
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__AT_CTRL_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x540ULL)
#define SDIO_WRAP__SDIO1__AT_CTRL_R__NUM  0x1

#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSDV_0_1__SHIFT    0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SWIN_TH_EN__SHIFT    2
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RPT_TUNE_ERR__SHIFT    3
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SW_TUNE_EN__SHIFT    4
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSDV_5_15__SHIFT    5
#define SDIO_WRAP__SDIO1__AT_CTRL_R__TUNE_CLK_STOP_EN__SHIFT    16
#define SDIO_WRAP__SDIO1__AT_CTRL_R__PRE_CHANGE_DLY__SHIFT    17
#define SDIO_WRAP__SDIO1__AT_CTRL_R__POST_CHANGE_DLY__SHIFT    19
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSVD_21_23__SHIFT    21
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SWIN_TH_VAL__SHIFT    24
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSVD_27_31__SHIFT    27

#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSDV_0_1__MASK    0x00000003
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SWIN_TH_EN__MASK    0x00000004
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RPT_TUNE_ERR__MASK    0x00000008
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SW_TUNE_EN__MASK    0x00000010
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSDV_5_15__MASK    0x0000ffe0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__TUNE_CLK_STOP_EN__MASK    0x00010000
#define SDIO_WRAP__SDIO1__AT_CTRL_R__PRE_CHANGE_DLY__MASK    0x00060000
#define SDIO_WRAP__SDIO1__AT_CTRL_R__POST_CHANGE_DLY__MASK    0x00180000
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSVD_21_23__MASK    0x00e00000
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SWIN_TH_VAL__MASK    0x07000000
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSVD_27_31__MASK    0xf8000000

#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSDV_0_1__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SWIN_TH_EN__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RPT_TUNE_ERR__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SW_TUNE_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSDV_5_15__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__TUNE_CLK_STOP_EN__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__PRE_CHANGE_DLY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__POST_CHANGE_DLY__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSVD_21_23__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_CTRL_R__SWIN_TH_VAL__POR_VALUE    0x1
#define SDIO_WRAP__SDIO1__AT_CTRL_R__RSVD_27_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: AT_STAT_R
// Register to read the Center, Left and Right codes used by tuning and auto-tuning engines. Center code field is also used for software managed tuning.
///////////////////////////////////////////////////////

#define SDIO_WRAP__SDIO1__AT_STAT_R__ADDR (SDIO_WRAP__SDIO1__BASE_ADDR + 0x544ULL)
#define SDIO_WRAP__SDIO1__AT_STAT_R__NUM  0x1

#define SDIO_WRAP__SDIO1__AT_STAT_R__CENTER_PH_CODE__SHIFT    0
#define SDIO_WRAP__SDIO1__AT_STAT_R__R_EDGE_PH_CODE__SHIFT    8
#define SDIO_WRAP__SDIO1__AT_STAT_R__L_EDGE_PH_CODE__SHIFT    16
#define SDIO_WRAP__SDIO1__AT_STAT_R__RSDV1__SHIFT    24

#define SDIO_WRAP__SDIO1__AT_STAT_R__CENTER_PH_CODE__MASK    0x000000ff
#define SDIO_WRAP__SDIO1__AT_STAT_R__R_EDGE_PH_CODE__MASK    0x0000ff00
#define SDIO_WRAP__SDIO1__AT_STAT_R__L_EDGE_PH_CODE__MASK    0x00ff0000
#define SDIO_WRAP__SDIO1__AT_STAT_R__RSDV1__MASK    0xff000000

#define SDIO_WRAP__SDIO1__AT_STAT_R__CENTER_PH_CODE__POR_VALUE    0x6
#define SDIO_WRAP__SDIO1__AT_STAT_R__R_EDGE_PH_CODE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_STAT_R__L_EDGE_PH_CODE__POR_VALUE    0x0
#define SDIO_WRAP__SDIO1__AT_STAT_R__RSDV1__POR_VALUE    0x0



#define SMC__BASE_ADDR 0xF841A000ULL

///////////////////////////////////////////////////////
// Register: memc_status
// Memory Controller Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned state : 1;
        unsigned int_en0 : 1;
        unsigned int_en1 : 1;
        unsigned int_status0 : 1;
        unsigned int_status1 : 1;
        unsigned raw_int_status0 : 1;
        unsigned raw_int_status1 : 1;
        unsigned ecc_int_en0 : 1;
        unsigned ecc_int_en1 : 1;
        unsigned ecc_int0 : 1;
        unsigned ecc_int1 : 1;
        unsigned raw_ecc_int0 : 1;
        unsigned raw_ecc_int1 : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} SMC__MEMC_STATUS__ACC_T;

#define SMC__MEMC_STATUS__ADDR (SMC__BASE_ADDR + 0x0ULL)
#define SMC__MEMC_STATUS__NUM  0x1

#define SMC__MEMC_STATUS__STATE__SHIFT    0
#define SMC__MEMC_STATUS__INT_EN0__SHIFT    1
#define SMC__MEMC_STATUS__INT_EN1__SHIFT    2
#define SMC__MEMC_STATUS__INT_STATUS0__SHIFT    3
#define SMC__MEMC_STATUS__INT_STATUS1__SHIFT    4
#define SMC__MEMC_STATUS__RAW_INT_STATUS0__SHIFT    5
#define SMC__MEMC_STATUS__RAW_INT_STATUS1__SHIFT    6
#define SMC__MEMC_STATUS__ECC_INT_EN0__SHIFT    7
#define SMC__MEMC_STATUS__ECC_INT_EN1__SHIFT    8
#define SMC__MEMC_STATUS__ECC_INT0__SHIFT    9
#define SMC__MEMC_STATUS__ECC_INT1__SHIFT    10
#define SMC__MEMC_STATUS__RAW_ECC_INT0__SHIFT    11
#define SMC__MEMC_STATUS__RAW_ECC_INT1__SHIFT    12
#define SMC__MEMC_STATUS__RESERVED_31_13__SHIFT    13

#define SMC__MEMC_STATUS__STATE__MASK    0x00000001
#define SMC__MEMC_STATUS__INT_EN0__MASK    0x00000002
#define SMC__MEMC_STATUS__INT_EN1__MASK    0x00000004
#define SMC__MEMC_STATUS__INT_STATUS0__MASK    0x00000008
#define SMC__MEMC_STATUS__INT_STATUS1__MASK    0x00000010
#define SMC__MEMC_STATUS__RAW_INT_STATUS0__MASK    0x00000020
#define SMC__MEMC_STATUS__RAW_INT_STATUS1__MASK    0x00000040
#define SMC__MEMC_STATUS__ECC_INT_EN0__MASK    0x00000080
#define SMC__MEMC_STATUS__ECC_INT_EN1__MASK    0x00000100
#define SMC__MEMC_STATUS__ECC_INT0__MASK    0x00000200
#define SMC__MEMC_STATUS__ECC_INT1__MASK    0x00000400
#define SMC__MEMC_STATUS__RAW_ECC_INT0__MASK    0x00000800
#define SMC__MEMC_STATUS__RAW_ECC_INT1__MASK    0x00001000
#define SMC__MEMC_STATUS__RESERVED_31_13__MASK    0xffffe000

#define SMC__MEMC_STATUS__STATE__POR_VALUE    0x0
#define SMC__MEMC_STATUS__INT_EN0__POR_VALUE    0x0
#define SMC__MEMC_STATUS__INT_EN1__POR_VALUE    0x0
#define SMC__MEMC_STATUS__INT_STATUS0__POR_VALUE    0x0
#define SMC__MEMC_STATUS__INT_STATUS1__POR_VALUE    0x0
#define SMC__MEMC_STATUS__RAW_INT_STATUS0__POR_VALUE    0x0
#define SMC__MEMC_STATUS__RAW_INT_STATUS1__POR_VALUE    0x0
#define SMC__MEMC_STATUS__ECC_INT_EN0__POR_VALUE    0x0
#define SMC__MEMC_STATUS__ECC_INT_EN1__POR_VALUE    0x0
#define SMC__MEMC_STATUS__ECC_INT0__POR_VALUE    0x0
#define SMC__MEMC_STATUS__ECC_INT1__POR_VALUE    0x0
#define SMC__MEMC_STATUS__RAW_ECC_INT0__POR_VALUE    0x0
#define SMC__MEMC_STATUS__RAW_ECC_INT1__POR_VALUE    0x0
#define SMC__MEMC_STATUS__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: memif_cfg
// Memory Interface Configuration Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned memory0_type : 2;
        unsigned memory0_chips : 2;
        unsigned memory0_bytes : 2;
        unsigned remap0 : 1;
        unsigned reserved_7 : 1;
        unsigned memory1_type : 2;
        unsigned memory1_chips : 2;
        unsigned memory1_bytes : 2;
        unsigned remap1 : 1;
        unsigned reserved_15 : 1;
        unsigned exclusive_monitors : 2;
        unsigned reserved_31_18 : 14;
    };
    unsigned reg;
} SMC__MEMIF_CFG__ACC_T;

#define SMC__MEMIF_CFG__ADDR (SMC__BASE_ADDR + 0x4ULL)
#define SMC__MEMIF_CFG__NUM  0x1

#define SMC__MEMIF_CFG__MEMORY0_TYPE__SHIFT    0
#define SMC__MEMIF_CFG__MEMORY0_CHIPS__SHIFT    2
#define SMC__MEMIF_CFG__MEMORY0_BYTES__SHIFT    4
#define SMC__MEMIF_CFG__REMAP0__SHIFT    6
#define SMC__MEMIF_CFG__RESERVED_7__SHIFT    7
#define SMC__MEMIF_CFG__MEMORY1_TYPE__SHIFT    8
#define SMC__MEMIF_CFG__MEMORY1_CHIPS__SHIFT    10
#define SMC__MEMIF_CFG__MEMORY1_BYTES__SHIFT    12
#define SMC__MEMIF_CFG__REMAP1__SHIFT    14
#define SMC__MEMIF_CFG__RESERVED_15__SHIFT    15
#define SMC__MEMIF_CFG__EXCLUSIVE_MONITORS__SHIFT    16
#define SMC__MEMIF_CFG__RESERVED_31_18__SHIFT    18

#define SMC__MEMIF_CFG__MEMORY0_TYPE__MASK    0x00000003
#define SMC__MEMIF_CFG__MEMORY0_CHIPS__MASK    0x0000000c
#define SMC__MEMIF_CFG__MEMORY0_BYTES__MASK    0x00000030
#define SMC__MEMIF_CFG__REMAP0__MASK    0x00000040
#define SMC__MEMIF_CFG__RESERVED_7__MASK    0x00000080
#define SMC__MEMIF_CFG__MEMORY1_TYPE__MASK    0x00000300
#define SMC__MEMIF_CFG__MEMORY1_CHIPS__MASK    0x00000c00
#define SMC__MEMIF_CFG__MEMORY1_BYTES__MASK    0x00003000
#define SMC__MEMIF_CFG__REMAP1__MASK    0x00004000
#define SMC__MEMIF_CFG__RESERVED_15__MASK    0x00008000
#define SMC__MEMIF_CFG__EXCLUSIVE_MONITORS__MASK    0x00030000
#define SMC__MEMIF_CFG__RESERVED_31_18__MASK    0xfffc0000

#define SMC__MEMIF_CFG__MEMORY0_TYPE__POR_VALUE    0x1
#define SMC__MEMIF_CFG__MEMORY0_CHIPS__POR_VALUE    0x1
#define SMC__MEMIF_CFG__MEMORY0_BYTES__POR_VALUE    0x0
#define SMC__MEMIF_CFG__REMAP0__POR_VALUE    0x0
#define SMC__MEMIF_CFG__RESERVED_7__POR_VALUE    0x0
#define SMC__MEMIF_CFG__MEMORY1_TYPE__POR_VALUE    0x2
#define SMC__MEMIF_CFG__MEMORY1_CHIPS__POR_VALUE    0x0
#define SMC__MEMIF_CFG__MEMORY1_BYTES__POR_VALUE    0x1
#define SMC__MEMIF_CFG__REMAP1__POR_VALUE    0x1
#define SMC__MEMIF_CFG__RESERVED_15__POR_VALUE    0x0
#define SMC__MEMIF_CFG__EXCLUSIVE_MONITORS__POR_VALUE    0x1
#define SMC__MEMIF_CFG__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: mem_cfg_set
// Set Configuration Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_enable0 : 1;
        unsigned int_enable1 : 1;
        unsigned low_power_req : 1;
        unsigned reserved_4_3 : 2;
        unsigned ecc_int_enable0 : 1;
        unsigned ecc_int_enable1 : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} SMC__MEM_CFG_SET__ACC_T;

#define SMC__MEM_CFG_SET__ADDR (SMC__BASE_ADDR + 0x8ULL)
#define SMC__MEM_CFG_SET__NUM  0x1

#define SMC__MEM_CFG_SET__INT_ENABLE0__SHIFT    0
#define SMC__MEM_CFG_SET__INT_ENABLE1__SHIFT    1
#define SMC__MEM_CFG_SET__LOW_POWER_REQ__SHIFT    2
#define SMC__MEM_CFG_SET__RESERVED_4_3__SHIFT    3
#define SMC__MEM_CFG_SET__ECC_INT_ENABLE0__SHIFT    5
#define SMC__MEM_CFG_SET__ECC_INT_ENABLE1__SHIFT    6
#define SMC__MEM_CFG_SET__RESERVED_31_7__SHIFT    7

#define SMC__MEM_CFG_SET__INT_ENABLE0__MASK    0x00000001
#define SMC__MEM_CFG_SET__INT_ENABLE1__MASK    0x00000002
#define SMC__MEM_CFG_SET__LOW_POWER_REQ__MASK    0x00000004
#define SMC__MEM_CFG_SET__RESERVED_4_3__MASK    0x00000018
#define SMC__MEM_CFG_SET__ECC_INT_ENABLE0__MASK    0x00000020
#define SMC__MEM_CFG_SET__ECC_INT_ENABLE1__MASK    0x00000040
#define SMC__MEM_CFG_SET__RESERVED_31_7__MASK    0xffffff80

#define SMC__MEM_CFG_SET__INT_ENABLE0__POR_VALUE    0x0
#define SMC__MEM_CFG_SET__INT_ENABLE1__POR_VALUE    0x0
#define SMC__MEM_CFG_SET__LOW_POWER_REQ__POR_VALUE    0x0
#define SMC__MEM_CFG_SET__RESERVED_4_3__POR_VALUE    0x0
#define SMC__MEM_CFG_SET__ECC_INT_ENABLE0__POR_VALUE    0x0
#define SMC__MEM_CFG_SET__ECC_INT_ENABLE1__POR_VALUE    0x0
#define SMC__MEM_CFG_SET__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: mem_cfg_clr
// Clear Configuration Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_disable0 : 1;
        unsigned int_disable1 : 1;
        unsigned low_power_exit : 1;
        unsigned int_clear0 : 1;
        unsigned int_clear1 : 1;
        unsigned ecc_int_disable0 : 1;
        unsigned ecc_int_disable1 : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} SMC__MEM_CFG_CLR__ACC_T;

#define SMC__MEM_CFG_CLR__ADDR (SMC__BASE_ADDR + 0xCULL)
#define SMC__MEM_CFG_CLR__NUM  0x1

#define SMC__MEM_CFG_CLR__INT_DISABLE0__SHIFT    0
#define SMC__MEM_CFG_CLR__INT_DISABLE1__SHIFT    1
#define SMC__MEM_CFG_CLR__LOW_POWER_EXIT__SHIFT    2
#define SMC__MEM_CFG_CLR__INT_CLEAR0__SHIFT    3
#define SMC__MEM_CFG_CLR__INT_CLEAR1__SHIFT    4
#define SMC__MEM_CFG_CLR__ECC_INT_DISABLE0__SHIFT    5
#define SMC__MEM_CFG_CLR__ECC_INT_DISABLE1__SHIFT    6
#define SMC__MEM_CFG_CLR__RESERVED_31_7__SHIFT    7

#define SMC__MEM_CFG_CLR__INT_DISABLE0__MASK    0x00000001
#define SMC__MEM_CFG_CLR__INT_DISABLE1__MASK    0x00000002
#define SMC__MEM_CFG_CLR__LOW_POWER_EXIT__MASK    0x00000004
#define SMC__MEM_CFG_CLR__INT_CLEAR0__MASK    0x00000008
#define SMC__MEM_CFG_CLR__INT_CLEAR1__MASK    0x00000010
#define SMC__MEM_CFG_CLR__ECC_INT_DISABLE0__MASK    0x00000020
#define SMC__MEM_CFG_CLR__ECC_INT_DISABLE1__MASK    0x00000040
#define SMC__MEM_CFG_CLR__RESERVED_31_7__MASK    0xffffff80

#define SMC__MEM_CFG_CLR__INT_DISABLE0__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__INT_DISABLE1__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__LOW_POWER_EXIT__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__INT_CLEAR0__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__INT_CLEAR1__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__ECC_INT_DISABLE0__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__ECC_INT_DISABLE1__POR_VALUE    0x0
#define SMC__MEM_CFG_CLR__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: direct_cmd
// Direct Command Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned addr_19_to_0 : 20;
        unsigned set_cre : 1;
        unsigned cmd_type : 2;
        unsigned chip_nmbr : 3;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} SMC__DIRECT_CMD__ACC_T;

#define SMC__DIRECT_CMD__ADDR (SMC__BASE_ADDR + 0x10ULL)
#define SMC__DIRECT_CMD__NUM  0x1

#define SMC__DIRECT_CMD__ADDR_19_TO_0__SHIFT    0
#define SMC__DIRECT_CMD__SET_CRE__SHIFT    20
#define SMC__DIRECT_CMD__CMD_TYPE__SHIFT    21
#define SMC__DIRECT_CMD__CHIP_NMBR__SHIFT    23
#define SMC__DIRECT_CMD__RESERVED_31_26__SHIFT    26

#define SMC__DIRECT_CMD__ADDR_19_TO_0__MASK    0x000fffff
#define SMC__DIRECT_CMD__SET_CRE__MASK    0x00100000
#define SMC__DIRECT_CMD__CMD_TYPE__MASK    0x00600000
#define SMC__DIRECT_CMD__CHIP_NMBR__MASK    0x03800000
#define SMC__DIRECT_CMD__RESERVED_31_26__MASK    0xfc000000

#define SMC__DIRECT_CMD__ADDR_19_TO_0__POR_VALUE    0x0
#define SMC__DIRECT_CMD__SET_CRE__POR_VALUE    0x0
#define SMC__DIRECT_CMD__CMD_TYPE__POR_VALUE    0x0
#define SMC__DIRECT_CMD__CHIP_NMBR__POR_VALUE    0x5
#define SMC__DIRECT_CMD__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: set_cycles
// Set Cycles Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned set_t0 : 4;
        unsigned set_t1 : 4;
        unsigned set_t2 : 3;
        unsigned set_t3 : 3;
        unsigned set_t4 : 3;
        unsigned set_t5 : 3;
        unsigned set_t6 : 4;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} SMC__SET_CYCLES__ACC_T;

#define SMC__SET_CYCLES__ADDR (SMC__BASE_ADDR + 0x14ULL)
#define SMC__SET_CYCLES__NUM  0x1

#define SMC__SET_CYCLES__SET_T0__SHIFT    0
#define SMC__SET_CYCLES__SET_T1__SHIFT    4
#define SMC__SET_CYCLES__SET_T2__SHIFT    8
#define SMC__SET_CYCLES__SET_T3__SHIFT    11
#define SMC__SET_CYCLES__SET_T4__SHIFT    14
#define SMC__SET_CYCLES__SET_T5__SHIFT    17
#define SMC__SET_CYCLES__SET_T6__SHIFT    20
#define SMC__SET_CYCLES__RESERVED_31_24__SHIFT    24

#define SMC__SET_CYCLES__SET_T0__MASK    0x0000000f
#define SMC__SET_CYCLES__SET_T1__MASK    0x000000f0
#define SMC__SET_CYCLES__SET_T2__MASK    0x00000700
#define SMC__SET_CYCLES__SET_T3__MASK    0x00003800
#define SMC__SET_CYCLES__SET_T4__MASK    0x0001c000
#define SMC__SET_CYCLES__SET_T5__MASK    0x000e0000
#define SMC__SET_CYCLES__SET_T6__MASK    0x00f00000
#define SMC__SET_CYCLES__RESERVED_31_24__MASK    0xff000000

#define SMC__SET_CYCLES__SET_T0__POR_VALUE    0x0
#define SMC__SET_CYCLES__SET_T1__POR_VALUE    0x0
#define SMC__SET_CYCLES__SET_T2__POR_VALUE    0x0
#define SMC__SET_CYCLES__SET_T3__POR_VALUE    0x0
#define SMC__SET_CYCLES__SET_T4__POR_VALUE    0x0
#define SMC__SET_CYCLES__SET_T5__POR_VALUE    0x0
#define SMC__SET_CYCLES__SET_T6__POR_VALUE    0x0
#define SMC__SET_CYCLES__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: set_opmode
// Set Operating Mode Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned set_mw : 2;
        unsigned set_rd_sync : 1;
        unsigned set_rd_bl : 3;
        unsigned set_wr_sync : 1;
        unsigned set_wr_bl : 3;
        unsigned set_baa : 1;
        unsigned set_adv : 1;
        unsigned set_bls_time : 1;
        unsigned set_burst_align : 3;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} SMC__SET_OPMODE__ACC_T;

#define SMC__SET_OPMODE__ADDR (SMC__BASE_ADDR + 0x18ULL)
#define SMC__SET_OPMODE__NUM  0x1

#define SMC__SET_OPMODE__SET_MW__SHIFT    0
#define SMC__SET_OPMODE__SET_RD_SYNC__SHIFT    2
#define SMC__SET_OPMODE__SET_RD_BL__SHIFT    3
#define SMC__SET_OPMODE__SET_WR_SYNC__SHIFT    6
#define SMC__SET_OPMODE__SET_WR_BL__SHIFT    7
#define SMC__SET_OPMODE__SET_BAA__SHIFT    10
#define SMC__SET_OPMODE__SET_ADV__SHIFT    11
#define SMC__SET_OPMODE__SET_BLS_TIME__SHIFT    12
#define SMC__SET_OPMODE__SET_BURST_ALIGN__SHIFT    13
#define SMC__SET_OPMODE__RESERVED_31_16__SHIFT    16

#define SMC__SET_OPMODE__SET_MW__MASK    0x00000003
#define SMC__SET_OPMODE__SET_RD_SYNC__MASK    0x00000004
#define SMC__SET_OPMODE__SET_RD_BL__MASK    0x00000038
#define SMC__SET_OPMODE__SET_WR_SYNC__MASK    0x00000040
#define SMC__SET_OPMODE__SET_WR_BL__MASK    0x00000380
#define SMC__SET_OPMODE__SET_BAA__MASK    0x00000400
#define SMC__SET_OPMODE__SET_ADV__MASK    0x00000800
#define SMC__SET_OPMODE__SET_BLS_TIME__MASK    0x00001000
#define SMC__SET_OPMODE__SET_BURST_ALIGN__MASK    0x0000e000
#define SMC__SET_OPMODE__RESERVED_31_16__MASK    0xffff0000

#define SMC__SET_OPMODE__SET_MW__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_RD_SYNC__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_RD_BL__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_WR_SYNC__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_WR_BL__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_BAA__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_ADV__POR_VALUE    0x1
#define SMC__SET_OPMODE__SET_BLS_TIME__POR_VALUE    0x0
#define SMC__SET_OPMODE__SET_BURST_ALIGN__POR_VALUE    0x0
#define SMC__SET_OPMODE__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: refresh_0
// Refresh Period 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ref_period0 : 4;
        unsigned reserved_31_4 : 28;
    };
    unsigned reg;
} SMC__REFRESH_0__ACC_T;

#define SMC__REFRESH_0__ADDR (SMC__BASE_ADDR + 0x20ULL)
#define SMC__REFRESH_0__NUM  0x1

#define SMC__REFRESH_0__REF_PERIOD0__SHIFT    0
#define SMC__REFRESH_0__RESERVED_31_4__SHIFT    4

#define SMC__REFRESH_0__REF_PERIOD0__MASK    0x0000000f
#define SMC__REFRESH_0__RESERVED_31_4__MASK    0xfffffff0

#define SMC__REFRESH_0__REF_PERIOD0__POR_VALUE    0x0
#define SMC__REFRESH_0__RESERVED_31_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: opmode0_0
// Operating Mode Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mw0 : 2;
        unsigned rd_sync0 : 1;
        unsigned rd_bl0 : 3;
        unsigned wr_sync0 : 1;
        unsigned wr_bl0 : 3;
        unsigned baa0 : 1;
        unsigned adv0 : 1;
        unsigned bls_time0 : 1;
        unsigned burst_align0 : 3;
        unsigned addr_mask0 : 8;
        unsigned addr_match0 : 8;
    };
    unsigned reg;
} SMC__OPMODE0_0__ACC_T;

#define SMC__OPMODE0_0__ADDR (SMC__BASE_ADDR + 0x104ULL)
#define SMC__OPMODE0_0__NUM  0x1

#define SMC__OPMODE0_0__MW0__SHIFT    0
#define SMC__OPMODE0_0__RD_SYNC0__SHIFT    2
#define SMC__OPMODE0_0__RD_BL0__SHIFT    3
#define SMC__OPMODE0_0__WR_SYNC0__SHIFT    6
#define SMC__OPMODE0_0__WR_BL0__SHIFT    7
#define SMC__OPMODE0_0__BAA0__SHIFT    10
#define SMC__OPMODE0_0__ADV0__SHIFT    11
#define SMC__OPMODE0_0__BLS_TIME0__SHIFT    12
#define SMC__OPMODE0_0__BURST_ALIGN0__SHIFT    13
#define SMC__OPMODE0_0__ADDR_MASK0__SHIFT    16
#define SMC__OPMODE0_0__ADDR_MATCH0__SHIFT    24

#define SMC__OPMODE0_0__MW0__MASK    0x00000003
#define SMC__OPMODE0_0__RD_SYNC0__MASK    0x00000004
#define SMC__OPMODE0_0__RD_BL0__MASK    0x00000038
#define SMC__OPMODE0_0__WR_SYNC0__MASK    0x00000040
#define SMC__OPMODE0_0__WR_BL0__MASK    0x00000380
#define SMC__OPMODE0_0__BAA0__MASK    0x00000400
#define SMC__OPMODE0_0__ADV0__MASK    0x00000800
#define SMC__OPMODE0_0__BLS_TIME0__MASK    0x00001000
#define SMC__OPMODE0_0__BURST_ALIGN0__MASK    0x0000e000
#define SMC__OPMODE0_0__ADDR_MASK0__MASK    0x00ff0000
#define SMC__OPMODE0_0__ADDR_MATCH0__MASK    0xff000000

#define SMC__OPMODE0_0__MW0__POR_VALUE    0x0
#define SMC__OPMODE0_0__RD_SYNC0__POR_VALUE    0x0
#define SMC__OPMODE0_0__RD_BL0__POR_VALUE    0x0
#define SMC__OPMODE0_0__WR_SYNC0__POR_VALUE    0x0
#define SMC__OPMODE0_0__WR_BL0__POR_VALUE    0x0
#define SMC__OPMODE0_0__BAA0__POR_VALUE    0x0
#define SMC__OPMODE0_0__ADV0__POR_VALUE    0x1
#define SMC__OPMODE0_0__BLS_TIME0__POR_VALUE    0x0
#define SMC__OPMODE0_0__BURST_ALIGN0__POR_VALUE    0x0
#define SMC__OPMODE0_0__ADDR_MASK0__POR_VALUE    0x0
#define SMC__OPMODE0_0__ADDR_MATCH0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: opmode0_1
// Operating Mode Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mw0 : 2;
        unsigned rd_sync0 : 1;
        unsigned rd_bl0 : 3;
        unsigned wr_sync0 : 1;
        unsigned wr_bl0 : 3;
        unsigned baa0 : 1;
        unsigned adv0 : 1;
        unsigned bls_time0 : 1;
        unsigned burst_align0 : 3;
        unsigned addr_mask0 : 8;
        unsigned addr_match0 : 8;
    };
    unsigned reg;
} SMC__OPMODE0_1__ACC_T;

#define SMC__OPMODE0_1__ADDR (SMC__BASE_ADDR + 0x124ULL)
#define SMC__OPMODE0_1__NUM  0x1

#define SMC__OPMODE0_1__MW0__SHIFT    0
#define SMC__OPMODE0_1__RD_SYNC0__SHIFT    2
#define SMC__OPMODE0_1__RD_BL0__SHIFT    3
#define SMC__OPMODE0_1__WR_SYNC0__SHIFT    6
#define SMC__OPMODE0_1__WR_BL0__SHIFT    7
#define SMC__OPMODE0_1__BAA0__SHIFT    10
#define SMC__OPMODE0_1__ADV0__SHIFT    11
#define SMC__OPMODE0_1__BLS_TIME0__SHIFT    12
#define SMC__OPMODE0_1__BURST_ALIGN0__SHIFT    13
#define SMC__OPMODE0_1__ADDR_MASK0__SHIFT    16
#define SMC__OPMODE0_1__ADDR_MATCH0__SHIFT    24

#define SMC__OPMODE0_1__MW0__MASK    0x00000003
#define SMC__OPMODE0_1__RD_SYNC0__MASK    0x00000004
#define SMC__OPMODE0_1__RD_BL0__MASK    0x00000038
#define SMC__OPMODE0_1__WR_SYNC0__MASK    0x00000040
#define SMC__OPMODE0_1__WR_BL0__MASK    0x00000380
#define SMC__OPMODE0_1__BAA0__MASK    0x00000400
#define SMC__OPMODE0_1__ADV0__MASK    0x00000800
#define SMC__OPMODE0_1__BLS_TIME0__MASK    0x00001000
#define SMC__OPMODE0_1__BURST_ALIGN0__MASK    0x0000e000
#define SMC__OPMODE0_1__ADDR_MASK0__MASK    0x00ff0000
#define SMC__OPMODE0_1__ADDR_MATCH0__MASK    0xff000000

#define SMC__OPMODE0_1__MW0__POR_VALUE    0x0
#define SMC__OPMODE0_1__RD_SYNC0__POR_VALUE    0x0
#define SMC__OPMODE0_1__RD_BL0__POR_VALUE    0x0
#define SMC__OPMODE0_1__WR_SYNC0__POR_VALUE    0x0
#define SMC__OPMODE0_1__WR_BL0__POR_VALUE    0x0
#define SMC__OPMODE0_1__BAA0__POR_VALUE    0x0
#define SMC__OPMODE0_1__ADV0__POR_VALUE    0x1
#define SMC__OPMODE0_1__BLS_TIME0__POR_VALUE    0x0
#define SMC__OPMODE0_1__BURST_ALIGN0__POR_VALUE    0x0
#define SMC__OPMODE0_1__ADDR_MASK0__POR_VALUE    0x0
#define SMC__OPMODE0_1__ADDR_MATCH0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: nand_cycles1_0
// NAND Cycles Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned t_rc1 : 4;
        unsigned t_wc1 : 4;
        unsigned t_rea1 : 3;
        unsigned t_wp1 : 3;
        unsigned t_clr1 : 3;
        unsigned t_ar1 : 3;
        unsigned t_rr1 : 4;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} SMC__NAND_CYCLES1_0__ACC_T;

#define SMC__NAND_CYCLES1_0__ADDR (SMC__BASE_ADDR + 0x180ULL)
#define SMC__NAND_CYCLES1_0__NUM  0x1

#define SMC__NAND_CYCLES1_0__T_RC1__SHIFT    0
#define SMC__NAND_CYCLES1_0__T_WC1__SHIFT    4
#define SMC__NAND_CYCLES1_0__T_REA1__SHIFT    8
#define SMC__NAND_CYCLES1_0__T_WP1__SHIFT    11
#define SMC__NAND_CYCLES1_0__T_CLR1__SHIFT    14
#define SMC__NAND_CYCLES1_0__T_AR1__SHIFT    17
#define SMC__NAND_CYCLES1_0__T_RR1__SHIFT    20
#define SMC__NAND_CYCLES1_0__RESERVED_31_24__SHIFT    24

#define SMC__NAND_CYCLES1_0__T_RC1__MASK    0x0000000f
#define SMC__NAND_CYCLES1_0__T_WC1__MASK    0x000000f0
#define SMC__NAND_CYCLES1_0__T_REA1__MASK    0x00000700
#define SMC__NAND_CYCLES1_0__T_WP1__MASK    0x00003800
#define SMC__NAND_CYCLES1_0__T_CLR1__MASK    0x0001c000
#define SMC__NAND_CYCLES1_0__T_AR1__MASK    0x000e0000
#define SMC__NAND_CYCLES1_0__T_RR1__MASK    0x00f00000
#define SMC__NAND_CYCLES1_0__RESERVED_31_24__MASK    0xff000000

#define SMC__NAND_CYCLES1_0__T_RC1__POR_VALUE    0xC
#define SMC__NAND_CYCLES1_0__T_WC1__POR_VALUE    0xC
#define SMC__NAND_CYCLES1_0__T_REA1__POR_VALUE    0x3
#define SMC__NAND_CYCLES1_0__T_WP1__POR_VALUE    0x5
#define SMC__NAND_CYCLES1_0__T_CLR1__POR_VALUE    0x2
#define SMC__NAND_CYCLES1_0__T_AR1__POR_VALUE    0x2
#define SMC__NAND_CYCLES1_0__T_RR1__POR_VALUE    0x2
#define SMC__NAND_CYCLES1_0__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: opmode1_0
// Operating Mode Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mw0 : 2;
        unsigned rd_sync0 : 1;
        unsigned rd_bl0 : 3;
        unsigned wr_sync0 : 1;
        unsigned wr_bl0 : 3;
        unsigned baa0 : 1;
        unsigned adv0 : 1;
        unsigned bls_time0 : 1;
        unsigned burst_align0 : 3;
        unsigned addr_mask0 : 8;
        unsigned addr_match0 : 8;
    };
    unsigned reg;
} SMC__OPMODE1_0__ACC_T;

#define SMC__OPMODE1_0__ADDR (SMC__BASE_ADDR + 0x184ULL)
#define SMC__OPMODE1_0__NUM  0x1

#define SMC__OPMODE1_0__MW0__SHIFT    0
#define SMC__OPMODE1_0__RD_SYNC0__SHIFT    2
#define SMC__OPMODE1_0__RD_BL0__SHIFT    3
#define SMC__OPMODE1_0__WR_SYNC0__SHIFT    6
#define SMC__OPMODE1_0__WR_BL0__SHIFT    7
#define SMC__OPMODE1_0__BAA0__SHIFT    10
#define SMC__OPMODE1_0__ADV0__SHIFT    11
#define SMC__OPMODE1_0__BLS_TIME0__SHIFT    12
#define SMC__OPMODE1_0__BURST_ALIGN0__SHIFT    13
#define SMC__OPMODE1_0__ADDR_MASK0__SHIFT    16
#define SMC__OPMODE1_0__ADDR_MATCH0__SHIFT    24

#define SMC__OPMODE1_0__MW0__MASK    0x00000003
#define SMC__OPMODE1_0__RD_SYNC0__MASK    0x00000004
#define SMC__OPMODE1_0__RD_BL0__MASK    0x00000038
#define SMC__OPMODE1_0__WR_SYNC0__MASK    0x00000040
#define SMC__OPMODE1_0__WR_BL0__MASK    0x00000380
#define SMC__OPMODE1_0__BAA0__MASK    0x00000400
#define SMC__OPMODE1_0__ADV0__MASK    0x00000800
#define SMC__OPMODE1_0__BLS_TIME0__MASK    0x00001000
#define SMC__OPMODE1_0__BURST_ALIGN0__MASK    0x0000e000
#define SMC__OPMODE1_0__ADDR_MASK0__MASK    0x00ff0000
#define SMC__OPMODE1_0__ADDR_MATCH0__MASK    0xff000000

#define SMC__OPMODE1_0__MW0__POR_VALUE    0x1
#define SMC__OPMODE1_0__RD_SYNC0__POR_VALUE    0x0
#define SMC__OPMODE1_0__RD_BL0__POR_VALUE    0x0
#define SMC__OPMODE1_0__WR_SYNC0__POR_VALUE    0x0
#define SMC__OPMODE1_0__WR_BL0__POR_VALUE    0x0
#define SMC__OPMODE1_0__BAA0__POR_VALUE    0x0
#define SMC__OPMODE1_0__ADV0__POR_VALUE    0x0
#define SMC__OPMODE1_0__BLS_TIME0__POR_VALUE    0x0
#define SMC__OPMODE1_0__BURST_ALIGN0__POR_VALUE    0x0
#define SMC__OPMODE1_0__ADDR_MASK0__POR_VALUE    0x0
#define SMC__OPMODE1_0__ADDR_MATCH0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: user_status
// User Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned user_status : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__USER_STATUS__ACC_T;

#define SMC__USER_STATUS__ADDR (SMC__BASE_ADDR + 0x200ULL)
#define SMC__USER_STATUS__NUM  0x1

#define SMC__USER_STATUS__USER_STATUS__SHIFT    0
#define SMC__USER_STATUS__RESERVED_31_8__SHIFT    8

#define SMC__USER_STATUS__USER_STATUS__MASK    0x000000ff
#define SMC__USER_STATUS__RESERVED_31_8__MASK    0xffffff00

#define SMC__USER_STATUS__USER_STATUS__POR_VALUE    0x0
#define SMC__USER_STATUS__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: user_config
// User Config Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned user_config : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__USER_CONFIG__ACC_T;

#define SMC__USER_CONFIG__ADDR (SMC__BASE_ADDR + 0x204ULL)
#define SMC__USER_CONFIG__NUM  0x1

#define SMC__USER_CONFIG__USER_CONFIG__SHIFT    0
#define SMC__USER_CONFIG__RESERVED_31_8__SHIFT    8

#define SMC__USER_CONFIG__USER_CONFIG__MASK    0x000000ff
#define SMC__USER_CONFIG__RESERVED_31_8__MASK    0xffffff00

#define SMC__USER_CONFIG__USER_CONFIG__POR_VALUE    0x0
#define SMC__USER_CONFIG__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_status
// ECC Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc_int_status : 6;
        unsigned ecc_status : 1;
        unsigned ecc_last_status : 2;
        unsigned ecc_rd_n_wr : 1;
        unsigned ecc_value_valid : 5;
        unsigned ecc_fail : 5;
        unsigned ecc_can_correct : 5;
        unsigned ecc_read : 5;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} SMC__ECC1_STATUS__ACC_T;

#define SMC__ECC1_STATUS__ADDR (SMC__BASE_ADDR + 0x400ULL)
#define SMC__ECC1_STATUS__NUM  0x1

#define SMC__ECC1_STATUS__ECC_INT_STATUS__SHIFT    0
#define SMC__ECC1_STATUS__ECC_STATUS__SHIFT    6
#define SMC__ECC1_STATUS__ECC_LAST_STATUS__SHIFT    7
#define SMC__ECC1_STATUS__ECC_RD_N_WR__SHIFT    9
#define SMC__ECC1_STATUS__ECC_VALUE_VALID__SHIFT    10
#define SMC__ECC1_STATUS__ECC_FAIL__SHIFT    15
#define SMC__ECC1_STATUS__ECC_CAN_CORRECT__SHIFT    20
#define SMC__ECC1_STATUS__ECC_READ__SHIFT    25
#define SMC__ECC1_STATUS__RESERVED_31_30__SHIFT    30

#define SMC__ECC1_STATUS__ECC_INT_STATUS__MASK    0x0000003f
#define SMC__ECC1_STATUS__ECC_STATUS__MASK    0x00000040
#define SMC__ECC1_STATUS__ECC_LAST_STATUS__MASK    0x00000180
#define SMC__ECC1_STATUS__ECC_RD_N_WR__MASK    0x00000200
#define SMC__ECC1_STATUS__ECC_VALUE_VALID__MASK    0x00007c00
#define SMC__ECC1_STATUS__ECC_FAIL__MASK    0x000f8000
#define SMC__ECC1_STATUS__ECC_CAN_CORRECT__MASK    0x01f00000
#define SMC__ECC1_STATUS__ECC_READ__MASK    0x3e000000
#define SMC__ECC1_STATUS__RESERVED_31_30__MASK    0xc0000000

#define SMC__ECC1_STATUS__ECC_INT_STATUS__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_STATUS__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_LAST_STATUS__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_RD_N_WR__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_VALUE_VALID__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_FAIL__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_CAN_CORRECT__POR_VALUE    0x0
#define SMC__ECC1_STATUS__ECC_READ__POR_VALUE    0x0
#define SMC__ECC1_STATUS__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_cfg
// ECC Configuration Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned page_size : 2;
        unsigned ecc_mode : 2;
        unsigned ecc_read_end : 1;
        unsigned ecc_jump : 2;
        unsigned ecc_ignore_add_eight : 1;
        unsigned ecc_int_pass : 1;
        unsigned ecc_int_abort : 1;
        unsigned ecc_extra_block : 1;
        unsigned ecc_extra_block_size : 2;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} SMC__ECC1_CFG__ACC_T;

#define SMC__ECC1_CFG__ADDR (SMC__BASE_ADDR + 0x404ULL)
#define SMC__ECC1_CFG__NUM  0x1

#define SMC__ECC1_CFG__PAGE_SIZE__SHIFT    0
#define SMC__ECC1_CFG__ECC_MODE__SHIFT    2
#define SMC__ECC1_CFG__ECC_READ_END__SHIFT    4
#define SMC__ECC1_CFG__ECC_JUMP__SHIFT    5
#define SMC__ECC1_CFG__ECC_IGNORE_ADD_EIGHT__SHIFT    7
#define SMC__ECC1_CFG__ECC_INT_PASS__SHIFT    8
#define SMC__ECC1_CFG__ECC_INT_ABORT__SHIFT    9
#define SMC__ECC1_CFG__ECC_EXTRA_BLOCK__SHIFT    10
#define SMC__ECC1_CFG__ECC_EXTRA_BLOCK_SIZE__SHIFT    11
#define SMC__ECC1_CFG__RESERVED_31_13__SHIFT    13

#define SMC__ECC1_CFG__PAGE_SIZE__MASK    0x00000003
#define SMC__ECC1_CFG__ECC_MODE__MASK    0x0000000c
#define SMC__ECC1_CFG__ECC_READ_END__MASK    0x00000010
#define SMC__ECC1_CFG__ECC_JUMP__MASK    0x00000060
#define SMC__ECC1_CFG__ECC_IGNORE_ADD_EIGHT__MASK    0x00000080
#define SMC__ECC1_CFG__ECC_INT_PASS__MASK    0x00000100
#define SMC__ECC1_CFG__ECC_INT_ABORT__MASK    0x00000200
#define SMC__ECC1_CFG__ECC_EXTRA_BLOCK__MASK    0x00000400
#define SMC__ECC1_CFG__ECC_EXTRA_BLOCK_SIZE__MASK    0x00001800
#define SMC__ECC1_CFG__RESERVED_31_13__MASK    0xffffe000

#define SMC__ECC1_CFG__PAGE_SIZE__POR_VALUE    0x3
#define SMC__ECC1_CFG__ECC_MODE__POR_VALUE    0x0
#define SMC__ECC1_CFG__ECC_READ_END__POR_VALUE    0x0
#define SMC__ECC1_CFG__ECC_JUMP__POR_VALUE    0x2
#define SMC__ECC1_CFG__ECC_IGNORE_ADD_EIGHT__POR_VALUE    0x0
#define SMC__ECC1_CFG__ECC_INT_PASS__POR_VALUE    0x0
#define SMC__ECC1_CFG__ECC_INT_ABORT__POR_VALUE    0x0
#define SMC__ECC1_CFG__ECC_EXTRA_BLOCK__POR_VALUE    0x0
#define SMC__ECC1_CFG__ECC_EXTRA_BLOCK_SIZE__POR_VALUE    0x0
#define SMC__ECC1_CFG__RESERVED_31_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_memcmd0
// ECC Command 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nand1_wr_cmd : 8;
        unsigned nand1_rd_cmd : 8;
        unsigned nand1_rd_end_cmd : 8;
        unsigned nand1_rd_end_cmd_v : 1;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} SMC__ECC1_MEMCMD0__ACC_T;

#define SMC__ECC1_MEMCMD0__ADDR (SMC__BASE_ADDR + 0x408ULL)
#define SMC__ECC1_MEMCMD0__NUM  0x1

#define SMC__ECC1_MEMCMD0__NAND1_WR_CMD__SHIFT    0
#define SMC__ECC1_MEMCMD0__NAND1_RD_CMD__SHIFT    8
#define SMC__ECC1_MEMCMD0__NAND1_RD_END_CMD__SHIFT    16
#define SMC__ECC1_MEMCMD0__NAND1_RD_END_CMD_V__SHIFT    24
#define SMC__ECC1_MEMCMD0__RESERVED_31_25__SHIFT    25

#define SMC__ECC1_MEMCMD0__NAND1_WR_CMD__MASK    0x000000ff
#define SMC__ECC1_MEMCMD0__NAND1_RD_CMD__MASK    0x0000ff00
#define SMC__ECC1_MEMCMD0__NAND1_RD_END_CMD__MASK    0x00ff0000
#define SMC__ECC1_MEMCMD0__NAND1_RD_END_CMD_V__MASK    0x01000000
#define SMC__ECC1_MEMCMD0__RESERVED_31_25__MASK    0xfe000000

#define SMC__ECC1_MEMCMD0__NAND1_WR_CMD__POR_VALUE    0x80
#define SMC__ECC1_MEMCMD0__NAND1_RD_CMD__POR_VALUE    0x0
#define SMC__ECC1_MEMCMD0__NAND1_RD_END_CMD__POR_VALUE    0x30
#define SMC__ECC1_MEMCMD0__NAND1_RD_END_CMD_V__POR_VALUE    0x1
#define SMC__ECC1_MEMCMD0__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_memcmd1
// ECC Command 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nand1_wr_col_change : 8;
        unsigned nand1_rd_col_change : 8;
        unsigned nand1_rd_end_col_change : 8;
        unsigned nand1_rd_end_col_change_v : 1;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} SMC__ECC1_MEMCMD1__ACC_T;

#define SMC__ECC1_MEMCMD1__ADDR (SMC__BASE_ADDR + 0x40CULL)
#define SMC__ECC1_MEMCMD1__NUM  0x1

#define SMC__ECC1_MEMCMD1__NAND1_WR_COL_CHANGE__SHIFT    0
#define SMC__ECC1_MEMCMD1__NAND1_RD_COL_CHANGE__SHIFT    8
#define SMC__ECC1_MEMCMD1__NAND1_RD_END_COL_CHANGE__SHIFT    16
#define SMC__ECC1_MEMCMD1__NAND1_RD_END_COL_CHANGE_V__SHIFT    24
#define SMC__ECC1_MEMCMD1__RESERVED_31_25__SHIFT    25

#define SMC__ECC1_MEMCMD1__NAND1_WR_COL_CHANGE__MASK    0x000000ff
#define SMC__ECC1_MEMCMD1__NAND1_RD_COL_CHANGE__MASK    0x0000ff00
#define SMC__ECC1_MEMCMD1__NAND1_RD_END_COL_CHANGE__MASK    0x00ff0000
#define SMC__ECC1_MEMCMD1__NAND1_RD_END_COL_CHANGE_V__MASK    0x01000000
#define SMC__ECC1_MEMCMD1__RESERVED_31_25__MASK    0xfe000000

#define SMC__ECC1_MEMCMD1__NAND1_WR_COL_CHANGE__POR_VALUE    0x85
#define SMC__ECC1_MEMCMD1__NAND1_RD_COL_CHANGE__POR_VALUE    0x05
#define SMC__ECC1_MEMCMD1__NAND1_RD_END_COL_CHANGE__POR_VALUE    0xE0
#define SMC__ECC1_MEMCMD1__NAND1_RD_END_COL_CHANGE_V__POR_VALUE    0x1
#define SMC__ECC1_MEMCMD1__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_addr0
// ECC Address 0 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc0_add_low : 32;
    };
    unsigned reg;
} SMC__ECC1_ADDR0__ACC_T;

#define SMC__ECC1_ADDR0__ADDR (SMC__BASE_ADDR + 0x410ULL)
#define SMC__ECC1_ADDR0__NUM  0x1

#define SMC__ECC1_ADDR0__ECC0_ADD_LOW__SHIFT    0

#define SMC__ECC1_ADDR0__ECC0_ADD_LOW__MASK    0xffffffff

#define SMC__ECC1_ADDR0__ECC0_ADD_LOW__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_addr1
// ECC Address 1 Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc1_add_high : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} SMC__ECC1_ADDR1__ACC_T;

#define SMC__ECC1_ADDR1__ADDR (SMC__BASE_ADDR + 0x414ULL)
#define SMC__ECC1_ADDR1__NUM  0x1

#define SMC__ECC1_ADDR1__ECC1_ADD_HIGH__SHIFT    0
#define SMC__ECC1_ADDR1__RESERVED_31_24__SHIFT    24

#define SMC__ECC1_ADDR1__ECC1_ADD_HIGH__MASK    0x00ffffff
#define SMC__ECC1_ADDR1__RESERVED_31_24__MASK    0xff000000

#define SMC__ECC1_ADDR1__ECC1_ADD_HIGH__POR_VALUE    0x0
#define SMC__ECC1_ADDR1__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_block0
// ECC Block Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc1_block0_val : 24;
        unsigned reserved_26_24 : 3;
        unsigned ecc1_0_correct : 1;
        unsigned ecc1_0_fail : 1;
        unsigned ecc1_0_read : 1;
        unsigned ecc1_0_valid : 1;
        unsigned ecc1_0_int : 1;
    };
    unsigned reg;
} SMC__ECC1_BLOCK0__ACC_T;

#define SMC__ECC1_BLOCK0__ADDR (SMC__BASE_ADDR + 0x418ULL)
#define SMC__ECC1_BLOCK0__NUM  0x1

#define SMC__ECC1_BLOCK0__ECC1_BLOCK0_VAL__SHIFT    0
#define SMC__ECC1_BLOCK0__RESERVED_26_24__SHIFT    24
#define SMC__ECC1_BLOCK0__ECC1_0_CORRECT__SHIFT    27
#define SMC__ECC1_BLOCK0__ECC1_0_FAIL__SHIFT    28
#define SMC__ECC1_BLOCK0__ECC1_0_READ__SHIFT    29
#define SMC__ECC1_BLOCK0__ECC1_0_VALID__SHIFT    30
#define SMC__ECC1_BLOCK0__ECC1_0_INT__SHIFT    31

#define SMC__ECC1_BLOCK0__ECC1_BLOCK0_VAL__MASK    0x00ffffff
#define SMC__ECC1_BLOCK0__RESERVED_26_24__MASK    0x07000000
#define SMC__ECC1_BLOCK0__ECC1_0_CORRECT__MASK    0x08000000
#define SMC__ECC1_BLOCK0__ECC1_0_FAIL__MASK    0x10000000
#define SMC__ECC1_BLOCK0__ECC1_0_READ__MASK    0x20000000
#define SMC__ECC1_BLOCK0__ECC1_0_VALID__MASK    0x40000000
#define SMC__ECC1_BLOCK0__ECC1_0_INT__MASK    0x80000000

#define SMC__ECC1_BLOCK0__ECC1_BLOCK0_VAL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK0__RESERVED_26_24__POR_VALUE    0x0
#define SMC__ECC1_BLOCK0__ECC1_0_CORRECT__POR_VALUE    0x0
#define SMC__ECC1_BLOCK0__ECC1_0_FAIL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK0__ECC1_0_READ__POR_VALUE    0x0
#define SMC__ECC1_BLOCK0__ECC1_0_VALID__POR_VALUE    0x0
#define SMC__ECC1_BLOCK0__ECC1_0_INT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_block1
// ECC Block Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc1_block1_val : 24;
        unsigned reserved_26_24 : 3;
        unsigned ecc1_1_correct : 1;
        unsigned ecc1_1_fail : 1;
        unsigned ecc1_1_read : 1;
        unsigned ecc1_1_valid : 1;
        unsigned ecc1_1_int : 1;
    };
    unsigned reg;
} SMC__ECC1_BLOCK1__ACC_T;

#define SMC__ECC1_BLOCK1__ADDR (SMC__BASE_ADDR + 0x41CULL)
#define SMC__ECC1_BLOCK1__NUM  0x1

#define SMC__ECC1_BLOCK1__ECC1_BLOCK1_VAL__SHIFT    0
#define SMC__ECC1_BLOCK1__RESERVED_26_24__SHIFT    24
#define SMC__ECC1_BLOCK1__ECC1_1_CORRECT__SHIFT    27
#define SMC__ECC1_BLOCK1__ECC1_1_FAIL__SHIFT    28
#define SMC__ECC1_BLOCK1__ECC1_1_READ__SHIFT    29
#define SMC__ECC1_BLOCK1__ECC1_1_VALID__SHIFT    30
#define SMC__ECC1_BLOCK1__ECC1_1_INT__SHIFT    31

#define SMC__ECC1_BLOCK1__ECC1_BLOCK1_VAL__MASK    0x00ffffff
#define SMC__ECC1_BLOCK1__RESERVED_26_24__MASK    0x07000000
#define SMC__ECC1_BLOCK1__ECC1_1_CORRECT__MASK    0x08000000
#define SMC__ECC1_BLOCK1__ECC1_1_FAIL__MASK    0x10000000
#define SMC__ECC1_BLOCK1__ECC1_1_READ__MASK    0x20000000
#define SMC__ECC1_BLOCK1__ECC1_1_VALID__MASK    0x40000000
#define SMC__ECC1_BLOCK1__ECC1_1_INT__MASK    0x80000000

#define SMC__ECC1_BLOCK1__ECC1_BLOCK1_VAL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK1__RESERVED_26_24__POR_VALUE    0x0
#define SMC__ECC1_BLOCK1__ECC1_1_CORRECT__POR_VALUE    0x0
#define SMC__ECC1_BLOCK1__ECC1_1_FAIL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK1__ECC1_1_READ__POR_VALUE    0x0
#define SMC__ECC1_BLOCK1__ECC1_1_VALID__POR_VALUE    0x0
#define SMC__ECC1_BLOCK1__ECC1_1_INT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_block2
// ECC Block Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc1_block2_val : 24;
        unsigned reserved_26_24 : 3;
        unsigned ecc1_2_correct : 1;
        unsigned ecc1_2_fail : 1;
        unsigned ecc1_2_read : 1;
        unsigned ecc1_2_valid : 1;
        unsigned ecc1_2_int : 1;
    };
    unsigned reg;
} SMC__ECC1_BLOCK2__ACC_T;

#define SMC__ECC1_BLOCK2__ADDR (SMC__BASE_ADDR + 0x420ULL)
#define SMC__ECC1_BLOCK2__NUM  0x1

#define SMC__ECC1_BLOCK2__ECC1_BLOCK2_VAL__SHIFT    0
#define SMC__ECC1_BLOCK2__RESERVED_26_24__SHIFT    24
#define SMC__ECC1_BLOCK2__ECC1_2_CORRECT__SHIFT    27
#define SMC__ECC1_BLOCK2__ECC1_2_FAIL__SHIFT    28
#define SMC__ECC1_BLOCK2__ECC1_2_READ__SHIFT    29
#define SMC__ECC1_BLOCK2__ECC1_2_VALID__SHIFT    30
#define SMC__ECC1_BLOCK2__ECC1_2_INT__SHIFT    31

#define SMC__ECC1_BLOCK2__ECC1_BLOCK2_VAL__MASK    0x00ffffff
#define SMC__ECC1_BLOCK2__RESERVED_26_24__MASK    0x07000000
#define SMC__ECC1_BLOCK2__ECC1_2_CORRECT__MASK    0x08000000
#define SMC__ECC1_BLOCK2__ECC1_2_FAIL__MASK    0x10000000
#define SMC__ECC1_BLOCK2__ECC1_2_READ__MASK    0x20000000
#define SMC__ECC1_BLOCK2__ECC1_2_VALID__MASK    0x40000000
#define SMC__ECC1_BLOCK2__ECC1_2_INT__MASK    0x80000000

#define SMC__ECC1_BLOCK2__ECC1_BLOCK2_VAL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK2__RESERVED_26_24__POR_VALUE    0x0
#define SMC__ECC1_BLOCK2__ECC1_2_CORRECT__POR_VALUE    0x0
#define SMC__ECC1_BLOCK2__ECC1_2_FAIL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK2__ECC1_2_READ__POR_VALUE    0x0
#define SMC__ECC1_BLOCK2__ECC1_2_VALID__POR_VALUE    0x0
#define SMC__ECC1_BLOCK2__ECC1_2_INT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_block3
// ECC Block Registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc1_block3_val : 24;
        unsigned reserved_26_24 : 3;
        unsigned ecc1_3_correct : 1;
        unsigned ecc1_3_fail : 1;
        unsigned ecc1_3_read : 1;
        unsigned ecc1_3_valid : 1;
        unsigned ecc1_3_int : 1;
    };
    unsigned reg;
} SMC__ECC1_BLOCK3__ACC_T;

#define SMC__ECC1_BLOCK3__ADDR (SMC__BASE_ADDR + 0x424ULL)
#define SMC__ECC1_BLOCK3__NUM  0x1

#define SMC__ECC1_BLOCK3__ECC1_BLOCK3_VAL__SHIFT    0
#define SMC__ECC1_BLOCK3__RESERVED_26_24__SHIFT    24
#define SMC__ECC1_BLOCK3__ECC1_3_CORRECT__SHIFT    27
#define SMC__ECC1_BLOCK3__ECC1_3_FAIL__SHIFT    28
#define SMC__ECC1_BLOCK3__ECC1_3_READ__SHIFT    29
#define SMC__ECC1_BLOCK3__ECC1_3_VALID__SHIFT    30
#define SMC__ECC1_BLOCK3__ECC1_3_INT__SHIFT    31

#define SMC__ECC1_BLOCK3__ECC1_BLOCK3_VAL__MASK    0x00ffffff
#define SMC__ECC1_BLOCK3__RESERVED_26_24__MASK    0x07000000
#define SMC__ECC1_BLOCK3__ECC1_3_CORRECT__MASK    0x08000000
#define SMC__ECC1_BLOCK3__ECC1_3_FAIL__MASK    0x10000000
#define SMC__ECC1_BLOCK3__ECC1_3_READ__MASK    0x20000000
#define SMC__ECC1_BLOCK3__ECC1_3_VALID__MASK    0x40000000
#define SMC__ECC1_BLOCK3__ECC1_3_INT__MASK    0x80000000

#define SMC__ECC1_BLOCK3__ECC1_BLOCK3_VAL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK3__RESERVED_26_24__POR_VALUE    0x0
#define SMC__ECC1_BLOCK3__ECC1_3_CORRECT__POR_VALUE    0x0
#define SMC__ECC1_BLOCK3__ECC1_3_FAIL__POR_VALUE    0x0
#define SMC__ECC1_BLOCK3__ECC1_3_READ__POR_VALUE    0x0
#define SMC__ECC1_BLOCK3__ECC1_3_VALID__POR_VALUE    0x0
#define SMC__ECC1_BLOCK3__ECC1_3_INT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ecc1_extra_block
// ECC Extra Block Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ecc1_extra_val : 24;
        unsigned reserved_26_24 : 3;
        unsigned ecc1_e_correct : 1;
        unsigned ecc1_e_fail : 1;
        unsigned ecc1_e_read : 1;
        unsigned ecc1_e_valid : 1;
        unsigned ecc1_e_int : 1;
    };
    unsigned reg;
} SMC__ECC1_EXTRA_BLOCK__ACC_T;

#define SMC__ECC1_EXTRA_BLOCK__ADDR (SMC__BASE_ADDR + 0x428ULL)
#define SMC__ECC1_EXTRA_BLOCK__NUM  0x1

#define SMC__ECC1_EXTRA_BLOCK__ECC1_EXTRA_VAL__SHIFT    0
#define SMC__ECC1_EXTRA_BLOCK__RESERVED_26_24__SHIFT    24
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_CORRECT__SHIFT    27
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_FAIL__SHIFT    28
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_READ__SHIFT    29
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_VALID__SHIFT    30
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_INT__SHIFT    31

#define SMC__ECC1_EXTRA_BLOCK__ECC1_EXTRA_VAL__MASK    0x00ffffff
#define SMC__ECC1_EXTRA_BLOCK__RESERVED_26_24__MASK    0x07000000
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_CORRECT__MASK    0x08000000
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_FAIL__MASK    0x10000000
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_READ__MASK    0x20000000
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_VALID__MASK    0x40000000
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_INT__MASK    0x80000000

#define SMC__ECC1_EXTRA_BLOCK__ECC1_EXTRA_VAL__POR_VALUE    0x0
#define SMC__ECC1_EXTRA_BLOCK__RESERVED_26_24__POR_VALUE    0x0
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_CORRECT__POR_VALUE    0x0
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_FAIL__POR_VALUE    0x0
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_READ__POR_VALUE    0x0
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_VALID__POR_VALUE    0x0
#define SMC__ECC1_EXTRA_BLOCK__ECC1_E_INT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: int_cfg
// Integration Configuration Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_test_en : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SMC__INT_CFG__ACC_T;

#define SMC__INT_CFG__ADDR (SMC__BASE_ADDR + 0xE00ULL)
#define SMC__INT_CFG__NUM  0x1

#define SMC__INT_CFG__INT_TEST_EN__SHIFT    0
#define SMC__INT_CFG__RESERVED_31_1__SHIFT    1

#define SMC__INT_CFG__INT_TEST_EN__MASK    0x00000001
#define SMC__INT_CFG__RESERVED_31_1__MASK    0xfffffffe

#define SMC__INT_CFG__INT_TEST_EN__POR_VALUE    0x0
#define SMC__INT_CFG__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: int_inputs
// Integration Inputs Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned csysreq : 1;
        unsigned use_ebi : 1;
        unsigned ebigrant0 : 1;
        unsigned ebibackoff0 : 1;
        unsigned async0 : 1;
        unsigned msync0 : 1;
        unsigned ebigrant1 : 1;
        unsigned ebibackoff1 : 1;
        unsigned async1 : 1;
        unsigned msync1 : 1;
        unsigned reserved_31_10 : 22;
    };
    unsigned reg;
} SMC__INT_INPUTS__ACC_T;

#define SMC__INT_INPUTS__ADDR (SMC__BASE_ADDR + 0xE04ULL)
#define SMC__INT_INPUTS__NUM  0x1

#define SMC__INT_INPUTS__CSYSREQ__SHIFT    0
#define SMC__INT_INPUTS__USE_EBI__SHIFT    1
#define SMC__INT_INPUTS__EBIGRANT0__SHIFT    2
#define SMC__INT_INPUTS__EBIBACKOFF0__SHIFT    3
#define SMC__INT_INPUTS__ASYNC0__SHIFT    4
#define SMC__INT_INPUTS__MSYNC0__SHIFT    5
#define SMC__INT_INPUTS__EBIGRANT1__SHIFT    6
#define SMC__INT_INPUTS__EBIBACKOFF1__SHIFT    7
#define SMC__INT_INPUTS__ASYNC1__SHIFT    8
#define SMC__INT_INPUTS__MSYNC1__SHIFT    9
#define SMC__INT_INPUTS__RESERVED_31_10__SHIFT    10

#define SMC__INT_INPUTS__CSYSREQ__MASK    0x00000001
#define SMC__INT_INPUTS__USE_EBI__MASK    0x00000002
#define SMC__INT_INPUTS__EBIGRANT0__MASK    0x00000004
#define SMC__INT_INPUTS__EBIBACKOFF0__MASK    0x00000008
#define SMC__INT_INPUTS__ASYNC0__MASK    0x00000010
#define SMC__INT_INPUTS__MSYNC0__MASK    0x00000020
#define SMC__INT_INPUTS__EBIGRANT1__MASK    0x00000040
#define SMC__INT_INPUTS__EBIBACKOFF1__MASK    0x00000080
#define SMC__INT_INPUTS__ASYNC1__MASK    0x00000100
#define SMC__INT_INPUTS__MSYNC1__MASK    0x00000200
#define SMC__INT_INPUTS__RESERVED_31_10__MASK    0xfffffc00

#define SMC__INT_INPUTS__CSYSREQ__POR_VALUE    0x1
#define SMC__INT_INPUTS__USE_EBI__POR_VALUE    0x0
#define SMC__INT_INPUTS__EBIGRANT0__POR_VALUE    0x0
#define SMC__INT_INPUTS__EBIBACKOFF0__POR_VALUE    0x0
#define SMC__INT_INPUTS__ASYNC0__POR_VALUE    0x0
#define SMC__INT_INPUTS__MSYNC0__POR_VALUE    0x0
#define SMC__INT_INPUTS__EBIGRANT1__POR_VALUE    0x0
#define SMC__INT_INPUTS__EBIBACKOFF1__POR_VALUE    0x0
#define SMC__INT_INPUTS__ASYNC1__POR_VALUE    0x0
#define SMC__INT_INPUTS__MSYNC1__POR_VALUE    0x0
#define SMC__INT_INPUTS__RESERVED_31_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: int_outputs
// Integration Outputs Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cactive_int : 1;
        unsigned csysack_int : 1;
        unsigned ebireq0_int : 1;
        unsigned ebireq1_int : 1;
        unsigned smc_int_int : 1;
        unsigned smc_int0_int : 1;
        unsigned smc_int1_int : 1;
        unsigned ecc_int0_int : 1;
        unsigned ecc_int1_int : 1;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} SMC__INT_OUTPUTS__ACC_T;

#define SMC__INT_OUTPUTS__ADDR (SMC__BASE_ADDR + 0xE08ULL)
#define SMC__INT_OUTPUTS__NUM  0x1

#define SMC__INT_OUTPUTS__CACTIVE_INT__SHIFT    0
#define SMC__INT_OUTPUTS__CSYSACK_INT__SHIFT    1
#define SMC__INT_OUTPUTS__EBIREQ0_INT__SHIFT    2
#define SMC__INT_OUTPUTS__EBIREQ1_INT__SHIFT    3
#define SMC__INT_OUTPUTS__SMC_INT_INT__SHIFT    4
#define SMC__INT_OUTPUTS__SMC_INT0_INT__SHIFT    5
#define SMC__INT_OUTPUTS__SMC_INT1_INT__SHIFT    6
#define SMC__INT_OUTPUTS__ECC_INT0_INT__SHIFT    7
#define SMC__INT_OUTPUTS__ECC_INT1_INT__SHIFT    8
#define SMC__INT_OUTPUTS__RESERVED_31_9__SHIFT    9

#define SMC__INT_OUTPUTS__CACTIVE_INT__MASK    0x00000001
#define SMC__INT_OUTPUTS__CSYSACK_INT__MASK    0x00000002
#define SMC__INT_OUTPUTS__EBIREQ0_INT__MASK    0x00000004
#define SMC__INT_OUTPUTS__EBIREQ1_INT__MASK    0x00000008
#define SMC__INT_OUTPUTS__SMC_INT_INT__MASK    0x00000010
#define SMC__INT_OUTPUTS__SMC_INT0_INT__MASK    0x00000020
#define SMC__INT_OUTPUTS__SMC_INT1_INT__MASK    0x00000040
#define SMC__INT_OUTPUTS__ECC_INT0_INT__MASK    0x00000080
#define SMC__INT_OUTPUTS__ECC_INT1_INT__MASK    0x00000100
#define SMC__INT_OUTPUTS__RESERVED_31_9__MASK    0xfffffe00

#define SMC__INT_OUTPUTS__CACTIVE_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__CSYSACK_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__EBIREQ0_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__EBIREQ1_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__SMC_INT_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__SMC_INT0_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__SMC_INT1_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__ECC_INT0_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__ECC_INT1_INT__POR_VALUE    0x0
#define SMC__INT_OUTPUTS__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_0
// Peripheral Identification Registers 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned part_number_0 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PERIPH_ID_0__ACC_T;

#define SMC__PERIPH_ID_0__ADDR (SMC__BASE_ADDR + 0xFE0ULL)
#define SMC__PERIPH_ID_0__NUM  0x1

#define SMC__PERIPH_ID_0__PART_NUMBER_0__SHIFT    0
#define SMC__PERIPH_ID_0__RESERVED_31_8__SHIFT    8

#define SMC__PERIPH_ID_0__PART_NUMBER_0__MASK    0x000000ff
#define SMC__PERIPH_ID_0__RESERVED_31_8__MASK    0xffffff00

#define SMC__PERIPH_ID_0__PART_NUMBER_0__POR_VALUE    0x53
#define SMC__PERIPH_ID_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_1
// Peripheral Identification Registers 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned part_number_1 : 4;
        unsigned designer_0 : 4;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PERIPH_ID_1__ACC_T;

#define SMC__PERIPH_ID_1__ADDR (SMC__BASE_ADDR + 0xFE4ULL)
#define SMC__PERIPH_ID_1__NUM  0x1

#define SMC__PERIPH_ID_1__PART_NUMBER_1__SHIFT    0
#define SMC__PERIPH_ID_1__DESIGNER_0__SHIFT    4
#define SMC__PERIPH_ID_1__RESERVED_31_8__SHIFT    8

#define SMC__PERIPH_ID_1__PART_NUMBER_1__MASK    0x0000000f
#define SMC__PERIPH_ID_1__DESIGNER_0__MASK    0x000000f0
#define SMC__PERIPH_ID_1__RESERVED_31_8__MASK    0xffffff00

#define SMC__PERIPH_ID_1__PART_NUMBER_1__POR_VALUE    0x3
#define SMC__PERIPH_ID_1__DESIGNER_0__POR_VALUE    0x1
#define SMC__PERIPH_ID_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_2
// Peripheral Identification Registers 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned designer_1 : 4;
        unsigned revision : 4;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PERIPH_ID_2__ACC_T;

#define SMC__PERIPH_ID_2__ADDR (SMC__BASE_ADDR + 0xFE8ULL)
#define SMC__PERIPH_ID_2__NUM  0x1

#define SMC__PERIPH_ID_2__DESIGNER_1__SHIFT    0
#define SMC__PERIPH_ID_2__REVISION__SHIFT    4
#define SMC__PERIPH_ID_2__RESERVED_31_8__SHIFT    8

#define SMC__PERIPH_ID_2__DESIGNER_1__MASK    0x0000000f
#define SMC__PERIPH_ID_2__REVISION__MASK    0x000000f0
#define SMC__PERIPH_ID_2__RESERVED_31_8__MASK    0xffffff00

#define SMC__PERIPH_ID_2__DESIGNER_1__POR_VALUE    0x4
#define SMC__PERIPH_ID_2__REVISION__POR_VALUE    0x6
#define SMC__PERIPH_ID_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: periph_id_3
// Peripheral Identification Registers 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} SMC__PERIPH_ID_3__ACC_T;

#define SMC__PERIPH_ID_3__ADDR (SMC__BASE_ADDR + 0xFECULL)
#define SMC__PERIPH_ID_3__NUM  0x1

#define SMC__PERIPH_ID_3__RESERVED_31_0__SHIFT    0

#define SMC__PERIPH_ID_3__RESERVED_31_0__MASK    0xffffffff

#define SMC__PERIPH_ID_3__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_0
// CoreLink Identification Register 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_0 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PCELL_ID_0__ACC_T;

#define SMC__PCELL_ID_0__ADDR (SMC__BASE_ADDR + 0xFF0ULL)
#define SMC__PCELL_ID_0__NUM  0x1

#define SMC__PCELL_ID_0__PCELL_ID_0__SHIFT    0
#define SMC__PCELL_ID_0__RESERVED_31_8__SHIFT    8

#define SMC__PCELL_ID_0__PCELL_ID_0__MASK    0x000000ff
#define SMC__PCELL_ID_0__RESERVED_31_8__MASK    0xffffff00

#define SMC__PCELL_ID_0__PCELL_ID_0__POR_VALUE    0x0D
#define SMC__PCELL_ID_0__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_1
// CoreLink Identification Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_1 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PCELL_ID_1__ACC_T;

#define SMC__PCELL_ID_1__ADDR (SMC__BASE_ADDR + 0xFF4ULL)
#define SMC__PCELL_ID_1__NUM  0x1

#define SMC__PCELL_ID_1__PCELL_ID_1__SHIFT    0
#define SMC__PCELL_ID_1__RESERVED_31_8__SHIFT    8

#define SMC__PCELL_ID_1__PCELL_ID_1__MASK    0x000000ff
#define SMC__PCELL_ID_1__RESERVED_31_8__MASK    0xffffff00

#define SMC__PCELL_ID_1__PCELL_ID_1__POR_VALUE    0xF0
#define SMC__PCELL_ID_1__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_2
// CoreLink Identification Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_2 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PCELL_ID_2__ACC_T;

#define SMC__PCELL_ID_2__ADDR (SMC__BASE_ADDR + 0xFF8ULL)
#define SMC__PCELL_ID_2__NUM  0x1

#define SMC__PCELL_ID_2__PCELL_ID_2__SHIFT    0
#define SMC__PCELL_ID_2__RESERVED_31_8__SHIFT    8

#define SMC__PCELL_ID_2__PCELL_ID_2__MASK    0x000000ff
#define SMC__PCELL_ID_2__RESERVED_31_8__MASK    0xffffff00

#define SMC__PCELL_ID_2__PCELL_ID_2__POR_VALUE    0x5
#define SMC__PCELL_ID_2__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pcell_id_3
// CoreLink Identification Register 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pcell_id_3 : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SMC__PCELL_ID_3__ACC_T;

#define SMC__PCELL_ID_3__ADDR (SMC__BASE_ADDR + 0xFFCULL)
#define SMC__PCELL_ID_3__NUM  0x1

#define SMC__PCELL_ID_3__PCELL_ID_3__SHIFT    0
#define SMC__PCELL_ID_3__RESERVED_31_8__SHIFT    8

#define SMC__PCELL_ID_3__PCELL_ID_3__MASK    0x000000ff
#define SMC__PCELL_ID_3__RESERVED_31_8__MASK    0xffffff00

#define SMC__PCELL_ID_3__PCELL_ID_3__POR_VALUE    0xB1
#define SMC__PCELL_ID_3__RESERVED_31_8__POR_VALUE    0x0



#define SPI__SPI0__BASE_ADDR 0xF8404000ULL

///////////////////////////////////////////////////////
// Register: CTRLR0_MST
// This register controls the serial data transfer. It is impossible to write to this register when the DW_apb_ssi is enabled. The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dfs : 4;
        unsigned frf : 2;
        unsigned scph : 1;
        unsigned scpol : 1;
        unsigned tmod : 2;
        unsigned slv_oe : 1;
        unsigned srl : 1;
        unsigned cfs : 4;
        unsigned dfs_32 : 5;
        unsigned spi_frf : 2;
        unsigned reserved_23 : 1;
        unsigned sste : 1;
        unsigned seconv : 1;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} SPI__CTRLR0_MST__ACC_T;

#define SPI__SPI0__CTRLR0_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x0ULL)
#define SPI__SPI0__CTRLR0_MST__NUM  0x1

#define SPI__SPI0__CTRLR0_MST__DFS__SHIFT    0
#define SPI__SPI0__CTRLR0_MST__FRF__SHIFT    4
#define SPI__SPI0__CTRLR0_MST__SCPH__SHIFT    6
#define SPI__SPI0__CTRLR0_MST__SCPOL__SHIFT    7
#define SPI__SPI0__CTRLR0_MST__TMOD__SHIFT    8
#define SPI__SPI0__CTRLR0_MST__SLV_OE__SHIFT    10
#define SPI__SPI0__CTRLR0_MST__SRL__SHIFT    11
#define SPI__SPI0__CTRLR0_MST__CFS__SHIFT    12
#define SPI__SPI0__CTRLR0_MST__DFS_32__SHIFT    16
#define SPI__SPI0__CTRLR0_MST__SPI_FRF__SHIFT    21
#define SPI__SPI0__CTRLR0_MST__RESERVED_23__SHIFT    23
#define SPI__SPI0__CTRLR0_MST__SSTE__SHIFT    24
#define SPI__SPI0__CTRLR0_MST__SECONV__SHIFT    25
#define SPI__SPI0__CTRLR0_MST__RESERVED_31_26__SHIFT    26

#define SPI__SPI0__CTRLR0_MST__DFS__MASK    0x0000000f
#define SPI__SPI0__CTRLR0_MST__FRF__MASK    0x00000030
#define SPI__SPI0__CTRLR0_MST__SCPH__MASK    0x00000040
#define SPI__SPI0__CTRLR0_MST__SCPOL__MASK    0x00000080
#define SPI__SPI0__CTRLR0_MST__TMOD__MASK    0x00000300
#define SPI__SPI0__CTRLR0_MST__SLV_OE__MASK    0x00000400
#define SPI__SPI0__CTRLR0_MST__SRL__MASK    0x00000800
#define SPI__SPI0__CTRLR0_MST__CFS__MASK    0x0000f000
#define SPI__SPI0__CTRLR0_MST__DFS_32__MASK    0x001f0000
#define SPI__SPI0__CTRLR0_MST__SPI_FRF__MASK    0x00600000
#define SPI__SPI0__CTRLR0_MST__RESERVED_23__MASK    0x00800000
#define SPI__SPI0__CTRLR0_MST__SSTE__MASK    0x01000000
#define SPI__SPI0__CTRLR0_MST__SECONV__MASK    0x02000000
#define SPI__SPI0__CTRLR0_MST__RESERVED_31_26__MASK    0xfc000000

#define SPI__SPI0__CTRLR0_MST__DFS__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__FRF__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__SCPH__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__SCPOL__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__TMOD__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__SLV_OE__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__SRL__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__CFS__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__DFS_32__POR_VALUE    0x7
#define SPI__SPI0__CTRLR0_MST__SPI_FRF__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__RESERVED_23__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__SSTE__POR_VALUE    0x1
#define SPI__SPI0__CTRLR0_MST__SECONV__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_MST__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTRLR1_MST
// Control register 1 controls the end of serial transfers when in receive-only mode. It is impossible to write to this register when the DW_apb_ssi is enabled
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ndf : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} SPI__CTRLR1_MST__ACC_T;

#define SPI__SPI0__CTRLR1_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x4ULL)
#define SPI__SPI0__CTRLR1_MST__NUM  0x1

#define SPI__SPI0__CTRLR1_MST__NDF__SHIFT    0
#define SPI__SPI0__CTRLR1_MST__RESERVED_31_16__SHIFT    16

#define SPI__SPI0__CTRLR1_MST__NDF__MASK    0x0000ffff
#define SPI__SPI0__CTRLR1_MST__RESERVED_31_16__MASK    0xffff0000

#define SPI__SPI0__CTRLR1_MST__NDF__POR_VALUE    0x0
#define SPI__SPI0__CTRLR1_MST__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SSIENR_MST
// This register enables and disables the DW_apb_ssi
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ssi_en : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__SSIENR_MST__ACC_T;

#define SPI__SPI0__SSIENR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x8ULL)
#define SPI__SPI0__SSIENR_MST__NUM  0x1

#define SPI__SPI0__SSIENR_MST__SSI_EN__SHIFT    0
#define SPI__SPI0__SSIENR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__SSIENR_MST__SSI_EN__MASK    0x00000001
#define SPI__SPI0__SSIENR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__SSIENR_MST__SSI_EN__POR_VALUE    0x0
#define SPI__SPI0__SSIENR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MWCR_MST
// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DW_apb_ssi is enabled
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mwmod : 1;
        unsigned mdd : 1;
        unsigned mhs : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} SPI__MWCR_MST__ACC_T;

#define SPI__SPI0__MWCR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xCULL)
#define SPI__SPI0__MWCR_MST__NUM  0x1

#define SPI__SPI0__MWCR_MST__MWMOD__SHIFT    0
#define SPI__SPI0__MWCR_MST__MDD__SHIFT    1
#define SPI__SPI0__MWCR_MST__MHS__SHIFT    2
#define SPI__SPI0__MWCR_MST__RESERVED_31_3__SHIFT    3

#define SPI__SPI0__MWCR_MST__MWMOD__MASK    0x00000001
#define SPI__SPI0__MWCR_MST__MDD__MASK    0x00000002
#define SPI__SPI0__MWCR_MST__MHS__MASK    0x00000004
#define SPI__SPI0__MWCR_MST__RESERVED_31_3__MASK    0xfffffff8

#define SPI__SPI0__MWCR_MST__MWMOD__POR_VALUE    0x0
#define SPI__SPI0__MWCR_MST__MDD__POR_VALUE    0x0
#define SPI__SPI0__MWCR_MST__MHS__POR_VALUE    0x0
#define SPI__SPI0__MWCR_MST__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SER_MST
// The register enables the individual slave select output lines from the DW_apb_ssi master. Register bits can be set or cleared when SSI_EN=0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ser : 3;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} SPI__SER_MST__ACC_T;

#define SPI__SPI0__SER_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x10ULL)
#define SPI__SPI0__SER_MST__NUM  0x1

#define SPI__SPI0__SER_MST__SER__SHIFT    0
#define SPI__SPI0__SER_MST__RESERVED_31_3__SHIFT    3

#define SPI__SPI0__SER_MST__SER__MASK    0x00000007
#define SPI__SPI0__SER_MST__RESERVED_31_3__MASK    0xfffffff8

#define SPI__SPI0__SER_MST__SER__POR_VALUE    0x0
#define SPI__SPI0__SER_MST__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BAUDR_MST
// The register derives the frequency of the serial clock that regulates the data transfer. The 16-bit field in this register defines the ssi_clk divider value. It is impossible to write to this register when the DW_apb_ssi is enabled.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_0 : 1;
        unsigned sckdv : 15;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} SPI__BAUDR_MST__ACC_T;

#define SPI__SPI0__BAUDR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x14ULL)
#define SPI__SPI0__BAUDR_MST__NUM  0x1

#define SPI__SPI0__BAUDR_MST__RESERVED_0__SHIFT    0
#define SPI__SPI0__BAUDR_MST__SCKDV__SHIFT    1
#define SPI__SPI0__BAUDR_MST__RESERVED_31_16__SHIFT    16

#define SPI__SPI0__BAUDR_MST__RESERVED_0__MASK    0x00000001
#define SPI__SPI0__BAUDR_MST__SCKDV__MASK    0x0000fffe
#define SPI__SPI0__BAUDR_MST__RESERVED_31_16__MASK    0xffff0000

#define SPI__SPI0__BAUDR_MST__RESERVED_0__POR_VALUE    0x0
#define SPI__SPI0__BAUDR_MST__SCKDV__POR_VALUE    0x0
#define SPI__SPI0__BAUDR_MST__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFTLR_MST
// This register controls the threshold value for the transmit FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tft : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__TXFTLR_MST__ACC_T;

#define SPI__SPI0__TXFTLR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x18ULL)
#define SPI__SPI0__TXFTLR_MST__NUM  0x1

#define SPI__SPI0__TXFTLR_MST__TFT__SHIFT    0
#define SPI__SPI0__TXFTLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__TXFTLR_MST__TFT__MASK    0x000000ff
#define SPI__SPI0__TXFTLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__TXFTLR_MST__TFT__POR_VALUE    0x0
#define SPI__SPI0__TXFTLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFTLR_MST
// This register controls the threshold value for the receive FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rft : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__RXFTLR_MST__ACC_T;

#define SPI__SPI0__RXFTLR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x1CULL)
#define SPI__SPI0__RXFTLR_MST__NUM  0x1

#define SPI__SPI0__RXFTLR_MST__RFT__SHIFT    0
#define SPI__SPI0__RXFTLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__RXFTLR_MST__RFT__MASK    0x000000ff
#define SPI__SPI0__RXFTLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__RXFTLR_MST__RFT__POR_VALUE    0x0
#define SPI__SPI0__RXFTLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFLR_MST
// This register contains the number of valid data entries in the transmit FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txtfl : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} SPI__TXFLR_MST__ACC_T;

#define SPI__SPI0__TXFLR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x20ULL)
#define SPI__SPI0__TXFLR_MST__NUM  0x1

#define SPI__SPI0__TXFLR_MST__TXTFL__SHIFT    0
#define SPI__SPI0__TXFLR_MST__RESERVED_31_9__SHIFT    9

#define SPI__SPI0__TXFLR_MST__TXTFL__MASK    0x000001ff
#define SPI__SPI0__TXFLR_MST__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI0__TXFLR_MST__TXTFL__POR_VALUE    0x0
#define SPI__SPI0__TXFLR_MST__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFLR_MST
// This register contains the number of valid data entries in the receive FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxtfl : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} SPI__RXFLR_MST__ACC_T;

#define SPI__SPI0__RXFLR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x24ULL)
#define SPI__SPI0__RXFLR_MST__NUM  0x1

#define SPI__SPI0__RXFLR_MST__RXTFL__SHIFT    0
#define SPI__SPI0__RXFLR_MST__RESERVED_31_9__SHIFT    9

#define SPI__SPI0__RXFLR_MST__RXTFL__MASK    0x000001ff
#define SPI__SPI0__RXFLR_MST__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI0__RXFLR_MST__RXTFL__POR_VALUE    0x0
#define SPI__SPI0__RXFLR_MST__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SR_MST
// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned busy : 1;
        unsigned tfnf : 1;
        unsigned tfe : 1;
        unsigned rfne : 1;
        unsigned rff : 1;
        unsigned reserved_5 : 1;
        unsigned dcol : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} SPI__SR_MST__ACC_T;

#define SPI__SPI0__SR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x28ULL)
#define SPI__SPI0__SR_MST__NUM  0x1

#define SPI__SPI0__SR_MST__BUSY__SHIFT    0
#define SPI__SPI0__SR_MST__TFNF__SHIFT    1
#define SPI__SPI0__SR_MST__TFE__SHIFT    2
#define SPI__SPI0__SR_MST__RFNE__SHIFT    3
#define SPI__SPI0__SR_MST__RFF__SHIFT    4
#define SPI__SPI0__SR_MST__RESERVED_5__SHIFT    5
#define SPI__SPI0__SR_MST__DCOL__SHIFT    6
#define SPI__SPI0__SR_MST__RESERVED_31_7__SHIFT    7

#define SPI__SPI0__SR_MST__BUSY__MASK    0x00000001
#define SPI__SPI0__SR_MST__TFNF__MASK    0x00000002
#define SPI__SPI0__SR_MST__TFE__MASK    0x00000004
#define SPI__SPI0__SR_MST__RFNE__MASK    0x00000008
#define SPI__SPI0__SR_MST__RFF__MASK    0x00000010
#define SPI__SPI0__SR_MST__RESERVED_5__MASK    0x00000020
#define SPI__SPI0__SR_MST__DCOL__MASK    0x00000040
#define SPI__SPI0__SR_MST__RESERVED_31_7__MASK    0xffffff80

#define SPI__SPI0__SR_MST__BUSY__POR_VALUE    0x0
#define SPI__SPI0__SR_MST__TFNF__POR_VALUE    0x1
#define SPI__SPI0__SR_MST__TFE__POR_VALUE    0x1
#define SPI__SPI0__SR_MST__RFNE__POR_VALUE    0x0
#define SPI__SPI0__SR_MST__RFF__POR_VALUE    0x0
#define SPI__SPI0__SR_MST__RESERVED_5__POR_VALUE    0x0
#define SPI__SPI0__SR_MST__DCOL__POR_VALUE    0x0
#define SPI__SPI0__SR_MST__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IMR_MST
// This read/write reigster masks or enables all interrupts generated by the DW_apb_ssi
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeim : 1;
        unsigned txoim : 1;
        unsigned rxuim : 1;
        unsigned rxoim : 1;
        unsigned rxfim : 1;
        unsigned mstim : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} SPI__IMR_MST__ACC_T;

#define SPI__SPI0__IMR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x2CULL)
#define SPI__SPI0__IMR_MST__NUM  0x1

#define SPI__SPI0__IMR_MST__TXEIM__SHIFT    0
#define SPI__SPI0__IMR_MST__TXOIM__SHIFT    1
#define SPI__SPI0__IMR_MST__RXUIM__SHIFT    2
#define SPI__SPI0__IMR_MST__RXOIM__SHIFT    3
#define SPI__SPI0__IMR_MST__RXFIM__SHIFT    4
#define SPI__SPI0__IMR_MST__MSTIM__SHIFT    5
#define SPI__SPI0__IMR_MST__RESERVED_31_6__SHIFT    6

#define SPI__SPI0__IMR_MST__TXEIM__MASK    0x00000001
#define SPI__SPI0__IMR_MST__TXOIM__MASK    0x00000002
#define SPI__SPI0__IMR_MST__RXUIM__MASK    0x00000004
#define SPI__SPI0__IMR_MST__RXOIM__MASK    0x00000008
#define SPI__SPI0__IMR_MST__RXFIM__MASK    0x00000010
#define SPI__SPI0__IMR_MST__MSTIM__MASK    0x00000020
#define SPI__SPI0__IMR_MST__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI0__IMR_MST__TXEIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_MST__TXOIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_MST__RXUIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_MST__RXOIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_MST__RXFIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_MST__MSTIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_MST__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ISR_MST
// This register reports the status of the DW_apb_ssi interrupts after they have been masked.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeis : 1;
        unsigned txois : 1;
        unsigned rxuis : 1;
        unsigned rxois : 1;
        unsigned rxfis : 1;
        unsigned mstis : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} SPI__ISR_MST__ACC_T;

#define SPI__SPI0__ISR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x30ULL)
#define SPI__SPI0__ISR_MST__NUM  0x1

#define SPI__SPI0__ISR_MST__TXEIS__SHIFT    0
#define SPI__SPI0__ISR_MST__TXOIS__SHIFT    1
#define SPI__SPI0__ISR_MST__RXUIS__SHIFT    2
#define SPI__SPI0__ISR_MST__RXOIS__SHIFT    3
#define SPI__SPI0__ISR_MST__RXFIS__SHIFT    4
#define SPI__SPI0__ISR_MST__MSTIS__SHIFT    5
#define SPI__SPI0__ISR_MST__RESERVED_31_6__SHIFT    6

#define SPI__SPI0__ISR_MST__TXEIS__MASK    0x00000001
#define SPI__SPI0__ISR_MST__TXOIS__MASK    0x00000002
#define SPI__SPI0__ISR_MST__RXUIS__MASK    0x00000004
#define SPI__SPI0__ISR_MST__RXOIS__MASK    0x00000008
#define SPI__SPI0__ISR_MST__RXFIS__MASK    0x00000010
#define SPI__SPI0__ISR_MST__MSTIS__MASK    0x00000020
#define SPI__SPI0__ISR_MST__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI0__ISR_MST__TXEIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_MST__TXOIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_MST__RXUIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_MST__RXOIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_MST__RXFIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_MST__MSTIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_MST__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RISR_MST
// This read-only register reports the status of the DW_apb_ssi interrupts prior to masking.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeir : 1;
        unsigned txoir : 1;
        unsigned rxuir : 1;
        unsigned rxoir : 1;
        unsigned rxfir : 1;
        unsigned mstir : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} SPI__RISR_MST__ACC_T;

#define SPI__SPI0__RISR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x34ULL)
#define SPI__SPI0__RISR_MST__NUM  0x1

#define SPI__SPI0__RISR_MST__TXEIR__SHIFT    0
#define SPI__SPI0__RISR_MST__TXOIR__SHIFT    1
#define SPI__SPI0__RISR_MST__RXUIR__SHIFT    2
#define SPI__SPI0__RISR_MST__RXOIR__SHIFT    3
#define SPI__SPI0__RISR_MST__RXFIR__SHIFT    4
#define SPI__SPI0__RISR_MST__MSTIR__SHIFT    5
#define SPI__SPI0__RISR_MST__RESERVED_31_6__SHIFT    6

#define SPI__SPI0__RISR_MST__TXEIR__MASK    0x00000001
#define SPI__SPI0__RISR_MST__TXOIR__MASK    0x00000002
#define SPI__SPI0__RISR_MST__RXUIR__MASK    0x00000004
#define SPI__SPI0__RISR_MST__RXOIR__MASK    0x00000008
#define SPI__SPI0__RISR_MST__RXFIR__MASK    0x00000010
#define SPI__SPI0__RISR_MST__MSTIR__MASK    0x00000020
#define SPI__SPI0__RISR_MST__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI0__RISR_MST__TXEIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_MST__TXOIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_MST__RXUIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_MST__RXOIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_MST__RXFIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_MST__MSTIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_MST__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXOICR_MST
// Transmit FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txoicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__TXOICR_MST__ACC_T;

#define SPI__SPI0__TXOICR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x38ULL)
#define SPI__SPI0__TXOICR_MST__NUM  0x1

#define SPI__SPI0__TXOICR_MST__TXOICR__SHIFT    0
#define SPI__SPI0__TXOICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__TXOICR_MST__TXOICR__MASK    0x00000001
#define SPI__SPI0__TXOICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__TXOICR_MST__TXOICR__POR_VALUE    0x0
#define SPI__SPI0__TXOICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXOICR_MST
// Receive FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__RXOICR_MST__ACC_T;

#define SPI__SPI0__RXOICR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x3CULL)
#define SPI__SPI0__RXOICR_MST__NUM  0x1

#define SPI__SPI0__RXOICR_MST__RXOICR__SHIFT    0
#define SPI__SPI0__RXOICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__RXOICR_MST__RXOICR__MASK    0x00000001
#define SPI__SPI0__RXOICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__RXOICR_MST__RXOICR__POR_VALUE    0x0
#define SPI__SPI0__RXOICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXUICR_MST
// Receive FIFO Underflow Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxuicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__RXUICR_MST__ACC_T;

#define SPI__SPI0__RXUICR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x40ULL)
#define SPI__SPI0__RXUICR_MST__NUM  0x1

#define SPI__SPI0__RXUICR_MST__RXUICR__SHIFT    0
#define SPI__SPI0__RXUICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__RXUICR_MST__RXUICR__MASK    0x00000001
#define SPI__SPI0__RXUICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__RXUICR_MST__RXUICR__POR_VALUE    0x0
#define SPI__SPI0__RXUICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSTICR_MST
// Multi-Master Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned msticr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__MSTICR_MST__ACC_T;

#define SPI__SPI0__MSTICR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x44ULL)
#define SPI__SPI0__MSTICR_MST__NUM  0x1

#define SPI__SPI0__MSTICR_MST__MSTICR__SHIFT    0
#define SPI__SPI0__MSTICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__MSTICR_MST__MSTICR__MASK    0x00000001
#define SPI__SPI0__MSTICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__MSTICR_MST__MSTICR__POR_VALUE    0x0
#define SPI__SPI0__MSTICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ICR_MST
// Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned icr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__ICR_MST__ACC_T;

#define SPI__SPI0__ICR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x48ULL)
#define SPI__SPI0__ICR_MST__NUM  0x1

#define SPI__SPI0__ICR_MST__ICR__SHIFT    0
#define SPI__SPI0__ICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__ICR_MST__ICR__MASK    0x00000001
#define SPI__SPI0__ICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__ICR_MST__ICR__POR_VALUE    0x0
#define SPI__SPI0__ICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMACR_MST
// The register is used to enable the DMA Controller interface operation.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rdmae : 1;
        unsigned tdmae : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} SPI__DMACR_MST__ACC_T;

#define SPI__SPI0__DMACR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x4CULL)
#define SPI__SPI0__DMACR_MST__NUM  0x1

#define SPI__SPI0__DMACR_MST__RDMAE__SHIFT    0
#define SPI__SPI0__DMACR_MST__TDMAE__SHIFT    1
#define SPI__SPI0__DMACR_MST__RESERVED_31_2__SHIFT    2

#define SPI__SPI0__DMACR_MST__RDMAE__MASK    0x00000001
#define SPI__SPI0__DMACR_MST__TDMAE__MASK    0x00000002
#define SPI__SPI0__DMACR_MST__RESERVED_31_2__MASK    0xfffffffc

#define SPI__SPI0__DMACR_MST__RDMAE__POR_VALUE    0x0
#define SPI__SPI0__DMACR_MST__TDMAE__POR_VALUE    0x0
#define SPI__SPI0__DMACR_MST__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMATDLR_MST
// DMA Transmit Data Level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmatdl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__DMATDLR_MST__ACC_T;

#define SPI__SPI0__DMATDLR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x50ULL)
#define SPI__SPI0__DMATDLR_MST__NUM  0x1

#define SPI__SPI0__DMATDLR_MST__DMATDL__SHIFT    0
#define SPI__SPI0__DMATDLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__DMATDLR_MST__DMATDL__MASK    0x000000ff
#define SPI__SPI0__DMATDLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__DMATDLR_MST__DMATDL__POR_VALUE    0x0
#define SPI__SPI0__DMATDLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMARDLR_MST
// DMA Receive Data Level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmardl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__DMARDLR_MST__ACC_T;

#define SPI__SPI0__DMARDLR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x54ULL)
#define SPI__SPI0__DMARDLR_MST__NUM  0x1

#define SPI__SPI0__DMARDLR_MST__DMARDL__SHIFT    0
#define SPI__SPI0__DMARDLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__DMARDLR_MST__DMARDL__MASK    0x000000ff
#define SPI__SPI0__DMARDLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__DMARDLR_MST__DMARDL__POR_VALUE    0x0
#define SPI__SPI0__DMARDLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IDR_MST
// This register contains the peripherals identification code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned idcode : 32;
    };
    unsigned reg;
} SPI__IDR_MST__ACC_T;

#define SPI__SPI0__IDR_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x58ULL)
#define SPI__SPI0__IDR_MST__NUM  0x1

#define SPI__SPI0__IDR_MST__IDCODE__SHIFT    0

#define SPI__SPI0__IDR_MST__IDCODE__MASK    0xffffffff

#define SPI__SPI0__IDR_MST__IDCODE__POR_VALUE    0x000a9000


///////////////////////////////////////////////////////
// Register: SSI_VERSION_ID_MST
// This read-only register stores the specific DW_apb_ssi component version.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ssi_comp_version : 32;
    };
    unsigned reg;
} SPI__SSI_VERSION_ID_MST__ACC_T;

#define SPI__SPI0__SSI_VERSION_ID_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x5CULL)
#define SPI__SPI0__SSI_VERSION_ID_MST__NUM  0x1

#define SPI__SPI0__SSI_VERSION_ID_MST__SSI_COMP_VERSION__SHIFT    0

#define SPI__SPI0__SSI_VERSION_ID_MST__SSI_COMP_VERSION__MASK    0xffffffff

#define SPI__SPI0__SSI_VERSION_ID_MST__SSI_COMP_VERSION__POR_VALUE    0x3430332a


///////////////////////////////////////////////////////
// Register: DR0_MST
// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR0_MST__ACC_T;

#define SPI__SPI0__DR0_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x60ULL)
#define SPI__SPI0__DR0_MST__NUM  0x1

#define SPI__SPI0__DR0_MST__DR__SHIFT    0

#define SPI__SPI0__DR0_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR0_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR1_MST
// Data Register 2. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR1_MST__ACC_T;

#define SPI__SPI0__DR1_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x64ULL)
#define SPI__SPI0__DR1_MST__NUM  0x1

#define SPI__SPI0__DR1_MST__DR__SHIFT    0

#define SPI__SPI0__DR1_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR1_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR2_MST
// Data Register 3. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR2_MST__ACC_T;

#define SPI__SPI0__DR2_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x68ULL)
#define SPI__SPI0__DR2_MST__NUM  0x1

#define SPI__SPI0__DR2_MST__DR__SHIFT    0

#define SPI__SPI0__DR2_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR2_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR3_MST
// Data Register 4. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR3_MST__ACC_T;

#define SPI__SPI0__DR3_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x6CULL)
#define SPI__SPI0__DR3_MST__NUM  0x1

#define SPI__SPI0__DR3_MST__DR__SHIFT    0

#define SPI__SPI0__DR3_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR3_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR4_MST
// Data Register 5. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR4_MST__ACC_T;

#define SPI__SPI0__DR4_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x70ULL)
#define SPI__SPI0__DR4_MST__NUM  0x1

#define SPI__SPI0__DR4_MST__DR__SHIFT    0

#define SPI__SPI0__DR4_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR4_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR5_MST
// Data Register 6. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR5_MST__ACC_T;

#define SPI__SPI0__DR5_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x74ULL)
#define SPI__SPI0__DR5_MST__NUM  0x1

#define SPI__SPI0__DR5_MST__DR__SHIFT    0

#define SPI__SPI0__DR5_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR5_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR6_MST
// Data Register 7. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR6_MST__ACC_T;

#define SPI__SPI0__DR6_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x78ULL)
#define SPI__SPI0__DR6_MST__NUM  0x1

#define SPI__SPI0__DR6_MST__DR__SHIFT    0

#define SPI__SPI0__DR6_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR6_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR7_MST
// Data Register 8. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR7_MST__ACC_T;

#define SPI__SPI0__DR7_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x7CULL)
#define SPI__SPI0__DR7_MST__NUM  0x1

#define SPI__SPI0__DR7_MST__DR__SHIFT    0

#define SPI__SPI0__DR7_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR7_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR8_MST
// Data Register 9. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR8_MST__ACC_T;

#define SPI__SPI0__DR8_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x80ULL)
#define SPI__SPI0__DR8_MST__NUM  0x1

#define SPI__SPI0__DR8_MST__DR__SHIFT    0

#define SPI__SPI0__DR8_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR8_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR9_MST
// Data Register 10. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR9_MST__ACC_T;

#define SPI__SPI0__DR9_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x84ULL)
#define SPI__SPI0__DR9_MST__NUM  0x1

#define SPI__SPI0__DR9_MST__DR__SHIFT    0

#define SPI__SPI0__DR9_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR9_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR10_MST
// Data Register 11. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR10_MST__ACC_T;

#define SPI__SPI0__DR10_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x88ULL)
#define SPI__SPI0__DR10_MST__NUM  0x1

#define SPI__SPI0__DR10_MST__DR__SHIFT    0

#define SPI__SPI0__DR10_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR10_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR11_MST
// Data Register 12. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR11_MST__ACC_T;

#define SPI__SPI0__DR11_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x8CULL)
#define SPI__SPI0__DR11_MST__NUM  0x1

#define SPI__SPI0__DR11_MST__DR__SHIFT    0

#define SPI__SPI0__DR11_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR11_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR12_MST
// Data Register 13. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR12_MST__ACC_T;

#define SPI__SPI0__DR12_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x90ULL)
#define SPI__SPI0__DR12_MST__NUM  0x1

#define SPI__SPI0__DR12_MST__DR__SHIFT    0

#define SPI__SPI0__DR12_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR12_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR13_MST
// Data Register 14. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR13_MST__ACC_T;

#define SPI__SPI0__DR13_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x94ULL)
#define SPI__SPI0__DR13_MST__NUM  0x1

#define SPI__SPI0__DR13_MST__DR__SHIFT    0

#define SPI__SPI0__DR13_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR13_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR14_MST
// Data Register 15. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR14_MST__ACC_T;

#define SPI__SPI0__DR14_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x98ULL)
#define SPI__SPI0__DR14_MST__NUM  0x1

#define SPI__SPI0__DR14_MST__DR__SHIFT    0

#define SPI__SPI0__DR14_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR14_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR15_MST
// Data Register 16. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR15_MST__ACC_T;

#define SPI__SPI0__DR15_MST__ADDR (SPI__SPI0__BASE_ADDR + 0x9CULL)
#define SPI__SPI0__DR15_MST__NUM  0x1

#define SPI__SPI0__DR15_MST__DR__SHIFT    0

#define SPI__SPI0__DR15_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR15_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR16_MST
// Data Register 17. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR16_MST__ACC_T;

#define SPI__SPI0__DR16_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xA0ULL)
#define SPI__SPI0__DR16_MST__NUM  0x1

#define SPI__SPI0__DR16_MST__DR__SHIFT    0

#define SPI__SPI0__DR16_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR16_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR17_MST
// Data Register 18. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR17_MST__ACC_T;

#define SPI__SPI0__DR17_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xA4ULL)
#define SPI__SPI0__DR17_MST__NUM  0x1

#define SPI__SPI0__DR17_MST__DR__SHIFT    0

#define SPI__SPI0__DR17_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR17_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR18_MST
// Data Register 19. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR18_MST__ACC_T;

#define SPI__SPI0__DR18_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xA8ULL)
#define SPI__SPI0__DR18_MST__NUM  0x1

#define SPI__SPI0__DR18_MST__DR__SHIFT    0

#define SPI__SPI0__DR18_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR18_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR19_MST
// Data Register 20. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR19_MST__ACC_T;

#define SPI__SPI0__DR19_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xACULL)
#define SPI__SPI0__DR19_MST__NUM  0x1

#define SPI__SPI0__DR19_MST__DR__SHIFT    0

#define SPI__SPI0__DR19_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR19_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR20_MST
// Data Register 21. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR20_MST__ACC_T;

#define SPI__SPI0__DR20_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xB0ULL)
#define SPI__SPI0__DR20_MST__NUM  0x1

#define SPI__SPI0__DR20_MST__DR__SHIFT    0

#define SPI__SPI0__DR20_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR20_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR21_MST
// Data Register 22. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR21_MST__ACC_T;

#define SPI__SPI0__DR21_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xB4ULL)
#define SPI__SPI0__DR21_MST__NUM  0x1

#define SPI__SPI0__DR21_MST__DR__SHIFT    0

#define SPI__SPI0__DR21_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR21_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR22_MST
// Data Register 23. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR22_MST__ACC_T;

#define SPI__SPI0__DR22_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xB8ULL)
#define SPI__SPI0__DR22_MST__NUM  0x1

#define SPI__SPI0__DR22_MST__DR__SHIFT    0

#define SPI__SPI0__DR22_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR22_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR23_MST
// Data Register 24. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR23_MST__ACC_T;

#define SPI__SPI0__DR23_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xBCULL)
#define SPI__SPI0__DR23_MST__NUM  0x1

#define SPI__SPI0__DR23_MST__DR__SHIFT    0

#define SPI__SPI0__DR23_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR23_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR24_MST
// Data Register 25. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR24_MST__ACC_T;

#define SPI__SPI0__DR24_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xC0ULL)
#define SPI__SPI0__DR24_MST__NUM  0x1

#define SPI__SPI0__DR24_MST__DR__SHIFT    0

#define SPI__SPI0__DR24_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR24_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR25_MST
// Data Register 26. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR25_MST__ACC_T;

#define SPI__SPI0__DR25_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xC4ULL)
#define SPI__SPI0__DR25_MST__NUM  0x1

#define SPI__SPI0__DR25_MST__DR__SHIFT    0

#define SPI__SPI0__DR25_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR25_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR26_MST
// Data Register 27. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR26_MST__ACC_T;

#define SPI__SPI0__DR26_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xC8ULL)
#define SPI__SPI0__DR26_MST__NUM  0x1

#define SPI__SPI0__DR26_MST__DR__SHIFT    0

#define SPI__SPI0__DR26_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR26_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR27_MST
// Data Register 28. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR27_MST__ACC_T;

#define SPI__SPI0__DR27_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xCCULL)
#define SPI__SPI0__DR27_MST__NUM  0x1

#define SPI__SPI0__DR27_MST__DR__SHIFT    0

#define SPI__SPI0__DR27_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR27_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR28_MST
// Data Register 29. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR28_MST__ACC_T;

#define SPI__SPI0__DR28_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xD0ULL)
#define SPI__SPI0__DR28_MST__NUM  0x1

#define SPI__SPI0__DR28_MST__DR__SHIFT    0

#define SPI__SPI0__DR28_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR28_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR29_MST
// Data Register 30. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR29_MST__ACC_T;

#define SPI__SPI0__DR29_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xD4ULL)
#define SPI__SPI0__DR29_MST__NUM  0x1

#define SPI__SPI0__DR29_MST__DR__SHIFT    0

#define SPI__SPI0__DR29_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR29_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR30_MST
// Data Register 31. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR30_MST__ACC_T;

#define SPI__SPI0__DR30_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xD8ULL)
#define SPI__SPI0__DR30_MST__NUM  0x1

#define SPI__SPI0__DR30_MST__DR__SHIFT    0

#define SPI__SPI0__DR30_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR30_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR31_MST
// Data Register 32. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR31_MST__ACC_T;

#define SPI__SPI0__DR31_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xDCULL)
#define SPI__SPI0__DR31_MST__NUM  0x1

#define SPI__SPI0__DR31_MST__DR__SHIFT    0

#define SPI__SPI0__DR31_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR31_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR32_MST
// Data Register 33. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR32_MST__ACC_T;

#define SPI__SPI0__DR32_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xE0ULL)
#define SPI__SPI0__DR32_MST__NUM  0x1

#define SPI__SPI0__DR32_MST__DR__SHIFT    0

#define SPI__SPI0__DR32_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR32_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR33_MST
// Data Register 34. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR33_MST__ACC_T;

#define SPI__SPI0__DR33_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xE4ULL)
#define SPI__SPI0__DR33_MST__NUM  0x1

#define SPI__SPI0__DR33_MST__DR__SHIFT    0

#define SPI__SPI0__DR33_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR33_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR34_MST
// Data Register 35. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR34_MST__ACC_T;

#define SPI__SPI0__DR34_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xE8ULL)
#define SPI__SPI0__DR34_MST__NUM  0x1

#define SPI__SPI0__DR34_MST__DR__SHIFT    0

#define SPI__SPI0__DR34_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR34_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR35_MST
// Data Register 36. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR35_MST__ACC_T;

#define SPI__SPI0__DR35_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xECULL)
#define SPI__SPI0__DR35_MST__NUM  0x1

#define SPI__SPI0__DR35_MST__DR__SHIFT    0

#define SPI__SPI0__DR35_MST__DR__MASK    0xffffffff

#define SPI__SPI0__DR35_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RX_SAMPLE_DLY_MST
// This register control the number of ssi_clk cycles that are delayed (from the default sample time) before the actual sample of the rxd input occurs.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rsd : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__RX_SAMPLE_DLY_MST__ACC_T;

#define SPI__SPI0__RX_SAMPLE_DLY_MST__ADDR (SPI__SPI0__BASE_ADDR + 0xF0ULL)
#define SPI__SPI0__RX_SAMPLE_DLY_MST__NUM  0x1

#define SPI__SPI0__RX_SAMPLE_DLY_MST__RSD__SHIFT    0
#define SPI__SPI0__RX_SAMPLE_DLY_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__RX_SAMPLE_DLY_MST__RSD__MASK    0x000000ff
#define SPI__SPI0__RX_SAMPLE_DLY_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__RX_SAMPLE_DLY_MST__RSD__POR_VALUE    0x0
#define SPI__SPI0__RX_SAMPLE_DLY_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTRLR0_SLV
// This register controls the serial data transfer. It is impossible to write to this register when the DW_apb_ssi is enabled. The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dfs : 4;
        unsigned frf : 2;
        unsigned scph : 1;
        unsigned scpol : 1;
        unsigned tmod : 2;
        unsigned slv_oe : 1;
        unsigned srl : 1;
        unsigned cfs : 4;
        unsigned dfs_32 : 5;
        unsigned spi_frf : 2;
        unsigned reserved_23 : 1;
        unsigned sste : 1;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} SPI__CTRLR0_SLV__ACC_T;

#define SPI__SPI0__CTRLR0_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x100ULL)
#define SPI__SPI0__CTRLR0_SLV__NUM  0x1

#define SPI__SPI0__CTRLR0_SLV__DFS__SHIFT    0
#define SPI__SPI0__CTRLR0_SLV__FRF__SHIFT    4
#define SPI__SPI0__CTRLR0_SLV__SCPH__SHIFT    6
#define SPI__SPI0__CTRLR0_SLV__SCPOL__SHIFT    7
#define SPI__SPI0__CTRLR0_SLV__TMOD__SHIFT    8
#define SPI__SPI0__CTRLR0_SLV__SLV_OE__SHIFT    10
#define SPI__SPI0__CTRLR0_SLV__SRL__SHIFT    11
#define SPI__SPI0__CTRLR0_SLV__CFS__SHIFT    12
#define SPI__SPI0__CTRLR0_SLV__DFS_32__SHIFT    16
#define SPI__SPI0__CTRLR0_SLV__SPI_FRF__SHIFT    21
#define SPI__SPI0__CTRLR0_SLV__RESERVED_23__SHIFT    23
#define SPI__SPI0__CTRLR0_SLV__SSTE__SHIFT    24
#define SPI__SPI0__CTRLR0_SLV__RESERVED_31_25__SHIFT    25

#define SPI__SPI0__CTRLR0_SLV__DFS__MASK    0x0000000f
#define SPI__SPI0__CTRLR0_SLV__FRF__MASK    0x00000030
#define SPI__SPI0__CTRLR0_SLV__SCPH__MASK    0x00000040
#define SPI__SPI0__CTRLR0_SLV__SCPOL__MASK    0x00000080
#define SPI__SPI0__CTRLR0_SLV__TMOD__MASK    0x00000300
#define SPI__SPI0__CTRLR0_SLV__SLV_OE__MASK    0x00000400
#define SPI__SPI0__CTRLR0_SLV__SRL__MASK    0x00000800
#define SPI__SPI0__CTRLR0_SLV__CFS__MASK    0x0000f000
#define SPI__SPI0__CTRLR0_SLV__DFS_32__MASK    0x001f0000
#define SPI__SPI0__CTRLR0_SLV__SPI_FRF__MASK    0x00600000
#define SPI__SPI0__CTRLR0_SLV__RESERVED_23__MASK    0x00800000
#define SPI__SPI0__CTRLR0_SLV__SSTE__MASK    0x01000000
#define SPI__SPI0__CTRLR0_SLV__RESERVED_31_25__MASK    0xfe000000

#define SPI__SPI0__CTRLR0_SLV__DFS__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__FRF__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__SCPH__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__SCPOL__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__TMOD__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__SLV_OE__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__SRL__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__CFS__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__DFS_32__POR_VALUE    0x7
#define SPI__SPI0__CTRLR0_SLV__SPI_FRF__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__RESERVED_23__POR_VALUE    0x0
#define SPI__SPI0__CTRLR0_SLV__SSTE__POR_VALUE    0x1
#define SPI__SPI0__CTRLR0_SLV__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SSIENR_SLV
// This register enables and disables the DW_apb_ssi
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ssi_en : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__SSIENR_SLV__ACC_T;

#define SPI__SPI0__SSIENR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x108ULL)
#define SPI__SPI0__SSIENR_SLV__NUM  0x1

#define SPI__SPI0__SSIENR_SLV__SSI_EN__SHIFT    0
#define SPI__SPI0__SSIENR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__SSIENR_SLV__SSI_EN__MASK    0x00000001
#define SPI__SPI0__SSIENR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__SSIENR_SLV__SSI_EN__POR_VALUE    0x0
#define SPI__SPI0__SSIENR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MWCR_SLV
// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DW_apb_ssi is enabled
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mwmod : 1;
        unsigned mdd : 1;
        unsigned mhs : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} SPI__MWCR_SLV__ACC_T;

#define SPI__SPI0__MWCR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x10CULL)
#define SPI__SPI0__MWCR_SLV__NUM  0x1

#define SPI__SPI0__MWCR_SLV__MWMOD__SHIFT    0
#define SPI__SPI0__MWCR_SLV__MDD__SHIFT    1
#define SPI__SPI0__MWCR_SLV__MHS__SHIFT    2
#define SPI__SPI0__MWCR_SLV__RESERVED_31_3__SHIFT    3

#define SPI__SPI0__MWCR_SLV__MWMOD__MASK    0x00000001
#define SPI__SPI0__MWCR_SLV__MDD__MASK    0x00000002
#define SPI__SPI0__MWCR_SLV__MHS__MASK    0x00000004
#define SPI__SPI0__MWCR_SLV__RESERVED_31_3__MASK    0xfffffff8

#define SPI__SPI0__MWCR_SLV__MWMOD__POR_VALUE    0x0
#define SPI__SPI0__MWCR_SLV__MDD__POR_VALUE    0x0
#define SPI__SPI0__MWCR_SLV__MHS__POR_VALUE    0x0
#define SPI__SPI0__MWCR_SLV__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFTLR_SLV
// This register controls the threshold value for the transmit FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tft : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__TXFTLR_SLV__ACC_T;

#define SPI__SPI0__TXFTLR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x118ULL)
#define SPI__SPI0__TXFTLR_SLV__NUM  0x1

#define SPI__SPI0__TXFTLR_SLV__TFT__SHIFT    0
#define SPI__SPI0__TXFTLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__TXFTLR_SLV__TFT__MASK    0x000000ff
#define SPI__SPI0__TXFTLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__TXFTLR_SLV__TFT__POR_VALUE    0x0
#define SPI__SPI0__TXFTLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFTLR_SLV
// This register controls the threshold value for the receive FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rft : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__RXFTLR_SLV__ACC_T;

#define SPI__SPI0__RXFTLR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x11CULL)
#define SPI__SPI0__RXFTLR_SLV__NUM  0x1

#define SPI__SPI0__RXFTLR_SLV__RFT__SHIFT    0
#define SPI__SPI0__RXFTLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__RXFTLR_SLV__RFT__MASK    0x000000ff
#define SPI__SPI0__RXFTLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__RXFTLR_SLV__RFT__POR_VALUE    0x0
#define SPI__SPI0__RXFTLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFLR_SLV
// This register contains the number of valid data entries in the transmit FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txtfl : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} SPI__TXFLR_SLV__ACC_T;

#define SPI__SPI0__TXFLR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x120ULL)
#define SPI__SPI0__TXFLR_SLV__NUM  0x1

#define SPI__SPI0__TXFLR_SLV__TXTFL__SHIFT    0
#define SPI__SPI0__TXFLR_SLV__RESERVED_31_9__SHIFT    9

#define SPI__SPI0__TXFLR_SLV__TXTFL__MASK    0x000001ff
#define SPI__SPI0__TXFLR_SLV__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI0__TXFLR_SLV__TXTFL__POR_VALUE    0x0
#define SPI__SPI0__TXFLR_SLV__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFLR_SLV
// This register contains the number of valid data entries in the receive FIFO memory. 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxtfl : 9;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} SPI__RXFLR_SLV__ACC_T;

#define SPI__SPI0__RXFLR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x124ULL)
#define SPI__SPI0__RXFLR_SLV__NUM  0x1

#define SPI__SPI0__RXFLR_SLV__RXTFL__SHIFT    0
#define SPI__SPI0__RXFLR_SLV__RESERVED_31_9__SHIFT    9

#define SPI__SPI0__RXFLR_SLV__RXTFL__MASK    0x000001ff
#define SPI__SPI0__RXFLR_SLV__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI0__RXFLR_SLV__RXTFL__POR_VALUE    0x0
#define SPI__SPI0__RXFLR_SLV__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SR_SLV
// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned busy : 1;
        unsigned tfnf : 1;
        unsigned tfe : 1;
        unsigned rfne : 1;
        unsigned rff : 1;
        unsigned txe : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} SPI__SR_SLV__ACC_T;

#define SPI__SPI0__SR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x128ULL)
#define SPI__SPI0__SR_SLV__NUM  0x1

#define SPI__SPI0__SR_SLV__BUSY__SHIFT    0
#define SPI__SPI0__SR_SLV__TFNF__SHIFT    1
#define SPI__SPI0__SR_SLV__TFE__SHIFT    2
#define SPI__SPI0__SR_SLV__RFNE__SHIFT    3
#define SPI__SPI0__SR_SLV__RFF__SHIFT    4
#define SPI__SPI0__SR_SLV__TXE__SHIFT    5
#define SPI__SPI0__SR_SLV__RESERVED_31_6__SHIFT    6

#define SPI__SPI0__SR_SLV__BUSY__MASK    0x00000001
#define SPI__SPI0__SR_SLV__TFNF__MASK    0x00000002
#define SPI__SPI0__SR_SLV__TFE__MASK    0x00000004
#define SPI__SPI0__SR_SLV__RFNE__MASK    0x00000008
#define SPI__SPI0__SR_SLV__RFF__MASK    0x00000010
#define SPI__SPI0__SR_SLV__TXE__MASK    0x00000020
#define SPI__SPI0__SR_SLV__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI0__SR_SLV__BUSY__POR_VALUE    0x0
#define SPI__SPI0__SR_SLV__TFNF__POR_VALUE    0x1
#define SPI__SPI0__SR_SLV__TFE__POR_VALUE    0x1
#define SPI__SPI0__SR_SLV__RFNE__POR_VALUE    0x0
#define SPI__SPI0__SR_SLV__RFF__POR_VALUE    0x0
#define SPI__SPI0__SR_SLV__TXE__POR_VALUE    0x0
#define SPI__SPI0__SR_SLV__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IMR_SLV
// This read/write reigster masks or enables all interrupts generated by the DW_apb_ssi
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeim : 1;
        unsigned txoim : 1;
        unsigned rxuim : 1;
        unsigned rxoim : 1;
        unsigned rxfim : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} SPI__IMR_SLV__ACC_T;

#define SPI__SPI0__IMR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x12CULL)
#define SPI__SPI0__IMR_SLV__NUM  0x1

#define SPI__SPI0__IMR_SLV__TXEIM__SHIFT    0
#define SPI__SPI0__IMR_SLV__TXOIM__SHIFT    1
#define SPI__SPI0__IMR_SLV__RXUIM__SHIFT    2
#define SPI__SPI0__IMR_SLV__RXOIM__SHIFT    3
#define SPI__SPI0__IMR_SLV__RXFIM__SHIFT    4
#define SPI__SPI0__IMR_SLV__RESERVED_31_5__SHIFT    5

#define SPI__SPI0__IMR_SLV__TXEIM__MASK    0x00000001
#define SPI__SPI0__IMR_SLV__TXOIM__MASK    0x00000002
#define SPI__SPI0__IMR_SLV__RXUIM__MASK    0x00000004
#define SPI__SPI0__IMR_SLV__RXOIM__MASK    0x00000008
#define SPI__SPI0__IMR_SLV__RXFIM__MASK    0x00000010
#define SPI__SPI0__IMR_SLV__RESERVED_31_5__MASK    0xffffffe0

#define SPI__SPI0__IMR_SLV__TXEIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_SLV__TXOIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_SLV__RXUIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_SLV__RXOIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_SLV__RXFIM__POR_VALUE    0x1
#define SPI__SPI0__IMR_SLV__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ISR_SLV
// This register reports the status of the DW_apb_ssi interrupts after they have been masked.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeis : 1;
        unsigned txois : 1;
        unsigned rxuis : 1;
        unsigned rxois : 1;
        unsigned rxfis : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} SPI__ISR_SLV__ACC_T;

#define SPI__SPI0__ISR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x130ULL)
#define SPI__SPI0__ISR_SLV__NUM  0x1

#define SPI__SPI0__ISR_SLV__TXEIS__SHIFT    0
#define SPI__SPI0__ISR_SLV__TXOIS__SHIFT    1
#define SPI__SPI0__ISR_SLV__RXUIS__SHIFT    2
#define SPI__SPI0__ISR_SLV__RXOIS__SHIFT    3
#define SPI__SPI0__ISR_SLV__RXFIS__SHIFT    4
#define SPI__SPI0__ISR_SLV__RESERVED_31_5__SHIFT    5

#define SPI__SPI0__ISR_SLV__TXEIS__MASK    0x00000001
#define SPI__SPI0__ISR_SLV__TXOIS__MASK    0x00000002
#define SPI__SPI0__ISR_SLV__RXUIS__MASK    0x00000004
#define SPI__SPI0__ISR_SLV__RXOIS__MASK    0x00000008
#define SPI__SPI0__ISR_SLV__RXFIS__MASK    0x00000010
#define SPI__SPI0__ISR_SLV__RESERVED_31_5__MASK    0xffffffe0

#define SPI__SPI0__ISR_SLV__TXEIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_SLV__TXOIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_SLV__RXUIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_SLV__RXOIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_SLV__RXFIS__POR_VALUE    0x0
#define SPI__SPI0__ISR_SLV__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RISR_SLV
// This read-only register reports the status of the DW_apb_ssi interrupts prior to masking.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txeir : 1;
        unsigned txoir : 1;
        unsigned rxuir : 1;
        unsigned rxoir : 1;
        unsigned rxfir : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} SPI__RISR_SLV__ACC_T;

#define SPI__SPI0__RISR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x134ULL)
#define SPI__SPI0__RISR_SLV__NUM  0x1

#define SPI__SPI0__RISR_SLV__TXEIR__SHIFT    0
#define SPI__SPI0__RISR_SLV__TXOIR__SHIFT    1
#define SPI__SPI0__RISR_SLV__RXUIR__SHIFT    2
#define SPI__SPI0__RISR_SLV__RXOIR__SHIFT    3
#define SPI__SPI0__RISR_SLV__RXFIR__SHIFT    4
#define SPI__SPI0__RISR_SLV__RESERVED_31_5__SHIFT    5

#define SPI__SPI0__RISR_SLV__TXEIR__MASK    0x00000001
#define SPI__SPI0__RISR_SLV__TXOIR__MASK    0x00000002
#define SPI__SPI0__RISR_SLV__RXUIR__MASK    0x00000004
#define SPI__SPI0__RISR_SLV__RXOIR__MASK    0x00000008
#define SPI__SPI0__RISR_SLV__RXFIR__MASK    0x00000010
#define SPI__SPI0__RISR_SLV__RESERVED_31_5__MASK    0xffffffe0

#define SPI__SPI0__RISR_SLV__TXEIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_SLV__TXOIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_SLV__RXUIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_SLV__RXOIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_SLV__RXFIR__POR_VALUE    0x0
#define SPI__SPI0__RISR_SLV__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXOICR_SLV
// Transmit FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned txoicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__TXOICR_SLV__ACC_T;

#define SPI__SPI0__TXOICR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x138ULL)
#define SPI__SPI0__TXOICR_SLV__NUM  0x1

#define SPI__SPI0__TXOICR_SLV__TXOICR__SHIFT    0
#define SPI__SPI0__TXOICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__TXOICR_SLV__TXOICR__MASK    0x00000001
#define SPI__SPI0__TXOICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__TXOICR_SLV__TXOICR__POR_VALUE    0x0
#define SPI__SPI0__TXOICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXOICR_SLV
// Receive FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxoicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__RXOICR_SLV__ACC_T;

#define SPI__SPI0__RXOICR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x13CULL)
#define SPI__SPI0__RXOICR_SLV__NUM  0x1

#define SPI__SPI0__RXOICR_SLV__RXOICR__SHIFT    0
#define SPI__SPI0__RXOICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__RXOICR_SLV__RXOICR__MASK    0x00000001
#define SPI__SPI0__RXOICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__RXOICR_SLV__RXOICR__POR_VALUE    0x0
#define SPI__SPI0__RXOICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXUICR_SLV
// Receive FIFO Underflow Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxuicr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__RXUICR_SLV__ACC_T;

#define SPI__SPI0__RXUICR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x140ULL)
#define SPI__SPI0__RXUICR_SLV__NUM  0x1

#define SPI__SPI0__RXUICR_SLV__RXUICR__SHIFT    0
#define SPI__SPI0__RXUICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__RXUICR_SLV__RXUICR__MASK    0x00000001
#define SPI__SPI0__RXUICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__RXUICR_SLV__RXUICR__POR_VALUE    0x0
#define SPI__SPI0__RXUICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSTICR_SLV
// Multi-Master Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned msticr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__MSTICR_SLV__ACC_T;

#define SPI__SPI0__MSTICR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x144ULL)
#define SPI__SPI0__MSTICR_SLV__NUM  0x1

#define SPI__SPI0__MSTICR_SLV__MSTICR__SHIFT    0
#define SPI__SPI0__MSTICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__MSTICR_SLV__MSTICR__MASK    0x00000001
#define SPI__SPI0__MSTICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__MSTICR_SLV__MSTICR__POR_VALUE    0x0
#define SPI__SPI0__MSTICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ICR_SLV
// Interrupt Clear Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned icr : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} SPI__ICR_SLV__ACC_T;

#define SPI__SPI0__ICR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x148ULL)
#define SPI__SPI0__ICR_SLV__NUM  0x1

#define SPI__SPI0__ICR_SLV__ICR__SHIFT    0
#define SPI__SPI0__ICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI0__ICR_SLV__ICR__MASK    0x00000001
#define SPI__SPI0__ICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI0__ICR_SLV__ICR__POR_VALUE    0x0
#define SPI__SPI0__ICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMACR_SLV
// The register is used to enable the DMA Controller interface operation.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rdmae : 1;
        unsigned tdmae : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} SPI__DMACR_SLV__ACC_T;

#define SPI__SPI0__DMACR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x14CULL)
#define SPI__SPI0__DMACR_SLV__NUM  0x1

#define SPI__SPI0__DMACR_SLV__RDMAE__SHIFT    0
#define SPI__SPI0__DMACR_SLV__TDMAE__SHIFT    1
#define SPI__SPI0__DMACR_SLV__RESERVED_31_2__SHIFT    2

#define SPI__SPI0__DMACR_SLV__RDMAE__MASK    0x00000001
#define SPI__SPI0__DMACR_SLV__TDMAE__MASK    0x00000002
#define SPI__SPI0__DMACR_SLV__RESERVED_31_2__MASK    0xfffffffc

#define SPI__SPI0__DMACR_SLV__RDMAE__POR_VALUE    0x0
#define SPI__SPI0__DMACR_SLV__TDMAE__POR_VALUE    0x0
#define SPI__SPI0__DMACR_SLV__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMATDLR_SLV
// DMA Transmit Data Level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmatdl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__DMATDLR_SLV__ACC_T;

#define SPI__SPI0__DMATDLR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x150ULL)
#define SPI__SPI0__DMATDLR_SLV__NUM  0x1

#define SPI__SPI0__DMATDLR_SLV__DMATDL__SHIFT    0
#define SPI__SPI0__DMATDLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__DMATDLR_SLV__DMATDL__MASK    0x000000ff
#define SPI__SPI0__DMATDLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__DMATDLR_SLV__DMATDL__POR_VALUE    0x0
#define SPI__SPI0__DMATDLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMARDLR_SLV
// DMA Receive Data Level
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmardl : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} SPI__DMARDLR_SLV__ACC_T;

#define SPI__SPI0__DMARDLR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x154ULL)
#define SPI__SPI0__DMARDLR_SLV__NUM  0x1

#define SPI__SPI0__DMARDLR_SLV__DMARDL__SHIFT    0
#define SPI__SPI0__DMARDLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI0__DMARDLR_SLV__DMARDL__MASK    0x000000ff
#define SPI__SPI0__DMARDLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI0__DMARDLR_SLV__DMARDL__POR_VALUE    0x0
#define SPI__SPI0__DMARDLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IDR_SLV
// This register contains the peripherals identification code
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned idcode : 32;
    };
    unsigned reg;
} SPI__IDR_SLV__ACC_T;

#define SPI__SPI0__IDR_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x158ULL)
#define SPI__SPI0__IDR_SLV__NUM  0x1

#define SPI__SPI0__IDR_SLV__IDCODE__SHIFT    0

#define SPI__SPI0__IDR_SLV__IDCODE__MASK    0xffffffff

#define SPI__SPI0__IDR_SLV__IDCODE__POR_VALUE    0x000a9000


///////////////////////////////////////////////////////
// Register: SSI_VERSION_ID_SLV
// This read-only register stores the specific DW_apb_ssi component version.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ssi_comp_version : 32;
    };
    unsigned reg;
} SPI__SSI_VERSION_ID_SLV__ACC_T;

#define SPI__SPI0__SSI_VERSION_ID_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x15CULL)
#define SPI__SPI0__SSI_VERSION_ID_SLV__NUM  0x1

#define SPI__SPI0__SSI_VERSION_ID_SLV__SSI_COMP_VERSION__SHIFT    0

#define SPI__SPI0__SSI_VERSION_ID_SLV__SSI_COMP_VERSION__MASK    0xffffffff

#define SPI__SPI0__SSI_VERSION_ID_SLV__SSI_COMP_VERSION__POR_VALUE    0x3430332a


///////////////////////////////////////////////////////
// Register: DR0_SLV
// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR0_SLV__ACC_T;

#define SPI__SPI0__DR0_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x160ULL)
#define SPI__SPI0__DR0_SLV__NUM  0x1

#define SPI__SPI0__DR0_SLV__DR__SHIFT    0

#define SPI__SPI0__DR0_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR0_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR1_SLV
// Data Register 2. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR1_SLV__ACC_T;

#define SPI__SPI0__DR1_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x164ULL)
#define SPI__SPI0__DR1_SLV__NUM  0x1

#define SPI__SPI0__DR1_SLV__DR__SHIFT    0

#define SPI__SPI0__DR1_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR1_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR2_SLV
// Data Register 3. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR2_SLV__ACC_T;

#define SPI__SPI0__DR2_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x168ULL)
#define SPI__SPI0__DR2_SLV__NUM  0x1

#define SPI__SPI0__DR2_SLV__DR__SHIFT    0

#define SPI__SPI0__DR2_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR2_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR3_SLV
// Data Register 4. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR3_SLV__ACC_T;

#define SPI__SPI0__DR3_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x16CULL)
#define SPI__SPI0__DR3_SLV__NUM  0x1

#define SPI__SPI0__DR3_SLV__DR__SHIFT    0

#define SPI__SPI0__DR3_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR3_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR4_SLV
// Data Register 5. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR4_SLV__ACC_T;

#define SPI__SPI0__DR4_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x170ULL)
#define SPI__SPI0__DR4_SLV__NUM  0x1

#define SPI__SPI0__DR4_SLV__DR__SHIFT    0

#define SPI__SPI0__DR4_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR4_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR5_SLV
// Data Register 6. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR5_SLV__ACC_T;

#define SPI__SPI0__DR5_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x174ULL)
#define SPI__SPI0__DR5_SLV__NUM  0x1

#define SPI__SPI0__DR5_SLV__DR__SHIFT    0

#define SPI__SPI0__DR5_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR5_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR6_SLV
// Data Register 7. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR6_SLV__ACC_T;

#define SPI__SPI0__DR6_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x178ULL)
#define SPI__SPI0__DR6_SLV__NUM  0x1

#define SPI__SPI0__DR6_SLV__DR__SHIFT    0

#define SPI__SPI0__DR6_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR6_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR7_SLV
// Data Register 8. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR7_SLV__ACC_T;

#define SPI__SPI0__DR7_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x17CULL)
#define SPI__SPI0__DR7_SLV__NUM  0x1

#define SPI__SPI0__DR7_SLV__DR__SHIFT    0

#define SPI__SPI0__DR7_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR7_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR8_SLV
// Data Register 9. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR8_SLV__ACC_T;

#define SPI__SPI0__DR8_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x180ULL)
#define SPI__SPI0__DR8_SLV__NUM  0x1

#define SPI__SPI0__DR8_SLV__DR__SHIFT    0

#define SPI__SPI0__DR8_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR8_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR9_SLV
// Data Register 10. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR9_SLV__ACC_T;

#define SPI__SPI0__DR9_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x184ULL)
#define SPI__SPI0__DR9_SLV__NUM  0x1

#define SPI__SPI0__DR9_SLV__DR__SHIFT    0

#define SPI__SPI0__DR9_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR9_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR10_SLV
// Data Register 11. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR10_SLV__ACC_T;

#define SPI__SPI0__DR10_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x188ULL)
#define SPI__SPI0__DR10_SLV__NUM  0x1

#define SPI__SPI0__DR10_SLV__DR__SHIFT    0

#define SPI__SPI0__DR10_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR10_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR11_SLV
// Data Register 12. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR11_SLV__ACC_T;

#define SPI__SPI0__DR11_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x18CULL)
#define SPI__SPI0__DR11_SLV__NUM  0x1

#define SPI__SPI0__DR11_SLV__DR__SHIFT    0

#define SPI__SPI0__DR11_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR11_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR12_SLV
// Data Register 13. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR12_SLV__ACC_T;

#define SPI__SPI0__DR12_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x190ULL)
#define SPI__SPI0__DR12_SLV__NUM  0x1

#define SPI__SPI0__DR12_SLV__DR__SHIFT    0

#define SPI__SPI0__DR12_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR12_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR13_SLV
// Data Register 14. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR13_SLV__ACC_T;

#define SPI__SPI0__DR13_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x194ULL)
#define SPI__SPI0__DR13_SLV__NUM  0x1

#define SPI__SPI0__DR13_SLV__DR__SHIFT    0

#define SPI__SPI0__DR13_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR13_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR14_SLV
// Data Register 15. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR14_SLV__ACC_T;

#define SPI__SPI0__DR14_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x198ULL)
#define SPI__SPI0__DR14_SLV__NUM  0x1

#define SPI__SPI0__DR14_SLV__DR__SHIFT    0

#define SPI__SPI0__DR14_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR14_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR15_SLV
// Data Register 16. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR15_SLV__ACC_T;

#define SPI__SPI0__DR15_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x19CULL)
#define SPI__SPI0__DR15_SLV__NUM  0x1

#define SPI__SPI0__DR15_SLV__DR__SHIFT    0

#define SPI__SPI0__DR15_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR15_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR16_SLV
// Data Register 17. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR16_SLV__ACC_T;

#define SPI__SPI0__DR16_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1A0ULL)
#define SPI__SPI0__DR16_SLV__NUM  0x1

#define SPI__SPI0__DR16_SLV__DR__SHIFT    0

#define SPI__SPI0__DR16_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR16_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR17_SLV
// Data Register 18. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR17_SLV__ACC_T;

#define SPI__SPI0__DR17_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1A4ULL)
#define SPI__SPI0__DR17_SLV__NUM  0x1

#define SPI__SPI0__DR17_SLV__DR__SHIFT    0

#define SPI__SPI0__DR17_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR17_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR18_SLV
// Data Register 19. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR18_SLV__ACC_T;

#define SPI__SPI0__DR18_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1A8ULL)
#define SPI__SPI0__DR18_SLV__NUM  0x1

#define SPI__SPI0__DR18_SLV__DR__SHIFT    0

#define SPI__SPI0__DR18_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR18_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR19_SLV
// Data Register 20. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR19_SLV__ACC_T;

#define SPI__SPI0__DR19_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1ACULL)
#define SPI__SPI0__DR19_SLV__NUM  0x1

#define SPI__SPI0__DR19_SLV__DR__SHIFT    0

#define SPI__SPI0__DR19_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR19_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR20_SLV
// Data Register 21. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR20_SLV__ACC_T;

#define SPI__SPI0__DR20_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1B0ULL)
#define SPI__SPI0__DR20_SLV__NUM  0x1

#define SPI__SPI0__DR20_SLV__DR__SHIFT    0

#define SPI__SPI0__DR20_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR20_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR21_SLV
// Data Register 22. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR21_SLV__ACC_T;

#define SPI__SPI0__DR21_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1B4ULL)
#define SPI__SPI0__DR21_SLV__NUM  0x1

#define SPI__SPI0__DR21_SLV__DR__SHIFT    0

#define SPI__SPI0__DR21_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR21_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR22_SLV
// Data Register 23. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR22_SLV__ACC_T;

#define SPI__SPI0__DR22_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1B8ULL)
#define SPI__SPI0__DR22_SLV__NUM  0x1

#define SPI__SPI0__DR22_SLV__DR__SHIFT    0

#define SPI__SPI0__DR22_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR22_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR23_SLV
// Data Register 24. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR23_SLV__ACC_T;

#define SPI__SPI0__DR23_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1BCULL)
#define SPI__SPI0__DR23_SLV__NUM  0x1

#define SPI__SPI0__DR23_SLV__DR__SHIFT    0

#define SPI__SPI0__DR23_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR23_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR24_SLV
// Data Register 25. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR24_SLV__ACC_T;

#define SPI__SPI0__DR24_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1C0ULL)
#define SPI__SPI0__DR24_SLV__NUM  0x1

#define SPI__SPI0__DR24_SLV__DR__SHIFT    0

#define SPI__SPI0__DR24_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR24_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR25_SLV
// Data Register 26. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR25_SLV__ACC_T;

#define SPI__SPI0__DR25_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1C4ULL)
#define SPI__SPI0__DR25_SLV__NUM  0x1

#define SPI__SPI0__DR25_SLV__DR__SHIFT    0

#define SPI__SPI0__DR25_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR25_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR26_SLV
// Data Register 27. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR26_SLV__ACC_T;

#define SPI__SPI0__DR26_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1C8ULL)
#define SPI__SPI0__DR26_SLV__NUM  0x1

#define SPI__SPI0__DR26_SLV__DR__SHIFT    0

#define SPI__SPI0__DR26_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR26_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR27_SLV
// Data Register 28. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR27_SLV__ACC_T;

#define SPI__SPI0__DR27_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1CCULL)
#define SPI__SPI0__DR27_SLV__NUM  0x1

#define SPI__SPI0__DR27_SLV__DR__SHIFT    0

#define SPI__SPI0__DR27_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR27_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR28_SLV
// Data Register 29. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR28_SLV__ACC_T;

#define SPI__SPI0__DR28_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1D0ULL)
#define SPI__SPI0__DR28_SLV__NUM  0x1

#define SPI__SPI0__DR28_SLV__DR__SHIFT    0

#define SPI__SPI0__DR28_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR28_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR29_SLV
// Data Register 30. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR29_SLV__ACC_T;

#define SPI__SPI0__DR29_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1D4ULL)
#define SPI__SPI0__DR29_SLV__NUM  0x1

#define SPI__SPI0__DR29_SLV__DR__SHIFT    0

#define SPI__SPI0__DR29_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR29_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR30_SLV
// Data Register 31. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR30_SLV__ACC_T;

#define SPI__SPI0__DR30_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1D8ULL)
#define SPI__SPI0__DR30_SLV__NUM  0x1

#define SPI__SPI0__DR30_SLV__DR__SHIFT    0

#define SPI__SPI0__DR30_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR30_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR31_SLV
// Data Register 32. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR31_SLV__ACC_T;

#define SPI__SPI0__DR31_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1DCULL)
#define SPI__SPI0__DR31_SLV__NUM  0x1

#define SPI__SPI0__DR31_SLV__DR__SHIFT    0

#define SPI__SPI0__DR31_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR31_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR32_SLV
// Data Register 33. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR32_SLV__ACC_T;

#define SPI__SPI0__DR32_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1E0ULL)
#define SPI__SPI0__DR32_SLV__NUM  0x1

#define SPI__SPI0__DR32_SLV__DR__SHIFT    0

#define SPI__SPI0__DR32_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR32_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR33_SLV
// Data Register 34. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR33_SLV__ACC_T;

#define SPI__SPI0__DR33_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1E4ULL)
#define SPI__SPI0__DR33_SLV__NUM  0x1

#define SPI__SPI0__DR33_SLV__DR__SHIFT    0

#define SPI__SPI0__DR33_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR33_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR34_SLV
// Data Register 35. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR34_SLV__ACC_T;

#define SPI__SPI0__DR34_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1E8ULL)
#define SPI__SPI0__DR34_SLV__NUM  0x1

#define SPI__SPI0__DR34_SLV__DR__SHIFT    0

#define SPI__SPI0__DR34_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR34_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR35_SLV
// Data Register 36. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 32;
    };
    unsigned reg;
} SPI__DR35_SLV__ACC_T;

#define SPI__SPI0__DR35_SLV__ADDR (SPI__SPI0__BASE_ADDR + 0x1ECULL)
#define SPI__SPI0__DR35_SLV__NUM  0x1

#define SPI__SPI0__DR35_SLV__DR__SHIFT    0

#define SPI__SPI0__DR35_SLV__DR__MASK    0xffffffff

#define SPI__SPI0__DR35_SLV__DR__POR_VALUE    0x0



#define SPI__SPI1__BASE_ADDR 0xF8405000ULL

///////////////////////////////////////////////////////
// Register: CTRLR0_MST
// This register controls the serial data transfer. It is impossible to write to this register when the DW_apb_ssi is enabled. The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.
///////////////////////////////////////////////////////

#define SPI__SPI1__CTRLR0_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x0ULL)
#define SPI__SPI1__CTRLR0_MST__NUM  0x1

#define SPI__SPI1__CTRLR0_MST__DFS__SHIFT    0
#define SPI__SPI1__CTRLR0_MST__FRF__SHIFT    4
#define SPI__SPI1__CTRLR0_MST__SCPH__SHIFT    6
#define SPI__SPI1__CTRLR0_MST__SCPOL__SHIFT    7
#define SPI__SPI1__CTRLR0_MST__TMOD__SHIFT    8
#define SPI__SPI1__CTRLR0_MST__SLV_OE__SHIFT    10
#define SPI__SPI1__CTRLR0_MST__SRL__SHIFT    11
#define SPI__SPI1__CTRLR0_MST__CFS__SHIFT    12
#define SPI__SPI1__CTRLR0_MST__DFS_32__SHIFT    16
#define SPI__SPI1__CTRLR0_MST__SPI_FRF__SHIFT    21
#define SPI__SPI1__CTRLR0_MST__RESERVED_23__SHIFT    23
#define SPI__SPI1__CTRLR0_MST__SSTE__SHIFT    24
#define SPI__SPI1__CTRLR0_MST__SECONV__SHIFT    25
#define SPI__SPI1__CTRLR0_MST__RESERVED_31_26__SHIFT    26

#define SPI__SPI1__CTRLR0_MST__DFS__MASK    0x0000000f
#define SPI__SPI1__CTRLR0_MST__FRF__MASK    0x00000030
#define SPI__SPI1__CTRLR0_MST__SCPH__MASK    0x00000040
#define SPI__SPI1__CTRLR0_MST__SCPOL__MASK    0x00000080
#define SPI__SPI1__CTRLR0_MST__TMOD__MASK    0x00000300
#define SPI__SPI1__CTRLR0_MST__SLV_OE__MASK    0x00000400
#define SPI__SPI1__CTRLR0_MST__SRL__MASK    0x00000800
#define SPI__SPI1__CTRLR0_MST__CFS__MASK    0x0000f000
#define SPI__SPI1__CTRLR0_MST__DFS_32__MASK    0x001f0000
#define SPI__SPI1__CTRLR0_MST__SPI_FRF__MASK    0x00600000
#define SPI__SPI1__CTRLR0_MST__RESERVED_23__MASK    0x00800000
#define SPI__SPI1__CTRLR0_MST__SSTE__MASK    0x01000000
#define SPI__SPI1__CTRLR0_MST__SECONV__MASK    0x02000000
#define SPI__SPI1__CTRLR0_MST__RESERVED_31_26__MASK    0xfc000000

#define SPI__SPI1__CTRLR0_MST__DFS__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__FRF__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__SCPH__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__SCPOL__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__TMOD__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__SLV_OE__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__SRL__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__CFS__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__DFS_32__POR_VALUE    0x7
#define SPI__SPI1__CTRLR0_MST__SPI_FRF__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__RESERVED_23__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__SSTE__POR_VALUE    0x1
#define SPI__SPI1__CTRLR0_MST__SECONV__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_MST__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTRLR1_MST
// Control register 1 controls the end of serial transfers when in receive-only mode. It is impossible to write to this register when the DW_apb_ssi is enabled
///////////////////////////////////////////////////////

#define SPI__SPI1__CTRLR1_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x4ULL)
#define SPI__SPI1__CTRLR1_MST__NUM  0x1

#define SPI__SPI1__CTRLR1_MST__NDF__SHIFT    0
#define SPI__SPI1__CTRLR1_MST__RESERVED_31_16__SHIFT    16

#define SPI__SPI1__CTRLR1_MST__NDF__MASK    0x0000ffff
#define SPI__SPI1__CTRLR1_MST__RESERVED_31_16__MASK    0xffff0000

#define SPI__SPI1__CTRLR1_MST__NDF__POR_VALUE    0x0
#define SPI__SPI1__CTRLR1_MST__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SSIENR_MST
// This register enables and disables the DW_apb_ssi
///////////////////////////////////////////////////////

#define SPI__SPI1__SSIENR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x8ULL)
#define SPI__SPI1__SSIENR_MST__NUM  0x1

#define SPI__SPI1__SSIENR_MST__SSI_EN__SHIFT    0
#define SPI__SPI1__SSIENR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__SSIENR_MST__SSI_EN__MASK    0x00000001
#define SPI__SPI1__SSIENR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__SSIENR_MST__SSI_EN__POR_VALUE    0x0
#define SPI__SPI1__SSIENR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MWCR_MST
// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DW_apb_ssi is enabled
///////////////////////////////////////////////////////

#define SPI__SPI1__MWCR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xCULL)
#define SPI__SPI1__MWCR_MST__NUM  0x1

#define SPI__SPI1__MWCR_MST__MWMOD__SHIFT    0
#define SPI__SPI1__MWCR_MST__MDD__SHIFT    1
#define SPI__SPI1__MWCR_MST__MHS__SHIFT    2
#define SPI__SPI1__MWCR_MST__RESERVED_31_3__SHIFT    3

#define SPI__SPI1__MWCR_MST__MWMOD__MASK    0x00000001
#define SPI__SPI1__MWCR_MST__MDD__MASK    0x00000002
#define SPI__SPI1__MWCR_MST__MHS__MASK    0x00000004
#define SPI__SPI1__MWCR_MST__RESERVED_31_3__MASK    0xfffffff8

#define SPI__SPI1__MWCR_MST__MWMOD__POR_VALUE    0x0
#define SPI__SPI1__MWCR_MST__MDD__POR_VALUE    0x0
#define SPI__SPI1__MWCR_MST__MHS__POR_VALUE    0x0
#define SPI__SPI1__MWCR_MST__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SER_MST
// The register enables the individual slave select output lines from the DW_apb_ssi master. Register bits can be set or cleared when SSI_EN=0
///////////////////////////////////////////////////////

#define SPI__SPI1__SER_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x10ULL)
#define SPI__SPI1__SER_MST__NUM  0x1

#define SPI__SPI1__SER_MST__SER__SHIFT    0
#define SPI__SPI1__SER_MST__RESERVED_31_3__SHIFT    3

#define SPI__SPI1__SER_MST__SER__MASK    0x00000007
#define SPI__SPI1__SER_MST__RESERVED_31_3__MASK    0xfffffff8

#define SPI__SPI1__SER_MST__SER__POR_VALUE    0x0
#define SPI__SPI1__SER_MST__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: BAUDR_MST
// The register derives the frequency of the serial clock that regulates the data transfer. The 16-bit field in this register defines the ssi_clk divider value. It is impossible to write to this register when the DW_apb_ssi is enabled.
///////////////////////////////////////////////////////

#define SPI__SPI1__BAUDR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x14ULL)
#define SPI__SPI1__BAUDR_MST__NUM  0x1

#define SPI__SPI1__BAUDR_MST__RESERVED_0__SHIFT    0
#define SPI__SPI1__BAUDR_MST__SCKDV__SHIFT    1
#define SPI__SPI1__BAUDR_MST__RESERVED_31_16__SHIFT    16

#define SPI__SPI1__BAUDR_MST__RESERVED_0__MASK    0x00000001
#define SPI__SPI1__BAUDR_MST__SCKDV__MASK    0x0000fffe
#define SPI__SPI1__BAUDR_MST__RESERVED_31_16__MASK    0xffff0000

#define SPI__SPI1__BAUDR_MST__RESERVED_0__POR_VALUE    0x0
#define SPI__SPI1__BAUDR_MST__SCKDV__POR_VALUE    0x0
#define SPI__SPI1__BAUDR_MST__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFTLR_MST
// This register controls the threshold value for the transmit FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__TXFTLR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x18ULL)
#define SPI__SPI1__TXFTLR_MST__NUM  0x1

#define SPI__SPI1__TXFTLR_MST__TFT__SHIFT    0
#define SPI__SPI1__TXFTLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__TXFTLR_MST__TFT__MASK    0x000000ff
#define SPI__SPI1__TXFTLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__TXFTLR_MST__TFT__POR_VALUE    0x0
#define SPI__SPI1__TXFTLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFTLR_MST
// This register controls the threshold value for the receive FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__RXFTLR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x1CULL)
#define SPI__SPI1__RXFTLR_MST__NUM  0x1

#define SPI__SPI1__RXFTLR_MST__RFT__SHIFT    0
#define SPI__SPI1__RXFTLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__RXFTLR_MST__RFT__MASK    0x000000ff
#define SPI__SPI1__RXFTLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__RXFTLR_MST__RFT__POR_VALUE    0x0
#define SPI__SPI1__RXFTLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFLR_MST
// This register contains the number of valid data entries in the transmit FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__TXFLR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x20ULL)
#define SPI__SPI1__TXFLR_MST__NUM  0x1

#define SPI__SPI1__TXFLR_MST__TXTFL__SHIFT    0
#define SPI__SPI1__TXFLR_MST__RESERVED_31_9__SHIFT    9

#define SPI__SPI1__TXFLR_MST__TXTFL__MASK    0x000001ff
#define SPI__SPI1__TXFLR_MST__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI1__TXFLR_MST__TXTFL__POR_VALUE    0x0
#define SPI__SPI1__TXFLR_MST__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFLR_MST
// This register contains the number of valid data entries in the receive FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__RXFLR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x24ULL)
#define SPI__SPI1__RXFLR_MST__NUM  0x1

#define SPI__SPI1__RXFLR_MST__RXTFL__SHIFT    0
#define SPI__SPI1__RXFLR_MST__RESERVED_31_9__SHIFT    9

#define SPI__SPI1__RXFLR_MST__RXTFL__MASK    0x000001ff
#define SPI__SPI1__RXFLR_MST__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI1__RXFLR_MST__RXTFL__POR_VALUE    0x0
#define SPI__SPI1__RXFLR_MST__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SR_MST
// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.
///////////////////////////////////////////////////////

#define SPI__SPI1__SR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x28ULL)
#define SPI__SPI1__SR_MST__NUM  0x1

#define SPI__SPI1__SR_MST__BUSY__SHIFT    0
#define SPI__SPI1__SR_MST__TFNF__SHIFT    1
#define SPI__SPI1__SR_MST__TFE__SHIFT    2
#define SPI__SPI1__SR_MST__RFNE__SHIFT    3
#define SPI__SPI1__SR_MST__RFF__SHIFT    4
#define SPI__SPI1__SR_MST__RESERVED_5__SHIFT    5
#define SPI__SPI1__SR_MST__DCOL__SHIFT    6
#define SPI__SPI1__SR_MST__RESERVED_31_7__SHIFT    7

#define SPI__SPI1__SR_MST__BUSY__MASK    0x00000001
#define SPI__SPI1__SR_MST__TFNF__MASK    0x00000002
#define SPI__SPI1__SR_MST__TFE__MASK    0x00000004
#define SPI__SPI1__SR_MST__RFNE__MASK    0x00000008
#define SPI__SPI1__SR_MST__RFF__MASK    0x00000010
#define SPI__SPI1__SR_MST__RESERVED_5__MASK    0x00000020
#define SPI__SPI1__SR_MST__DCOL__MASK    0x00000040
#define SPI__SPI1__SR_MST__RESERVED_31_7__MASK    0xffffff80

#define SPI__SPI1__SR_MST__BUSY__POR_VALUE    0x0
#define SPI__SPI1__SR_MST__TFNF__POR_VALUE    0x1
#define SPI__SPI1__SR_MST__TFE__POR_VALUE    0x1
#define SPI__SPI1__SR_MST__RFNE__POR_VALUE    0x0
#define SPI__SPI1__SR_MST__RFF__POR_VALUE    0x0
#define SPI__SPI1__SR_MST__RESERVED_5__POR_VALUE    0x0
#define SPI__SPI1__SR_MST__DCOL__POR_VALUE    0x0
#define SPI__SPI1__SR_MST__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IMR_MST
// This read/write reigster masks or enables all interrupts generated by the DW_apb_ssi
///////////////////////////////////////////////////////

#define SPI__SPI1__IMR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x2CULL)
#define SPI__SPI1__IMR_MST__NUM  0x1

#define SPI__SPI1__IMR_MST__TXEIM__SHIFT    0
#define SPI__SPI1__IMR_MST__TXOIM__SHIFT    1
#define SPI__SPI1__IMR_MST__RXUIM__SHIFT    2
#define SPI__SPI1__IMR_MST__RXOIM__SHIFT    3
#define SPI__SPI1__IMR_MST__RXFIM__SHIFT    4
#define SPI__SPI1__IMR_MST__MSTIM__SHIFT    5
#define SPI__SPI1__IMR_MST__RESERVED_31_6__SHIFT    6

#define SPI__SPI1__IMR_MST__TXEIM__MASK    0x00000001
#define SPI__SPI1__IMR_MST__TXOIM__MASK    0x00000002
#define SPI__SPI1__IMR_MST__RXUIM__MASK    0x00000004
#define SPI__SPI1__IMR_MST__RXOIM__MASK    0x00000008
#define SPI__SPI1__IMR_MST__RXFIM__MASK    0x00000010
#define SPI__SPI1__IMR_MST__MSTIM__MASK    0x00000020
#define SPI__SPI1__IMR_MST__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI1__IMR_MST__TXEIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_MST__TXOIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_MST__RXUIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_MST__RXOIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_MST__RXFIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_MST__MSTIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_MST__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ISR_MST
// This register reports the status of the DW_apb_ssi interrupts after they have been masked.
///////////////////////////////////////////////////////

#define SPI__SPI1__ISR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x30ULL)
#define SPI__SPI1__ISR_MST__NUM  0x1

#define SPI__SPI1__ISR_MST__TXEIS__SHIFT    0
#define SPI__SPI1__ISR_MST__TXOIS__SHIFT    1
#define SPI__SPI1__ISR_MST__RXUIS__SHIFT    2
#define SPI__SPI1__ISR_MST__RXOIS__SHIFT    3
#define SPI__SPI1__ISR_MST__RXFIS__SHIFT    4
#define SPI__SPI1__ISR_MST__MSTIS__SHIFT    5
#define SPI__SPI1__ISR_MST__RESERVED_31_6__SHIFT    6

#define SPI__SPI1__ISR_MST__TXEIS__MASK    0x00000001
#define SPI__SPI1__ISR_MST__TXOIS__MASK    0x00000002
#define SPI__SPI1__ISR_MST__RXUIS__MASK    0x00000004
#define SPI__SPI1__ISR_MST__RXOIS__MASK    0x00000008
#define SPI__SPI1__ISR_MST__RXFIS__MASK    0x00000010
#define SPI__SPI1__ISR_MST__MSTIS__MASK    0x00000020
#define SPI__SPI1__ISR_MST__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI1__ISR_MST__TXEIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_MST__TXOIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_MST__RXUIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_MST__RXOIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_MST__RXFIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_MST__MSTIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_MST__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RISR_MST
// This read-only register reports the status of the DW_apb_ssi interrupts prior to masking.
///////////////////////////////////////////////////////

#define SPI__SPI1__RISR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x34ULL)
#define SPI__SPI1__RISR_MST__NUM  0x1

#define SPI__SPI1__RISR_MST__TXEIR__SHIFT    0
#define SPI__SPI1__RISR_MST__TXOIR__SHIFT    1
#define SPI__SPI1__RISR_MST__RXUIR__SHIFT    2
#define SPI__SPI1__RISR_MST__RXOIR__SHIFT    3
#define SPI__SPI1__RISR_MST__RXFIR__SHIFT    4
#define SPI__SPI1__RISR_MST__MSTIR__SHIFT    5
#define SPI__SPI1__RISR_MST__RESERVED_31_6__SHIFT    6

#define SPI__SPI1__RISR_MST__TXEIR__MASK    0x00000001
#define SPI__SPI1__RISR_MST__TXOIR__MASK    0x00000002
#define SPI__SPI1__RISR_MST__RXUIR__MASK    0x00000004
#define SPI__SPI1__RISR_MST__RXOIR__MASK    0x00000008
#define SPI__SPI1__RISR_MST__RXFIR__MASK    0x00000010
#define SPI__SPI1__RISR_MST__MSTIR__MASK    0x00000020
#define SPI__SPI1__RISR_MST__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI1__RISR_MST__TXEIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_MST__TXOIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_MST__RXUIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_MST__RXOIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_MST__RXFIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_MST__MSTIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_MST__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXOICR_MST
// Transmit FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__TXOICR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x38ULL)
#define SPI__SPI1__TXOICR_MST__NUM  0x1

#define SPI__SPI1__TXOICR_MST__TXOICR__SHIFT    0
#define SPI__SPI1__TXOICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__TXOICR_MST__TXOICR__MASK    0x00000001
#define SPI__SPI1__TXOICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__TXOICR_MST__TXOICR__POR_VALUE    0x0
#define SPI__SPI1__TXOICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXOICR_MST
// Receive FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__RXOICR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x3CULL)
#define SPI__SPI1__RXOICR_MST__NUM  0x1

#define SPI__SPI1__RXOICR_MST__RXOICR__SHIFT    0
#define SPI__SPI1__RXOICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__RXOICR_MST__RXOICR__MASK    0x00000001
#define SPI__SPI1__RXOICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__RXOICR_MST__RXOICR__POR_VALUE    0x0
#define SPI__SPI1__RXOICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXUICR_MST
// Receive FIFO Underflow Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__RXUICR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x40ULL)
#define SPI__SPI1__RXUICR_MST__NUM  0x1

#define SPI__SPI1__RXUICR_MST__RXUICR__SHIFT    0
#define SPI__SPI1__RXUICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__RXUICR_MST__RXUICR__MASK    0x00000001
#define SPI__SPI1__RXUICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__RXUICR_MST__RXUICR__POR_VALUE    0x0
#define SPI__SPI1__RXUICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSTICR_MST
// Multi-Master Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__MSTICR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x44ULL)
#define SPI__SPI1__MSTICR_MST__NUM  0x1

#define SPI__SPI1__MSTICR_MST__MSTICR__SHIFT    0
#define SPI__SPI1__MSTICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__MSTICR_MST__MSTICR__MASK    0x00000001
#define SPI__SPI1__MSTICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__MSTICR_MST__MSTICR__POR_VALUE    0x0
#define SPI__SPI1__MSTICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ICR_MST
// Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__ICR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x48ULL)
#define SPI__SPI1__ICR_MST__NUM  0x1

#define SPI__SPI1__ICR_MST__ICR__SHIFT    0
#define SPI__SPI1__ICR_MST__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__ICR_MST__ICR__MASK    0x00000001
#define SPI__SPI1__ICR_MST__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__ICR_MST__ICR__POR_VALUE    0x0
#define SPI__SPI1__ICR_MST__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMACR_MST
// The register is used to enable the DMA Controller interface operation.
///////////////////////////////////////////////////////

#define SPI__SPI1__DMACR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x4CULL)
#define SPI__SPI1__DMACR_MST__NUM  0x1

#define SPI__SPI1__DMACR_MST__RDMAE__SHIFT    0
#define SPI__SPI1__DMACR_MST__TDMAE__SHIFT    1
#define SPI__SPI1__DMACR_MST__RESERVED_31_2__SHIFT    2

#define SPI__SPI1__DMACR_MST__RDMAE__MASK    0x00000001
#define SPI__SPI1__DMACR_MST__TDMAE__MASK    0x00000002
#define SPI__SPI1__DMACR_MST__RESERVED_31_2__MASK    0xfffffffc

#define SPI__SPI1__DMACR_MST__RDMAE__POR_VALUE    0x0
#define SPI__SPI1__DMACR_MST__TDMAE__POR_VALUE    0x0
#define SPI__SPI1__DMACR_MST__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMATDLR_MST
// DMA Transmit Data Level
///////////////////////////////////////////////////////

#define SPI__SPI1__DMATDLR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x50ULL)
#define SPI__SPI1__DMATDLR_MST__NUM  0x1

#define SPI__SPI1__DMATDLR_MST__DMATDL__SHIFT    0
#define SPI__SPI1__DMATDLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__DMATDLR_MST__DMATDL__MASK    0x000000ff
#define SPI__SPI1__DMATDLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__DMATDLR_MST__DMATDL__POR_VALUE    0x0
#define SPI__SPI1__DMATDLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMARDLR_MST
// DMA Receive Data Level
///////////////////////////////////////////////////////

#define SPI__SPI1__DMARDLR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x54ULL)
#define SPI__SPI1__DMARDLR_MST__NUM  0x1

#define SPI__SPI1__DMARDLR_MST__DMARDL__SHIFT    0
#define SPI__SPI1__DMARDLR_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__DMARDLR_MST__DMARDL__MASK    0x000000ff
#define SPI__SPI1__DMARDLR_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__DMARDLR_MST__DMARDL__POR_VALUE    0x0
#define SPI__SPI1__DMARDLR_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IDR_MST
// This register contains the peripherals identification code
///////////////////////////////////////////////////////

#define SPI__SPI1__IDR_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x58ULL)
#define SPI__SPI1__IDR_MST__NUM  0x1

#define SPI__SPI1__IDR_MST__IDCODE__SHIFT    0

#define SPI__SPI1__IDR_MST__IDCODE__MASK    0xffffffff

#define SPI__SPI1__IDR_MST__IDCODE__POR_VALUE    0x000a9000


///////////////////////////////////////////////////////
// Register: SSI_VERSION_ID_MST
// This read-only register stores the specific DW_apb_ssi component version.
///////////////////////////////////////////////////////

#define SPI__SPI1__SSI_VERSION_ID_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x5CULL)
#define SPI__SPI1__SSI_VERSION_ID_MST__NUM  0x1

#define SPI__SPI1__SSI_VERSION_ID_MST__SSI_COMP_VERSION__SHIFT    0

#define SPI__SPI1__SSI_VERSION_ID_MST__SSI_COMP_VERSION__MASK    0xffffffff

#define SPI__SPI1__SSI_VERSION_ID_MST__SSI_COMP_VERSION__POR_VALUE    0x3430332a


///////////////////////////////////////////////////////
// Register: DR0_MST
// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR0_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x60ULL)
#define SPI__SPI1__DR0_MST__NUM  0x1

#define SPI__SPI1__DR0_MST__DR__SHIFT    0

#define SPI__SPI1__DR0_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR0_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR1_MST
// Data Register 2. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR1_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x64ULL)
#define SPI__SPI1__DR1_MST__NUM  0x1

#define SPI__SPI1__DR1_MST__DR__SHIFT    0

#define SPI__SPI1__DR1_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR1_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR2_MST
// Data Register 3. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR2_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x68ULL)
#define SPI__SPI1__DR2_MST__NUM  0x1

#define SPI__SPI1__DR2_MST__DR__SHIFT    0

#define SPI__SPI1__DR2_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR2_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR3_MST
// Data Register 4. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR3_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x6CULL)
#define SPI__SPI1__DR3_MST__NUM  0x1

#define SPI__SPI1__DR3_MST__DR__SHIFT    0

#define SPI__SPI1__DR3_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR3_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR4_MST
// Data Register 5. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR4_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x70ULL)
#define SPI__SPI1__DR4_MST__NUM  0x1

#define SPI__SPI1__DR4_MST__DR__SHIFT    0

#define SPI__SPI1__DR4_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR4_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR5_MST
// Data Register 6. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR5_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x74ULL)
#define SPI__SPI1__DR5_MST__NUM  0x1

#define SPI__SPI1__DR5_MST__DR__SHIFT    0

#define SPI__SPI1__DR5_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR5_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR6_MST
// Data Register 7. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR6_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x78ULL)
#define SPI__SPI1__DR6_MST__NUM  0x1

#define SPI__SPI1__DR6_MST__DR__SHIFT    0

#define SPI__SPI1__DR6_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR6_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR7_MST
// Data Register 8. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR7_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x7CULL)
#define SPI__SPI1__DR7_MST__NUM  0x1

#define SPI__SPI1__DR7_MST__DR__SHIFT    0

#define SPI__SPI1__DR7_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR7_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR8_MST
// Data Register 9. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR8_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x80ULL)
#define SPI__SPI1__DR8_MST__NUM  0x1

#define SPI__SPI1__DR8_MST__DR__SHIFT    0

#define SPI__SPI1__DR8_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR8_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR9_MST
// Data Register 10. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR9_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x84ULL)
#define SPI__SPI1__DR9_MST__NUM  0x1

#define SPI__SPI1__DR9_MST__DR__SHIFT    0

#define SPI__SPI1__DR9_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR9_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR10_MST
// Data Register 11. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR10_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x88ULL)
#define SPI__SPI1__DR10_MST__NUM  0x1

#define SPI__SPI1__DR10_MST__DR__SHIFT    0

#define SPI__SPI1__DR10_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR10_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR11_MST
// Data Register 12. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR11_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x8CULL)
#define SPI__SPI1__DR11_MST__NUM  0x1

#define SPI__SPI1__DR11_MST__DR__SHIFT    0

#define SPI__SPI1__DR11_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR11_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR12_MST
// Data Register 13. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR12_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x90ULL)
#define SPI__SPI1__DR12_MST__NUM  0x1

#define SPI__SPI1__DR12_MST__DR__SHIFT    0

#define SPI__SPI1__DR12_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR12_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR13_MST
// Data Register 14. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR13_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x94ULL)
#define SPI__SPI1__DR13_MST__NUM  0x1

#define SPI__SPI1__DR13_MST__DR__SHIFT    0

#define SPI__SPI1__DR13_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR13_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR14_MST
// Data Register 15. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR14_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x98ULL)
#define SPI__SPI1__DR14_MST__NUM  0x1

#define SPI__SPI1__DR14_MST__DR__SHIFT    0

#define SPI__SPI1__DR14_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR14_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR15_MST
// Data Register 16. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR15_MST__ADDR (SPI__SPI1__BASE_ADDR + 0x9CULL)
#define SPI__SPI1__DR15_MST__NUM  0x1

#define SPI__SPI1__DR15_MST__DR__SHIFT    0

#define SPI__SPI1__DR15_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR15_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR16_MST
// Data Register 17. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR16_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xA0ULL)
#define SPI__SPI1__DR16_MST__NUM  0x1

#define SPI__SPI1__DR16_MST__DR__SHIFT    0

#define SPI__SPI1__DR16_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR16_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR17_MST
// Data Register 18. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR17_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xA4ULL)
#define SPI__SPI1__DR17_MST__NUM  0x1

#define SPI__SPI1__DR17_MST__DR__SHIFT    0

#define SPI__SPI1__DR17_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR17_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR18_MST
// Data Register 19. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR18_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xA8ULL)
#define SPI__SPI1__DR18_MST__NUM  0x1

#define SPI__SPI1__DR18_MST__DR__SHIFT    0

#define SPI__SPI1__DR18_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR18_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR19_MST
// Data Register 20. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR19_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xACULL)
#define SPI__SPI1__DR19_MST__NUM  0x1

#define SPI__SPI1__DR19_MST__DR__SHIFT    0

#define SPI__SPI1__DR19_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR19_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR20_MST
// Data Register 21. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR20_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xB0ULL)
#define SPI__SPI1__DR20_MST__NUM  0x1

#define SPI__SPI1__DR20_MST__DR__SHIFT    0

#define SPI__SPI1__DR20_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR20_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR21_MST
// Data Register 22. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR21_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xB4ULL)
#define SPI__SPI1__DR21_MST__NUM  0x1

#define SPI__SPI1__DR21_MST__DR__SHIFT    0

#define SPI__SPI1__DR21_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR21_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR22_MST
// Data Register 23. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR22_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xB8ULL)
#define SPI__SPI1__DR22_MST__NUM  0x1

#define SPI__SPI1__DR22_MST__DR__SHIFT    0

#define SPI__SPI1__DR22_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR22_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR23_MST
// Data Register 24. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR23_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xBCULL)
#define SPI__SPI1__DR23_MST__NUM  0x1

#define SPI__SPI1__DR23_MST__DR__SHIFT    0

#define SPI__SPI1__DR23_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR23_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR24_MST
// Data Register 25. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR24_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xC0ULL)
#define SPI__SPI1__DR24_MST__NUM  0x1

#define SPI__SPI1__DR24_MST__DR__SHIFT    0

#define SPI__SPI1__DR24_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR24_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR25_MST
// Data Register 26. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR25_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xC4ULL)
#define SPI__SPI1__DR25_MST__NUM  0x1

#define SPI__SPI1__DR25_MST__DR__SHIFT    0

#define SPI__SPI1__DR25_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR25_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR26_MST
// Data Register 27. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR26_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xC8ULL)
#define SPI__SPI1__DR26_MST__NUM  0x1

#define SPI__SPI1__DR26_MST__DR__SHIFT    0

#define SPI__SPI1__DR26_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR26_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR27_MST
// Data Register 28. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR27_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xCCULL)
#define SPI__SPI1__DR27_MST__NUM  0x1

#define SPI__SPI1__DR27_MST__DR__SHIFT    0

#define SPI__SPI1__DR27_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR27_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR28_MST
// Data Register 29. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR28_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xD0ULL)
#define SPI__SPI1__DR28_MST__NUM  0x1

#define SPI__SPI1__DR28_MST__DR__SHIFT    0

#define SPI__SPI1__DR28_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR28_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR29_MST
// Data Register 30. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR29_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xD4ULL)
#define SPI__SPI1__DR29_MST__NUM  0x1

#define SPI__SPI1__DR29_MST__DR__SHIFT    0

#define SPI__SPI1__DR29_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR29_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR30_MST
// Data Register 31. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR30_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xD8ULL)
#define SPI__SPI1__DR30_MST__NUM  0x1

#define SPI__SPI1__DR30_MST__DR__SHIFT    0

#define SPI__SPI1__DR30_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR30_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR31_MST
// Data Register 32. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR31_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xDCULL)
#define SPI__SPI1__DR31_MST__NUM  0x1

#define SPI__SPI1__DR31_MST__DR__SHIFT    0

#define SPI__SPI1__DR31_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR31_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR32_MST
// Data Register 33. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR32_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xE0ULL)
#define SPI__SPI1__DR32_MST__NUM  0x1

#define SPI__SPI1__DR32_MST__DR__SHIFT    0

#define SPI__SPI1__DR32_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR32_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR33_MST
// Data Register 34. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR33_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xE4ULL)
#define SPI__SPI1__DR33_MST__NUM  0x1

#define SPI__SPI1__DR33_MST__DR__SHIFT    0

#define SPI__SPI1__DR33_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR33_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR34_MST
// Data Register 35. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR34_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xE8ULL)
#define SPI__SPI1__DR34_MST__NUM  0x1

#define SPI__SPI1__DR34_MST__DR__SHIFT    0

#define SPI__SPI1__DR34_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR34_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR35_MST
// Data Register 36. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR35_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xECULL)
#define SPI__SPI1__DR35_MST__NUM  0x1

#define SPI__SPI1__DR35_MST__DR__SHIFT    0

#define SPI__SPI1__DR35_MST__DR__MASK    0xffffffff

#define SPI__SPI1__DR35_MST__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RX_SAMPLE_DLY_MST
// This register control the number of ssi_clk cycles that are delayed (from the default sample time) before the actual sample of the rxd input occurs.
///////////////////////////////////////////////////////

#define SPI__SPI1__RX_SAMPLE_DLY_MST__ADDR (SPI__SPI1__BASE_ADDR + 0xF0ULL)
#define SPI__SPI1__RX_SAMPLE_DLY_MST__NUM  0x1

#define SPI__SPI1__RX_SAMPLE_DLY_MST__RSD__SHIFT    0
#define SPI__SPI1__RX_SAMPLE_DLY_MST__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__RX_SAMPLE_DLY_MST__RSD__MASK    0x000000ff
#define SPI__SPI1__RX_SAMPLE_DLY_MST__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__RX_SAMPLE_DLY_MST__RSD__POR_VALUE    0x0
#define SPI__SPI1__RX_SAMPLE_DLY_MST__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CTRLR0_SLV
// This register controls the serial data transfer. It is impossible to write to this register when the DW_apb_ssi is enabled. The DW_apb_ssi is enabled and disabled by writing to the SSIENR register.
///////////////////////////////////////////////////////

#define SPI__SPI1__CTRLR0_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x100ULL)
#define SPI__SPI1__CTRLR0_SLV__NUM  0x1

#define SPI__SPI1__CTRLR0_SLV__DFS__SHIFT    0
#define SPI__SPI1__CTRLR0_SLV__FRF__SHIFT    4
#define SPI__SPI1__CTRLR0_SLV__SCPH__SHIFT    6
#define SPI__SPI1__CTRLR0_SLV__SCPOL__SHIFT    7
#define SPI__SPI1__CTRLR0_SLV__TMOD__SHIFT    8
#define SPI__SPI1__CTRLR0_SLV__SLV_OE__SHIFT    10
#define SPI__SPI1__CTRLR0_SLV__SRL__SHIFT    11
#define SPI__SPI1__CTRLR0_SLV__CFS__SHIFT    12
#define SPI__SPI1__CTRLR0_SLV__DFS_32__SHIFT    16
#define SPI__SPI1__CTRLR0_SLV__SPI_FRF__SHIFT    21
#define SPI__SPI1__CTRLR0_SLV__RESERVED_23__SHIFT    23
#define SPI__SPI1__CTRLR0_SLV__SSTE__SHIFT    24
#define SPI__SPI1__CTRLR0_SLV__RESERVED_31_25__SHIFT    25

#define SPI__SPI1__CTRLR0_SLV__DFS__MASK    0x0000000f
#define SPI__SPI1__CTRLR0_SLV__FRF__MASK    0x00000030
#define SPI__SPI1__CTRLR0_SLV__SCPH__MASK    0x00000040
#define SPI__SPI1__CTRLR0_SLV__SCPOL__MASK    0x00000080
#define SPI__SPI1__CTRLR0_SLV__TMOD__MASK    0x00000300
#define SPI__SPI1__CTRLR0_SLV__SLV_OE__MASK    0x00000400
#define SPI__SPI1__CTRLR0_SLV__SRL__MASK    0x00000800
#define SPI__SPI1__CTRLR0_SLV__CFS__MASK    0x0000f000
#define SPI__SPI1__CTRLR0_SLV__DFS_32__MASK    0x001f0000
#define SPI__SPI1__CTRLR0_SLV__SPI_FRF__MASK    0x00600000
#define SPI__SPI1__CTRLR0_SLV__RESERVED_23__MASK    0x00800000
#define SPI__SPI1__CTRLR0_SLV__SSTE__MASK    0x01000000
#define SPI__SPI1__CTRLR0_SLV__RESERVED_31_25__MASK    0xfe000000

#define SPI__SPI1__CTRLR0_SLV__DFS__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__FRF__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__SCPH__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__SCPOL__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__TMOD__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__SLV_OE__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__SRL__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__CFS__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__DFS_32__POR_VALUE    0x7
#define SPI__SPI1__CTRLR0_SLV__SPI_FRF__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__RESERVED_23__POR_VALUE    0x0
#define SPI__SPI1__CTRLR0_SLV__SSTE__POR_VALUE    0x1
#define SPI__SPI1__CTRLR0_SLV__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SSIENR_SLV
// This register enables and disables the DW_apb_ssi
///////////////////////////////////////////////////////

#define SPI__SPI1__SSIENR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x108ULL)
#define SPI__SPI1__SSIENR_SLV__NUM  0x1

#define SPI__SPI1__SSIENR_SLV__SSI_EN__SHIFT    0
#define SPI__SPI1__SSIENR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__SSIENR_SLV__SSI_EN__MASK    0x00000001
#define SPI__SPI1__SSIENR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__SSIENR_SLV__SSI_EN__POR_VALUE    0x0
#define SPI__SPI1__SSIENR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MWCR_SLV
// This register controls the direction of the data word for the half-duplex Microwire serial protocol. It is impossible to write to this register when the DW_apb_ssi is enabled
///////////////////////////////////////////////////////

#define SPI__SPI1__MWCR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x10CULL)
#define SPI__SPI1__MWCR_SLV__NUM  0x1

#define SPI__SPI1__MWCR_SLV__MWMOD__SHIFT    0
#define SPI__SPI1__MWCR_SLV__MDD__SHIFT    1
#define SPI__SPI1__MWCR_SLV__MHS__SHIFT    2
#define SPI__SPI1__MWCR_SLV__RESERVED_31_3__SHIFT    3

#define SPI__SPI1__MWCR_SLV__MWMOD__MASK    0x00000001
#define SPI__SPI1__MWCR_SLV__MDD__MASK    0x00000002
#define SPI__SPI1__MWCR_SLV__MHS__MASK    0x00000004
#define SPI__SPI1__MWCR_SLV__RESERVED_31_3__MASK    0xfffffff8

#define SPI__SPI1__MWCR_SLV__MWMOD__POR_VALUE    0x0
#define SPI__SPI1__MWCR_SLV__MDD__POR_VALUE    0x0
#define SPI__SPI1__MWCR_SLV__MHS__POR_VALUE    0x0
#define SPI__SPI1__MWCR_SLV__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFTLR_SLV
// This register controls the threshold value for the transmit FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__TXFTLR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x118ULL)
#define SPI__SPI1__TXFTLR_SLV__NUM  0x1

#define SPI__SPI1__TXFTLR_SLV__TFT__SHIFT    0
#define SPI__SPI1__TXFTLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__TXFTLR_SLV__TFT__MASK    0x000000ff
#define SPI__SPI1__TXFTLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__TXFTLR_SLV__TFT__POR_VALUE    0x0
#define SPI__SPI1__TXFTLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFTLR_SLV
// This register controls the threshold value for the receive FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__RXFTLR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x11CULL)
#define SPI__SPI1__RXFTLR_SLV__NUM  0x1

#define SPI__SPI1__RXFTLR_SLV__RFT__SHIFT    0
#define SPI__SPI1__RXFTLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__RXFTLR_SLV__RFT__MASK    0x000000ff
#define SPI__SPI1__RXFTLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__RXFTLR_SLV__RFT__POR_VALUE    0x0
#define SPI__SPI1__RXFTLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXFLR_SLV
// This register contains the number of valid data entries in the transmit FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__TXFLR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x120ULL)
#define SPI__SPI1__TXFLR_SLV__NUM  0x1

#define SPI__SPI1__TXFLR_SLV__TXTFL__SHIFT    0
#define SPI__SPI1__TXFLR_SLV__RESERVED_31_9__SHIFT    9

#define SPI__SPI1__TXFLR_SLV__TXTFL__MASK    0x000001ff
#define SPI__SPI1__TXFLR_SLV__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI1__TXFLR_SLV__TXTFL__POR_VALUE    0x0
#define SPI__SPI1__TXFLR_SLV__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXFLR_SLV
// This register contains the number of valid data entries in the receive FIFO memory. 
///////////////////////////////////////////////////////

#define SPI__SPI1__RXFLR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x124ULL)
#define SPI__SPI1__RXFLR_SLV__NUM  0x1

#define SPI__SPI1__RXFLR_SLV__RXTFL__SHIFT    0
#define SPI__SPI1__RXFLR_SLV__RESERVED_31_9__SHIFT    9

#define SPI__SPI1__RXFLR_SLV__RXTFL__MASK    0x000001ff
#define SPI__SPI1__RXFLR_SLV__RESERVED_31_9__MASK    0xfffffe00

#define SPI__SPI1__RXFLR_SLV__RXTFL__POR_VALUE    0x0
#define SPI__SPI1__RXFLR_SLV__RESERVED_31_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SR_SLV
// This is a read-only register used to indicate the current transfer status, FIFO status, and any transmission/reception errors that may have occurred.
///////////////////////////////////////////////////////

#define SPI__SPI1__SR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x128ULL)
#define SPI__SPI1__SR_SLV__NUM  0x1

#define SPI__SPI1__SR_SLV__BUSY__SHIFT    0
#define SPI__SPI1__SR_SLV__TFNF__SHIFT    1
#define SPI__SPI1__SR_SLV__TFE__SHIFT    2
#define SPI__SPI1__SR_SLV__RFNE__SHIFT    3
#define SPI__SPI1__SR_SLV__RFF__SHIFT    4
#define SPI__SPI1__SR_SLV__TXE__SHIFT    5
#define SPI__SPI1__SR_SLV__RESERVED_31_6__SHIFT    6

#define SPI__SPI1__SR_SLV__BUSY__MASK    0x00000001
#define SPI__SPI1__SR_SLV__TFNF__MASK    0x00000002
#define SPI__SPI1__SR_SLV__TFE__MASK    0x00000004
#define SPI__SPI1__SR_SLV__RFNE__MASK    0x00000008
#define SPI__SPI1__SR_SLV__RFF__MASK    0x00000010
#define SPI__SPI1__SR_SLV__TXE__MASK    0x00000020
#define SPI__SPI1__SR_SLV__RESERVED_31_6__MASK    0xffffffc0

#define SPI__SPI1__SR_SLV__BUSY__POR_VALUE    0x0
#define SPI__SPI1__SR_SLV__TFNF__POR_VALUE    0x1
#define SPI__SPI1__SR_SLV__TFE__POR_VALUE    0x1
#define SPI__SPI1__SR_SLV__RFNE__POR_VALUE    0x0
#define SPI__SPI1__SR_SLV__RFF__POR_VALUE    0x0
#define SPI__SPI1__SR_SLV__TXE__POR_VALUE    0x0
#define SPI__SPI1__SR_SLV__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IMR_SLV
// This read/write reigster masks or enables all interrupts generated by the DW_apb_ssi
///////////////////////////////////////////////////////

#define SPI__SPI1__IMR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x12CULL)
#define SPI__SPI1__IMR_SLV__NUM  0x1

#define SPI__SPI1__IMR_SLV__TXEIM__SHIFT    0
#define SPI__SPI1__IMR_SLV__TXOIM__SHIFT    1
#define SPI__SPI1__IMR_SLV__RXUIM__SHIFT    2
#define SPI__SPI1__IMR_SLV__RXOIM__SHIFT    3
#define SPI__SPI1__IMR_SLV__RXFIM__SHIFT    4
#define SPI__SPI1__IMR_SLV__RESERVED_31_5__SHIFT    5

#define SPI__SPI1__IMR_SLV__TXEIM__MASK    0x00000001
#define SPI__SPI1__IMR_SLV__TXOIM__MASK    0x00000002
#define SPI__SPI1__IMR_SLV__RXUIM__MASK    0x00000004
#define SPI__SPI1__IMR_SLV__RXOIM__MASK    0x00000008
#define SPI__SPI1__IMR_SLV__RXFIM__MASK    0x00000010
#define SPI__SPI1__IMR_SLV__RESERVED_31_5__MASK    0xffffffe0

#define SPI__SPI1__IMR_SLV__TXEIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_SLV__TXOIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_SLV__RXUIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_SLV__RXOIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_SLV__RXFIM__POR_VALUE    0x1
#define SPI__SPI1__IMR_SLV__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ISR_SLV
// This register reports the status of the DW_apb_ssi interrupts after they have been masked.
///////////////////////////////////////////////////////

#define SPI__SPI1__ISR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x130ULL)
#define SPI__SPI1__ISR_SLV__NUM  0x1

#define SPI__SPI1__ISR_SLV__TXEIS__SHIFT    0
#define SPI__SPI1__ISR_SLV__TXOIS__SHIFT    1
#define SPI__SPI1__ISR_SLV__RXUIS__SHIFT    2
#define SPI__SPI1__ISR_SLV__RXOIS__SHIFT    3
#define SPI__SPI1__ISR_SLV__RXFIS__SHIFT    4
#define SPI__SPI1__ISR_SLV__RESERVED_31_5__SHIFT    5

#define SPI__SPI1__ISR_SLV__TXEIS__MASK    0x00000001
#define SPI__SPI1__ISR_SLV__TXOIS__MASK    0x00000002
#define SPI__SPI1__ISR_SLV__RXUIS__MASK    0x00000004
#define SPI__SPI1__ISR_SLV__RXOIS__MASK    0x00000008
#define SPI__SPI1__ISR_SLV__RXFIS__MASK    0x00000010
#define SPI__SPI1__ISR_SLV__RESERVED_31_5__MASK    0xffffffe0

#define SPI__SPI1__ISR_SLV__TXEIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_SLV__TXOIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_SLV__RXUIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_SLV__RXOIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_SLV__RXFIS__POR_VALUE    0x0
#define SPI__SPI1__ISR_SLV__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RISR_SLV
// This read-only register reports the status of the DW_apb_ssi interrupts prior to masking.
///////////////////////////////////////////////////////

#define SPI__SPI1__RISR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x134ULL)
#define SPI__SPI1__RISR_SLV__NUM  0x1

#define SPI__SPI1__RISR_SLV__TXEIR__SHIFT    0
#define SPI__SPI1__RISR_SLV__TXOIR__SHIFT    1
#define SPI__SPI1__RISR_SLV__RXUIR__SHIFT    2
#define SPI__SPI1__RISR_SLV__RXOIR__SHIFT    3
#define SPI__SPI1__RISR_SLV__RXFIR__SHIFT    4
#define SPI__SPI1__RISR_SLV__RESERVED_31_5__SHIFT    5

#define SPI__SPI1__RISR_SLV__TXEIR__MASK    0x00000001
#define SPI__SPI1__RISR_SLV__TXOIR__MASK    0x00000002
#define SPI__SPI1__RISR_SLV__RXUIR__MASK    0x00000004
#define SPI__SPI1__RISR_SLV__RXOIR__MASK    0x00000008
#define SPI__SPI1__RISR_SLV__RXFIR__MASK    0x00000010
#define SPI__SPI1__RISR_SLV__RESERVED_31_5__MASK    0xffffffe0

#define SPI__SPI1__RISR_SLV__TXEIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_SLV__TXOIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_SLV__RXUIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_SLV__RXOIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_SLV__RXFIR__POR_VALUE    0x0
#define SPI__SPI1__RISR_SLV__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TXOICR_SLV
// Transmit FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__TXOICR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x138ULL)
#define SPI__SPI1__TXOICR_SLV__NUM  0x1

#define SPI__SPI1__TXOICR_SLV__TXOICR__SHIFT    0
#define SPI__SPI1__TXOICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__TXOICR_SLV__TXOICR__MASK    0x00000001
#define SPI__SPI1__TXOICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__TXOICR_SLV__TXOICR__POR_VALUE    0x0
#define SPI__SPI1__TXOICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXOICR_SLV
// Receive FIFO Overflow Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__RXOICR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x13CULL)
#define SPI__SPI1__RXOICR_SLV__NUM  0x1

#define SPI__SPI1__RXOICR_SLV__RXOICR__SHIFT    0
#define SPI__SPI1__RXOICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__RXOICR_SLV__RXOICR__MASK    0x00000001
#define SPI__SPI1__RXOICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__RXOICR_SLV__RXOICR__POR_VALUE    0x0
#define SPI__SPI1__RXOICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RXUICR_SLV
// Receive FIFO Underflow Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__RXUICR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x140ULL)
#define SPI__SPI1__RXUICR_SLV__NUM  0x1

#define SPI__SPI1__RXUICR_SLV__RXUICR__SHIFT    0
#define SPI__SPI1__RXUICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__RXUICR_SLV__RXUICR__MASK    0x00000001
#define SPI__SPI1__RXUICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__RXUICR_SLV__RXUICR__POR_VALUE    0x0
#define SPI__SPI1__RXUICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSTICR_SLV
// Multi-Master Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__MSTICR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x144ULL)
#define SPI__SPI1__MSTICR_SLV__NUM  0x1

#define SPI__SPI1__MSTICR_SLV__MSTICR__SHIFT    0
#define SPI__SPI1__MSTICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__MSTICR_SLV__MSTICR__MASK    0x00000001
#define SPI__SPI1__MSTICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__MSTICR_SLV__MSTICR__POR_VALUE    0x0
#define SPI__SPI1__MSTICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ICR_SLV
// Interrupt Clear Register.
///////////////////////////////////////////////////////

#define SPI__SPI1__ICR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x148ULL)
#define SPI__SPI1__ICR_SLV__NUM  0x1

#define SPI__SPI1__ICR_SLV__ICR__SHIFT    0
#define SPI__SPI1__ICR_SLV__RESERVED_31_1__SHIFT    1

#define SPI__SPI1__ICR_SLV__ICR__MASK    0x00000001
#define SPI__SPI1__ICR_SLV__RESERVED_31_1__MASK    0xfffffffe

#define SPI__SPI1__ICR_SLV__ICR__POR_VALUE    0x0
#define SPI__SPI1__ICR_SLV__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMACR_SLV
// The register is used to enable the DMA Controller interface operation.
///////////////////////////////////////////////////////

#define SPI__SPI1__DMACR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x14CULL)
#define SPI__SPI1__DMACR_SLV__NUM  0x1

#define SPI__SPI1__DMACR_SLV__RDMAE__SHIFT    0
#define SPI__SPI1__DMACR_SLV__TDMAE__SHIFT    1
#define SPI__SPI1__DMACR_SLV__RESERVED_31_2__SHIFT    2

#define SPI__SPI1__DMACR_SLV__RDMAE__MASK    0x00000001
#define SPI__SPI1__DMACR_SLV__TDMAE__MASK    0x00000002
#define SPI__SPI1__DMACR_SLV__RESERVED_31_2__MASK    0xfffffffc

#define SPI__SPI1__DMACR_SLV__RDMAE__POR_VALUE    0x0
#define SPI__SPI1__DMACR_SLV__TDMAE__POR_VALUE    0x0
#define SPI__SPI1__DMACR_SLV__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMATDLR_SLV
// DMA Transmit Data Level
///////////////////////////////////////////////////////

#define SPI__SPI1__DMATDLR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x150ULL)
#define SPI__SPI1__DMATDLR_SLV__NUM  0x1

#define SPI__SPI1__DMATDLR_SLV__DMATDL__SHIFT    0
#define SPI__SPI1__DMATDLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__DMATDLR_SLV__DMATDL__MASK    0x000000ff
#define SPI__SPI1__DMATDLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__DMATDLR_SLV__DMATDL__POR_VALUE    0x0
#define SPI__SPI1__DMATDLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMARDLR_SLV
// DMA Receive Data Level
///////////////////////////////////////////////////////

#define SPI__SPI1__DMARDLR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x154ULL)
#define SPI__SPI1__DMARDLR_SLV__NUM  0x1

#define SPI__SPI1__DMARDLR_SLV__DMARDL__SHIFT    0
#define SPI__SPI1__DMARDLR_SLV__RESERVED_31_8__SHIFT    8

#define SPI__SPI1__DMARDLR_SLV__DMARDL__MASK    0x000000ff
#define SPI__SPI1__DMARDLR_SLV__RESERVED_31_8__MASK    0xffffff00

#define SPI__SPI1__DMARDLR_SLV__DMARDL__POR_VALUE    0x0
#define SPI__SPI1__DMARDLR_SLV__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IDR_SLV
// This register contains the peripherals identification code
///////////////////////////////////////////////////////

#define SPI__SPI1__IDR_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x158ULL)
#define SPI__SPI1__IDR_SLV__NUM  0x1

#define SPI__SPI1__IDR_SLV__IDCODE__SHIFT    0

#define SPI__SPI1__IDR_SLV__IDCODE__MASK    0xffffffff

#define SPI__SPI1__IDR_SLV__IDCODE__POR_VALUE    0x000a9000


///////////////////////////////////////////////////////
// Register: SSI_VERSION_ID_SLV
// This read-only register stores the specific DW_apb_ssi component version.
///////////////////////////////////////////////////////

#define SPI__SPI1__SSI_VERSION_ID_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x15CULL)
#define SPI__SPI1__SSI_VERSION_ID_SLV__NUM  0x1

#define SPI__SPI1__SSI_VERSION_ID_SLV__SSI_COMP_VERSION__SHIFT    0

#define SPI__SPI1__SSI_VERSION_ID_SLV__SSI_COMP_VERSION__MASK    0xffffffff

#define SPI__SPI1__SSI_VERSION_ID_SLV__SSI_COMP_VERSION__POR_VALUE    0x3430332a


///////////////////////////////////////////////////////
// Register: DR0_SLV
// Data Register 1. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR0_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x160ULL)
#define SPI__SPI1__DR0_SLV__NUM  0x1

#define SPI__SPI1__DR0_SLV__DR__SHIFT    0

#define SPI__SPI1__DR0_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR0_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR1_SLV
// Data Register 2. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR1_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x164ULL)
#define SPI__SPI1__DR1_SLV__NUM  0x1

#define SPI__SPI1__DR1_SLV__DR__SHIFT    0

#define SPI__SPI1__DR1_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR1_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR2_SLV
// Data Register 3. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR2_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x168ULL)
#define SPI__SPI1__DR2_SLV__NUM  0x1

#define SPI__SPI1__DR2_SLV__DR__SHIFT    0

#define SPI__SPI1__DR2_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR2_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR3_SLV
// Data Register 4. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR3_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x16CULL)
#define SPI__SPI1__DR3_SLV__NUM  0x1

#define SPI__SPI1__DR3_SLV__DR__SHIFT    0

#define SPI__SPI1__DR3_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR3_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR4_SLV
// Data Register 5. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR4_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x170ULL)
#define SPI__SPI1__DR4_SLV__NUM  0x1

#define SPI__SPI1__DR4_SLV__DR__SHIFT    0

#define SPI__SPI1__DR4_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR4_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR5_SLV
// Data Register 6. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR5_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x174ULL)
#define SPI__SPI1__DR5_SLV__NUM  0x1

#define SPI__SPI1__DR5_SLV__DR__SHIFT    0

#define SPI__SPI1__DR5_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR5_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR6_SLV
// Data Register 7. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR6_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x178ULL)
#define SPI__SPI1__DR6_SLV__NUM  0x1

#define SPI__SPI1__DR6_SLV__DR__SHIFT    0

#define SPI__SPI1__DR6_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR6_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR7_SLV
// Data Register 8. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR7_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x17CULL)
#define SPI__SPI1__DR7_SLV__NUM  0x1

#define SPI__SPI1__DR7_SLV__DR__SHIFT    0

#define SPI__SPI1__DR7_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR7_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR8_SLV
// Data Register 9. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR8_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x180ULL)
#define SPI__SPI1__DR8_SLV__NUM  0x1

#define SPI__SPI1__DR8_SLV__DR__SHIFT    0

#define SPI__SPI1__DR8_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR8_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR9_SLV
// Data Register 10. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR9_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x184ULL)
#define SPI__SPI1__DR9_SLV__NUM  0x1

#define SPI__SPI1__DR9_SLV__DR__SHIFT    0

#define SPI__SPI1__DR9_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR9_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR10_SLV
// Data Register 11. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR10_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x188ULL)
#define SPI__SPI1__DR10_SLV__NUM  0x1

#define SPI__SPI1__DR10_SLV__DR__SHIFT    0

#define SPI__SPI1__DR10_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR10_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR11_SLV
// Data Register 12. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR11_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x18CULL)
#define SPI__SPI1__DR11_SLV__NUM  0x1

#define SPI__SPI1__DR11_SLV__DR__SHIFT    0

#define SPI__SPI1__DR11_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR11_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR12_SLV
// Data Register 13. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR12_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x190ULL)
#define SPI__SPI1__DR12_SLV__NUM  0x1

#define SPI__SPI1__DR12_SLV__DR__SHIFT    0

#define SPI__SPI1__DR12_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR12_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR13_SLV
// Data Register 14. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR13_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x194ULL)
#define SPI__SPI1__DR13_SLV__NUM  0x1

#define SPI__SPI1__DR13_SLV__DR__SHIFT    0

#define SPI__SPI1__DR13_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR13_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR14_SLV
// Data Register 15. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR14_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x198ULL)
#define SPI__SPI1__DR14_SLV__NUM  0x1

#define SPI__SPI1__DR14_SLV__DR__SHIFT    0

#define SPI__SPI1__DR14_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR14_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR15_SLV
// Data Register 16. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR15_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x19CULL)
#define SPI__SPI1__DR15_SLV__NUM  0x1

#define SPI__SPI1__DR15_SLV__DR__SHIFT    0

#define SPI__SPI1__DR15_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR15_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR16_SLV
// Data Register 17. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR16_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1A0ULL)
#define SPI__SPI1__DR16_SLV__NUM  0x1

#define SPI__SPI1__DR16_SLV__DR__SHIFT    0

#define SPI__SPI1__DR16_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR16_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR17_SLV
// Data Register 18. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR17_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1A4ULL)
#define SPI__SPI1__DR17_SLV__NUM  0x1

#define SPI__SPI1__DR17_SLV__DR__SHIFT    0

#define SPI__SPI1__DR17_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR17_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR18_SLV
// Data Register 19. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR18_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1A8ULL)
#define SPI__SPI1__DR18_SLV__NUM  0x1

#define SPI__SPI1__DR18_SLV__DR__SHIFT    0

#define SPI__SPI1__DR18_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR18_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR19_SLV
// Data Register 20. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR19_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1ACULL)
#define SPI__SPI1__DR19_SLV__NUM  0x1

#define SPI__SPI1__DR19_SLV__DR__SHIFT    0

#define SPI__SPI1__DR19_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR19_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR20_SLV
// Data Register 21. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR20_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1B0ULL)
#define SPI__SPI1__DR20_SLV__NUM  0x1

#define SPI__SPI1__DR20_SLV__DR__SHIFT    0

#define SPI__SPI1__DR20_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR20_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR21_SLV
// Data Register 22. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR21_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1B4ULL)
#define SPI__SPI1__DR21_SLV__NUM  0x1

#define SPI__SPI1__DR21_SLV__DR__SHIFT    0

#define SPI__SPI1__DR21_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR21_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR22_SLV
// Data Register 23. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR22_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1B8ULL)
#define SPI__SPI1__DR22_SLV__NUM  0x1

#define SPI__SPI1__DR22_SLV__DR__SHIFT    0

#define SPI__SPI1__DR22_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR22_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR23_SLV
// Data Register 24. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR23_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1BCULL)
#define SPI__SPI1__DR23_SLV__NUM  0x1

#define SPI__SPI1__DR23_SLV__DR__SHIFT    0

#define SPI__SPI1__DR23_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR23_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR24_SLV
// Data Register 25. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR24_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1C0ULL)
#define SPI__SPI1__DR24_SLV__NUM  0x1

#define SPI__SPI1__DR24_SLV__DR__SHIFT    0

#define SPI__SPI1__DR24_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR24_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR25_SLV
// Data Register 26. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR25_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1C4ULL)
#define SPI__SPI1__DR25_SLV__NUM  0x1

#define SPI__SPI1__DR25_SLV__DR__SHIFT    0

#define SPI__SPI1__DR25_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR25_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR26_SLV
// Data Register 27. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR26_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1C8ULL)
#define SPI__SPI1__DR26_SLV__NUM  0x1

#define SPI__SPI1__DR26_SLV__DR__SHIFT    0

#define SPI__SPI1__DR26_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR26_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR27_SLV
// Data Register 28. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR27_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1CCULL)
#define SPI__SPI1__DR27_SLV__NUM  0x1

#define SPI__SPI1__DR27_SLV__DR__SHIFT    0

#define SPI__SPI1__DR27_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR27_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR28_SLV
// Data Register 29. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR28_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1D0ULL)
#define SPI__SPI1__DR28_SLV__NUM  0x1

#define SPI__SPI1__DR28_SLV__DR__SHIFT    0

#define SPI__SPI1__DR28_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR28_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR29_SLV
// Data Register 30. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR29_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1D4ULL)
#define SPI__SPI1__DR29_SLV__NUM  0x1

#define SPI__SPI1__DR29_SLV__DR__SHIFT    0

#define SPI__SPI1__DR29_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR29_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR30_SLV
// Data Register 31. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR30_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1D8ULL)
#define SPI__SPI1__DR30_SLV__NUM  0x1

#define SPI__SPI1__DR30_SLV__DR__SHIFT    0

#define SPI__SPI1__DR30_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR30_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR31_SLV
// Data Register 32. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR31_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1DCULL)
#define SPI__SPI1__DR31_SLV__NUM  0x1

#define SPI__SPI1__DR31_SLV__DR__SHIFT    0

#define SPI__SPI1__DR31_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR31_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR32_SLV
// Data Register 33. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR32_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1E0ULL)
#define SPI__SPI1__DR32_SLV__NUM  0x1

#define SPI__SPI1__DR32_SLV__DR__SHIFT    0

#define SPI__SPI1__DR32_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR32_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR33_SLV
// Data Register 34. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR33_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1E4ULL)
#define SPI__SPI1__DR33_SLV__NUM  0x1

#define SPI__SPI1__DR33_SLV__DR__SHIFT    0

#define SPI__SPI1__DR33_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR33_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR34_SLV
// Data Register 35. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR34_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1E8ULL)
#define SPI__SPI1__DR34_SLV__NUM  0x1

#define SPI__SPI1__DR34_SLV__DR__SHIFT    0

#define SPI__SPI1__DR34_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR34_SLV__DR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DR35_SLV
// Data Register 36. When the register is read, data in the receive FIFO buffer is accessed. When it is written to, data are moved into the transmit FIFO buffer
///////////////////////////////////////////////////////

#define SPI__SPI1__DR35_SLV__ADDR (SPI__SPI1__BASE_ADDR + 0x1ECULL)
#define SPI__SPI1__DR35_SLV__NUM  0x1

#define SPI__SPI1__DR35_SLV__DR__SHIFT    0

#define SPI__SPI1__DR35_SLV__DR__MASK    0xffffffff

#define SPI__SPI1__DR35_SLV__DR__POR_VALUE    0x0



#define TC__TC0__BASE_ADDR 0xF840C000ULL

///////////////////////////////////////////////////////
// Register: EVENT_REG_1
// pclk cycle count for event
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned event : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__EVENT_REG_1__ACC_T;

#define TC__TC0__EVENT_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x0ULL)
#define TC__TC0__EVENT_REG_1__NUM  0x1

#define TC__TC0__EVENT_REG_1__EVENT__SHIFT    0
#define TC__TC0__EVENT_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC0__EVENT_REG_1__EVENT__MASK    0x0000ffff
#define TC__TC0__EVENT_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__EVENT_REG_1__EVENT__POR_VALUE    0x0
#define TC__TC0__EVENT_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_REG_2
// pclk cycle count for event
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned event : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__EVENT_REG_2__ACC_T;

#define TC__TC0__EVENT_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x4ULL)
#define TC__TC0__EVENT_REG_2__NUM  0x1

#define TC__TC0__EVENT_REG_2__EVENT__SHIFT    0
#define TC__TC0__EVENT_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC0__EVENT_REG_2__EVENT__MASK    0x0000ffff
#define TC__TC0__EVENT_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__EVENT_REG_2__EVENT__POR_VALUE    0x0
#define TC__TC0__EVENT_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_REG_3
// pclk cycle count for event
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned event : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__EVENT_REG_3__ACC_T;

#define TC__TC0__EVENT_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x8ULL)
#define TC__TC0__EVENT_REG_3__NUM  0x1

#define TC__TC0__EVENT_REG_3__EVENT__SHIFT    0
#define TC__TC0__EVENT_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC0__EVENT_REG_3__EVENT__MASK    0x0000ffff
#define TC__TC0__EVENT_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__EVENT_REG_3__EVENT__POR_VALUE    0x0
#define TC__TC0__EVENT_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_CTRL_1
// Enable, pulse and overflow
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned e_en : 1;
        unsigned e_lo : 1;
        unsigned e_ov : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} TC__EVENT_CTRL_1__ACC_T;

#define TC__TC0__EVENT_CTRL_1__ADDR (TC__TC0__BASE_ADDR + 0xCULL)
#define TC__TC0__EVENT_CTRL_1__NUM  0x1

#define TC__TC0__EVENT_CTRL_1__E_EN__SHIFT    0
#define TC__TC0__EVENT_CTRL_1__E_LO__SHIFT    1
#define TC__TC0__EVENT_CTRL_1__E_OV__SHIFT    2
#define TC__TC0__EVENT_CTRL_1__RESERVED_31_3__SHIFT    3

#define TC__TC0__EVENT_CTRL_1__E_EN__MASK    0x00000001
#define TC__TC0__EVENT_CTRL_1__E_LO__MASK    0x00000002
#define TC__TC0__EVENT_CTRL_1__E_OV__MASK    0x00000004
#define TC__TC0__EVENT_CTRL_1__RESERVED_31_3__MASK    0xfffffff8

#define TC__TC0__EVENT_CTRL_1__E_EN__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_1__E_LO__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_1__E_OV__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_1__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_CTRL_2
// Enable, pulse and overflow
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned e_en : 1;
        unsigned e_lo : 1;
        unsigned e_ov : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} TC__EVENT_CTRL_2__ACC_T;

#define TC__TC0__EVENT_CTRL_2__ADDR (TC__TC0__BASE_ADDR + 0x10ULL)
#define TC__TC0__EVENT_CTRL_2__NUM  0x1

#define TC__TC0__EVENT_CTRL_2__E_EN__SHIFT    0
#define TC__TC0__EVENT_CTRL_2__E_LO__SHIFT    1
#define TC__TC0__EVENT_CTRL_2__E_OV__SHIFT    2
#define TC__TC0__EVENT_CTRL_2__RESERVED_31_3__SHIFT    3

#define TC__TC0__EVENT_CTRL_2__E_EN__MASK    0x00000001
#define TC__TC0__EVENT_CTRL_2__E_LO__MASK    0x00000002
#define TC__TC0__EVENT_CTRL_2__E_OV__MASK    0x00000004
#define TC__TC0__EVENT_CTRL_2__RESERVED_31_3__MASK    0xfffffff8

#define TC__TC0__EVENT_CTRL_2__E_EN__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_2__E_LO__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_2__E_OV__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_2__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_CTRL_3
// Enable, pulse and overflow
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned e_en : 1;
        unsigned e_lo : 1;
        unsigned e_ov : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} TC__EVENT_CTRL_3__ACC_T;

#define TC__TC0__EVENT_CTRL_3__ADDR (TC__TC0__BASE_ADDR + 0x14ULL)
#define TC__TC0__EVENT_CTRL_3__NUM  0x1

#define TC__TC0__EVENT_CTRL_3__E_EN__SHIFT    0
#define TC__TC0__EVENT_CTRL_3__E_LO__SHIFT    1
#define TC__TC0__EVENT_CTRL_3__E_OV__SHIFT    2
#define TC__TC0__EVENT_CTRL_3__RESERVED_31_3__SHIFT    3

#define TC__TC0__EVENT_CTRL_3__E_EN__MASK    0x00000001
#define TC__TC0__EVENT_CTRL_3__E_LO__MASK    0x00000002
#define TC__TC0__EVENT_CTRL_3__E_OV__MASK    0x00000004
#define TC__TC0__EVENT_CTRL_3__RESERVED_31_3__MASK    0xfffffff8

#define TC__TC0__EVENT_CTRL_3__E_EN__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_3__E_LO__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_3__E_OV__POR_VALUE    0x0
#define TC__TC0__EVENT_CTRL_3__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_CTRL_REG_1
// Operational mode and reset
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dis : 1;
        unsigned int : 1;
        unsigned dec : 1;
        unsigned match : 1;
        unsigned rst : 1;
        unsigned wave_en : 1;
        unsigned wave_pol : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} TC__CNTR_CTRL_REG_1__ACC_T;

#define TC__TC0__CNTR_CTRL_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x18ULL)
#define TC__TC0__CNTR_CTRL_REG_1__NUM  0x1

#define TC__TC0__CNTR_CTRL_REG_1__DIS__SHIFT    0
#define TC__TC0__CNTR_CTRL_REG_1__INT__SHIFT    1
#define TC__TC0__CNTR_CTRL_REG_1__DEC__SHIFT    2
#define TC__TC0__CNTR_CTRL_REG_1__MATCH__SHIFT    3
#define TC__TC0__CNTR_CTRL_REG_1__RST__SHIFT    4
#define TC__TC0__CNTR_CTRL_REG_1__WAVE_EN__SHIFT    5
#define TC__TC0__CNTR_CTRL_REG_1__WAVE_POL__SHIFT    6
#define TC__TC0__CNTR_CTRL_REG_1__RESERVED_31_7__SHIFT    7

#define TC__TC0__CNTR_CTRL_REG_1__DIS__MASK    0x00000001
#define TC__TC0__CNTR_CTRL_REG_1__INT__MASK    0x00000002
#define TC__TC0__CNTR_CTRL_REG_1__DEC__MASK    0x00000004
#define TC__TC0__CNTR_CTRL_REG_1__MATCH__MASK    0x00000008
#define TC__TC0__CNTR_CTRL_REG_1__RST__MASK    0x00000010
#define TC__TC0__CNTR_CTRL_REG_1__WAVE_EN__MASK    0x00000020
#define TC__TC0__CNTR_CTRL_REG_1__WAVE_POL__MASK    0x00000040
#define TC__TC0__CNTR_CTRL_REG_1__RESERVED_31_7__MASK    0xffffff80

#define TC__TC0__CNTR_CTRL_REG_1__DIS__POR_VALUE    0x1
#define TC__TC0__CNTR_CTRL_REG_1__INT__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_1__DEC__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_1__RST__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_1__WAVE_EN__POR_VALUE    0x1
#define TC__TC0__CNTR_CTRL_REG_1__WAVE_POL__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_1__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_CTRL_REG_2
// Operational mode and reset
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dis : 1;
        unsigned int : 1;
        unsigned dec : 1;
        unsigned match : 1;
        unsigned rst : 1;
        unsigned wave_en : 1;
        unsigned wave_pol : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} TC__CNTR_CTRL_REG_2__ACC_T;

#define TC__TC0__CNTR_CTRL_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x1CULL)
#define TC__TC0__CNTR_CTRL_REG_2__NUM  0x1

#define TC__TC0__CNTR_CTRL_REG_2__DIS__SHIFT    0
#define TC__TC0__CNTR_CTRL_REG_2__INT__SHIFT    1
#define TC__TC0__CNTR_CTRL_REG_2__DEC__SHIFT    2
#define TC__TC0__CNTR_CTRL_REG_2__MATCH__SHIFT    3
#define TC__TC0__CNTR_CTRL_REG_2__RST__SHIFT    4
#define TC__TC0__CNTR_CTRL_REG_2__WAVE_EN__SHIFT    5
#define TC__TC0__CNTR_CTRL_REG_2__WAVE_POL__SHIFT    6
#define TC__TC0__CNTR_CTRL_REG_2__RESERVED_31_7__SHIFT    7

#define TC__TC0__CNTR_CTRL_REG_2__DIS__MASK    0x00000001
#define TC__TC0__CNTR_CTRL_REG_2__INT__MASK    0x00000002
#define TC__TC0__CNTR_CTRL_REG_2__DEC__MASK    0x00000004
#define TC__TC0__CNTR_CTRL_REG_2__MATCH__MASK    0x00000008
#define TC__TC0__CNTR_CTRL_REG_2__RST__MASK    0x00000010
#define TC__TC0__CNTR_CTRL_REG_2__WAVE_EN__MASK    0x00000020
#define TC__TC0__CNTR_CTRL_REG_2__WAVE_POL__MASK    0x00000040
#define TC__TC0__CNTR_CTRL_REG_2__RESERVED_31_7__MASK    0xffffff80

#define TC__TC0__CNTR_CTRL_REG_2__DIS__POR_VALUE    0x1
#define TC__TC0__CNTR_CTRL_REG_2__INT__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_2__DEC__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_2__RST__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_2__WAVE_EN__POR_VALUE    0x1
#define TC__TC0__CNTR_CTRL_REG_2__WAVE_POL__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_2__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_CTRL_REG_3
// Operational mode and reset
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dis : 1;
        unsigned int : 1;
        unsigned dec : 1;
        unsigned match : 1;
        unsigned rst : 1;
        unsigned wave_en : 1;
        unsigned wave_pol : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} TC__CNTR_CTRL_REG_3__ACC_T;

#define TC__TC0__CNTR_CTRL_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x20ULL)
#define TC__TC0__CNTR_CTRL_REG_3__NUM  0x1

#define TC__TC0__CNTR_CTRL_REG_3__DIS__SHIFT    0
#define TC__TC0__CNTR_CTRL_REG_3__INT__SHIFT    1
#define TC__TC0__CNTR_CTRL_REG_3__DEC__SHIFT    2
#define TC__TC0__CNTR_CTRL_REG_3__MATCH__SHIFT    3
#define TC__TC0__CNTR_CTRL_REG_3__RST__SHIFT    4
#define TC__TC0__CNTR_CTRL_REG_3__WAVE_EN__SHIFT    5
#define TC__TC0__CNTR_CTRL_REG_3__WAVE_POL__SHIFT    6
#define TC__TC0__CNTR_CTRL_REG_3__RESERVED_31_7__SHIFT    7

#define TC__TC0__CNTR_CTRL_REG_3__DIS__MASK    0x00000001
#define TC__TC0__CNTR_CTRL_REG_3__INT__MASK    0x00000002
#define TC__TC0__CNTR_CTRL_REG_3__DEC__MASK    0x00000004
#define TC__TC0__CNTR_CTRL_REG_3__MATCH__MASK    0x00000008
#define TC__TC0__CNTR_CTRL_REG_3__RST__MASK    0x00000010
#define TC__TC0__CNTR_CTRL_REG_3__WAVE_EN__MASK    0x00000020
#define TC__TC0__CNTR_CTRL_REG_3__WAVE_POL__MASK    0x00000040
#define TC__TC0__CNTR_CTRL_REG_3__RESERVED_31_7__MASK    0xffffff80

#define TC__TC0__CNTR_CTRL_REG_3__DIS__POR_VALUE    0x1
#define TC__TC0__CNTR_CTRL_REG_3__INT__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_3__DEC__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_3__RST__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_3__WAVE_EN__POR_VALUE    0x1
#define TC__TC0__CNTR_CTRL_REG_3__WAVE_POL__POR_VALUE    0x0
#define TC__TC0__CNTR_CTRL_REG_3__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CLK_CTRL_REG_1
// Clock control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ps_en : 1;
        unsigned ps_v : 4;
        unsigned c_src : 1;
        unsigned ex_e : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} TC__CLK_CTRL_REG_1__ACC_T;

#define TC__TC0__CLK_CTRL_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x24ULL)
#define TC__TC0__CLK_CTRL_REG_1__NUM  0x1

#define TC__TC0__CLK_CTRL_REG_1__PS_EN__SHIFT    0
#define TC__TC0__CLK_CTRL_REG_1__PS_V__SHIFT    1
#define TC__TC0__CLK_CTRL_REG_1__C_SRC__SHIFT    5
#define TC__TC0__CLK_CTRL_REG_1__EX_E__SHIFT    6
#define TC__TC0__CLK_CTRL_REG_1__RESERVED_31_7__SHIFT    7

#define TC__TC0__CLK_CTRL_REG_1__PS_EN__MASK    0x00000001
#define TC__TC0__CLK_CTRL_REG_1__PS_V__MASK    0x0000001e
#define TC__TC0__CLK_CTRL_REG_1__C_SRC__MASK    0x00000020
#define TC__TC0__CLK_CTRL_REG_1__EX_E__MASK    0x00000040
#define TC__TC0__CLK_CTRL_REG_1__RESERVED_31_7__MASK    0xffffff80

#define TC__TC0__CLK_CTRL_REG_1__PS_EN__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_1__PS_V__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_1__C_SRC__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_1__EX_E__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_1__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CLK_CTRL_REG_2
// Clock control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ps_en : 1;
        unsigned ps_v : 4;
        unsigned c_src : 1;
        unsigned ex_e : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} TC__CLK_CTRL_REG_2__ACC_T;

#define TC__TC0__CLK_CTRL_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x28ULL)
#define TC__TC0__CLK_CTRL_REG_2__NUM  0x1

#define TC__TC0__CLK_CTRL_REG_2__PS_EN__SHIFT    0
#define TC__TC0__CLK_CTRL_REG_2__PS_V__SHIFT    1
#define TC__TC0__CLK_CTRL_REG_2__C_SRC__SHIFT    5
#define TC__TC0__CLK_CTRL_REG_2__EX_E__SHIFT    6
#define TC__TC0__CLK_CTRL_REG_2__RESERVED_31_7__SHIFT    7

#define TC__TC0__CLK_CTRL_REG_2__PS_EN__MASK    0x00000001
#define TC__TC0__CLK_CTRL_REG_2__PS_V__MASK    0x0000001e
#define TC__TC0__CLK_CTRL_REG_2__C_SRC__MASK    0x00000020
#define TC__TC0__CLK_CTRL_REG_2__EX_E__MASK    0x00000040
#define TC__TC0__CLK_CTRL_REG_2__RESERVED_31_7__MASK    0xffffff80

#define TC__TC0__CLK_CTRL_REG_2__PS_EN__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_2__PS_V__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_2__C_SRC__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_2__EX_E__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_2__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CLK_CTRL_REG_3
// Clock control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ps_en : 1;
        unsigned ps_v : 4;
        unsigned c_src : 1;
        unsigned ex_e : 1;
        unsigned reserved_31_7 : 25;
    };
    unsigned reg;
} TC__CLK_CTRL_REG_3__ACC_T;

#define TC__TC0__CLK_CTRL_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x2CULL)
#define TC__TC0__CLK_CTRL_REG_3__NUM  0x1

#define TC__TC0__CLK_CTRL_REG_3__PS_EN__SHIFT    0
#define TC__TC0__CLK_CTRL_REG_3__PS_V__SHIFT    1
#define TC__TC0__CLK_CTRL_REG_3__C_SRC__SHIFT    5
#define TC__TC0__CLK_CTRL_REG_3__EX_E__SHIFT    6
#define TC__TC0__CLK_CTRL_REG_3__RESERVED_31_7__SHIFT    7

#define TC__TC0__CLK_CTRL_REG_3__PS_EN__MASK    0x00000001
#define TC__TC0__CLK_CTRL_REG_3__PS_V__MASK    0x0000001e
#define TC__TC0__CLK_CTRL_REG_3__C_SRC__MASK    0x00000020
#define TC__TC0__CLK_CTRL_REG_3__EX_E__MASK    0x00000040
#define TC__TC0__CLK_CTRL_REG_3__RESERVED_31_7__MASK    0xffffff80

#define TC__TC0__CLK_CTRL_REG_3__PS_EN__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_3__PS_V__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_3__C_SRC__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_3__EX_E__POR_VALUE    0x0
#define TC__TC0__CLK_CTRL_REG_3__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTERVAL_REG_1
// Interval value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned interval : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__INTERVAL_REG_1__ACC_T;

#define TC__TC0__INTERVAL_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x30ULL)
#define TC__TC0__INTERVAL_REG_1__NUM  0x1

#define TC__TC0__INTERVAL_REG_1__INTERVAL__SHIFT    0
#define TC__TC0__INTERVAL_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC0__INTERVAL_REG_1__INTERVAL__MASK    0x0000ffff
#define TC__TC0__INTERVAL_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__INTERVAL_REG_1__INTERVAL__POR_VALUE    0x0
#define TC__TC0__INTERVAL_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTERVAL_REG_2
// Interval value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned interval : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__INTERVAL_REG_2__ACC_T;

#define TC__TC0__INTERVAL_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x34ULL)
#define TC__TC0__INTERVAL_REG_2__NUM  0x1

#define TC__TC0__INTERVAL_REG_2__INTERVAL__SHIFT    0
#define TC__TC0__INTERVAL_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC0__INTERVAL_REG_2__INTERVAL__MASK    0x0000ffff
#define TC__TC0__INTERVAL_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__INTERVAL_REG_2__INTERVAL__POR_VALUE    0x0
#define TC__TC0__INTERVAL_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTERVAL_REG_3
// Interval value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned interval : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__INTERVAL_REG_3__ACC_T;

#define TC__TC0__INTERVAL_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x38ULL)
#define TC__TC0__INTERVAL_REG_3__NUM  0x1

#define TC__TC0__INTERVAL_REG_3__INTERVAL__SHIFT    0
#define TC__TC0__INTERVAL_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC0__INTERVAL_REG_3__INTERVAL__MASK    0x0000ffff
#define TC__TC0__INTERVAL_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__INTERVAL_REG_3__INTERVAL__POR_VALUE    0x0
#define TC__TC0__INTERVAL_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_VAL_REG_1
// Current counter value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned value : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__CNTR_VAL_REG_1__ACC_T;

#define TC__TC0__CNTR_VAL_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x3CULL)
#define TC__TC0__CNTR_VAL_REG_1__NUM  0x1

#define TC__TC0__CNTR_VAL_REG_1__VALUE__SHIFT    0
#define TC__TC0__CNTR_VAL_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC0__CNTR_VAL_REG_1__VALUE__MASK    0x0000ffff
#define TC__TC0__CNTR_VAL_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__CNTR_VAL_REG_1__VALUE__POR_VALUE    0x0
#define TC__TC0__CNTR_VAL_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_VAL_REG_2
// Current counter value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned value : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__CNTR_VAL_REG_2__ACC_T;

#define TC__TC0__CNTR_VAL_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x40ULL)
#define TC__TC0__CNTR_VAL_REG_2__NUM  0x1

#define TC__TC0__CNTR_VAL_REG_2__VALUE__SHIFT    0
#define TC__TC0__CNTR_VAL_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC0__CNTR_VAL_REG_2__VALUE__MASK    0x0000ffff
#define TC__TC0__CNTR_VAL_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__CNTR_VAL_REG_2__VALUE__POR_VALUE    0x0
#define TC__TC0__CNTR_VAL_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_VAL_REG_3
// Current counter value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned value : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__CNTR_VAL_REG_3__ACC_T;

#define TC__TC0__CNTR_VAL_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x44ULL)
#define TC__TC0__CNTR_VAL_REG_3__NUM  0x1

#define TC__TC0__CNTR_VAL_REG_3__VALUE__SHIFT    0
#define TC__TC0__CNTR_VAL_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC0__CNTR_VAL_REG_3__VALUE__MASK    0x0000ffff
#define TC__TC0__CNTR_VAL_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__CNTR_VAL_REG_3__VALUE__POR_VALUE    0x0
#define TC__TC0__CNTR_VAL_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_1_REG_1
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_1_REG_1__ACC_T;

#define TC__TC0__MATCH_1_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x48ULL)
#define TC__TC0__MATCH_1_REG_1__NUM  0x1

#define TC__TC0__MATCH_1_REG_1__MATCH__SHIFT    0
#define TC__TC0__MATCH_1_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_1_REG_1__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_1_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_1_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_1_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_2_REG_1
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_2_REG_1__ACC_T;

#define TC__TC0__MATCH_2_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x4CULL)
#define TC__TC0__MATCH_2_REG_1__NUM  0x1

#define TC__TC0__MATCH_2_REG_1__MATCH__SHIFT    0
#define TC__TC0__MATCH_2_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_2_REG_1__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_2_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_2_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_2_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_3_REG_1
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_3_REG_1__ACC_T;

#define TC__TC0__MATCH_3_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x50ULL)
#define TC__TC0__MATCH_3_REG_1__NUM  0x1

#define TC__TC0__MATCH_3_REG_1__MATCH__SHIFT    0
#define TC__TC0__MATCH_3_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_3_REG_1__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_3_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_3_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_3_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_1_REG_2
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_1_REG_2__ACC_T;

#define TC__TC0__MATCH_1_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x54ULL)
#define TC__TC0__MATCH_1_REG_2__NUM  0x1

#define TC__TC0__MATCH_1_REG_2__MATCH__SHIFT    0
#define TC__TC0__MATCH_1_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_1_REG_2__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_1_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_1_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_1_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_2_REG_2
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_2_REG_2__ACC_T;

#define TC__TC0__MATCH_2_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x58ULL)
#define TC__TC0__MATCH_2_REG_2__NUM  0x1

#define TC__TC0__MATCH_2_REG_2__MATCH__SHIFT    0
#define TC__TC0__MATCH_2_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_2_REG_2__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_2_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_2_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_2_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_3_REG_2
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_3_REG_2__ACC_T;

#define TC__TC0__MATCH_3_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x5CULL)
#define TC__TC0__MATCH_3_REG_2__NUM  0x1

#define TC__TC0__MATCH_3_REG_2__MATCH__SHIFT    0
#define TC__TC0__MATCH_3_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_3_REG_2__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_3_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_3_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_3_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_1_REG_3
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_1_REG_3__ACC_T;

#define TC__TC0__MATCH_1_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x60ULL)
#define TC__TC0__MATCH_1_REG_3__NUM  0x1

#define TC__TC0__MATCH_1_REG_3__MATCH__SHIFT    0
#define TC__TC0__MATCH_1_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_1_REG_3__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_1_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_1_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_1_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_2_REG_3
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_2_REG_3__ACC_T;

#define TC__TC0__MATCH_2_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x64ULL)
#define TC__TC0__MATCH_2_REG_3__NUM  0x1

#define TC__TC0__MATCH_2_REG_3__MATCH__SHIFT    0
#define TC__TC0__MATCH_2_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_2_REG_3__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_2_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_2_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_2_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_3_REG_3
// Match value
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned match : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TC__MATCH_3_REG_3__ACC_T;

#define TC__TC0__MATCH_3_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x68ULL)
#define TC__TC0__MATCH_3_REG_3__NUM  0x1

#define TC__TC0__MATCH_3_REG_3__MATCH__SHIFT    0
#define TC__TC0__MATCH_3_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC0__MATCH_3_REG_3__MATCH__MASK    0x0000ffff
#define TC__TC0__MATCH_3_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC0__MATCH_3_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC0__MATCH_3_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_EN_REG_1
// ANDed with corresponding Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ien : 6;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TC__IRQ_EN_REG_1__ACC_T;

#define TC__TC0__IRQ_EN_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x6CULL)
#define TC__TC0__IRQ_EN_REG_1__NUM  0x1

#define TC__TC0__IRQ_EN_REG_1__IEN__SHIFT    0
#define TC__TC0__IRQ_EN_REG_1__RESERVED_31_6__SHIFT    6

#define TC__TC0__IRQ_EN_REG_1__IEN__MASK    0x0000003f
#define TC__TC0__IRQ_EN_REG_1__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC0__IRQ_EN_REG_1__IEN__POR_VALUE    0x0
#define TC__TC0__IRQ_EN_REG_1__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_EN_REG_2
// ANDed with corresponding Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ien : 6;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TC__IRQ_EN_REG_2__ACC_T;

#define TC__TC0__IRQ_EN_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x70ULL)
#define TC__TC0__IRQ_EN_REG_2__NUM  0x1

#define TC__TC0__IRQ_EN_REG_2__IEN__SHIFT    0
#define TC__TC0__IRQ_EN_REG_2__RESERVED_31_6__SHIFT    6

#define TC__TC0__IRQ_EN_REG_2__IEN__MASK    0x0000003f
#define TC__TC0__IRQ_EN_REG_2__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC0__IRQ_EN_REG_2__IEN__POR_VALUE    0x0
#define TC__TC0__IRQ_EN_REG_2__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_EN_REG_3
// ANDed with corresponding Interrupt Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ien : 6;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TC__IRQ_EN_REG_3__ACC_T;

#define TC__TC0__IRQ_EN_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x74ULL)
#define TC__TC0__IRQ_EN_REG_3__NUM  0x1

#define TC__TC0__IRQ_EN_REG_3__IEN__SHIFT    0
#define TC__TC0__IRQ_EN_REG_3__RESERVED_31_6__SHIFT    6

#define TC__TC0__IRQ_EN_REG_3__IEN__MASK    0x0000003f
#define TC__TC0__IRQ_EN_REG_3__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC0__IRQ_EN_REG_3__IEN__POR_VALUE    0x0
#define TC__TC0__IRQ_EN_REG_3__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_REG_1
// Counter 1 Interval, Match, Overflow and Event interrupts
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned iv : 1;
        unsigned m1 : 1;
        unsigned m2 : 1;
        unsigned m3 : 1;
        unsigned ov : 1;
        unsigned ev : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TC__IRQ_REG_1__ACC_T;

#define TC__TC0__IRQ_REG_1__ADDR (TC__TC0__BASE_ADDR + 0x78ULL)
#define TC__TC0__IRQ_REG_1__NUM  0x1

#define TC__TC0__IRQ_REG_1__IV__SHIFT    0
#define TC__TC0__IRQ_REG_1__M1__SHIFT    1
#define TC__TC0__IRQ_REG_1__M2__SHIFT    2
#define TC__TC0__IRQ_REG_1__M3__SHIFT    3
#define TC__TC0__IRQ_REG_1__OV__SHIFT    4
#define TC__TC0__IRQ_REG_1__EV__SHIFT    5
#define TC__TC0__IRQ_REG_1__RESERVED_31_6__SHIFT    6

#define TC__TC0__IRQ_REG_1__IV__MASK    0x00000001
#define TC__TC0__IRQ_REG_1__M1__MASK    0x00000002
#define TC__TC0__IRQ_REG_1__M2__MASK    0x00000004
#define TC__TC0__IRQ_REG_1__M3__MASK    0x00000008
#define TC__TC0__IRQ_REG_1__OV__MASK    0x00000010
#define TC__TC0__IRQ_REG_1__EV__MASK    0x00000020
#define TC__TC0__IRQ_REG_1__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC0__IRQ_REG_1__IV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_1__M1__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_1__M2__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_1__M3__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_1__OV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_1__EV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_1__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_REG_2
// Counter 2 Interval, Match, Overflow and Event interrupts
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned iv : 1;
        unsigned m1 : 1;
        unsigned m2 : 1;
        unsigned m3 : 1;
        unsigned ov : 1;
        unsigned ev : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TC__IRQ_REG_2__ACC_T;

#define TC__TC0__IRQ_REG_2__ADDR (TC__TC0__BASE_ADDR + 0x7CULL)
#define TC__TC0__IRQ_REG_2__NUM  0x1

#define TC__TC0__IRQ_REG_2__IV__SHIFT    0
#define TC__TC0__IRQ_REG_2__M1__SHIFT    1
#define TC__TC0__IRQ_REG_2__M2__SHIFT    2
#define TC__TC0__IRQ_REG_2__M3__SHIFT    3
#define TC__TC0__IRQ_REG_2__OV__SHIFT    4
#define TC__TC0__IRQ_REG_2__EV__SHIFT    5
#define TC__TC0__IRQ_REG_2__RESERVED_31_6__SHIFT    6

#define TC__TC0__IRQ_REG_2__IV__MASK    0x00000001
#define TC__TC0__IRQ_REG_2__M1__MASK    0x00000002
#define TC__TC0__IRQ_REG_2__M2__MASK    0x00000004
#define TC__TC0__IRQ_REG_2__M3__MASK    0x00000008
#define TC__TC0__IRQ_REG_2__OV__MASK    0x00000010
#define TC__TC0__IRQ_REG_2__EV__MASK    0x00000020
#define TC__TC0__IRQ_REG_2__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC0__IRQ_REG_2__IV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_2__M1__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_2__M2__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_2__M3__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_2__OV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_2__EV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_2__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_REG_3
// Counter 3 Interval, Match, Overflow and Event interrupts
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned iv : 1;
        unsigned m1 : 1;
        unsigned m2 : 1;
        unsigned m3 : 1;
        unsigned ov : 1;
        unsigned ev : 1;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TC__IRQ_REG_3__ACC_T;

#define TC__TC0__IRQ_REG_3__ADDR (TC__TC0__BASE_ADDR + 0x80ULL)
#define TC__TC0__IRQ_REG_3__NUM  0x1

#define TC__TC0__IRQ_REG_3__IV__SHIFT    0
#define TC__TC0__IRQ_REG_3__M1__SHIFT    1
#define TC__TC0__IRQ_REG_3__M2__SHIFT    2
#define TC__TC0__IRQ_REG_3__M3__SHIFT    3
#define TC__TC0__IRQ_REG_3__OV__SHIFT    4
#define TC__TC0__IRQ_REG_3__EV__SHIFT    5
#define TC__TC0__IRQ_REG_3__RESERVED_31_6__SHIFT    6

#define TC__TC0__IRQ_REG_3__IV__MASK    0x00000001
#define TC__TC0__IRQ_REG_3__M1__MASK    0x00000002
#define TC__TC0__IRQ_REG_3__M2__MASK    0x00000004
#define TC__TC0__IRQ_REG_3__M3__MASK    0x00000008
#define TC__TC0__IRQ_REG_3__OV__MASK    0x00000010
#define TC__TC0__IRQ_REG_3__EV__MASK    0x00000020
#define TC__TC0__IRQ_REG_3__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC0__IRQ_REG_3__IV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_3__M1__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_3__M2__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_3__M3__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_3__OV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_3__EV__POR_VALUE    0x0
#define TC__TC0__IRQ_REG_3__RESERVED_31_6__POR_VALUE    0x0



#define TC__TC1__BASE_ADDR 0xF840D000ULL

///////////////////////////////////////////////////////
// Register: EVENT_REG_1
// pclk cycle count for event
///////////////////////////////////////////////////////

#define TC__TC1__EVENT_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x0ULL)
#define TC__TC1__EVENT_REG_1__NUM  0x1

#define TC__TC1__EVENT_REG_1__EVENT__SHIFT    0
#define TC__TC1__EVENT_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC1__EVENT_REG_1__EVENT__MASK    0x0000ffff
#define TC__TC1__EVENT_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__EVENT_REG_1__EVENT__POR_VALUE    0x0
#define TC__TC1__EVENT_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_REG_2
// pclk cycle count for event
///////////////////////////////////////////////////////

#define TC__TC1__EVENT_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x4ULL)
#define TC__TC1__EVENT_REG_2__NUM  0x1

#define TC__TC1__EVENT_REG_2__EVENT__SHIFT    0
#define TC__TC1__EVENT_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC1__EVENT_REG_2__EVENT__MASK    0x0000ffff
#define TC__TC1__EVENT_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__EVENT_REG_2__EVENT__POR_VALUE    0x0
#define TC__TC1__EVENT_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_REG_3
// pclk cycle count for event
///////////////////////////////////////////////////////

#define TC__TC1__EVENT_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x8ULL)
#define TC__TC1__EVENT_REG_3__NUM  0x1

#define TC__TC1__EVENT_REG_3__EVENT__SHIFT    0
#define TC__TC1__EVENT_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC1__EVENT_REG_3__EVENT__MASK    0x0000ffff
#define TC__TC1__EVENT_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__EVENT_REG_3__EVENT__POR_VALUE    0x0
#define TC__TC1__EVENT_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_CTRL_1
// Enable, pulse and overflow
///////////////////////////////////////////////////////

#define TC__TC1__EVENT_CTRL_1__ADDR (TC__TC1__BASE_ADDR + 0xCULL)
#define TC__TC1__EVENT_CTRL_1__NUM  0x1

#define TC__TC1__EVENT_CTRL_1__E_EN__SHIFT    0
#define TC__TC1__EVENT_CTRL_1__E_LO__SHIFT    1
#define TC__TC1__EVENT_CTRL_1__E_OV__SHIFT    2
#define TC__TC1__EVENT_CTRL_1__RESERVED_31_3__SHIFT    3

#define TC__TC1__EVENT_CTRL_1__E_EN__MASK    0x00000001
#define TC__TC1__EVENT_CTRL_1__E_LO__MASK    0x00000002
#define TC__TC1__EVENT_CTRL_1__E_OV__MASK    0x00000004
#define TC__TC1__EVENT_CTRL_1__RESERVED_31_3__MASK    0xfffffff8

#define TC__TC1__EVENT_CTRL_1__E_EN__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_1__E_LO__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_1__E_OV__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_1__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_CTRL_2
// Enable, pulse and overflow
///////////////////////////////////////////////////////

#define TC__TC1__EVENT_CTRL_2__ADDR (TC__TC1__BASE_ADDR + 0x10ULL)
#define TC__TC1__EVENT_CTRL_2__NUM  0x1

#define TC__TC1__EVENT_CTRL_2__E_EN__SHIFT    0
#define TC__TC1__EVENT_CTRL_2__E_LO__SHIFT    1
#define TC__TC1__EVENT_CTRL_2__E_OV__SHIFT    2
#define TC__TC1__EVENT_CTRL_2__RESERVED_31_3__SHIFT    3

#define TC__TC1__EVENT_CTRL_2__E_EN__MASK    0x00000001
#define TC__TC1__EVENT_CTRL_2__E_LO__MASK    0x00000002
#define TC__TC1__EVENT_CTRL_2__E_OV__MASK    0x00000004
#define TC__TC1__EVENT_CTRL_2__RESERVED_31_3__MASK    0xfffffff8

#define TC__TC1__EVENT_CTRL_2__E_EN__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_2__E_LO__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_2__E_OV__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_2__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: EVENT_CTRL_3
// Enable, pulse and overflow
///////////////////////////////////////////////////////

#define TC__TC1__EVENT_CTRL_3__ADDR (TC__TC1__BASE_ADDR + 0x14ULL)
#define TC__TC1__EVENT_CTRL_3__NUM  0x1

#define TC__TC1__EVENT_CTRL_3__E_EN__SHIFT    0
#define TC__TC1__EVENT_CTRL_3__E_LO__SHIFT    1
#define TC__TC1__EVENT_CTRL_3__E_OV__SHIFT    2
#define TC__TC1__EVENT_CTRL_3__RESERVED_31_3__SHIFT    3

#define TC__TC1__EVENT_CTRL_3__E_EN__MASK    0x00000001
#define TC__TC1__EVENT_CTRL_3__E_LO__MASK    0x00000002
#define TC__TC1__EVENT_CTRL_3__E_OV__MASK    0x00000004
#define TC__TC1__EVENT_CTRL_3__RESERVED_31_3__MASK    0xfffffff8

#define TC__TC1__EVENT_CTRL_3__E_EN__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_3__E_LO__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_3__E_OV__POR_VALUE    0x0
#define TC__TC1__EVENT_CTRL_3__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_CTRL_REG_1
// Operational mode and reset
///////////////////////////////////////////////////////

#define TC__TC1__CNTR_CTRL_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x18ULL)
#define TC__TC1__CNTR_CTRL_REG_1__NUM  0x1

#define TC__TC1__CNTR_CTRL_REG_1__DIS__SHIFT    0
#define TC__TC1__CNTR_CTRL_REG_1__INT__SHIFT    1
#define TC__TC1__CNTR_CTRL_REG_1__DEC__SHIFT    2
#define TC__TC1__CNTR_CTRL_REG_1__MATCH__SHIFT    3
#define TC__TC1__CNTR_CTRL_REG_1__RST__SHIFT    4
#define TC__TC1__CNTR_CTRL_REG_1__WAVE_EN__SHIFT    5
#define TC__TC1__CNTR_CTRL_REG_1__WAVE_POL__SHIFT    6
#define TC__TC1__CNTR_CTRL_REG_1__RESERVED_31_7__SHIFT    7

#define TC__TC1__CNTR_CTRL_REG_1__DIS__MASK    0x00000001
#define TC__TC1__CNTR_CTRL_REG_1__INT__MASK    0x00000002
#define TC__TC1__CNTR_CTRL_REG_1__DEC__MASK    0x00000004
#define TC__TC1__CNTR_CTRL_REG_1__MATCH__MASK    0x00000008
#define TC__TC1__CNTR_CTRL_REG_1__RST__MASK    0x00000010
#define TC__TC1__CNTR_CTRL_REG_1__WAVE_EN__MASK    0x00000020
#define TC__TC1__CNTR_CTRL_REG_1__WAVE_POL__MASK    0x00000040
#define TC__TC1__CNTR_CTRL_REG_1__RESERVED_31_7__MASK    0xffffff80

#define TC__TC1__CNTR_CTRL_REG_1__DIS__POR_VALUE    0x1
#define TC__TC1__CNTR_CTRL_REG_1__INT__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_1__DEC__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_1__RST__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_1__WAVE_EN__POR_VALUE    0x1
#define TC__TC1__CNTR_CTRL_REG_1__WAVE_POL__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_1__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_CTRL_REG_2
// Operational mode and reset
///////////////////////////////////////////////////////

#define TC__TC1__CNTR_CTRL_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x1CULL)
#define TC__TC1__CNTR_CTRL_REG_2__NUM  0x1

#define TC__TC1__CNTR_CTRL_REG_2__DIS__SHIFT    0
#define TC__TC1__CNTR_CTRL_REG_2__INT__SHIFT    1
#define TC__TC1__CNTR_CTRL_REG_2__DEC__SHIFT    2
#define TC__TC1__CNTR_CTRL_REG_2__MATCH__SHIFT    3
#define TC__TC1__CNTR_CTRL_REG_2__RST__SHIFT    4
#define TC__TC1__CNTR_CTRL_REG_2__WAVE_EN__SHIFT    5
#define TC__TC1__CNTR_CTRL_REG_2__WAVE_POL__SHIFT    6
#define TC__TC1__CNTR_CTRL_REG_2__RESERVED_31_7__SHIFT    7

#define TC__TC1__CNTR_CTRL_REG_2__DIS__MASK    0x00000001
#define TC__TC1__CNTR_CTRL_REG_2__INT__MASK    0x00000002
#define TC__TC1__CNTR_CTRL_REG_2__DEC__MASK    0x00000004
#define TC__TC1__CNTR_CTRL_REG_2__MATCH__MASK    0x00000008
#define TC__TC1__CNTR_CTRL_REG_2__RST__MASK    0x00000010
#define TC__TC1__CNTR_CTRL_REG_2__WAVE_EN__MASK    0x00000020
#define TC__TC1__CNTR_CTRL_REG_2__WAVE_POL__MASK    0x00000040
#define TC__TC1__CNTR_CTRL_REG_2__RESERVED_31_7__MASK    0xffffff80

#define TC__TC1__CNTR_CTRL_REG_2__DIS__POR_VALUE    0x1
#define TC__TC1__CNTR_CTRL_REG_2__INT__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_2__DEC__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_2__RST__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_2__WAVE_EN__POR_VALUE    0x1
#define TC__TC1__CNTR_CTRL_REG_2__WAVE_POL__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_2__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_CTRL_REG_3
// Operational mode and reset
///////////////////////////////////////////////////////

#define TC__TC1__CNTR_CTRL_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x20ULL)
#define TC__TC1__CNTR_CTRL_REG_3__NUM  0x1

#define TC__TC1__CNTR_CTRL_REG_3__DIS__SHIFT    0
#define TC__TC1__CNTR_CTRL_REG_3__INT__SHIFT    1
#define TC__TC1__CNTR_CTRL_REG_3__DEC__SHIFT    2
#define TC__TC1__CNTR_CTRL_REG_3__MATCH__SHIFT    3
#define TC__TC1__CNTR_CTRL_REG_3__RST__SHIFT    4
#define TC__TC1__CNTR_CTRL_REG_3__WAVE_EN__SHIFT    5
#define TC__TC1__CNTR_CTRL_REG_3__WAVE_POL__SHIFT    6
#define TC__TC1__CNTR_CTRL_REG_3__RESERVED_31_7__SHIFT    7

#define TC__TC1__CNTR_CTRL_REG_3__DIS__MASK    0x00000001
#define TC__TC1__CNTR_CTRL_REG_3__INT__MASK    0x00000002
#define TC__TC1__CNTR_CTRL_REG_3__DEC__MASK    0x00000004
#define TC__TC1__CNTR_CTRL_REG_3__MATCH__MASK    0x00000008
#define TC__TC1__CNTR_CTRL_REG_3__RST__MASK    0x00000010
#define TC__TC1__CNTR_CTRL_REG_3__WAVE_EN__MASK    0x00000020
#define TC__TC1__CNTR_CTRL_REG_3__WAVE_POL__MASK    0x00000040
#define TC__TC1__CNTR_CTRL_REG_3__RESERVED_31_7__MASK    0xffffff80

#define TC__TC1__CNTR_CTRL_REG_3__DIS__POR_VALUE    0x1
#define TC__TC1__CNTR_CTRL_REG_3__INT__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_3__DEC__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_3__RST__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_3__WAVE_EN__POR_VALUE    0x1
#define TC__TC1__CNTR_CTRL_REG_3__WAVE_POL__POR_VALUE    0x0
#define TC__TC1__CNTR_CTRL_REG_3__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CLK_CTRL_REG_1
// Clock control register
///////////////////////////////////////////////////////

#define TC__TC1__CLK_CTRL_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x24ULL)
#define TC__TC1__CLK_CTRL_REG_1__NUM  0x1

#define TC__TC1__CLK_CTRL_REG_1__PS_EN__SHIFT    0
#define TC__TC1__CLK_CTRL_REG_1__PS_V__SHIFT    1
#define TC__TC1__CLK_CTRL_REG_1__C_SRC__SHIFT    5
#define TC__TC1__CLK_CTRL_REG_1__EX_E__SHIFT    6
#define TC__TC1__CLK_CTRL_REG_1__RESERVED_31_7__SHIFT    7

#define TC__TC1__CLK_CTRL_REG_1__PS_EN__MASK    0x00000001
#define TC__TC1__CLK_CTRL_REG_1__PS_V__MASK    0x0000001e
#define TC__TC1__CLK_CTRL_REG_1__C_SRC__MASK    0x00000020
#define TC__TC1__CLK_CTRL_REG_1__EX_E__MASK    0x00000040
#define TC__TC1__CLK_CTRL_REG_1__RESERVED_31_7__MASK    0xffffff80

#define TC__TC1__CLK_CTRL_REG_1__PS_EN__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_1__PS_V__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_1__C_SRC__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_1__EX_E__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_1__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CLK_CTRL_REG_2
// Clock control register
///////////////////////////////////////////////////////

#define TC__TC1__CLK_CTRL_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x28ULL)
#define TC__TC1__CLK_CTRL_REG_2__NUM  0x1

#define TC__TC1__CLK_CTRL_REG_2__PS_EN__SHIFT    0
#define TC__TC1__CLK_CTRL_REG_2__PS_V__SHIFT    1
#define TC__TC1__CLK_CTRL_REG_2__C_SRC__SHIFT    5
#define TC__TC1__CLK_CTRL_REG_2__EX_E__SHIFT    6
#define TC__TC1__CLK_CTRL_REG_2__RESERVED_31_7__SHIFT    7

#define TC__TC1__CLK_CTRL_REG_2__PS_EN__MASK    0x00000001
#define TC__TC1__CLK_CTRL_REG_2__PS_V__MASK    0x0000001e
#define TC__TC1__CLK_CTRL_REG_2__C_SRC__MASK    0x00000020
#define TC__TC1__CLK_CTRL_REG_2__EX_E__MASK    0x00000040
#define TC__TC1__CLK_CTRL_REG_2__RESERVED_31_7__MASK    0xffffff80

#define TC__TC1__CLK_CTRL_REG_2__PS_EN__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_2__PS_V__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_2__C_SRC__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_2__EX_E__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_2__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CLK_CTRL_REG_3
// Clock control register
///////////////////////////////////////////////////////

#define TC__TC1__CLK_CTRL_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x2CULL)
#define TC__TC1__CLK_CTRL_REG_3__NUM  0x1

#define TC__TC1__CLK_CTRL_REG_3__PS_EN__SHIFT    0
#define TC__TC1__CLK_CTRL_REG_3__PS_V__SHIFT    1
#define TC__TC1__CLK_CTRL_REG_3__C_SRC__SHIFT    5
#define TC__TC1__CLK_CTRL_REG_3__EX_E__SHIFT    6
#define TC__TC1__CLK_CTRL_REG_3__RESERVED_31_7__SHIFT    7

#define TC__TC1__CLK_CTRL_REG_3__PS_EN__MASK    0x00000001
#define TC__TC1__CLK_CTRL_REG_3__PS_V__MASK    0x0000001e
#define TC__TC1__CLK_CTRL_REG_3__C_SRC__MASK    0x00000020
#define TC__TC1__CLK_CTRL_REG_3__EX_E__MASK    0x00000040
#define TC__TC1__CLK_CTRL_REG_3__RESERVED_31_7__MASK    0xffffff80

#define TC__TC1__CLK_CTRL_REG_3__PS_EN__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_3__PS_V__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_3__C_SRC__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_3__EX_E__POR_VALUE    0x0
#define TC__TC1__CLK_CTRL_REG_3__RESERVED_31_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTERVAL_REG_1
// Interval value
///////////////////////////////////////////////////////

#define TC__TC1__INTERVAL_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x30ULL)
#define TC__TC1__INTERVAL_REG_1__NUM  0x1

#define TC__TC1__INTERVAL_REG_1__INTERVAL__SHIFT    0
#define TC__TC1__INTERVAL_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC1__INTERVAL_REG_1__INTERVAL__MASK    0x0000ffff
#define TC__TC1__INTERVAL_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__INTERVAL_REG_1__INTERVAL__POR_VALUE    0x0
#define TC__TC1__INTERVAL_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTERVAL_REG_2
// Interval value
///////////////////////////////////////////////////////

#define TC__TC1__INTERVAL_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x34ULL)
#define TC__TC1__INTERVAL_REG_2__NUM  0x1

#define TC__TC1__INTERVAL_REG_2__INTERVAL__SHIFT    0
#define TC__TC1__INTERVAL_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC1__INTERVAL_REG_2__INTERVAL__MASK    0x0000ffff
#define TC__TC1__INTERVAL_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__INTERVAL_REG_2__INTERVAL__POR_VALUE    0x0
#define TC__TC1__INTERVAL_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INTERVAL_REG_3
// Interval value
///////////////////////////////////////////////////////

#define TC__TC1__INTERVAL_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x38ULL)
#define TC__TC1__INTERVAL_REG_3__NUM  0x1

#define TC__TC1__INTERVAL_REG_3__INTERVAL__SHIFT    0
#define TC__TC1__INTERVAL_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC1__INTERVAL_REG_3__INTERVAL__MASK    0x0000ffff
#define TC__TC1__INTERVAL_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__INTERVAL_REG_3__INTERVAL__POR_VALUE    0x0
#define TC__TC1__INTERVAL_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_VAL_REG_1
// Current counter value
///////////////////////////////////////////////////////

#define TC__TC1__CNTR_VAL_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x3CULL)
#define TC__TC1__CNTR_VAL_REG_1__NUM  0x1

#define TC__TC1__CNTR_VAL_REG_1__VALUE__SHIFT    0
#define TC__TC1__CNTR_VAL_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC1__CNTR_VAL_REG_1__VALUE__MASK    0x0000ffff
#define TC__TC1__CNTR_VAL_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__CNTR_VAL_REG_1__VALUE__POR_VALUE    0x0
#define TC__TC1__CNTR_VAL_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_VAL_REG_2
// Current counter value
///////////////////////////////////////////////////////

#define TC__TC1__CNTR_VAL_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x40ULL)
#define TC__TC1__CNTR_VAL_REG_2__NUM  0x1

#define TC__TC1__CNTR_VAL_REG_2__VALUE__SHIFT    0
#define TC__TC1__CNTR_VAL_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC1__CNTR_VAL_REG_2__VALUE__MASK    0x0000ffff
#define TC__TC1__CNTR_VAL_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__CNTR_VAL_REG_2__VALUE__POR_VALUE    0x0
#define TC__TC1__CNTR_VAL_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CNTR_VAL_REG_3
// Current counter value
///////////////////////////////////////////////////////

#define TC__TC1__CNTR_VAL_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x44ULL)
#define TC__TC1__CNTR_VAL_REG_3__NUM  0x1

#define TC__TC1__CNTR_VAL_REG_3__VALUE__SHIFT    0
#define TC__TC1__CNTR_VAL_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC1__CNTR_VAL_REG_3__VALUE__MASK    0x0000ffff
#define TC__TC1__CNTR_VAL_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__CNTR_VAL_REG_3__VALUE__POR_VALUE    0x0
#define TC__TC1__CNTR_VAL_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_1_REG_1
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_1_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x48ULL)
#define TC__TC1__MATCH_1_REG_1__NUM  0x1

#define TC__TC1__MATCH_1_REG_1__MATCH__SHIFT    0
#define TC__TC1__MATCH_1_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_1_REG_1__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_1_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_1_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_1_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_2_REG_1
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_2_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x4CULL)
#define TC__TC1__MATCH_2_REG_1__NUM  0x1

#define TC__TC1__MATCH_2_REG_1__MATCH__SHIFT    0
#define TC__TC1__MATCH_2_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_2_REG_1__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_2_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_2_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_2_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_3_REG_1
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_3_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x50ULL)
#define TC__TC1__MATCH_3_REG_1__NUM  0x1

#define TC__TC1__MATCH_3_REG_1__MATCH__SHIFT    0
#define TC__TC1__MATCH_3_REG_1__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_3_REG_1__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_3_REG_1__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_3_REG_1__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_3_REG_1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_1_REG_2
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_1_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x54ULL)
#define TC__TC1__MATCH_1_REG_2__NUM  0x1

#define TC__TC1__MATCH_1_REG_2__MATCH__SHIFT    0
#define TC__TC1__MATCH_1_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_1_REG_2__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_1_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_1_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_1_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_2_REG_2
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_2_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x58ULL)
#define TC__TC1__MATCH_2_REG_2__NUM  0x1

#define TC__TC1__MATCH_2_REG_2__MATCH__SHIFT    0
#define TC__TC1__MATCH_2_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_2_REG_2__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_2_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_2_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_2_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_3_REG_2
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_3_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x5CULL)
#define TC__TC1__MATCH_3_REG_2__NUM  0x1

#define TC__TC1__MATCH_3_REG_2__MATCH__SHIFT    0
#define TC__TC1__MATCH_3_REG_2__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_3_REG_2__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_3_REG_2__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_3_REG_2__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_3_REG_2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_1_REG_3
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_1_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x60ULL)
#define TC__TC1__MATCH_1_REG_3__NUM  0x1

#define TC__TC1__MATCH_1_REG_3__MATCH__SHIFT    0
#define TC__TC1__MATCH_1_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_1_REG_3__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_1_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_1_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_1_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_2_REG_3
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_2_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x64ULL)
#define TC__TC1__MATCH_2_REG_3__NUM  0x1

#define TC__TC1__MATCH_2_REG_3__MATCH__SHIFT    0
#define TC__TC1__MATCH_2_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_2_REG_3__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_2_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_2_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_2_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MATCH_3_REG_3
// Match value
///////////////////////////////////////////////////////

#define TC__TC1__MATCH_3_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x68ULL)
#define TC__TC1__MATCH_3_REG_3__NUM  0x1

#define TC__TC1__MATCH_3_REG_3__MATCH__SHIFT    0
#define TC__TC1__MATCH_3_REG_3__RESERVED_31_16__SHIFT    16

#define TC__TC1__MATCH_3_REG_3__MATCH__MASK    0x0000ffff
#define TC__TC1__MATCH_3_REG_3__RESERVED_31_16__MASK    0xffff0000

#define TC__TC1__MATCH_3_REG_3__MATCH__POR_VALUE    0x0
#define TC__TC1__MATCH_3_REG_3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_EN_REG_1
// ANDed with corresponding Interrupt Register
///////////////////////////////////////////////////////

#define TC__TC1__IRQ_EN_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x6CULL)
#define TC__TC1__IRQ_EN_REG_1__NUM  0x1

#define TC__TC1__IRQ_EN_REG_1__IEN__SHIFT    0
#define TC__TC1__IRQ_EN_REG_1__RESERVED_31_6__SHIFT    6

#define TC__TC1__IRQ_EN_REG_1__IEN__MASK    0x0000003f
#define TC__TC1__IRQ_EN_REG_1__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC1__IRQ_EN_REG_1__IEN__POR_VALUE    0x0
#define TC__TC1__IRQ_EN_REG_1__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_EN_REG_2
// ANDed with corresponding Interrupt Register
///////////////////////////////////////////////////////

#define TC__TC1__IRQ_EN_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x70ULL)
#define TC__TC1__IRQ_EN_REG_2__NUM  0x1

#define TC__TC1__IRQ_EN_REG_2__IEN__SHIFT    0
#define TC__TC1__IRQ_EN_REG_2__RESERVED_31_6__SHIFT    6

#define TC__TC1__IRQ_EN_REG_2__IEN__MASK    0x0000003f
#define TC__TC1__IRQ_EN_REG_2__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC1__IRQ_EN_REG_2__IEN__POR_VALUE    0x0
#define TC__TC1__IRQ_EN_REG_2__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_EN_REG_3
// ANDed with corresponding Interrupt Register
///////////////////////////////////////////////////////

#define TC__TC1__IRQ_EN_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x74ULL)
#define TC__TC1__IRQ_EN_REG_3__NUM  0x1

#define TC__TC1__IRQ_EN_REG_3__IEN__SHIFT    0
#define TC__TC1__IRQ_EN_REG_3__RESERVED_31_6__SHIFT    6

#define TC__TC1__IRQ_EN_REG_3__IEN__MASK    0x0000003f
#define TC__TC1__IRQ_EN_REG_3__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC1__IRQ_EN_REG_3__IEN__POR_VALUE    0x0
#define TC__TC1__IRQ_EN_REG_3__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_REG_1
// Counter 1 Interval, Match, Overflow and Event interrupts
///////////////////////////////////////////////////////

#define TC__TC1__IRQ_REG_1__ADDR (TC__TC1__BASE_ADDR + 0x78ULL)
#define TC__TC1__IRQ_REG_1__NUM  0x1

#define TC__TC1__IRQ_REG_1__IV__SHIFT    0
#define TC__TC1__IRQ_REG_1__M1__SHIFT    1
#define TC__TC1__IRQ_REG_1__M2__SHIFT    2
#define TC__TC1__IRQ_REG_1__M3__SHIFT    3
#define TC__TC1__IRQ_REG_1__OV__SHIFT    4
#define TC__TC1__IRQ_REG_1__EV__SHIFT    5
#define TC__TC1__IRQ_REG_1__RESERVED_31_6__SHIFT    6

#define TC__TC1__IRQ_REG_1__IV__MASK    0x00000001
#define TC__TC1__IRQ_REG_1__M1__MASK    0x00000002
#define TC__TC1__IRQ_REG_1__M2__MASK    0x00000004
#define TC__TC1__IRQ_REG_1__M3__MASK    0x00000008
#define TC__TC1__IRQ_REG_1__OV__MASK    0x00000010
#define TC__TC1__IRQ_REG_1__EV__MASK    0x00000020
#define TC__TC1__IRQ_REG_1__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC1__IRQ_REG_1__IV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_1__M1__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_1__M2__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_1__M3__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_1__OV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_1__EV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_1__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_REG_2
// Counter 2 Interval, Match, Overflow and Event interrupts
///////////////////////////////////////////////////////

#define TC__TC1__IRQ_REG_2__ADDR (TC__TC1__BASE_ADDR + 0x7CULL)
#define TC__TC1__IRQ_REG_2__NUM  0x1

#define TC__TC1__IRQ_REG_2__IV__SHIFT    0
#define TC__TC1__IRQ_REG_2__M1__SHIFT    1
#define TC__TC1__IRQ_REG_2__M2__SHIFT    2
#define TC__TC1__IRQ_REG_2__M3__SHIFT    3
#define TC__TC1__IRQ_REG_2__OV__SHIFT    4
#define TC__TC1__IRQ_REG_2__EV__SHIFT    5
#define TC__TC1__IRQ_REG_2__RESERVED_31_6__SHIFT    6

#define TC__TC1__IRQ_REG_2__IV__MASK    0x00000001
#define TC__TC1__IRQ_REG_2__M1__MASK    0x00000002
#define TC__TC1__IRQ_REG_2__M2__MASK    0x00000004
#define TC__TC1__IRQ_REG_2__M3__MASK    0x00000008
#define TC__TC1__IRQ_REG_2__OV__MASK    0x00000010
#define TC__TC1__IRQ_REG_2__EV__MASK    0x00000020
#define TC__TC1__IRQ_REG_2__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC1__IRQ_REG_2__IV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_2__M1__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_2__M2__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_2__M3__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_2__OV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_2__EV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_2__RESERVED_31_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IRQ_REG_3
// Counter 3 Interval, Match, Overflow and Event interrupts
///////////////////////////////////////////////////////

#define TC__TC1__IRQ_REG_3__ADDR (TC__TC1__BASE_ADDR + 0x80ULL)
#define TC__TC1__IRQ_REG_3__NUM  0x1

#define TC__TC1__IRQ_REG_3__IV__SHIFT    0
#define TC__TC1__IRQ_REG_3__M1__SHIFT    1
#define TC__TC1__IRQ_REG_3__M2__SHIFT    2
#define TC__TC1__IRQ_REG_3__M3__SHIFT    3
#define TC__TC1__IRQ_REG_3__OV__SHIFT    4
#define TC__TC1__IRQ_REG_3__EV__SHIFT    5
#define TC__TC1__IRQ_REG_3__RESERVED_31_6__SHIFT    6

#define TC__TC1__IRQ_REG_3__IV__MASK    0x00000001
#define TC__TC1__IRQ_REG_3__M1__MASK    0x00000002
#define TC__TC1__IRQ_REG_3__M2__MASK    0x00000004
#define TC__TC1__IRQ_REG_3__M3__MASK    0x00000008
#define TC__TC1__IRQ_REG_3__OV__MASK    0x00000010
#define TC__TC1__IRQ_REG_3__EV__MASK    0x00000020
#define TC__TC1__IRQ_REG_3__RESERVED_31_6__MASK    0xffffffc0

#define TC__TC1__IRQ_REG_3__IV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_3__M1__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_3__M2__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_3__M3__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_3__OV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_3__EV__POR_VALUE    0x0
#define TC__TC1__IRQ_REG_3__RESERVED_31_6__POR_VALUE    0x0



#define UART__UART0__BASE_ADDR 0xF8400000ULL

///////////////////////////////////////////////////////
// Register: RBR__THR__DLL
// A combined register:
// (RBR): Receive Buffer Register.
// 
// (THR): Transmit Holding Register.
// 
// (DLL): Divisor Latch (Low).
// If UART_16550_COMPATIBLE = No, then this register can be accessed only when the DLAB bit (LCR[7]) is set and the UART is not busy - that is, USR[0] is 0; otherwise this register can be accessed only when the DLAB bit (LCR[7]) is set.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rbr__thr__dll : 8;
        unsigned rsvd_rbr__thr__dll : 24;
    };
    unsigned reg;
} UART__RBR__THR__DLL__ACC_T;

#define UART__UART0__RBR__THR__DLL__ADDR (UART__UART0__BASE_ADDR + 0x0ULL)
#define UART__UART0__RBR__THR__DLL__NUM  0x1

#define UART__UART0__RBR__THR__DLL__RBR__THR__DLL__SHIFT    0
#define UART__UART0__RBR__THR__DLL__RSVD_RBR__THR__DLL__SHIFT    8

#define UART__UART0__RBR__THR__DLL__RBR__THR__DLL__MASK    0x000000ff
#define UART__UART0__RBR__THR__DLL__RSVD_RBR__THR__DLL__MASK    0xffffff00

#define UART__UART0__RBR__THR__DLL__RBR__THR__DLL__POR_VALUE    0x0
#define UART__UART0__RBR__THR__DLL__RSVD_RBR__THR__DLL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IER_DLH
// A combined register:
// (IER): Interrupt Enable Register.
// 
// (DLH): Divisor Latch High (DLH) Register.If UART_16550_COMPATIBLE = No, then this register can be accessed only when the DLAB bit (LCR[7]) is set and the UART is not busy, that is, USR[0] is 0; otherwise this register can be accessed only when the DLAB bit (LCR[7]) is set.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned erbfi__dlh : 1;
        unsigned etbei__dlh : 1;
        unsigned elsi__dlh : 1;
        unsigned edssi__dlh : 1;
        unsigned elcolr__dlh : 1;
        unsigned rsvd_ier__dlh_6to5 : 2;
        unsigned ptime__dlh : 1;
        unsigned rsvd_ier__dlh : 24;
    };
    unsigned reg;
} UART__IER_DLH__ACC_T;

#define UART__UART0__IER_DLH__ADDR (UART__UART0__BASE_ADDR + 0x4ULL)
#define UART__UART0__IER_DLH__NUM  0x1

#define UART__UART0__IER_DLH__ERBFI__DLH__SHIFT    0
#define UART__UART0__IER_DLH__ETBEI__DLH__SHIFT    1
#define UART__UART0__IER_DLH__ELSI__DLH__SHIFT    2
#define UART__UART0__IER_DLH__EDSSI__DLH__SHIFT    3
#define UART__UART0__IER_DLH__ELCOLR__DLH__SHIFT    4
#define UART__UART0__IER_DLH__RSVD_IER__DLH_6TO5__SHIFT    5
#define UART__UART0__IER_DLH__PTIME__DLH__SHIFT    7
#define UART__UART0__IER_DLH__RSVD_IER__DLH__SHIFT    8

#define UART__UART0__IER_DLH__ERBFI__DLH__MASK    0x00000001
#define UART__UART0__IER_DLH__ETBEI__DLH__MASK    0x00000002
#define UART__UART0__IER_DLH__ELSI__DLH__MASK    0x00000004
#define UART__UART0__IER_DLH__EDSSI__DLH__MASK    0x00000008
#define UART__UART0__IER_DLH__ELCOLR__DLH__MASK    0x00000010
#define UART__UART0__IER_DLH__RSVD_IER__DLH_6TO5__MASK    0x00000060
#define UART__UART0__IER_DLH__PTIME__DLH__MASK    0x00000080
#define UART__UART0__IER_DLH__RSVD_IER__DLH__MASK    0xffffff00

#define UART__UART0__IER_DLH__ERBFI__DLH__POR_VALUE    0x0
#define UART__UART0__IER_DLH__ETBEI__DLH__POR_VALUE    0x0
#define UART__UART0__IER_DLH__ELSI__DLH__POR_VALUE    0x0
#define UART__UART0__IER_DLH__EDSSI__DLH__POR_VALUE    0x0
#define UART__UART0__IER_DLH__ELCOLR__DLH__POR_VALUE    0x0
#define UART__UART0__IER_DLH__RSVD_IER__DLH_6TO5__POR_VALUE    0x0
#define UART__UART0__IER_DLH__PTIME__DLH__POR_VALUE    0x0
#define UART__UART0__IER_DLH__RSVD_IER__DLH__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FCR__IIR
// A combined register:
// (FCR): This register is only valid when the DW_apb_uart is configured to have FIFO's implemented (FIFO_MODE != NONE). If FIFO's are not implemented, this register does not exist and writing to this register address will have no effect.
// 
// (IIR): Interrupt Identification Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fifoe__iid : 1;
        unsigned rfifor__iid : 1;
        unsigned xfifor__iid : 1;
        unsigned dmam__iid : 1;
        unsigned tet__rsvd_iir : 2;
        unsigned rt__fifose : 2;
        unsigned rsvd_fcr__iir : 24;
    };
    unsigned reg;
} UART__FCR__IIR__ACC_T;

#define UART__UART0__FCR__IIR__ADDR (UART__UART0__BASE_ADDR + 0x8ULL)
#define UART__UART0__FCR__IIR__NUM  0x1

#define UART__UART0__FCR__IIR__FIFOE__IID__SHIFT    0
#define UART__UART0__FCR__IIR__RFIFOR__IID__SHIFT    1
#define UART__UART0__FCR__IIR__XFIFOR__IID__SHIFT    2
#define UART__UART0__FCR__IIR__DMAM__IID__SHIFT    3
#define UART__UART0__FCR__IIR__TET__RSVD_IIR__SHIFT    4
#define UART__UART0__FCR__IIR__RT__FIFOSE__SHIFT    6
#define UART__UART0__FCR__IIR__RSVD_FCR__IIR__SHIFT    8

#define UART__UART0__FCR__IIR__FIFOE__IID__MASK    0x00000001
#define UART__UART0__FCR__IIR__RFIFOR__IID__MASK    0x00000002
#define UART__UART0__FCR__IIR__XFIFOR__IID__MASK    0x00000004
#define UART__UART0__FCR__IIR__DMAM__IID__MASK    0x00000008
#define UART__UART0__FCR__IIR__TET__RSVD_IIR__MASK    0x00000030
#define UART__UART0__FCR__IIR__RT__FIFOSE__MASK    0x000000c0
#define UART__UART0__FCR__IIR__RSVD_FCR__IIR__MASK    0xffffff00

#define UART__UART0__FCR__IIR__FIFOE__IID__POR_VALUE    0x1
#define UART__UART0__FCR__IIR__RFIFOR__IID__POR_VALUE    0x0
#define UART__UART0__FCR__IIR__XFIFOR__IID__POR_VALUE    0x0
#define UART__UART0__FCR__IIR__DMAM__IID__POR_VALUE    0x0
#define UART__UART0__FCR__IIR__TET__RSVD_IIR__POR_VALUE    0x0
#define UART__UART0__FCR__IIR__RT__FIFOSE__POR_VALUE    0x0
#define UART__UART0__FCR__IIR__RSVD_FCR__IIR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LCR
// Line Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dls : 2;
        unsigned stop : 1;
        unsigned pen : 1;
        unsigned eps : 1;
        unsigned sp : 1;
        unsigned bc : 1;
        unsigned dlab : 1;
        unsigned rsvd_lcr_31to8 : 24;
    };
    unsigned reg;
} UART__LCR__ACC_T;

#define UART__UART0__LCR__ADDR (UART__UART0__BASE_ADDR + 0xCULL)
#define UART__UART0__LCR__NUM  0x1

#define UART__UART0__LCR__DLS__SHIFT    0
#define UART__UART0__LCR__STOP__SHIFT    2
#define UART__UART0__LCR__PEN__SHIFT    3
#define UART__UART0__LCR__EPS__SHIFT    4
#define UART__UART0__LCR__SP__SHIFT    5
#define UART__UART0__LCR__BC__SHIFT    6
#define UART__UART0__LCR__DLAB__SHIFT    7
#define UART__UART0__LCR__RSVD_LCR_31TO8__SHIFT    8

#define UART__UART0__LCR__DLS__MASK    0x00000003
#define UART__UART0__LCR__STOP__MASK    0x00000004
#define UART__UART0__LCR__PEN__MASK    0x00000008
#define UART__UART0__LCR__EPS__MASK    0x00000010
#define UART__UART0__LCR__SP__MASK    0x00000020
#define UART__UART0__LCR__BC__MASK    0x00000040
#define UART__UART0__LCR__DLAB__MASK    0x00000080
#define UART__UART0__LCR__RSVD_LCR_31TO8__MASK    0xffffff00

#define UART__UART0__LCR__DLS__POR_VALUE    0x0
#define UART__UART0__LCR__STOP__POR_VALUE    0x0
#define UART__UART0__LCR__PEN__POR_VALUE    0x0
#define UART__UART0__LCR__EPS__POR_VALUE    0x0
#define UART__UART0__LCR__SP__POR_VALUE    0x0
#define UART__UART0__LCR__BC__POR_VALUE    0x0
#define UART__UART0__LCR__DLAB__POR_VALUE    0x0
#define UART__UART0__LCR__RSVD_LCR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MCR
// Modem Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dtr : 1;
        unsigned rts : 1;
        unsigned out1 : 1;
        unsigned out2 : 1;
        unsigned loopback : 1;
        unsigned afce : 1;
        unsigned sire : 1;
        unsigned rsvd_mcr_31to7 : 25;
    };
    unsigned reg;
} UART__MCR__ACC_T;

#define UART__UART0__MCR__ADDR (UART__UART0__BASE_ADDR + 0x10ULL)
#define UART__UART0__MCR__NUM  0x1

#define UART__UART0__MCR__DTR__SHIFT    0
#define UART__UART0__MCR__RTS__SHIFT    1
#define UART__UART0__MCR__OUT1__SHIFT    2
#define UART__UART0__MCR__OUT2__SHIFT    3
#define UART__UART0__MCR__LOOPBACK__SHIFT    4
#define UART__UART0__MCR__AFCE__SHIFT    5
#define UART__UART0__MCR__SIRE__SHIFT    6
#define UART__UART0__MCR__RSVD_MCR_31TO7__SHIFT    7

#define UART__UART0__MCR__DTR__MASK    0x00000001
#define UART__UART0__MCR__RTS__MASK    0x00000002
#define UART__UART0__MCR__OUT1__MASK    0x00000004
#define UART__UART0__MCR__OUT2__MASK    0x00000008
#define UART__UART0__MCR__LOOPBACK__MASK    0x00000010
#define UART__UART0__MCR__AFCE__MASK    0x00000020
#define UART__UART0__MCR__SIRE__MASK    0x00000040
#define UART__UART0__MCR__RSVD_MCR_31TO7__MASK    0xffffff80

#define UART__UART0__MCR__DTR__POR_VALUE    0x0
#define UART__UART0__MCR__RTS__POR_VALUE    0x0
#define UART__UART0__MCR__OUT1__POR_VALUE    0x0
#define UART__UART0__MCR__OUT2__POR_VALUE    0x0
#define UART__UART0__MCR__LOOPBACK__POR_VALUE    0x0
#define UART__UART0__MCR__AFCE__POR_VALUE    0x0
#define UART__UART0__MCR__SIRE__POR_VALUE    0x0
#define UART__UART0__MCR__RSVD_MCR_31TO7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LSR
// Line Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dr : 1;
        unsigned oe : 1;
        unsigned pe : 1;
        unsigned fe : 1;
        unsigned bi : 1;
        unsigned thre : 1;
        unsigned temt : 1;
        unsigned rfe : 1;
        unsigned rsvd_addr_rcvd : 1;
        unsigned rsvd_lsr_31to9 : 23;
    };
    unsigned reg;
} UART__LSR__ACC_T;

#define UART__UART0__LSR__ADDR (UART__UART0__BASE_ADDR + 0x14ULL)
#define UART__UART0__LSR__NUM  0x1

#define UART__UART0__LSR__DR__SHIFT    0
#define UART__UART0__LSR__OE__SHIFT    1
#define UART__UART0__LSR__PE__SHIFT    2
#define UART__UART0__LSR__FE__SHIFT    3
#define UART__UART0__LSR__BI__SHIFT    4
#define UART__UART0__LSR__THRE__SHIFT    5
#define UART__UART0__LSR__TEMT__SHIFT    6
#define UART__UART0__LSR__RFE__SHIFT    7
#define UART__UART0__LSR__RSVD_ADDR_RCVD__SHIFT    8
#define UART__UART0__LSR__RSVD_LSR_31TO9__SHIFT    9

#define UART__UART0__LSR__DR__MASK    0x00000001
#define UART__UART0__LSR__OE__MASK    0x00000002
#define UART__UART0__LSR__PE__MASK    0x00000004
#define UART__UART0__LSR__FE__MASK    0x00000008
#define UART__UART0__LSR__BI__MASK    0x00000010
#define UART__UART0__LSR__THRE__MASK    0x00000020
#define UART__UART0__LSR__TEMT__MASK    0x00000040
#define UART__UART0__LSR__RFE__MASK    0x00000080
#define UART__UART0__LSR__RSVD_ADDR_RCVD__MASK    0x00000100
#define UART__UART0__LSR__RSVD_LSR_31TO9__MASK    0xfffffe00

#define UART__UART0__LSR__DR__POR_VALUE    0x0
#define UART__UART0__LSR__OE__POR_VALUE    0x0
#define UART__UART0__LSR__PE__POR_VALUE    0x0
#define UART__UART0__LSR__FE__POR_VALUE    0x0
#define UART__UART0__LSR__BI__POR_VALUE    0x0
#define UART__UART0__LSR__THRE__POR_VALUE    0x1
#define UART__UART0__LSR__TEMT__POR_VALUE    0x1
#define UART__UART0__LSR__RFE__POR_VALUE    0x0
#define UART__UART0__LSR__RSVD_ADDR_RCVD__POR_VALUE    0x0
#define UART__UART0__LSR__RSVD_LSR_31TO9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSR
// Whenever bits 0, 1, 2 or 3 is set to logic one, to indicate a change on the modem control inputs, a modem status interrupt will be generated if enabled via the IER regardless of when the change occurred. The bits (bits 0, 1, 3) can be set after a reset-even tthough their respective modem signals are inactive-because the synchronized version of the modem signals have a reset value of 0 and change to value 1 after reset. To prevent unwanted interrupts due to this change, a read of the MSR register can be performed after reset.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dcts : 1;
        unsigned ddsr : 1;
        unsigned teri : 1;
        unsigned ddcd : 1;
        unsigned cts : 1;
        unsigned dsr : 1;
        unsigned ri : 1;
        unsigned dcd : 1;
        unsigned rsvd_msr_31to8 : 24;
    };
    unsigned reg;
} UART__MSR__ACC_T;

#define UART__UART0__MSR__ADDR (UART__UART0__BASE_ADDR + 0x18ULL)
#define UART__UART0__MSR__NUM  0x1

#define UART__UART0__MSR__DCTS__SHIFT    0
#define UART__UART0__MSR__DDSR__SHIFT    1
#define UART__UART0__MSR__TERI__SHIFT    2
#define UART__UART0__MSR__DDCD__SHIFT    3
#define UART__UART0__MSR__CTS__SHIFT    4
#define UART__UART0__MSR__DSR__SHIFT    5
#define UART__UART0__MSR__RI__SHIFT    6
#define UART__UART0__MSR__DCD__SHIFT    7
#define UART__UART0__MSR__RSVD_MSR_31TO8__SHIFT    8

#define UART__UART0__MSR__DCTS__MASK    0x00000001
#define UART__UART0__MSR__DDSR__MASK    0x00000002
#define UART__UART0__MSR__TERI__MASK    0x00000004
#define UART__UART0__MSR__DDCD__MASK    0x00000008
#define UART__UART0__MSR__CTS__MASK    0x00000010
#define UART__UART0__MSR__DSR__MASK    0x00000020
#define UART__UART0__MSR__RI__MASK    0x00000040
#define UART__UART0__MSR__DCD__MASK    0x00000080
#define UART__UART0__MSR__RSVD_MSR_31TO8__MASK    0xffffff00

#define UART__UART0__MSR__DCTS__POR_VALUE    0x0
#define UART__UART0__MSR__DDSR__POR_VALUE    0x0
#define UART__UART0__MSR__TERI__POR_VALUE    0x0
#define UART__UART0__MSR__DDCD__POR_VALUE    0x0
#define UART__UART0__MSR__CTS__POR_VALUE    0x0
#define UART__UART0__MSR__DSR__POR_VALUE    0x0
#define UART__UART0__MSR__RI__POR_VALUE    0x0
#define UART__UART0__MSR__DCD__POR_VALUE    0x0
#define UART__UART0__MSR__RSVD_MSR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SCR
// Scratchpad Register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned scr : 8;
        unsigned rsvd_scr_31to8 : 24;
    };
    unsigned reg;
} UART__SCR__ACC_T;

#define UART__UART0__SCR__ADDR (UART__UART0__BASE_ADDR + 0x1CULL)
#define UART__UART0__SCR__NUM  0x1

#define UART__UART0__SCR__SCR__SHIFT    0
#define UART__UART0__SCR__RSVD_SCR_31TO8__SHIFT    8

#define UART__UART0__SCR__SCR__MASK    0x000000ff
#define UART__UART0__SCR__RSVD_SCR_31TO8__MASK    0xffffff00

#define UART__UART0__SCR__SCR__POR_VALUE    0x0
#define UART__UART0__SCR__RSVD_SCR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FAR
// FIFO Access Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned far : 1;
        unsigned rsvd_far_31to1 : 31;
    };
    unsigned reg;
} UART__FAR__ACC_T;

#define UART__UART0__FAR__ADDR (UART__UART0__BASE_ADDR + 0x70ULL)
#define UART__UART0__FAR__NUM  0x1

#define UART__UART0__FAR__FAR__SHIFT    0
#define UART__UART0__FAR__RSVD_FAR_31TO1__SHIFT    1

#define UART__UART0__FAR__FAR__MASK    0x00000001
#define UART__UART0__FAR__RSVD_FAR_31TO1__MASK    0xfffffffe

#define UART__UART0__FAR__FAR__POR_VALUE    0x0
#define UART__UART0__FAR__RSVD_FAR_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TFR
// This register is valid only when the DW_apb_uart is configured to have the FIFO access test mode available (FIFO_ACCESS = YES). If not configured, this register does not exist and reading from this register address returns 0.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tfr : 8;
        unsigned rsvd_tfr_31to8 : 24;
    };
    unsigned reg;
} UART__TFR__ACC_T;

#define UART__UART0__TFR__ADDR (UART__UART0__BASE_ADDR + 0x74ULL)
#define UART__UART0__TFR__NUM  0x1

#define UART__UART0__TFR__TFR__SHIFT    0
#define UART__UART0__TFR__RSVD_TFR_31TO8__SHIFT    8

#define UART__UART0__TFR__TFR__MASK    0x000000ff
#define UART__UART0__TFR__RSVD_TFR_31TO8__MASK    0xffffff00

#define UART__UART0__TFR__TFR__POR_VALUE    0x0
#define UART__UART0__TFR__RSVD_TFR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RFW
// This register is valid only when the DW_apb_uart is configured to have the FIFO access test mode available (FIFO_ACCESS = YES). If not configured, this register does not exist and reading from this register address returns 0.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rfwd : 8;
        unsigned rfpe : 1;
        unsigned rffe : 1;
        unsigned rsvd_rfw_31to10 : 22;
    };
    unsigned reg;
} UART__RFW__ACC_T;

#define UART__UART0__RFW__ADDR (UART__UART0__BASE_ADDR + 0x78ULL)
#define UART__UART0__RFW__NUM  0x1

#define UART__UART0__RFW__RFWD__SHIFT    0
#define UART__UART0__RFW__RFPE__SHIFT    8
#define UART__UART0__RFW__RFFE__SHIFT    9
#define UART__UART0__RFW__RSVD_RFW_31TO10__SHIFT    10

#define UART__UART0__RFW__RFWD__MASK    0x000000ff
#define UART__UART0__RFW__RFPE__MASK    0x00000100
#define UART__UART0__RFW__RFFE__MASK    0x00000200
#define UART__UART0__RFW__RSVD_RFW_31TO10__MASK    0xfffffc00

#define UART__UART0__RFW__RFWD__POR_VALUE    0x0
#define UART__UART0__RFW__RFPE__POR_VALUE    0x0
#define UART__UART0__RFW__RFFE__POR_VALUE    0x0
#define UART__UART0__RFW__RSVD_RFW_31TO10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: USR
// UART Status register.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned busy : 1;
        unsigned rsvd_tfnf : 1;
        unsigned rsvd_tfe : 1;
        unsigned rsvd_rfne : 1;
        unsigned rsvd_rff : 1;
        unsigned rsvd_usr_31to5 : 27;
    };
    unsigned reg;
} UART__USR__ACC_T;

#define UART__UART0__USR__ADDR (UART__UART0__BASE_ADDR + 0x7CULL)
#define UART__UART0__USR__NUM  0x1

#define UART__UART0__USR__BUSY__SHIFT    0
#define UART__UART0__USR__RSVD_TFNF__SHIFT    1
#define UART__UART0__USR__RSVD_TFE__SHIFT    2
#define UART__UART0__USR__RSVD_RFNE__SHIFT    3
#define UART__UART0__USR__RSVD_RFF__SHIFT    4
#define UART__UART0__USR__RSVD_USR_31TO5__SHIFT    5

#define UART__UART0__USR__BUSY__MASK    0x00000001
#define UART__UART0__USR__RSVD_TFNF__MASK    0x00000002
#define UART__UART0__USR__RSVD_TFE__MASK    0x00000004
#define UART__UART0__USR__RSVD_RFNE__MASK    0x00000008
#define UART__UART0__USR__RSVD_RFF__MASK    0x00000010
#define UART__UART0__USR__RSVD_USR_31TO5__MASK    0xffffffe0

#define UART__UART0__USR__BUSY__POR_VALUE    0x0
#define UART__UART0__USR__RSVD_TFNF__POR_VALUE    0x1
#define UART__UART0__USR__RSVD_TFE__POR_VALUE    0x1
#define UART__UART0__USR__RSVD_RFNE__POR_VALUE    0x0
#define UART__UART0__USR__RSVD_RFF__POR_VALUE    0x0
#define UART__UART0__USR__RSVD_USR_31TO5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HTX
// Halt TX
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned htx : 1;
        unsigned rsvd_htx_31to1 : 31;
    };
    unsigned reg;
} UART__HTX__ACC_T;

#define UART__UART0__HTX__ADDR (UART__UART0__BASE_ADDR + 0xA4ULL)
#define UART__UART0__HTX__NUM  0x1

#define UART__UART0__HTX__HTX__SHIFT    0
#define UART__UART0__HTX__RSVD_HTX_31TO1__SHIFT    1

#define UART__UART0__HTX__HTX__MASK    0x00000001
#define UART__UART0__HTX__RSVD_HTX_31TO1__MASK    0xfffffffe

#define UART__UART0__HTX__HTX__POR_VALUE    0x0
#define UART__UART0__HTX__RSVD_HTX_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMASA
// DMA Software Acknowledge Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmasa : 1;
        unsigned rsvd_dmasa_31to1 : 31;
    };
    unsigned reg;
} UART__DMASA__ACC_T;

#define UART__UART0__DMASA__ADDR (UART__UART0__BASE_ADDR + 0xA8ULL)
#define UART__UART0__DMASA__NUM  0x1

#define UART__UART0__DMASA__DMASA__SHIFT    0
#define UART__UART0__DMASA__RSVD_DMASA_31TO1__SHIFT    1

#define UART__UART0__DMASA__DMASA__MASK    0x00000001
#define UART__UART0__DMASA__RSVD_DMASA_31TO1__MASK    0xfffffffe

#define UART__UART0__DMASA__DMASA__POR_VALUE    0x0
#define UART__UART0__DMASA__RSVD_DMASA_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TCR
// This register is used to enable or disable RS485 mode and also control the polarity values for Driven enable (de) and Receiver Enable (re) signals.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rs485_en : 1;
        unsigned re_pol : 1;
        unsigned de_pol : 1;
        unsigned xfer_mode : 2;
        unsigned rsvd_tcr_31to5 : 27;
    };
    unsigned reg;
} UART__TCR__ACC_T;

#define UART__UART0__TCR__ADDR (UART__UART0__BASE_ADDR + 0xACULL)
#define UART__UART0__TCR__NUM  0x1

#define UART__UART0__TCR__RS485_EN__SHIFT    0
#define UART__UART0__TCR__RE_POL__SHIFT    1
#define UART__UART0__TCR__DE_POL__SHIFT    2
#define UART__UART0__TCR__XFER_MODE__SHIFT    3
#define UART__UART0__TCR__RSVD_TCR_31TO5__SHIFT    5

#define UART__UART0__TCR__RS485_EN__MASK    0x00000001
#define UART__UART0__TCR__RE_POL__MASK    0x00000002
#define UART__UART0__TCR__DE_POL__MASK    0x00000004
#define UART__UART0__TCR__XFER_MODE__MASK    0x00000018
#define UART__UART0__TCR__RSVD_TCR_31TO5__MASK    0xffffffe0

#define UART__UART0__TCR__RS485_EN__POR_VALUE    0x0
#define UART__UART0__TCR__RE_POL__POR_VALUE    0x1
#define UART__UART0__TCR__DE_POL__POR_VALUE    0x1
#define UART__UART0__TCR__XFER_MODE__POR_VALUE    0x0
#define UART__UART0__TCR__RSVD_TCR_31TO5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DE_EN
// The Driver Output Enable Register (DE_EN) is used to control the assertion and de-assertion of the DE signal.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned de_enable : 1;
        unsigned rsvd_de_en_31to1 : 31;
    };
    unsigned reg;
} UART__DE_EN__ACC_T;

#define UART__UART0__DE_EN__ADDR (UART__UART0__BASE_ADDR + 0xB0ULL)
#define UART__UART0__DE_EN__NUM  0x1

#define UART__UART0__DE_EN__DE_ENABLE__SHIFT    0
#define UART__UART0__DE_EN__RSVD_DE_EN_31TO1__SHIFT    1

#define UART__UART0__DE_EN__DE_ENABLE__MASK    0x00000001
#define UART__UART0__DE_EN__RSVD_DE_EN_31TO1__MASK    0xfffffffe

#define UART__UART0__DE_EN__DE_ENABLE__POR_VALUE    0x0
#define UART__UART0__DE_EN__RSVD_DE_EN_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RE_EN
// The Receiver Output Enable Register (RE_EN) is used to control the assertion and de-assertion of the RE signal.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned re_enable : 1;
        unsigned rsvd_re_en_31to1 : 31;
    };
    unsigned reg;
} UART__RE_EN__ACC_T;

#define UART__UART0__RE_EN__ADDR (UART__UART0__BASE_ADDR + 0xB4ULL)
#define UART__UART0__RE_EN__NUM  0x1

#define UART__UART0__RE_EN__RE_ENABLE__SHIFT    0
#define UART__UART0__RE_EN__RSVD_RE_EN_31TO1__SHIFT    1

#define UART__UART0__RE_EN__RE_ENABLE__MASK    0x00000001
#define UART__UART0__RE_EN__RSVD_RE_EN_31TO1__MASK    0xfffffffe

#define UART__UART0__RE_EN__RE_ENABLE__POR_VALUE    0x0
#define UART__UART0__RE_EN__RSVD_RE_EN_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DET
// The Driver Output Enable Timing Register (DET) is used to control the DE assertion and de-assertion timings of 'de' signal.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned de_assertion_time : 8;
        unsigned rsvd_de_at_15to8 : 8;
        unsigned de_deassertion_time : 8;
        unsigned rsvd_de_deat_31to24 : 8;
    };
    unsigned reg;
} UART__DET__ACC_T;

#define UART__UART0__DET__ADDR (UART__UART0__BASE_ADDR + 0xB8ULL)
#define UART__UART0__DET__NUM  0x1

#define UART__UART0__DET__DE_ASSERTION_TIME__SHIFT    0
#define UART__UART0__DET__RSVD_DE_AT_15TO8__SHIFT    8
#define UART__UART0__DET__DE_DEASSERTION_TIME__SHIFT    16
#define UART__UART0__DET__RSVD_DE_DEAT_31TO24__SHIFT    24

#define UART__UART0__DET__DE_ASSERTION_TIME__MASK    0x000000ff
#define UART__UART0__DET__RSVD_DE_AT_15TO8__MASK    0x0000ff00
#define UART__UART0__DET__DE_DEASSERTION_TIME__MASK    0x00ff0000
#define UART__UART0__DET__RSVD_DE_DEAT_31TO24__MASK    0xff000000

#define UART__UART0__DET__DE_ASSERTION_TIME__POR_VALUE    0x0
#define UART__UART0__DET__RSVD_DE_AT_15TO8__POR_VALUE    0x0
#define UART__UART0__DET__DE_DEASSERTION_TIME__POR_VALUE    0x0
#define UART__UART0__DET__RSVD_DE_DEAT_31TO24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TAT
// The TurnAround Timing Register (TAT) is used to hold the turnaround time between switching of 're' and 'de' signals.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned de_to_re : 16;
        unsigned re_to_de : 16;
    };
    unsigned reg;
} UART__TAT__ACC_T;

#define UART__UART0__TAT__ADDR (UART__UART0__BASE_ADDR + 0xBCULL)
#define UART__UART0__TAT__NUM  0x1

#define UART__UART0__TAT__DE_TO_RE__SHIFT    0
#define UART__UART0__TAT__RE_TO_DE__SHIFT    16

#define UART__UART0__TAT__DE_TO_RE__MASK    0x0000ffff
#define UART__UART0__TAT__RE_TO_DE__MASK    0xffff0000

#define UART__UART0__TAT__DE_TO_RE__POR_VALUE    0x0
#define UART__UART0__TAT__RE_TO_DE__POR_VALUE    0x0



#define UART__UART1__BASE_ADDR 0xF8401000ULL

///////////////////////////////////////////////////////
// Register: RBR__THR__DLL
// A combined register:
// (RBR): Receive Buffer Register.
// 
// (THR): Transmit Holding Register.
// 
// (DLL): Divisor Latch (Low).
// If UART_16550_COMPATIBLE = No, then this register can be accessed only when the DLAB bit (LCR[7]) is set and the UART is not busy - that is, USR[0] is 0; otherwise this register can be accessed only when the DLAB bit (LCR[7]) is set.
///////////////////////////////////////////////////////

#define UART__UART1__RBR__THR__DLL__ADDR (UART__UART1__BASE_ADDR + 0x0ULL)
#define UART__UART1__RBR__THR__DLL__NUM  0x1

#define UART__UART1__RBR__THR__DLL__RBR__THR__DLL__SHIFT    0
#define UART__UART1__RBR__THR__DLL__RSVD_RBR__THR__DLL__SHIFT    8

#define UART__UART1__RBR__THR__DLL__RBR__THR__DLL__MASK    0x000000ff
#define UART__UART1__RBR__THR__DLL__RSVD_RBR__THR__DLL__MASK    0xffffff00

#define UART__UART1__RBR__THR__DLL__RBR__THR__DLL__POR_VALUE    0x0
#define UART__UART1__RBR__THR__DLL__RSVD_RBR__THR__DLL__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IER_DLH
// A combined register:
// (IER): Interrupt Enable Register.
// 
// (DLH): Divisor Latch High (DLH) Register.If UART_16550_COMPATIBLE = No, then this register can be accessed only when the DLAB bit (LCR[7]) is set and the UART is not busy, that is, USR[0] is 0; otherwise this register can be accessed only when the DLAB bit (LCR[7]) is set.
///////////////////////////////////////////////////////

#define UART__UART1__IER_DLH__ADDR (UART__UART1__BASE_ADDR + 0x4ULL)
#define UART__UART1__IER_DLH__NUM  0x1

#define UART__UART1__IER_DLH__ERBFI__DLH__SHIFT    0
#define UART__UART1__IER_DLH__ETBEI__DLH__SHIFT    1
#define UART__UART1__IER_DLH__ELSI__DLH__SHIFT    2
#define UART__UART1__IER_DLH__EDSSI__DLH__SHIFT    3
#define UART__UART1__IER_DLH__ELCOLR__DLH__SHIFT    4
#define UART__UART1__IER_DLH__RSVD_IER__DLH_6TO5__SHIFT    5
#define UART__UART1__IER_DLH__PTIME__DLH__SHIFT    7
#define UART__UART1__IER_DLH__RSVD_IER__DLH__SHIFT    8

#define UART__UART1__IER_DLH__ERBFI__DLH__MASK    0x00000001
#define UART__UART1__IER_DLH__ETBEI__DLH__MASK    0x00000002
#define UART__UART1__IER_DLH__ELSI__DLH__MASK    0x00000004
#define UART__UART1__IER_DLH__EDSSI__DLH__MASK    0x00000008
#define UART__UART1__IER_DLH__ELCOLR__DLH__MASK    0x00000010
#define UART__UART1__IER_DLH__RSVD_IER__DLH_6TO5__MASK    0x00000060
#define UART__UART1__IER_DLH__PTIME__DLH__MASK    0x00000080
#define UART__UART1__IER_DLH__RSVD_IER__DLH__MASK    0xffffff00

#define UART__UART1__IER_DLH__ERBFI__DLH__POR_VALUE    0x0
#define UART__UART1__IER_DLH__ETBEI__DLH__POR_VALUE    0x0
#define UART__UART1__IER_DLH__ELSI__DLH__POR_VALUE    0x0
#define UART__UART1__IER_DLH__EDSSI__DLH__POR_VALUE    0x0
#define UART__UART1__IER_DLH__ELCOLR__DLH__POR_VALUE    0x0
#define UART__UART1__IER_DLH__RSVD_IER__DLH_6TO5__POR_VALUE    0x0
#define UART__UART1__IER_DLH__PTIME__DLH__POR_VALUE    0x0
#define UART__UART1__IER_DLH__RSVD_IER__DLH__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FCR__IIR
// A combined register:
// (FCR): This register is only valid when the DW_apb_uart is configured to have FIFO's implemented (FIFO_MODE != NONE). If FIFO's are not implemented, this register does not exist and writing to this register address will have no effect.
// 
// (IIR): Interrupt Identification Register
///////////////////////////////////////////////////////

#define UART__UART1__FCR__IIR__ADDR (UART__UART1__BASE_ADDR + 0x8ULL)
#define UART__UART1__FCR__IIR__NUM  0x1

#define UART__UART1__FCR__IIR__FIFOE__IID__SHIFT    0
#define UART__UART1__FCR__IIR__RFIFOR__IID__SHIFT    1
#define UART__UART1__FCR__IIR__XFIFOR__IID__SHIFT    2
#define UART__UART1__FCR__IIR__DMAM__IID__SHIFT    3
#define UART__UART1__FCR__IIR__TET__RSVD_IIR__SHIFT    4
#define UART__UART1__FCR__IIR__RT__FIFOSE__SHIFT    6
#define UART__UART1__FCR__IIR__RSVD_FCR__IIR__SHIFT    8

#define UART__UART1__FCR__IIR__FIFOE__IID__MASK    0x00000001
#define UART__UART1__FCR__IIR__RFIFOR__IID__MASK    0x00000002
#define UART__UART1__FCR__IIR__XFIFOR__IID__MASK    0x00000004
#define UART__UART1__FCR__IIR__DMAM__IID__MASK    0x00000008
#define UART__UART1__FCR__IIR__TET__RSVD_IIR__MASK    0x00000030
#define UART__UART1__FCR__IIR__RT__FIFOSE__MASK    0x000000c0
#define UART__UART1__FCR__IIR__RSVD_FCR__IIR__MASK    0xffffff00

#define UART__UART1__FCR__IIR__FIFOE__IID__POR_VALUE    0x1
#define UART__UART1__FCR__IIR__RFIFOR__IID__POR_VALUE    0x0
#define UART__UART1__FCR__IIR__XFIFOR__IID__POR_VALUE    0x0
#define UART__UART1__FCR__IIR__DMAM__IID__POR_VALUE    0x0
#define UART__UART1__FCR__IIR__TET__RSVD_IIR__POR_VALUE    0x0
#define UART__UART1__FCR__IIR__RT__FIFOSE__POR_VALUE    0x0
#define UART__UART1__FCR__IIR__RSVD_FCR__IIR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LCR
// Line Control Register
///////////////////////////////////////////////////////

#define UART__UART1__LCR__ADDR (UART__UART1__BASE_ADDR + 0xCULL)
#define UART__UART1__LCR__NUM  0x1

#define UART__UART1__LCR__DLS__SHIFT    0
#define UART__UART1__LCR__STOP__SHIFT    2
#define UART__UART1__LCR__PEN__SHIFT    3
#define UART__UART1__LCR__EPS__SHIFT    4
#define UART__UART1__LCR__SP__SHIFT    5
#define UART__UART1__LCR__BC__SHIFT    6
#define UART__UART1__LCR__DLAB__SHIFT    7
#define UART__UART1__LCR__RSVD_LCR_31TO8__SHIFT    8

#define UART__UART1__LCR__DLS__MASK    0x00000003
#define UART__UART1__LCR__STOP__MASK    0x00000004
#define UART__UART1__LCR__PEN__MASK    0x00000008
#define UART__UART1__LCR__EPS__MASK    0x00000010
#define UART__UART1__LCR__SP__MASK    0x00000020
#define UART__UART1__LCR__BC__MASK    0x00000040
#define UART__UART1__LCR__DLAB__MASK    0x00000080
#define UART__UART1__LCR__RSVD_LCR_31TO8__MASK    0xffffff00

#define UART__UART1__LCR__DLS__POR_VALUE    0x0
#define UART__UART1__LCR__STOP__POR_VALUE    0x0
#define UART__UART1__LCR__PEN__POR_VALUE    0x0
#define UART__UART1__LCR__EPS__POR_VALUE    0x0
#define UART__UART1__LCR__SP__POR_VALUE    0x0
#define UART__UART1__LCR__BC__POR_VALUE    0x0
#define UART__UART1__LCR__DLAB__POR_VALUE    0x0
#define UART__UART1__LCR__RSVD_LCR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MCR
// Modem Control Register
///////////////////////////////////////////////////////

#define UART__UART1__MCR__ADDR (UART__UART1__BASE_ADDR + 0x10ULL)
#define UART__UART1__MCR__NUM  0x1

#define UART__UART1__MCR__DTR__SHIFT    0
#define UART__UART1__MCR__RTS__SHIFT    1
#define UART__UART1__MCR__OUT1__SHIFT    2
#define UART__UART1__MCR__OUT2__SHIFT    3
#define UART__UART1__MCR__LOOPBACK__SHIFT    4
#define UART__UART1__MCR__AFCE__SHIFT    5
#define UART__UART1__MCR__SIRE__SHIFT    6
#define UART__UART1__MCR__RSVD_MCR_31TO7__SHIFT    7

#define UART__UART1__MCR__DTR__MASK    0x00000001
#define UART__UART1__MCR__RTS__MASK    0x00000002
#define UART__UART1__MCR__OUT1__MASK    0x00000004
#define UART__UART1__MCR__OUT2__MASK    0x00000008
#define UART__UART1__MCR__LOOPBACK__MASK    0x00000010
#define UART__UART1__MCR__AFCE__MASK    0x00000020
#define UART__UART1__MCR__SIRE__MASK    0x00000040
#define UART__UART1__MCR__RSVD_MCR_31TO7__MASK    0xffffff80

#define UART__UART1__MCR__DTR__POR_VALUE    0x0
#define UART__UART1__MCR__RTS__POR_VALUE    0x0
#define UART__UART1__MCR__OUT1__POR_VALUE    0x0
#define UART__UART1__MCR__OUT2__POR_VALUE    0x0
#define UART__UART1__MCR__LOOPBACK__POR_VALUE    0x0
#define UART__UART1__MCR__AFCE__POR_VALUE    0x0
#define UART__UART1__MCR__SIRE__POR_VALUE    0x0
#define UART__UART1__MCR__RSVD_MCR_31TO7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: LSR
// Line Status Register
///////////////////////////////////////////////////////

#define UART__UART1__LSR__ADDR (UART__UART1__BASE_ADDR + 0x14ULL)
#define UART__UART1__LSR__NUM  0x1

#define UART__UART1__LSR__DR__SHIFT    0
#define UART__UART1__LSR__OE__SHIFT    1
#define UART__UART1__LSR__PE__SHIFT    2
#define UART__UART1__LSR__FE__SHIFT    3
#define UART__UART1__LSR__BI__SHIFT    4
#define UART__UART1__LSR__THRE__SHIFT    5
#define UART__UART1__LSR__TEMT__SHIFT    6
#define UART__UART1__LSR__RFE__SHIFT    7
#define UART__UART1__LSR__RSVD_ADDR_RCVD__SHIFT    8
#define UART__UART1__LSR__RSVD_LSR_31TO9__SHIFT    9

#define UART__UART1__LSR__DR__MASK    0x00000001
#define UART__UART1__LSR__OE__MASK    0x00000002
#define UART__UART1__LSR__PE__MASK    0x00000004
#define UART__UART1__LSR__FE__MASK    0x00000008
#define UART__UART1__LSR__BI__MASK    0x00000010
#define UART__UART1__LSR__THRE__MASK    0x00000020
#define UART__UART1__LSR__TEMT__MASK    0x00000040
#define UART__UART1__LSR__RFE__MASK    0x00000080
#define UART__UART1__LSR__RSVD_ADDR_RCVD__MASK    0x00000100
#define UART__UART1__LSR__RSVD_LSR_31TO9__MASK    0xfffffe00

#define UART__UART1__LSR__DR__POR_VALUE    0x0
#define UART__UART1__LSR__OE__POR_VALUE    0x0
#define UART__UART1__LSR__PE__POR_VALUE    0x0
#define UART__UART1__LSR__FE__POR_VALUE    0x0
#define UART__UART1__LSR__BI__POR_VALUE    0x0
#define UART__UART1__LSR__THRE__POR_VALUE    0x1
#define UART__UART1__LSR__TEMT__POR_VALUE    0x1
#define UART__UART1__LSR__RFE__POR_VALUE    0x0
#define UART__UART1__LSR__RSVD_ADDR_RCVD__POR_VALUE    0x0
#define UART__UART1__LSR__RSVD_LSR_31TO9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: MSR
// Whenever bits 0, 1, 2 or 3 is set to logic one, to indicate a change on the modem control inputs, a modem status interrupt will be generated if enabled via the IER regardless of when the change occurred. The bits (bits 0, 1, 3) can be set after a reset-even tthough their respective modem signals are inactive-because the synchronized version of the modem signals have a reset value of 0 and change to value 1 after reset. To prevent unwanted interrupts due to this change, a read of the MSR register can be performed after reset.
///////////////////////////////////////////////////////

#define UART__UART1__MSR__ADDR (UART__UART1__BASE_ADDR + 0x18ULL)
#define UART__UART1__MSR__NUM  0x1

#define UART__UART1__MSR__DCTS__SHIFT    0
#define UART__UART1__MSR__DDSR__SHIFT    1
#define UART__UART1__MSR__TERI__SHIFT    2
#define UART__UART1__MSR__DDCD__SHIFT    3
#define UART__UART1__MSR__CTS__SHIFT    4
#define UART__UART1__MSR__DSR__SHIFT    5
#define UART__UART1__MSR__RI__SHIFT    6
#define UART__UART1__MSR__DCD__SHIFT    7
#define UART__UART1__MSR__RSVD_MSR_31TO8__SHIFT    8

#define UART__UART1__MSR__DCTS__MASK    0x00000001
#define UART__UART1__MSR__DDSR__MASK    0x00000002
#define UART__UART1__MSR__TERI__MASK    0x00000004
#define UART__UART1__MSR__DDCD__MASK    0x00000008
#define UART__UART1__MSR__CTS__MASK    0x00000010
#define UART__UART1__MSR__DSR__MASK    0x00000020
#define UART__UART1__MSR__RI__MASK    0x00000040
#define UART__UART1__MSR__DCD__MASK    0x00000080
#define UART__UART1__MSR__RSVD_MSR_31TO8__MASK    0xffffff00

#define UART__UART1__MSR__DCTS__POR_VALUE    0x0
#define UART__UART1__MSR__DDSR__POR_VALUE    0x0
#define UART__UART1__MSR__TERI__POR_VALUE    0x0
#define UART__UART1__MSR__DDCD__POR_VALUE    0x0
#define UART__UART1__MSR__CTS__POR_VALUE    0x0
#define UART__UART1__MSR__DSR__POR_VALUE    0x0
#define UART__UART1__MSR__RI__POR_VALUE    0x0
#define UART__UART1__MSR__DCD__POR_VALUE    0x0
#define UART__UART1__MSR__RSVD_MSR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SCR
// Scratchpad Register.
///////////////////////////////////////////////////////

#define UART__UART1__SCR__ADDR (UART__UART1__BASE_ADDR + 0x1CULL)
#define UART__UART1__SCR__NUM  0x1

#define UART__UART1__SCR__SCR__SHIFT    0
#define UART__UART1__SCR__RSVD_SCR_31TO8__SHIFT    8

#define UART__UART1__SCR__SCR__MASK    0x000000ff
#define UART__UART1__SCR__RSVD_SCR_31TO8__MASK    0xffffff00

#define UART__UART1__SCR__SCR__POR_VALUE    0x0
#define UART__UART1__SCR__RSVD_SCR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FAR
// FIFO Access Register
///////////////////////////////////////////////////////

#define UART__UART1__FAR__ADDR (UART__UART1__BASE_ADDR + 0x70ULL)
#define UART__UART1__FAR__NUM  0x1

#define UART__UART1__FAR__FAR__SHIFT    0
#define UART__UART1__FAR__RSVD_FAR_31TO1__SHIFT    1

#define UART__UART1__FAR__FAR__MASK    0x00000001
#define UART__UART1__FAR__RSVD_FAR_31TO1__MASK    0xfffffffe

#define UART__UART1__FAR__FAR__POR_VALUE    0x0
#define UART__UART1__FAR__RSVD_FAR_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TFR
// This register is valid only when the DW_apb_uart is configured to have the FIFO access test mode available (FIFO_ACCESS = YES). If not configured, this register does not exist and reading from this register address returns 0.
///////////////////////////////////////////////////////

#define UART__UART1__TFR__ADDR (UART__UART1__BASE_ADDR + 0x74ULL)
#define UART__UART1__TFR__NUM  0x1

#define UART__UART1__TFR__TFR__SHIFT    0
#define UART__UART1__TFR__RSVD_TFR_31TO8__SHIFT    8

#define UART__UART1__TFR__TFR__MASK    0x000000ff
#define UART__UART1__TFR__RSVD_TFR_31TO8__MASK    0xffffff00

#define UART__UART1__TFR__TFR__POR_VALUE    0x0
#define UART__UART1__TFR__RSVD_TFR_31TO8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RFW
// This register is valid only when the DW_apb_uart is configured to have the FIFO access test mode available (FIFO_ACCESS = YES). If not configured, this register does not exist and reading from this register address returns 0.
///////////////////////////////////////////////////////

#define UART__UART1__RFW__ADDR (UART__UART1__BASE_ADDR + 0x78ULL)
#define UART__UART1__RFW__NUM  0x1

#define UART__UART1__RFW__RFWD__SHIFT    0
#define UART__UART1__RFW__RFPE__SHIFT    8
#define UART__UART1__RFW__RFFE__SHIFT    9
#define UART__UART1__RFW__RSVD_RFW_31TO10__SHIFT    10

#define UART__UART1__RFW__RFWD__MASK    0x000000ff
#define UART__UART1__RFW__RFPE__MASK    0x00000100
#define UART__UART1__RFW__RFFE__MASK    0x00000200
#define UART__UART1__RFW__RSVD_RFW_31TO10__MASK    0xfffffc00

#define UART__UART1__RFW__RFWD__POR_VALUE    0x0
#define UART__UART1__RFW__RFPE__POR_VALUE    0x0
#define UART__UART1__RFW__RFFE__POR_VALUE    0x0
#define UART__UART1__RFW__RSVD_RFW_31TO10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: USR
// UART Status register.
///////////////////////////////////////////////////////

#define UART__UART1__USR__ADDR (UART__UART1__BASE_ADDR + 0x7CULL)
#define UART__UART1__USR__NUM  0x1

#define UART__UART1__USR__BUSY__SHIFT    0
#define UART__UART1__USR__RSVD_TFNF__SHIFT    1
#define UART__UART1__USR__RSVD_TFE__SHIFT    2
#define UART__UART1__USR__RSVD_RFNE__SHIFT    3
#define UART__UART1__USR__RSVD_RFF__SHIFT    4
#define UART__UART1__USR__RSVD_USR_31TO5__SHIFT    5

#define UART__UART1__USR__BUSY__MASK    0x00000001
#define UART__UART1__USR__RSVD_TFNF__MASK    0x00000002
#define UART__UART1__USR__RSVD_TFE__MASK    0x00000004
#define UART__UART1__USR__RSVD_RFNE__MASK    0x00000008
#define UART__UART1__USR__RSVD_RFF__MASK    0x00000010
#define UART__UART1__USR__RSVD_USR_31TO5__MASK    0xffffffe0

#define UART__UART1__USR__BUSY__POR_VALUE    0x0
#define UART__UART1__USR__RSVD_TFNF__POR_VALUE    0x1
#define UART__UART1__USR__RSVD_TFE__POR_VALUE    0x1
#define UART__UART1__USR__RSVD_RFNE__POR_VALUE    0x0
#define UART__UART1__USR__RSVD_RFF__POR_VALUE    0x0
#define UART__UART1__USR__RSVD_USR_31TO5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HTX
// Halt TX
///////////////////////////////////////////////////////

#define UART__UART1__HTX__ADDR (UART__UART1__BASE_ADDR + 0xA4ULL)
#define UART__UART1__HTX__NUM  0x1

#define UART__UART1__HTX__HTX__SHIFT    0
#define UART__UART1__HTX__RSVD_HTX_31TO1__SHIFT    1

#define UART__UART1__HTX__HTX__MASK    0x00000001
#define UART__UART1__HTX__RSVD_HTX_31TO1__MASK    0xfffffffe

#define UART__UART1__HTX__HTX__POR_VALUE    0x0
#define UART__UART1__HTX__RSVD_HTX_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DMASA
// DMA Software Acknowledge Register
///////////////////////////////////////////////////////

#define UART__UART1__DMASA__ADDR (UART__UART1__BASE_ADDR + 0xA8ULL)
#define UART__UART1__DMASA__NUM  0x1

#define UART__UART1__DMASA__DMASA__SHIFT    0
#define UART__UART1__DMASA__RSVD_DMASA_31TO1__SHIFT    1

#define UART__UART1__DMASA__DMASA__MASK    0x00000001
#define UART__UART1__DMASA__RSVD_DMASA_31TO1__MASK    0xfffffffe

#define UART__UART1__DMASA__DMASA__POR_VALUE    0x0
#define UART__UART1__DMASA__RSVD_DMASA_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TCR
// This register is used to enable or disable RS485 mode and also control the polarity values for Driven enable (de) and Receiver Enable (re) signals.
///////////////////////////////////////////////////////

#define UART__UART1__TCR__ADDR (UART__UART1__BASE_ADDR + 0xACULL)
#define UART__UART1__TCR__NUM  0x1

#define UART__UART1__TCR__RS485_EN__SHIFT    0
#define UART__UART1__TCR__RE_POL__SHIFT    1
#define UART__UART1__TCR__DE_POL__SHIFT    2
#define UART__UART1__TCR__XFER_MODE__SHIFT    3
#define UART__UART1__TCR__RSVD_TCR_31TO5__SHIFT    5

#define UART__UART1__TCR__RS485_EN__MASK    0x00000001
#define UART__UART1__TCR__RE_POL__MASK    0x00000002
#define UART__UART1__TCR__DE_POL__MASK    0x00000004
#define UART__UART1__TCR__XFER_MODE__MASK    0x00000018
#define UART__UART1__TCR__RSVD_TCR_31TO5__MASK    0xffffffe0

#define UART__UART1__TCR__RS485_EN__POR_VALUE    0x0
#define UART__UART1__TCR__RE_POL__POR_VALUE    0x1
#define UART__UART1__TCR__DE_POL__POR_VALUE    0x1
#define UART__UART1__TCR__XFER_MODE__POR_VALUE    0x0
#define UART__UART1__TCR__RSVD_TCR_31TO5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DE_EN
// The Driver Output Enable Register (DE_EN) is used to control the assertion and de-assertion of the DE signal.
///////////////////////////////////////////////////////

#define UART__UART1__DE_EN__ADDR (UART__UART1__BASE_ADDR + 0xB0ULL)
#define UART__UART1__DE_EN__NUM  0x1

#define UART__UART1__DE_EN__DE_ENABLE__SHIFT    0
#define UART__UART1__DE_EN__RSVD_DE_EN_31TO1__SHIFT    1

#define UART__UART1__DE_EN__DE_ENABLE__MASK    0x00000001
#define UART__UART1__DE_EN__RSVD_DE_EN_31TO1__MASK    0xfffffffe

#define UART__UART1__DE_EN__DE_ENABLE__POR_VALUE    0x0
#define UART__UART1__DE_EN__RSVD_DE_EN_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RE_EN
// The Receiver Output Enable Register (RE_EN) is used to control the assertion and de-assertion of the RE signal.
///////////////////////////////////////////////////////

#define UART__UART1__RE_EN__ADDR (UART__UART1__BASE_ADDR + 0xB4ULL)
#define UART__UART1__RE_EN__NUM  0x1

#define UART__UART1__RE_EN__RE_ENABLE__SHIFT    0
#define UART__UART1__RE_EN__RSVD_RE_EN_31TO1__SHIFT    1

#define UART__UART1__RE_EN__RE_ENABLE__MASK    0x00000001
#define UART__UART1__RE_EN__RSVD_RE_EN_31TO1__MASK    0xfffffffe

#define UART__UART1__RE_EN__RE_ENABLE__POR_VALUE    0x0
#define UART__UART1__RE_EN__RSVD_RE_EN_31TO1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DET
// The Driver Output Enable Timing Register (DET) is used to control the DE assertion and de-assertion timings of 'de' signal.
///////////////////////////////////////////////////////

#define UART__UART1__DET__ADDR (UART__UART1__BASE_ADDR + 0xB8ULL)
#define UART__UART1__DET__NUM  0x1

#define UART__UART1__DET__DE_ASSERTION_TIME__SHIFT    0
#define UART__UART1__DET__RSVD_DE_AT_15TO8__SHIFT    8
#define UART__UART1__DET__DE_DEASSERTION_TIME__SHIFT    16
#define UART__UART1__DET__RSVD_DE_DEAT_31TO24__SHIFT    24

#define UART__UART1__DET__DE_ASSERTION_TIME__MASK    0x000000ff
#define UART__UART1__DET__RSVD_DE_AT_15TO8__MASK    0x0000ff00
#define UART__UART1__DET__DE_DEASSERTION_TIME__MASK    0x00ff0000
#define UART__UART1__DET__RSVD_DE_DEAT_31TO24__MASK    0xff000000

#define UART__UART1__DET__DE_ASSERTION_TIME__POR_VALUE    0x0
#define UART__UART1__DET__RSVD_DE_AT_15TO8__POR_VALUE    0x0
#define UART__UART1__DET__DE_DEASSERTION_TIME__POR_VALUE    0x0
#define UART__UART1__DET__RSVD_DE_DEAT_31TO24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TAT
// The TurnAround Timing Register (TAT) is used to hold the turnaround time between switching of 're' and 'de' signals.
///////////////////////////////////////////////////////

#define UART__UART1__TAT__ADDR (UART__UART1__BASE_ADDR + 0xBCULL)
#define UART__UART1__TAT__NUM  0x1

#define UART__UART1__TAT__DE_TO_RE__SHIFT    0
#define UART__UART1__TAT__RE_TO_DE__SHIFT    16

#define UART__UART1__TAT__DE_TO_RE__MASK    0x0000ffff
#define UART__UART1__TAT__RE_TO_DE__MASK    0xffff0000

#define UART__UART1__TAT__DE_TO_RE__POR_VALUE    0x0
#define UART__UART1__TAT__RE_TO_DE__POR_VALUE    0x0



#define USB_OTG__USB0__BASE_ADDR 0xF8180000ULL

///////////////////////////////////////////////////////
// Register: GOTGCTL
// UTMI IF correction for eUSB2 PHY during Test mode
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_1_0 : 2;
        unsigned vbvalidoven : 1;
        unsigned vbvalidovval : 1;
        unsigned avalidoven : 1;
        unsigned avalidovval : 1;
        unsigned bvalidoven : 1;
        unsigned bvalidovval : 1;
        unsigned reserved_15_8 : 8;
        unsigned conidsts : 1;
        unsigned dbnctime : 1;
        unsigned asesvld : 1;
        unsigned bsesvld : 1;
        unsigned otgver : 1;
        unsigned curmod : 1;
        unsigned reserved_30_22 : 9;
        unsigned testmode_corr_eusb2 : 1;
    };
    unsigned reg;
} USB_OTG__GOTGCTL__ACC_T;

#define USB_OTG__USB0__GOTGCTL__ADDR (USB_OTG__USB0__BASE_ADDR + 0x0ULL)
#define USB_OTG__USB0__GOTGCTL__NUM  0x1

#define USB_OTG__USB0__GOTGCTL__RESERVED_1_0__SHIFT    0
#define USB_OTG__USB0__GOTGCTL__VBVALIDOVEN__SHIFT    2
#define USB_OTG__USB0__GOTGCTL__VBVALIDOVVAL__SHIFT    3
#define USB_OTG__USB0__GOTGCTL__AVALIDOVEN__SHIFT    4
#define USB_OTG__USB0__GOTGCTL__AVALIDOVVAL__SHIFT    5
#define USB_OTG__USB0__GOTGCTL__BVALIDOVEN__SHIFT    6
#define USB_OTG__USB0__GOTGCTL__BVALIDOVVAL__SHIFT    7
#define USB_OTG__USB0__GOTGCTL__RESERVED_15_8__SHIFT    8
#define USB_OTG__USB0__GOTGCTL__CONIDSTS__SHIFT    16
#define USB_OTG__USB0__GOTGCTL__DBNCTIME__SHIFT    17
#define USB_OTG__USB0__GOTGCTL__ASESVLD__SHIFT    18
#define USB_OTG__USB0__GOTGCTL__BSESVLD__SHIFT    19
#define USB_OTG__USB0__GOTGCTL__OTGVER__SHIFT    20
#define USB_OTG__USB0__GOTGCTL__CURMOD__SHIFT    21
#define USB_OTG__USB0__GOTGCTL__RESERVED_30_22__SHIFT    22
#define USB_OTG__USB0__GOTGCTL__TESTMODE_CORR_EUSB2__SHIFT    31

#define USB_OTG__USB0__GOTGCTL__RESERVED_1_0__MASK    0x00000003
#define USB_OTG__USB0__GOTGCTL__VBVALIDOVEN__MASK    0x00000004
#define USB_OTG__USB0__GOTGCTL__VBVALIDOVVAL__MASK    0x00000008
#define USB_OTG__USB0__GOTGCTL__AVALIDOVEN__MASK    0x00000010
#define USB_OTG__USB0__GOTGCTL__AVALIDOVVAL__MASK    0x00000020
#define USB_OTG__USB0__GOTGCTL__BVALIDOVEN__MASK    0x00000040
#define USB_OTG__USB0__GOTGCTL__BVALIDOVVAL__MASK    0x00000080
#define USB_OTG__USB0__GOTGCTL__RESERVED_15_8__MASK    0x0000ff00
#define USB_OTG__USB0__GOTGCTL__CONIDSTS__MASK    0x00010000
#define USB_OTG__USB0__GOTGCTL__DBNCTIME__MASK    0x00020000
#define USB_OTG__USB0__GOTGCTL__ASESVLD__MASK    0x00040000
#define USB_OTG__USB0__GOTGCTL__BSESVLD__MASK    0x00080000
#define USB_OTG__USB0__GOTGCTL__OTGVER__MASK    0x00100000
#define USB_OTG__USB0__GOTGCTL__CURMOD__MASK    0x00200000
#define USB_OTG__USB0__GOTGCTL__RESERVED_30_22__MASK    0x7fc00000
#define USB_OTG__USB0__GOTGCTL__TESTMODE_CORR_EUSB2__MASK    0x80000000

#define USB_OTG__USB0__GOTGCTL__RESERVED_1_0__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__VBVALIDOVEN__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__VBVALIDOVVAL__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__AVALIDOVEN__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__AVALIDOVVAL__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__BVALIDOVEN__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__BVALIDOVVAL__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__RESERVED_15_8__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__CONIDSTS__POR_VALUE    0x1
#define USB_OTG__USB0__GOTGCTL__DBNCTIME__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__ASESVLD__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__BSESVLD__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__OTGVER__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__CURMOD__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__RESERVED_30_22__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGCTL__TESTMODE_CORR_EUSB2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GOTGINT
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_1_0 : 1;
        unsigned sesenddet : 2;
        unsigned reserved_7_3 : 5;
        unsigned sesreqsucstschng : 1;
        unsigned hstnegsucstschng : 1;
        unsigned reserved_16_10 : 7;
        unsigned hstnegdet : 1;
        unsigned adevtoutchg : 1;
        unsigned dbncedone : 1;
        unsigned reserved_31_20 : 12;
    };
    unsigned reg;
} USB_OTG__GOTGINT__ACC_T;

#define USB_OTG__USB0__GOTGINT__ADDR (USB_OTG__USB0__BASE_ADDR + 0x4ULL)
#define USB_OTG__USB0__GOTGINT__NUM  0x1

#define USB_OTG__USB0__GOTGINT__RESERVED_1_0__SHIFT    0
#define USB_OTG__USB0__GOTGINT__SESENDDET__SHIFT    1
#define USB_OTG__USB0__GOTGINT__RESERVED_7_3__SHIFT    3
#define USB_OTG__USB0__GOTGINT__SESREQSUCSTSCHNG__SHIFT    8
#define USB_OTG__USB0__GOTGINT__HSTNEGSUCSTSCHNG__SHIFT    9
#define USB_OTG__USB0__GOTGINT__RESERVED_16_10__SHIFT    10
#define USB_OTG__USB0__GOTGINT__HSTNEGDET__SHIFT    17
#define USB_OTG__USB0__GOTGINT__ADEVTOUTCHG__SHIFT    18
#define USB_OTG__USB0__GOTGINT__DBNCEDONE__SHIFT    19
#define USB_OTG__USB0__GOTGINT__RESERVED_31_20__SHIFT    20

#define USB_OTG__USB0__GOTGINT__RESERVED_1_0__MASK    0x00000001
#define USB_OTG__USB0__GOTGINT__SESENDDET__MASK    0x00000006
#define USB_OTG__USB0__GOTGINT__RESERVED_7_3__MASK    0x000000f8
#define USB_OTG__USB0__GOTGINT__SESREQSUCSTSCHNG__MASK    0x00000100
#define USB_OTG__USB0__GOTGINT__HSTNEGSUCSTSCHNG__MASK    0x00000200
#define USB_OTG__USB0__GOTGINT__RESERVED_16_10__MASK    0x0001fc00
#define USB_OTG__USB0__GOTGINT__HSTNEGDET__MASK    0x00020000
#define USB_OTG__USB0__GOTGINT__ADEVTOUTCHG__MASK    0x00040000
#define USB_OTG__USB0__GOTGINT__DBNCEDONE__MASK    0x00080000
#define USB_OTG__USB0__GOTGINT__RESERVED_31_20__MASK    0xfff00000

#define USB_OTG__USB0__GOTGINT__RESERVED_1_0__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__SESENDDET__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__RESERVED_7_3__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__SESREQSUCSTSCHNG__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__HSTNEGSUCSTSCHNG__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__RESERVED_16_10__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__HSTNEGDET__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__ADEVTOUTCHG__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__DBNCEDONE__POR_VALUE    0x0
#define USB_OTG__USB0__GOTGINT__RESERVED_31_20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GAHBCFG
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned glblintrmsk : 1;
        unsigned hbstlen : 4;
        unsigned dmaen : 1;
        unsigned reserved_6 : 1;
        unsigned nptxfemplvl : 1;
        unsigned ptxfemplvl : 1;
        unsigned reserved_20_9 : 12;
        unsigned remmemsupp : 1;
        unsigned notialldmawrit : 1;
        unsigned ahbsingle : 1;
        unsigned invdescendianess : 1;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} USB_OTG__GAHBCFG__ACC_T;

#define USB_OTG__USB0__GAHBCFG__ADDR (USB_OTG__USB0__BASE_ADDR + 0x8ULL)
#define USB_OTG__USB0__GAHBCFG__NUM  0x1

#define USB_OTG__USB0__GAHBCFG__GLBLINTRMSK__SHIFT    0
#define USB_OTG__USB0__GAHBCFG__HBSTLEN__SHIFT    1
#define USB_OTG__USB0__GAHBCFG__DMAEN__SHIFT    5
#define USB_OTG__USB0__GAHBCFG__RESERVED_6__SHIFT    6
#define USB_OTG__USB0__GAHBCFG__NPTXFEMPLVL__SHIFT    7
#define USB_OTG__USB0__GAHBCFG__PTXFEMPLVL__SHIFT    8
#define USB_OTG__USB0__GAHBCFG__RESERVED_20_9__SHIFT    9
#define USB_OTG__USB0__GAHBCFG__REMMEMSUPP__SHIFT    21
#define USB_OTG__USB0__GAHBCFG__NOTIALLDMAWRIT__SHIFT    22
#define USB_OTG__USB0__GAHBCFG__AHBSINGLE__SHIFT    23
#define USB_OTG__USB0__GAHBCFG__INVDESCENDIANESS__SHIFT    24
#define USB_OTG__USB0__GAHBCFG__RESERVED_31_25__SHIFT    25

#define USB_OTG__USB0__GAHBCFG__GLBLINTRMSK__MASK    0x00000001
#define USB_OTG__USB0__GAHBCFG__HBSTLEN__MASK    0x0000001e
#define USB_OTG__USB0__GAHBCFG__DMAEN__MASK    0x00000020
#define USB_OTG__USB0__GAHBCFG__RESERVED_6__MASK    0x00000040
#define USB_OTG__USB0__GAHBCFG__NPTXFEMPLVL__MASK    0x00000080
#define USB_OTG__USB0__GAHBCFG__PTXFEMPLVL__MASK    0x00000100
#define USB_OTG__USB0__GAHBCFG__RESERVED_20_9__MASK    0x001ffe00
#define USB_OTG__USB0__GAHBCFG__REMMEMSUPP__MASK    0x00200000
#define USB_OTG__USB0__GAHBCFG__NOTIALLDMAWRIT__MASK    0x00400000
#define USB_OTG__USB0__GAHBCFG__AHBSINGLE__MASK    0x00800000
#define USB_OTG__USB0__GAHBCFG__INVDESCENDIANESS__MASK    0x01000000
#define USB_OTG__USB0__GAHBCFG__RESERVED_31_25__MASK    0xfe000000

#define USB_OTG__USB0__GAHBCFG__GLBLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__HBSTLEN__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__DMAEN__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__RESERVED_6__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__NPTXFEMPLVL__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__PTXFEMPLVL__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__RESERVED_20_9__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__REMMEMSUPP__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__NOTIALLDMAWRIT__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__AHBSINGLE__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__INVDESCENDIANESS__POR_VALUE    0x0
#define USB_OTG__USB0__GAHBCFG__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GUSBCFG
// Corrupt Tx packet
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned toutcal : 3;
        unsigned phyif : 1;
        unsigned ulpi_utmi_sel : 1;
        unsigned fsintf : 1;
        unsigned physel : 1;
        unsigned ddrsel : 1;
        unsigned reserved_9_8 : 2;
        unsigned usbtrdtim : 4;
        unsigned reserved_17_14 : 4;
        unsigned ulpiautores : 1;
        unsigned ulpiclksusm : 1;
        unsigned ulpiextvbusdrv : 1;
        unsigned ulpiextvbusindicator : 1;
        unsigned termseldlpulse : 1;
        unsigned complement : 1;
        unsigned indicator : 1;
        unsigned ulpi : 1;
        unsigned ic_usbcap : 1;
        unsigned reserved_27 : 1;
        unsigned txenddelay : 1;
        unsigned forcehstmode : 1;
        unsigned forcedevmode : 1;
        unsigned corrupttxpkt : 1;
    };
    unsigned reg;
} USB_OTG__GUSBCFG__ACC_T;

#define USB_OTG__USB0__GUSBCFG__ADDR (USB_OTG__USB0__BASE_ADDR + 0xCULL)
#define USB_OTG__USB0__GUSBCFG__NUM  0x1

#define USB_OTG__USB0__GUSBCFG__TOUTCAL__SHIFT    0
#define USB_OTG__USB0__GUSBCFG__PHYIF__SHIFT    3
#define USB_OTG__USB0__GUSBCFG__ULPI_UTMI_SEL__SHIFT    4
#define USB_OTG__USB0__GUSBCFG__FSINTF__SHIFT    5
#define USB_OTG__USB0__GUSBCFG__PHYSEL__SHIFT    6
#define USB_OTG__USB0__GUSBCFG__DDRSEL__SHIFT    7
#define USB_OTG__USB0__GUSBCFG__RESERVED_9_8__SHIFT    8
#define USB_OTG__USB0__GUSBCFG__USBTRDTIM__SHIFT    10
#define USB_OTG__USB0__GUSBCFG__RESERVED_17_14__SHIFT    14
#define USB_OTG__USB0__GUSBCFG__ULPIAUTORES__SHIFT    18
#define USB_OTG__USB0__GUSBCFG__ULPICLKSUSM__SHIFT    19
#define USB_OTG__USB0__GUSBCFG__ULPIEXTVBUSDRV__SHIFT    20
#define USB_OTG__USB0__GUSBCFG__ULPIEXTVBUSINDICATOR__SHIFT    21
#define USB_OTG__USB0__GUSBCFG__TERMSELDLPULSE__SHIFT    22
#define USB_OTG__USB0__GUSBCFG__COMPLEMENT__SHIFT    23
#define USB_OTG__USB0__GUSBCFG__INDICATOR__SHIFT    24
#define USB_OTG__USB0__GUSBCFG__ULPI__SHIFT    25
#define USB_OTG__USB0__GUSBCFG__IC_USBCAP__SHIFT    26
#define USB_OTG__USB0__GUSBCFG__RESERVED_27__SHIFT    27
#define USB_OTG__USB0__GUSBCFG__TXENDDELAY__SHIFT    28
#define USB_OTG__USB0__GUSBCFG__FORCEHSTMODE__SHIFT    29
#define USB_OTG__USB0__GUSBCFG__FORCEDEVMODE__SHIFT    30
#define USB_OTG__USB0__GUSBCFG__CORRUPTTXPKT__SHIFT    31

#define USB_OTG__USB0__GUSBCFG__TOUTCAL__MASK    0x00000007
#define USB_OTG__USB0__GUSBCFG__PHYIF__MASK    0x00000008
#define USB_OTG__USB0__GUSBCFG__ULPI_UTMI_SEL__MASK    0x00000010
#define USB_OTG__USB0__GUSBCFG__FSINTF__MASK    0x00000020
#define USB_OTG__USB0__GUSBCFG__PHYSEL__MASK    0x00000040
#define USB_OTG__USB0__GUSBCFG__DDRSEL__MASK    0x00000080
#define USB_OTG__USB0__GUSBCFG__RESERVED_9_8__MASK    0x00000300
#define USB_OTG__USB0__GUSBCFG__USBTRDTIM__MASK    0x00003c00
#define USB_OTG__USB0__GUSBCFG__RESERVED_17_14__MASK    0x0003c000
#define USB_OTG__USB0__GUSBCFG__ULPIAUTORES__MASK    0x00040000
#define USB_OTG__USB0__GUSBCFG__ULPICLKSUSM__MASK    0x00080000
#define USB_OTG__USB0__GUSBCFG__ULPIEXTVBUSDRV__MASK    0x00100000
#define USB_OTG__USB0__GUSBCFG__ULPIEXTVBUSINDICATOR__MASK    0x00200000
#define USB_OTG__USB0__GUSBCFG__TERMSELDLPULSE__MASK    0x00400000
#define USB_OTG__USB0__GUSBCFG__COMPLEMENT__MASK    0x00800000
#define USB_OTG__USB0__GUSBCFG__INDICATOR__MASK    0x01000000
#define USB_OTG__USB0__GUSBCFG__ULPI__MASK    0x02000000
#define USB_OTG__USB0__GUSBCFG__IC_USBCAP__MASK    0x04000000
#define USB_OTG__USB0__GUSBCFG__RESERVED_27__MASK    0x08000000
#define USB_OTG__USB0__GUSBCFG__TXENDDELAY__MASK    0x10000000
#define USB_OTG__USB0__GUSBCFG__FORCEHSTMODE__MASK    0x20000000
#define USB_OTG__USB0__GUSBCFG__FORCEDEVMODE__MASK    0x40000000
#define USB_OTG__USB0__GUSBCFG__CORRUPTTXPKT__MASK    0x80000000

#define USB_OTG__USB0__GUSBCFG__TOUTCAL__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__PHYIF__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__ULPI_UTMI_SEL__POR_VALUE    0x1
#define USB_OTG__USB0__GUSBCFG__FSINTF__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__PHYSEL__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__DDRSEL__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__RESERVED_9_8__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__USBTRDTIM__POR_VALUE    0x5
#define USB_OTG__USB0__GUSBCFG__RESERVED_17_14__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__ULPIAUTORES__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__ULPICLKSUSM__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__ULPIEXTVBUSDRV__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__ULPIEXTVBUSINDICATOR__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__TERMSELDLPULSE__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__COMPLEMENT__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__INDICATOR__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__ULPI__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__IC_USBCAP__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__RESERVED_27__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__TXENDDELAY__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__FORCEHSTMODE__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__FORCEDEVMODE__POR_VALUE    0x0
#define USB_OTG__USB0__GUSBCFG__CORRUPTTXPKT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRSTCTL
// AHB Master Idle
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned csftrst : 1;
        unsigned piufssftrst : 1;
        unsigned frmcntrrst : 1;
        unsigned reserved_3 : 1;
        unsigned rxfflsh : 1;
        unsigned txfflsh : 1;
        unsigned txfnum : 5;
        unsigned reserved_29_11 : 19;
        unsigned dmareq : 1;
        unsigned ahbidle : 1;
    };
    unsigned reg;
} USB_OTG__GRSTCTL__ACC_T;

#define USB_OTG__USB0__GRSTCTL__ADDR (USB_OTG__USB0__BASE_ADDR + 0x10ULL)
#define USB_OTG__USB0__GRSTCTL__NUM  0x1

#define USB_OTG__USB0__GRSTCTL__CSFTRST__SHIFT    0
#define USB_OTG__USB0__GRSTCTL__PIUFSSFTRST__SHIFT    1
#define USB_OTG__USB0__GRSTCTL__FRMCNTRRST__SHIFT    2
#define USB_OTG__USB0__GRSTCTL__RESERVED_3__SHIFT    3
#define USB_OTG__USB0__GRSTCTL__RXFFLSH__SHIFT    4
#define USB_OTG__USB0__GRSTCTL__TXFFLSH__SHIFT    5
#define USB_OTG__USB0__GRSTCTL__TXFNUM__SHIFT    6
#define USB_OTG__USB0__GRSTCTL__RESERVED_29_11__SHIFT    11
#define USB_OTG__USB0__GRSTCTL__DMAREQ__SHIFT    30
#define USB_OTG__USB0__GRSTCTL__AHBIDLE__SHIFT    31

#define USB_OTG__USB0__GRSTCTL__CSFTRST__MASK    0x00000001
#define USB_OTG__USB0__GRSTCTL__PIUFSSFTRST__MASK    0x00000002
#define USB_OTG__USB0__GRSTCTL__FRMCNTRRST__MASK    0x00000004
#define USB_OTG__USB0__GRSTCTL__RESERVED_3__MASK    0x00000008
#define USB_OTG__USB0__GRSTCTL__RXFFLSH__MASK    0x00000010
#define USB_OTG__USB0__GRSTCTL__TXFFLSH__MASK    0x00000020
#define USB_OTG__USB0__GRSTCTL__TXFNUM__MASK    0x000007c0
#define USB_OTG__USB0__GRSTCTL__RESERVED_29_11__MASK    0x3ffff800
#define USB_OTG__USB0__GRSTCTL__DMAREQ__MASK    0x40000000
#define USB_OTG__USB0__GRSTCTL__AHBIDLE__MASK    0x80000000

#define USB_OTG__USB0__GRSTCTL__CSFTRST__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__PIUFSSFTRST__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__FRMCNTRRST__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__RESERVED_3__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__RXFFLSH__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__TXFFLSH__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__RESERVED_29_11__POR_VALUE    0x0
#define USB_OTG__USB0__GRSTCTL__DMAREQ__POR_VALUE    0x1
#define USB_OTG__USB0__GRSTCTL__AHBIDLE__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: GINTSTS
// Resume/Remote Wakeup Detected Interrupt
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned curmod : 1;
        unsigned modemis : 1;
        unsigned otgint : 1;
        unsigned sof : 1;
        unsigned rxflvl : 1;
        unsigned nptxfemp : 1;
        unsigned ginnakeff : 1;
        unsigned goutnakeff : 1;
        unsigned reserved_9_8 : 2;
        unsigned erlysusp : 1;
        unsigned usbsusp : 1;
        unsigned usbrst : 1;
        unsigned enumdone : 1;
        unsigned sooutdrop : 1;
        unsigned eopf : 1;
        unsigned reserved_16 : 1;
        unsigned epmis : 1;
        unsigned iepint : 1;
        unsigned oepint : 1;
        unsigned incompisoin : 1;
        unsigned incomplp : 1;
        unsigned fetsusp : 1;
        unsigned resetdet : 1;
        unsigned prtint : 1;
        unsigned hchint : 1;
        unsigned ptxfemp : 1;
        unsigned reserved_27 : 1;
        unsigned conidstschng : 1;
        unsigned disconnint : 1;
        unsigned sessreqint : 1;
        unsigned wkupint : 1;
    };
    unsigned reg;
} USB_OTG__GINTSTS__ACC_T;

#define USB_OTG__USB0__GINTSTS__ADDR (USB_OTG__USB0__BASE_ADDR + 0x14ULL)
#define USB_OTG__USB0__GINTSTS__NUM  0x1

#define USB_OTG__USB0__GINTSTS__CURMOD__SHIFT    0
#define USB_OTG__USB0__GINTSTS__MODEMIS__SHIFT    1
#define USB_OTG__USB0__GINTSTS__OTGINT__SHIFT    2
#define USB_OTG__USB0__GINTSTS__SOF__SHIFT    3
#define USB_OTG__USB0__GINTSTS__RXFLVL__SHIFT    4
#define USB_OTG__USB0__GINTSTS__NPTXFEMP__SHIFT    5
#define USB_OTG__USB0__GINTSTS__GINNAKEFF__SHIFT    6
#define USB_OTG__USB0__GINTSTS__GOUTNAKEFF__SHIFT    7
#define USB_OTG__USB0__GINTSTS__RESERVED_9_8__SHIFT    8
#define USB_OTG__USB0__GINTSTS__ERLYSUSP__SHIFT    10
#define USB_OTG__USB0__GINTSTS__USBSUSP__SHIFT    11
#define USB_OTG__USB0__GINTSTS__USBRST__SHIFT    12
#define USB_OTG__USB0__GINTSTS__ENUMDONE__SHIFT    13
#define USB_OTG__USB0__GINTSTS__SOOUTDROP__SHIFT    14
#define USB_OTG__USB0__GINTSTS__EOPF__SHIFT    15
#define USB_OTG__USB0__GINTSTS__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__GINTSTS__EPMIS__SHIFT    17
#define USB_OTG__USB0__GINTSTS__IEPINT__SHIFT    18
#define USB_OTG__USB0__GINTSTS__OEPINT__SHIFT    19
#define USB_OTG__USB0__GINTSTS__INCOMPISOIN__SHIFT    20
#define USB_OTG__USB0__GINTSTS__INCOMPLP__SHIFT    21
#define USB_OTG__USB0__GINTSTS__FETSUSP__SHIFT    22
#define USB_OTG__USB0__GINTSTS__RESETDET__SHIFT    23
#define USB_OTG__USB0__GINTSTS__PRTINT__SHIFT    24
#define USB_OTG__USB0__GINTSTS__HCHINT__SHIFT    25
#define USB_OTG__USB0__GINTSTS__PTXFEMP__SHIFT    26
#define USB_OTG__USB0__GINTSTS__RESERVED_27__SHIFT    27
#define USB_OTG__USB0__GINTSTS__CONIDSTSCHNG__SHIFT    28
#define USB_OTG__USB0__GINTSTS__DISCONNINT__SHIFT    29
#define USB_OTG__USB0__GINTSTS__SESSREQINT__SHIFT    30
#define USB_OTG__USB0__GINTSTS__WKUPINT__SHIFT    31

#define USB_OTG__USB0__GINTSTS__CURMOD__MASK    0x00000001
#define USB_OTG__USB0__GINTSTS__MODEMIS__MASK    0x00000002
#define USB_OTG__USB0__GINTSTS__OTGINT__MASK    0x00000004
#define USB_OTG__USB0__GINTSTS__SOF__MASK    0x00000008
#define USB_OTG__USB0__GINTSTS__RXFLVL__MASK    0x00000010
#define USB_OTG__USB0__GINTSTS__NPTXFEMP__MASK    0x00000020
#define USB_OTG__USB0__GINTSTS__GINNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__GINTSTS__GOUTNAKEFF__MASK    0x00000080
#define USB_OTG__USB0__GINTSTS__RESERVED_9_8__MASK    0x00000300
#define USB_OTG__USB0__GINTSTS__ERLYSUSP__MASK    0x00000400
#define USB_OTG__USB0__GINTSTS__USBSUSP__MASK    0x00000800
#define USB_OTG__USB0__GINTSTS__USBRST__MASK    0x00001000
#define USB_OTG__USB0__GINTSTS__ENUMDONE__MASK    0x00002000
#define USB_OTG__USB0__GINTSTS__SOOUTDROP__MASK    0x00004000
#define USB_OTG__USB0__GINTSTS__EOPF__MASK    0x00008000
#define USB_OTG__USB0__GINTSTS__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__GINTSTS__EPMIS__MASK    0x00020000
#define USB_OTG__USB0__GINTSTS__IEPINT__MASK    0x00040000
#define USB_OTG__USB0__GINTSTS__OEPINT__MASK    0x00080000
#define USB_OTG__USB0__GINTSTS__INCOMPISOIN__MASK    0x00100000
#define USB_OTG__USB0__GINTSTS__INCOMPLP__MASK    0x00200000
#define USB_OTG__USB0__GINTSTS__FETSUSP__MASK    0x00400000
#define USB_OTG__USB0__GINTSTS__RESETDET__MASK    0x00800000
#define USB_OTG__USB0__GINTSTS__PRTINT__MASK    0x01000000
#define USB_OTG__USB0__GINTSTS__HCHINT__MASK    0x02000000
#define USB_OTG__USB0__GINTSTS__PTXFEMP__MASK    0x04000000
#define USB_OTG__USB0__GINTSTS__RESERVED_27__MASK    0x08000000
#define USB_OTG__USB0__GINTSTS__CONIDSTSCHNG__MASK    0x10000000
#define USB_OTG__USB0__GINTSTS__DISCONNINT__MASK    0x20000000
#define USB_OTG__USB0__GINTSTS__SESSREQINT__MASK    0x40000000
#define USB_OTG__USB0__GINTSTS__WKUPINT__MASK    0x80000000

#define USB_OTG__USB0__GINTSTS__CURMOD__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__MODEMIS__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__OTGINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__SOF__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__RXFLVL__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__NPTXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__GINTSTS__GINNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__GOUTNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__RESERVED_9_8__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__ERLYSUSP__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__USBSUSP__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__USBRST__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__ENUMDONE__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__SOOUTDROP__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__EOPF__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__EPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__IEPINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__OEPINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__INCOMPISOIN__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__INCOMPLP__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__FETSUSP__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__RESETDET__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__PRTINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__HCHINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__PTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__RESERVED_27__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__CONIDSTSCHNG__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__DISCONNINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__SESSREQINT__POR_VALUE    0x0
#define USB_OTG__USB0__GINTSTS__WKUPINT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GINTMSK
// Resume/Remote Wakeup Detected Interrupt Mask (WkUpIntMsk)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_0 : 1;
        unsigned modemismsk : 1;
        unsigned otgintmsk : 1;
        unsigned sofmsk : 1;
        unsigned rxflvlmsk : 1;
        unsigned nptxfempmsk : 1;
        unsigned ginnakeffmsk : 1;
        unsigned goutnakeffmsk : 1;
        unsigned reserved_9_8 : 2;
        unsigned erlysuspmsk : 1;
        unsigned usbsuspmsk : 1;
        unsigned usbrstmsk : 1;
        unsigned enumdonemsk : 1;
        unsigned isooutdropmsk : 1;
        unsigned eopfmsk : 1;
        unsigned reserved_16 : 1;
        unsigned epmismsk : 1;
        unsigned iepintmsk : 1;
        unsigned oepintmsk : 1;
        unsigned reserved_20 : 1;
        unsigned incomplpmsk : 1;
        unsigned fetsuspmsk : 1;
        unsigned resetdetmsk : 1;
        unsigned prtintmsk : 1;
        unsigned hchintmsk : 1;
        unsigned ptxfempmsk : 1;
        unsigned reserved_27 : 1;
        unsigned conidstschngmsk : 1;
        unsigned disconnintmsk : 1;
        unsigned sessreqintmsk : 1;
        unsigned wkupintmsk : 1;
    };
    unsigned reg;
} USB_OTG__GINTMSK__ACC_T;

#define USB_OTG__USB0__GINTMSK__ADDR (USB_OTG__USB0__BASE_ADDR + 0x18ULL)
#define USB_OTG__USB0__GINTMSK__NUM  0x1

#define USB_OTG__USB0__GINTMSK__RESERVED_0__SHIFT    0
#define USB_OTG__USB0__GINTMSK__MODEMISMSK__SHIFT    1
#define USB_OTG__USB0__GINTMSK__OTGINTMSK__SHIFT    2
#define USB_OTG__USB0__GINTMSK__SOFMSK__SHIFT    3
#define USB_OTG__USB0__GINTMSK__RXFLVLMSK__SHIFT    4
#define USB_OTG__USB0__GINTMSK__NPTXFEMPMSK__SHIFT    5
#define USB_OTG__USB0__GINTMSK__GINNAKEFFMSK__SHIFT    6
#define USB_OTG__USB0__GINTMSK__GOUTNAKEFFMSK__SHIFT    7
#define USB_OTG__USB0__GINTMSK__RESERVED_9_8__SHIFT    8
#define USB_OTG__USB0__GINTMSK__ERLYSUSPMSK__SHIFT    10
#define USB_OTG__USB0__GINTMSK__USBSUSPMSK__SHIFT    11
#define USB_OTG__USB0__GINTMSK__USBRSTMSK__SHIFT    12
#define USB_OTG__USB0__GINTMSK__ENUMDONEMSK__SHIFT    13
#define USB_OTG__USB0__GINTMSK__ISOOUTDROPMSK__SHIFT    14
#define USB_OTG__USB0__GINTMSK__EOPFMSK__SHIFT    15
#define USB_OTG__USB0__GINTMSK__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__GINTMSK__EPMISMSK__SHIFT    17
#define USB_OTG__USB0__GINTMSK__IEPINTMSK__SHIFT    18
#define USB_OTG__USB0__GINTMSK__OEPINTMSK__SHIFT    19
#define USB_OTG__USB0__GINTMSK__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__GINTMSK__INCOMPLPMSK__SHIFT    21
#define USB_OTG__USB0__GINTMSK__FETSUSPMSK__SHIFT    22
#define USB_OTG__USB0__GINTMSK__RESETDETMSK__SHIFT    23
#define USB_OTG__USB0__GINTMSK__PRTINTMSK__SHIFT    24
#define USB_OTG__USB0__GINTMSK__HCHINTMSK__SHIFT    25
#define USB_OTG__USB0__GINTMSK__PTXFEMPMSK__SHIFT    26
#define USB_OTG__USB0__GINTMSK__RESERVED_27__SHIFT    27
#define USB_OTG__USB0__GINTMSK__CONIDSTSCHNGMSK__SHIFT    28
#define USB_OTG__USB0__GINTMSK__DISCONNINTMSK__SHIFT    29
#define USB_OTG__USB0__GINTMSK__SESSREQINTMSK__SHIFT    30
#define USB_OTG__USB0__GINTMSK__WKUPINTMSK__SHIFT    31

#define USB_OTG__USB0__GINTMSK__RESERVED_0__MASK    0x00000001
#define USB_OTG__USB0__GINTMSK__MODEMISMSK__MASK    0x00000002
#define USB_OTG__USB0__GINTMSK__OTGINTMSK__MASK    0x00000004
#define USB_OTG__USB0__GINTMSK__SOFMSK__MASK    0x00000008
#define USB_OTG__USB0__GINTMSK__RXFLVLMSK__MASK    0x00000010
#define USB_OTG__USB0__GINTMSK__NPTXFEMPMSK__MASK    0x00000020
#define USB_OTG__USB0__GINTMSK__GINNAKEFFMSK__MASK    0x00000040
#define USB_OTG__USB0__GINTMSK__GOUTNAKEFFMSK__MASK    0x00000080
#define USB_OTG__USB0__GINTMSK__RESERVED_9_8__MASK    0x00000300
#define USB_OTG__USB0__GINTMSK__ERLYSUSPMSK__MASK    0x00000400
#define USB_OTG__USB0__GINTMSK__USBSUSPMSK__MASK    0x00000800
#define USB_OTG__USB0__GINTMSK__USBRSTMSK__MASK    0x00001000
#define USB_OTG__USB0__GINTMSK__ENUMDONEMSK__MASK    0x00002000
#define USB_OTG__USB0__GINTMSK__ISOOUTDROPMSK__MASK    0x00004000
#define USB_OTG__USB0__GINTMSK__EOPFMSK__MASK    0x00008000
#define USB_OTG__USB0__GINTMSK__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__GINTMSK__EPMISMSK__MASK    0x00020000
#define USB_OTG__USB0__GINTMSK__IEPINTMSK__MASK    0x00040000
#define USB_OTG__USB0__GINTMSK__OEPINTMSK__MASK    0x00080000
#define USB_OTG__USB0__GINTMSK__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__GINTMSK__INCOMPLPMSK__MASK    0x00200000
#define USB_OTG__USB0__GINTMSK__FETSUSPMSK__MASK    0x00400000
#define USB_OTG__USB0__GINTMSK__RESETDETMSK__MASK    0x00800000
#define USB_OTG__USB0__GINTMSK__PRTINTMSK__MASK    0x01000000
#define USB_OTG__USB0__GINTMSK__HCHINTMSK__MASK    0x02000000
#define USB_OTG__USB0__GINTMSK__PTXFEMPMSK__MASK    0x04000000
#define USB_OTG__USB0__GINTMSK__RESERVED_27__MASK    0x08000000
#define USB_OTG__USB0__GINTMSK__CONIDSTSCHNGMSK__MASK    0x10000000
#define USB_OTG__USB0__GINTMSK__DISCONNINTMSK__MASK    0x20000000
#define USB_OTG__USB0__GINTMSK__SESSREQINTMSK__MASK    0x40000000
#define USB_OTG__USB0__GINTMSK__WKUPINTMSK__MASK    0x80000000

#define USB_OTG__USB0__GINTMSK__RESERVED_0__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__MODEMISMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__OTGINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__SOFMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__RXFLVLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__NPTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__GINNAKEFFMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__GOUTNAKEFFMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__RESERVED_9_8__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__ERLYSUSPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__USBSUSPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__USBRSTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__ENUMDONEMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__ISOOUTDROPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__EOPFMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__EPMISMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__IEPINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__OEPINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__INCOMPLPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__FETSUSPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__RESETDETMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__PRTINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__HCHINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__PTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__RESERVED_27__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__CONIDSTSCHNGMSK__POR_VALUE    0x1
#define USB_OTG__USB0__GINTMSK__DISCONNINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__SESSREQINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__GINTMSK__WKUPINTMSK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRXSTSR
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned chnum : 4;
        unsigned bcnt : 11;
        unsigned dpid : 2;
        unsigned pktsts : 4;
        unsigned fn : 4;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} USB_OTG__GRXSTSR__ACC_T;

#define USB_OTG__USB0__GRXSTSR__ADDR (USB_OTG__USB0__BASE_ADDR + 0x1CULL)
#define USB_OTG__USB0__GRXSTSR__NUM  0x1

#define USB_OTG__USB0__GRXSTSR__CHNUM__SHIFT    0
#define USB_OTG__USB0__GRXSTSR__BCNT__SHIFT    4
#define USB_OTG__USB0__GRXSTSR__DPID__SHIFT    15
#define USB_OTG__USB0__GRXSTSR__PKTSTS__SHIFT    17
#define USB_OTG__USB0__GRXSTSR__FN__SHIFT    21
#define USB_OTG__USB0__GRXSTSR__RESERVED_31_25__SHIFT    25

#define USB_OTG__USB0__GRXSTSR__CHNUM__MASK    0x0000000f
#define USB_OTG__USB0__GRXSTSR__BCNT__MASK    0x00007ff0
#define USB_OTG__USB0__GRXSTSR__DPID__MASK    0x00018000
#define USB_OTG__USB0__GRXSTSR__PKTSTS__MASK    0x001e0000
#define USB_OTG__USB0__GRXSTSR__FN__MASK    0x01e00000
#define USB_OTG__USB0__GRXSTSR__RESERVED_31_25__MASK    0xfe000000

#define USB_OTG__USB0__GRXSTSR__CHNUM__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSR__BCNT__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSR__DPID__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSR__PKTSTS__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSR__FN__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSR__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRXSTSP
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned chnum : 4;
        unsigned bcnt : 11;
        unsigned dpid : 2;
        unsigned pktsts : 4;
        unsigned fn : 4;
        unsigned reserved_31_25 : 7;
    };
    unsigned reg;
} USB_OTG__GRXSTSP__ACC_T;

#define USB_OTG__USB0__GRXSTSP__ADDR (USB_OTG__USB0__BASE_ADDR + 0x20ULL)
#define USB_OTG__USB0__GRXSTSP__NUM  0x1

#define USB_OTG__USB0__GRXSTSP__CHNUM__SHIFT    0
#define USB_OTG__USB0__GRXSTSP__BCNT__SHIFT    4
#define USB_OTG__USB0__GRXSTSP__DPID__SHIFT    15
#define USB_OTG__USB0__GRXSTSP__PKTSTS__SHIFT    17
#define USB_OTG__USB0__GRXSTSP__FN__SHIFT    21
#define USB_OTG__USB0__GRXSTSP__RESERVED_31_25__SHIFT    25

#define USB_OTG__USB0__GRXSTSP__CHNUM__MASK    0x0000000f
#define USB_OTG__USB0__GRXSTSP__BCNT__MASK    0x00007ff0
#define USB_OTG__USB0__GRXSTSP__DPID__MASK    0x00018000
#define USB_OTG__USB0__GRXSTSP__PKTSTS__MASK    0x001e0000
#define USB_OTG__USB0__GRXSTSP__FN__MASK    0x01e00000
#define USB_OTG__USB0__GRXSTSP__RESERVED_31_25__MASK    0xfe000000

#define USB_OTG__USB0__GRXSTSP__CHNUM__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSP__BCNT__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSP__DPID__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSP__PKTSTS__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSP__FN__POR_VALUE    0x0
#define USB_OTG__USB0__GRXSTSP__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRXFSIZ
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rxfdep : 11;
        unsigned reserved_31_11 : 21;
    };
    unsigned reg;
} USB_OTG__GRXFSIZ__ACC_T;

#define USB_OTG__USB0__GRXFSIZ__ADDR (USB_OTG__USB0__BASE_ADDR + 0x24ULL)
#define USB_OTG__USB0__GRXFSIZ__NUM  0x1

#define USB_OTG__USB0__GRXFSIZ__RXFDEP__SHIFT    0
#define USB_OTG__USB0__GRXFSIZ__RESERVED_31_11__SHIFT    11

#define USB_OTG__USB0__GRXFSIZ__RXFDEP__MASK    0x000007ff
#define USB_OTG__USB0__GRXFSIZ__RESERVED_31_11__MASK    0xfffff800

#define USB_OTG__USB0__GRXFSIZ__RXFDEP__POR_VALUE    0x0
#define USB_OTG__USB0__GRXFSIZ__RESERVED_31_11__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GNPTXFSIZ
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nptxfstaddr : 11;
        unsigned reserved_15_11 : 5;
        unsigned nptxfdep : 11;
        unsigned reserved_31_27 : 5;
    };
    unsigned reg;
} USB_OTG__GNPTXFSIZ__ACC_T;

#define USB_OTG__USB0__GNPTXFSIZ__ADDR (USB_OTG__USB0__BASE_ADDR + 0x28ULL)
#define USB_OTG__USB0__GNPTXFSIZ__NUM  0x1

#define USB_OTG__USB0__GNPTXFSIZ__NPTXFSTADDR__SHIFT    0
#define USB_OTG__USB0__GNPTXFSIZ__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__GNPTXFSIZ__NPTXFDEP__SHIFT    16
#define USB_OTG__USB0__GNPTXFSIZ__RESERVED_31_27__SHIFT    27

#define USB_OTG__USB0__GNPTXFSIZ__NPTXFSTADDR__MASK    0x000007ff
#define USB_OTG__USB0__GNPTXFSIZ__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__GNPTXFSIZ__NPTXFDEP__MASK    0x07ff0000
#define USB_OTG__USB0__GNPTXFSIZ__RESERVED_31_27__MASK    0xf8000000

#define USB_OTG__USB0__GNPTXFSIZ__NPTXFSTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__GNPTXFSIZ__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__GNPTXFSIZ__NPTXFDEP__POR_VALUE    0x0
#define USB_OTG__USB0__GNPTXFSIZ__RESERVED_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GNPTXSTS
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nptxfspcavail : 16;
        unsigned nptxqspcavail : 8;
        unsigned nptxqtop : 7;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__GNPTXSTS__ACC_T;

#define USB_OTG__USB0__GNPTXSTS__ADDR (USB_OTG__USB0__BASE_ADDR + 0x2CULL)
#define USB_OTG__USB0__GNPTXSTS__NUM  0x1

#define USB_OTG__USB0__GNPTXSTS__NPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__GNPTXSTS__NPTXQSPCAVAIL__SHIFT    16
#define USB_OTG__USB0__GNPTXSTS__NPTXQTOP__SHIFT    24
#define USB_OTG__USB0__GNPTXSTS__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__GNPTXSTS__NPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__GNPTXSTS__NPTXQSPCAVAIL__MASK    0x00ff0000
#define USB_OTG__USB0__GNPTXSTS__NPTXQTOP__MASK    0x7f000000
#define USB_OTG__USB0__GNPTXSTS__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__GNPTXSTS__NPTXFSPCAVAIL__POR_VALUE    0x0
#define USB_OTG__USB0__GNPTXSTS__NPTXQSPCAVAIL__POR_VALUE    0x0
#define USB_OTG__USB0__GNPTXSTS__NPTXQTOP__POR_VALUE    0x0
#define USB_OTG__USB0__GNPTXSTS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GSNPSID
//  SynopsysID
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned synopsysid : 32;
    };
    unsigned reg;
} USB_OTG__GSNPSID__ACC_T;

#define USB_OTG__USB0__GSNPSID__ADDR (USB_OTG__USB0__BASE_ADDR + 0x40ULL)
#define USB_OTG__USB0__GSNPSID__NUM  0x1

#define USB_OTG__USB0__GSNPSID__SYNOPSYSID__SHIFT    0

#define USB_OTG__USB0__GSNPSID__SYNOPSYSID__MASK    0xffffffff

#define USB_OTG__USB0__GSNPSID__SYNOPSYSID__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG1
// This 32-bit field uses two bits per endpoint to determine the endpoint direction
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned epdir : 32;
    };
    unsigned reg;
} USB_OTG__GHWCFG1__ACC_T;

#define USB_OTG__USB0__GHWCFG1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x44ULL)
#define USB_OTG__USB0__GHWCFG1__NUM  0x1

#define USB_OTG__USB0__GHWCFG1__EPDIR__SHIFT    0

#define USB_OTG__USB0__GHWCFG1__EPDIR__MASK    0xffffffff

#define USB_OTG__USB0__GHWCFG1__EPDIR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned otgmode : 3;
        unsigned otgarch : 2;
        unsigned singpnt : 1;
        unsigned hsphytype : 2;
        unsigned fsphytype : 2;
        unsigned numdeveps : 4;
        unsigned numhstchnl : 4;
        unsigned periosupport : 1;
        unsigned dynfifosizing : 1;
        unsigned multiprocintrpt : 1;
        unsigned reserved_21 : 1;
        unsigned nptxqdepth : 2;
        unsigned ptxqdepth : 2;
        unsigned tknqdepth : 5;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__GHWCFG2__ACC_T;

#define USB_OTG__USB0__GHWCFG2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x48ULL)
#define USB_OTG__USB0__GHWCFG2__NUM  0x1

#define USB_OTG__USB0__GHWCFG2__OTGMODE__SHIFT    0
#define USB_OTG__USB0__GHWCFG2__OTGARCH__SHIFT    3
#define USB_OTG__USB0__GHWCFG2__SINGPNT__SHIFT    5
#define USB_OTG__USB0__GHWCFG2__HSPHYTYPE__SHIFT    6
#define USB_OTG__USB0__GHWCFG2__FSPHYTYPE__SHIFT    8
#define USB_OTG__USB0__GHWCFG2__NUMDEVEPS__SHIFT    10
#define USB_OTG__USB0__GHWCFG2__NUMHSTCHNL__SHIFT    14
#define USB_OTG__USB0__GHWCFG2__PERIOSUPPORT__SHIFT    18
#define USB_OTG__USB0__GHWCFG2__DYNFIFOSIZING__SHIFT    19
#define USB_OTG__USB0__GHWCFG2__MULTIPROCINTRPT__SHIFT    20
#define USB_OTG__USB0__GHWCFG2__RESERVED_21__SHIFT    21
#define USB_OTG__USB0__GHWCFG2__NPTXQDEPTH__SHIFT    22
#define USB_OTG__USB0__GHWCFG2__PTXQDEPTH__SHIFT    24
#define USB_OTG__USB0__GHWCFG2__TKNQDEPTH__SHIFT    26
#define USB_OTG__USB0__GHWCFG2__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__GHWCFG2__OTGMODE__MASK    0x00000007
#define USB_OTG__USB0__GHWCFG2__OTGARCH__MASK    0x00000018
#define USB_OTG__USB0__GHWCFG2__SINGPNT__MASK    0x00000020
#define USB_OTG__USB0__GHWCFG2__HSPHYTYPE__MASK    0x000000c0
#define USB_OTG__USB0__GHWCFG2__FSPHYTYPE__MASK    0x00000300
#define USB_OTG__USB0__GHWCFG2__NUMDEVEPS__MASK    0x00003c00
#define USB_OTG__USB0__GHWCFG2__NUMHSTCHNL__MASK    0x0003c000
#define USB_OTG__USB0__GHWCFG2__PERIOSUPPORT__MASK    0x00040000
#define USB_OTG__USB0__GHWCFG2__DYNFIFOSIZING__MASK    0x00080000
#define USB_OTG__USB0__GHWCFG2__MULTIPROCINTRPT__MASK    0x00100000
#define USB_OTG__USB0__GHWCFG2__RESERVED_21__MASK    0x00200000
#define USB_OTG__USB0__GHWCFG2__NPTXQDEPTH__MASK    0x00c00000
#define USB_OTG__USB0__GHWCFG2__PTXQDEPTH__MASK    0x03000000
#define USB_OTG__USB0__GHWCFG2__TKNQDEPTH__MASK    0x7c000000
#define USB_OTG__USB0__GHWCFG2__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__GHWCFG2__OTGMODE__POR_VALUE    0x2
#define USB_OTG__USB0__GHWCFG2__OTGARCH__POR_VALUE    0x2
#define USB_OTG__USB0__GHWCFG2__SINGPNT__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG2__HSPHYTYPE__POR_VALUE    0x2
#define USB_OTG__USB0__GHWCFG2__FSPHYTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG2__NUMDEVEPS__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG2__NUMHSTCHNL__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG2__PERIOSUPPORT__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG2__DYNFIFOSIZING__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG2__MULTIPROCINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG2__RESERVED_21__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG2__NPTXQDEPTH__POR_VALUE    0x2
#define USB_OTG__USB0__GHWCFG2__PTXQDEPTH__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG2__TKNQDEPTH__POR_VALUE    0x8
#define USB_OTG__USB0__GHWCFG2__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG3
//  
// DFIFO Depth
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersizewidth : 4;
        unsigned pktsizewidth : 3;
        unsigned otgen : 1;
        unsigned i2cintsel : 1;
        unsigned vndctlsupt : 1;
        unsigned optfeature : 1;
        unsigned rsttype : 1;
        unsigned adpsupport : 1;
        unsigned hsicmode : 1;
        unsigned bcsupport : 1;
        unsigned lpmmode : 1;
        unsigned dfifodepth : 16;
    };
    unsigned reg;
} USB_OTG__GHWCFG3__ACC_T;

#define USB_OTG__USB0__GHWCFG3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x4CULL)
#define USB_OTG__USB0__GHWCFG3__NUM  0x1

#define USB_OTG__USB0__GHWCFG3__XFERSIZEWIDTH__SHIFT    0
#define USB_OTG__USB0__GHWCFG3__PKTSIZEWIDTH__SHIFT    4
#define USB_OTG__USB0__GHWCFG3__OTGEN__SHIFT    7
#define USB_OTG__USB0__GHWCFG3__I2CINTSEL__SHIFT    8
#define USB_OTG__USB0__GHWCFG3__VNDCTLSUPT__SHIFT    9
#define USB_OTG__USB0__GHWCFG3__OPTFEATURE__SHIFT    10
#define USB_OTG__USB0__GHWCFG3__RSTTYPE__SHIFT    11
#define USB_OTG__USB0__GHWCFG3__ADPSUPPORT__SHIFT    12
#define USB_OTG__USB0__GHWCFG3__HSICMODE__SHIFT    13
#define USB_OTG__USB0__GHWCFG3__BCSUPPORT__SHIFT    14
#define USB_OTG__USB0__GHWCFG3__LPMMODE__SHIFT    15
#define USB_OTG__USB0__GHWCFG3__DFIFODEPTH__SHIFT    16

#define USB_OTG__USB0__GHWCFG3__XFERSIZEWIDTH__MASK    0x0000000f
#define USB_OTG__USB0__GHWCFG3__PKTSIZEWIDTH__MASK    0x00000070
#define USB_OTG__USB0__GHWCFG3__OTGEN__MASK    0x00000080
#define USB_OTG__USB0__GHWCFG3__I2CINTSEL__MASK    0x00000100
#define USB_OTG__USB0__GHWCFG3__VNDCTLSUPT__MASK    0x00000200
#define USB_OTG__USB0__GHWCFG3__OPTFEATURE__MASK    0x00000400
#define USB_OTG__USB0__GHWCFG3__RSTTYPE__MASK    0x00000800
#define USB_OTG__USB0__GHWCFG3__ADPSUPPORT__MASK    0x00001000
#define USB_OTG__USB0__GHWCFG3__HSICMODE__MASK    0x00002000
#define USB_OTG__USB0__GHWCFG3__BCSUPPORT__MASK    0x00004000
#define USB_OTG__USB0__GHWCFG3__LPMMODE__MASK    0x00008000
#define USB_OTG__USB0__GHWCFG3__DFIFODEPTH__MASK    0xffff0000

#define USB_OTG__USB0__GHWCFG3__XFERSIZEWIDTH__POR_VALUE    0x5
#define USB_OTG__USB0__GHWCFG3__PKTSIZEWIDTH__POR_VALUE    0x6
#define USB_OTG__USB0__GHWCFG3__OTGEN__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG3__I2CINTSEL__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__VNDCTLSUPT__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__OPTFEATURE__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG3__RSTTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__ADPSUPPORT__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__HSICMODE__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__BCSUPPORT__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__LPMMODE__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG3__DFIFODEPTH__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG4
// Scatter/Gather DMA configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned numdevperioeps : 4;
        unsigned partialpwrdn : 1;
        unsigned ahbfreq : 1;
        unsigned hibernation : 1;
        unsigned extendedhibernatio : 1;
        unsigned reserved_8 : 1;
        unsigned enhancedlpmsupt1 : 1;
        unsigned servintflow : 1;
        unsigned ipgisocsupt : 1;
        unsigned acgsupt : 1;
        unsigned enhancedlpmsupt : 1;
        unsigned phydatawidth : 2;
        unsigned numctleps : 4;
        unsigned iddgfltr : 1;
        unsigned vbusvalidfltr : 1;
        unsigned avalidfltr : 1;
        unsigned bvalidfltr : 1;
        unsigned sessendfltr : 1;
        unsigned dedfifomode : 1;
        unsigned ineps : 4;
        unsigned descdmaenabled : 1;
        unsigned descdma : 1;
    };
    unsigned reg;
} USB_OTG__GHWCFG4__ACC_T;

#define USB_OTG__USB0__GHWCFG4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x50ULL)
#define USB_OTG__USB0__GHWCFG4__NUM  0x1

#define USB_OTG__USB0__GHWCFG4__NUMDEVPERIOEPS__SHIFT    0
#define USB_OTG__USB0__GHWCFG4__PARTIALPWRDN__SHIFT    4
#define USB_OTG__USB0__GHWCFG4__AHBFREQ__SHIFT    5
#define USB_OTG__USB0__GHWCFG4__HIBERNATION__SHIFT    6
#define USB_OTG__USB0__GHWCFG4__EXTENDEDHIBERNATIO__SHIFT    7
#define USB_OTG__USB0__GHWCFG4__RESERVED_8__SHIFT    8
#define USB_OTG__USB0__GHWCFG4__ENHANCEDLPMSUPT1__SHIFT    9
#define USB_OTG__USB0__GHWCFG4__SERVINTFLOW__SHIFT    10
#define USB_OTG__USB0__GHWCFG4__IPGISOCSUPT__SHIFT    11
#define USB_OTG__USB0__GHWCFG4__ACGSUPT__SHIFT    12
#define USB_OTG__USB0__GHWCFG4__ENHANCEDLPMSUPT__SHIFT    13
#define USB_OTG__USB0__GHWCFG4__PHYDATAWIDTH__SHIFT    14
#define USB_OTG__USB0__GHWCFG4__NUMCTLEPS__SHIFT    16
#define USB_OTG__USB0__GHWCFG4__IDDGFLTR__SHIFT    20
#define USB_OTG__USB0__GHWCFG4__VBUSVALIDFLTR__SHIFT    21
#define USB_OTG__USB0__GHWCFG4__AVALIDFLTR__SHIFT    22
#define USB_OTG__USB0__GHWCFG4__BVALIDFLTR__SHIFT    23
#define USB_OTG__USB0__GHWCFG4__SESSENDFLTR__SHIFT    24
#define USB_OTG__USB0__GHWCFG4__DEDFIFOMODE__SHIFT    25
#define USB_OTG__USB0__GHWCFG4__INEPS__SHIFT    26
#define USB_OTG__USB0__GHWCFG4__DESCDMAENABLED__SHIFT    30
#define USB_OTG__USB0__GHWCFG4__DESCDMA__SHIFT    31

#define USB_OTG__USB0__GHWCFG4__NUMDEVPERIOEPS__MASK    0x0000000f
#define USB_OTG__USB0__GHWCFG4__PARTIALPWRDN__MASK    0x00000010
#define USB_OTG__USB0__GHWCFG4__AHBFREQ__MASK    0x00000020
#define USB_OTG__USB0__GHWCFG4__HIBERNATION__MASK    0x00000040
#define USB_OTG__USB0__GHWCFG4__EXTENDEDHIBERNATIO__MASK    0x00000080
#define USB_OTG__USB0__GHWCFG4__RESERVED_8__MASK    0x00000100
#define USB_OTG__USB0__GHWCFG4__ENHANCEDLPMSUPT1__MASK    0x00000200
#define USB_OTG__USB0__GHWCFG4__SERVINTFLOW__MASK    0x00000400
#define USB_OTG__USB0__GHWCFG4__IPGISOCSUPT__MASK    0x00000800
#define USB_OTG__USB0__GHWCFG4__ACGSUPT__MASK    0x00001000
#define USB_OTG__USB0__GHWCFG4__ENHANCEDLPMSUPT__MASK    0x00002000
#define USB_OTG__USB0__GHWCFG4__PHYDATAWIDTH__MASK    0x0000c000
#define USB_OTG__USB0__GHWCFG4__NUMCTLEPS__MASK    0x000f0000
#define USB_OTG__USB0__GHWCFG4__IDDGFLTR__MASK    0x00100000
#define USB_OTG__USB0__GHWCFG4__VBUSVALIDFLTR__MASK    0x00200000
#define USB_OTG__USB0__GHWCFG4__AVALIDFLTR__MASK    0x00400000
#define USB_OTG__USB0__GHWCFG4__BVALIDFLTR__MASK    0x00800000
#define USB_OTG__USB0__GHWCFG4__SESSENDFLTR__MASK    0x01000000
#define USB_OTG__USB0__GHWCFG4__DEDFIFOMODE__MASK    0x02000000
#define USB_OTG__USB0__GHWCFG4__INEPS__MASK    0x3c000000
#define USB_OTG__USB0__GHWCFG4__DESCDMAENABLED__MASK    0x40000000
#define USB_OTG__USB0__GHWCFG4__DESCDMA__MASK    0x80000000

#define USB_OTG__USB0__GHWCFG4__NUMDEVPERIOEPS__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__PARTIALPWRDN__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__AHBFREQ__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG4__HIBERNATION__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__EXTENDEDHIBERNATIO__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__RESERVED_8__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__ENHANCEDLPMSUPT1__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG4__SERVINTFLOW__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__IPGISOCSUPT__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG4__ACGSUPT__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__ENHANCEDLPMSUPT__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG4__PHYDATAWIDTH__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__NUMCTLEPS__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__IDDGFLTR__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__VBUSVALIDFLTR__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__AVALIDFLTR__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__BVALIDFLTR__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__SESSENDFLTR__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__DEDFIFOMODE__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG4__INEPS__POR_VALUE    0x0
#define USB_OTG__USB0__GHWCFG4__DESCDMAENABLED__POR_VALUE    0x1
#define USB_OTG__USB0__GHWCFG4__DESCDMA__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: GDFIFOCFG
//  
// EPInfoBaseAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gdfifocfg : 16;
        unsigned epinfobaseaddr : 16;
    };
    unsigned reg;
} USB_OTG__GDFIFOCFG__ACC_T;

#define USB_OTG__USB0__GDFIFOCFG__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5CULL)
#define USB_OTG__USB0__GDFIFOCFG__NUM  0x1

#define USB_OTG__USB0__GDFIFOCFG__GDFIFOCFG__SHIFT    0
#define USB_OTG__USB0__GDFIFOCFG__EPINFOBASEADDR__SHIFT    16

#define USB_OTG__USB0__GDFIFOCFG__GDFIFOCFG__MASK    0x0000ffff
#define USB_OTG__USB0__GDFIFOCFG__EPINFOBASEADDR__MASK    0xffff0000

#define USB_OTG__USB0__GDFIFOCFG__GDFIFOCFG__POR_VALUE    0x3e8
#define USB_OTG__USB0__GDFIFOCFG__EPINFOBASEADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HPTXFSIZ
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ptxfstaddr : 12;
        unsigned reserved_15_12 : 4;
        unsigned ptxfsize : 11;
        unsigned reserved_31_27 : 5;
    };
    unsigned reg;
} USB_OTG__HPTXFSIZ__ACC_T;

#define USB_OTG__USB0__HPTXFSIZ__ADDR (USB_OTG__USB0__BASE_ADDR + 0x100ULL)
#define USB_OTG__USB0__HPTXFSIZ__NUM  0x1

#define USB_OTG__USB0__HPTXFSIZ__PTXFSTADDR__SHIFT    0
#define USB_OTG__USB0__HPTXFSIZ__RESERVED_15_12__SHIFT    12
#define USB_OTG__USB0__HPTXFSIZ__PTXFSIZE__SHIFT    16
#define USB_OTG__USB0__HPTXFSIZ__RESERVED_31_27__SHIFT    27

#define USB_OTG__USB0__HPTXFSIZ__PTXFSTADDR__MASK    0x00000fff
#define USB_OTG__USB0__HPTXFSIZ__RESERVED_15_12__MASK    0x0000f000
#define USB_OTG__USB0__HPTXFSIZ__PTXFSIZE__MASK    0x07ff0000
#define USB_OTG__USB0__HPTXFSIZ__RESERVED_31_27__MASK    0xf8000000

#define USB_OTG__USB0__HPTXFSIZ__PTXFSTADDR__POR_VALUE    0x320
#define USB_OTG__USB0__HPTXFSIZ__RESERVED_15_12__POR_VALUE    0x0
#define USB_OTG__USB0__HPTXFSIZ__PTXFSIZE__POR_VALUE    0x190
#define USB_OTG__USB0__HPTXFSIZ__RESERVED_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF1__ACC_T;

#define USB_OTG__USB0__DIEPTXF1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x104ULL)
#define USB_OTG__USB0__DIEPTXF1__NUM  0x1

#define USB_OTG__USB0__DIEPTXF1__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF1__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF1__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF1__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF1__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF1__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF1__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF1__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF1__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF1__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF1__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF1__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF2__ACC_T;

#define USB_OTG__USB0__DIEPTXF2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x108ULL)
#define USB_OTG__USB0__DIEPTXF2__NUM  0x1

#define USB_OTG__USB0__DIEPTXF2__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF2__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF2__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF2__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF2__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF2__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF2__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF2__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF2__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF2__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF2__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF2__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF3__ACC_T;

#define USB_OTG__USB0__DIEPTXF3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x10CULL)
#define USB_OTG__USB0__DIEPTXF3__NUM  0x1

#define USB_OTG__USB0__DIEPTXF3__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF3__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF3__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF3__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF3__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF3__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF3__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF3__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF3__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF3__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF3__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF3__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF4__ACC_T;

#define USB_OTG__USB0__DIEPTXF4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x110ULL)
#define USB_OTG__USB0__DIEPTXF4__NUM  0x1

#define USB_OTG__USB0__DIEPTXF4__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF4__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF4__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF4__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF4__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF4__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF4__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF4__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF4__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF4__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF4__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF4__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF5__ACC_T;

#define USB_OTG__USB0__DIEPTXF5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x114ULL)
#define USB_OTG__USB0__DIEPTXF5__NUM  0x1

#define USB_OTG__USB0__DIEPTXF5__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF5__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF5__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF5__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF5__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF5__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF5__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF5__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF5__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF5__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF5__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF5__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF6__ACC_T;

#define USB_OTG__USB0__DIEPTXF6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x118ULL)
#define USB_OTG__USB0__DIEPTXF6__NUM  0x1

#define USB_OTG__USB0__DIEPTXF6__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF6__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF6__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF6__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF6__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF6__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF6__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF6__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF6__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF6__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF6__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF6__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF7__ACC_T;

#define USB_OTG__USB0__DIEPTXF7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x11CULL)
#define USB_OTG__USB0__DIEPTXF7__NUM  0x1

#define USB_OTG__USB0__DIEPTXF7__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF7__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF7__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF7__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF7__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF7__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF7__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF7__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF7__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF7__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF7__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF7__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF8__ACC_T;

#define USB_OTG__USB0__DIEPTXF8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x120ULL)
#define USB_OTG__USB0__DIEPTXF8__NUM  0x1

#define USB_OTG__USB0__DIEPTXF8__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF8__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF8__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF8__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF8__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF8__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF8__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF8__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF8__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF8__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF8__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF8__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF9__ACC_T;

#define USB_OTG__USB0__DIEPTXF9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x124ULL)
#define USB_OTG__USB0__DIEPTXF9__NUM  0x1

#define USB_OTG__USB0__DIEPTXF9__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF9__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF9__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF9__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF9__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF9__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF9__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF9__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF9__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF9__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF9__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF9__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF10__ACC_T;

#define USB_OTG__USB0__DIEPTXF10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x128ULL)
#define USB_OTG__USB0__DIEPTXF10__NUM  0x1

#define USB_OTG__USB0__DIEPTXF10__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF10__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF10__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF10__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF10__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF10__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF10__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF10__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF10__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF10__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF10__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF10__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepntxfstadd : 11;
        unsigned reserved_15_11 : 5;
        unsigned nepntxfdep : 10;
        unsigned reserved_31_26 : 6;
    };
    unsigned reg;
} USB_OTG__DIEPTXF11__ACC_T;

#define USB_OTG__USB0__DIEPTXF11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x12CULL)
#define USB_OTG__USB0__DIEPTXF11__NUM  0x1

#define USB_OTG__USB0__DIEPTXF11__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB0__DIEPTXF11__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB0__DIEPTXF11__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB0__DIEPTXF11__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB0__DIEPTXF11__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB0__DIEPTXF11__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB0__DIEPTXF11__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB0__DIEPTXF11__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB0__DIEPTXF11__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB0__DIEPTXF11__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTXF11__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB0__DIEPTXF11__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCFG
// Mode Change Ready Timer Enable (ModeChTimEn)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned fslspclksel : 2;
        unsigned fslssupp : 1;
        unsigned reserved_6_3 : 4;
        unsigned ena32khzs : 1;
        unsigned resvalid : 8;
        unsigned dis_tx_ipgap_dly_check : 1;
        unsigned reserved_22_17 : 6;
        unsigned descdma : 1;
        unsigned frlisten : 2;
        unsigned perschedena : 1;
        unsigned reserved_30_27 : 4;
        unsigned modechtimen : 1;
    };
    unsigned reg;
} USB_OTG__HCFG__ACC_T;

#define USB_OTG__USB0__HCFG__ADDR (USB_OTG__USB0__BASE_ADDR + 0x400ULL)
#define USB_OTG__USB0__HCFG__NUM  0x1

#define USB_OTG__USB0__HCFG__FSLSPCLKSEL__SHIFT    0
#define USB_OTG__USB0__HCFG__FSLSSUPP__SHIFT    2
#define USB_OTG__USB0__HCFG__RESERVED_6_3__SHIFT    3
#define USB_OTG__USB0__HCFG__ENA32KHZS__SHIFT    7
#define USB_OTG__USB0__HCFG__RESVALID__SHIFT    8
#define USB_OTG__USB0__HCFG__DIS_TX_IPGAP_DLY_CHECK__SHIFT    16
#define USB_OTG__USB0__HCFG__RESERVED_22_17__SHIFT    17
#define USB_OTG__USB0__HCFG__DESCDMA__SHIFT    23
#define USB_OTG__USB0__HCFG__FRLISTEN__SHIFT    24
#define USB_OTG__USB0__HCFG__PERSCHEDENA__SHIFT    26
#define USB_OTG__USB0__HCFG__RESERVED_30_27__SHIFT    27
#define USB_OTG__USB0__HCFG__MODECHTIMEN__SHIFT    31

#define USB_OTG__USB0__HCFG__FSLSPCLKSEL__MASK    0x00000003
#define USB_OTG__USB0__HCFG__FSLSSUPP__MASK    0x00000004
#define USB_OTG__USB0__HCFG__RESERVED_6_3__MASK    0x00000078
#define USB_OTG__USB0__HCFG__ENA32KHZS__MASK    0x00000080
#define USB_OTG__USB0__HCFG__RESVALID__MASK    0x0000ff00
#define USB_OTG__USB0__HCFG__DIS_TX_IPGAP_DLY_CHECK__MASK    0x00010000
#define USB_OTG__USB0__HCFG__RESERVED_22_17__MASK    0x007e0000
#define USB_OTG__USB0__HCFG__DESCDMA__MASK    0x00800000
#define USB_OTG__USB0__HCFG__FRLISTEN__MASK    0x03000000
#define USB_OTG__USB0__HCFG__PERSCHEDENA__MASK    0x04000000
#define USB_OTG__USB0__HCFG__RESERVED_30_27__MASK    0x78000000
#define USB_OTG__USB0__HCFG__MODECHTIMEN__MASK    0x80000000

#define USB_OTG__USB0__HCFG__FSLSPCLKSEL__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__FSLSSUPP__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__RESERVED_6_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__ENA32KHZS__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__RESVALID__POR_VALUE    0x2
#define USB_OTG__USB0__HCFG__DIS_TX_IPGAP_DLY_CHECK__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__RESERVED_22_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__DESCDMA__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__FRLISTEN__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__PERSCHEDENA__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__RESERVED_30_27__POR_VALUE    0x0
#define USB_OTG__USB0__HCFG__MODECHTIMEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HFIR
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned frint : 16;
        unsigned hfirrldctrl : 1;
        unsigned reserved_31_17 : 15;
    };
    unsigned reg;
} USB_OTG__HFIR__ACC_T;

#define USB_OTG__USB0__HFIR__ADDR (USB_OTG__USB0__BASE_ADDR + 0x404ULL)
#define USB_OTG__USB0__HFIR__NUM  0x1

#define USB_OTG__USB0__HFIR__FRINT__SHIFT    0
#define USB_OTG__USB0__HFIR__HFIRRLDCTRL__SHIFT    16
#define USB_OTG__USB0__HFIR__RESERVED_31_17__SHIFT    17

#define USB_OTG__USB0__HFIR__FRINT__MASK    0x0000ffff
#define USB_OTG__USB0__HFIR__HFIRRLDCTRL__MASK    0x00010000
#define USB_OTG__USB0__HFIR__RESERVED_31_17__MASK    0xfffe0000

#define USB_OTG__USB0__HFIR__FRINT__POR_VALUE    0x0
#define USB_OTG__USB0__HFIR__HFIRRLDCTRL__POR_VALUE    0x0
#define USB_OTG__USB0__HFIR__RESERVED_31_17__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HFNUM
//  
// Frame Time Remaining (FrRem)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned frnum : 16;
        unsigned frrem : 16;
    };
    unsigned reg;
} USB_OTG__HFNUM__ACC_T;

#define USB_OTG__USB0__HFNUM__ADDR (USB_OTG__USB0__BASE_ADDR + 0x408ULL)
#define USB_OTG__USB0__HFNUM__NUM  0x1

#define USB_OTG__USB0__HFNUM__FRNUM__SHIFT    0
#define USB_OTG__USB0__HFNUM__FRREM__SHIFT    16

#define USB_OTG__USB0__HFNUM__FRNUM__MASK    0x0000ffff
#define USB_OTG__USB0__HFNUM__FRREM__MASK    0xffff0000

#define USB_OTG__USB0__HFNUM__FRNUM__POR_VALUE    0x3
#define USB_OTG__USB0__HFNUM__FRREM__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HPTXSTS
// Top of the Periodic Transmit Request Queue (PTxQTop)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ptxfspcavail : 16;
        unsigned ptxqspcavail : 8;
        unsigned ptxqtop : 8;
    };
    unsigned reg;
} USB_OTG__HPTXSTS__ACC_T;

#define USB_OTG__USB0__HPTXSTS__ADDR (USB_OTG__USB0__BASE_ADDR + 0x410ULL)
#define USB_OTG__USB0__HPTXSTS__NUM  0x1

#define USB_OTG__USB0__HPTXSTS__PTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__HPTXSTS__PTXQSPCAVAIL__SHIFT    16
#define USB_OTG__USB0__HPTXSTS__PTXQTOP__SHIFT    24

#define USB_OTG__USB0__HPTXSTS__PTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__HPTXSTS__PTXQSPCAVAIL__MASK    0x00ff0000
#define USB_OTG__USB0__HPTXSTS__PTXQTOP__MASK    0xff000000

#define USB_OTG__USB0__HPTXSTS__PTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__HPTXSTS__PTXQSPCAVAIL__POR_VALUE    0x4
#define USB_OTG__USB0__HPTXSTS__PTXQTOP__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HAINT
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned haint : 12;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} USB_OTG__HAINT__ACC_T;

#define USB_OTG__USB0__HAINT__ADDR (USB_OTG__USB0__BASE_ADDR + 0x414ULL)
#define USB_OTG__USB0__HAINT__NUM  0x1

#define USB_OTG__USB0__HAINT__HAINT__SHIFT    0
#define USB_OTG__USB0__HAINT__RESERVED_31_12__SHIFT    12

#define USB_OTG__USB0__HAINT__HAINT__MASK    0x00000fff
#define USB_OTG__USB0__HAINT__RESERVED_31_12__MASK    0xfffff000

#define USB_OTG__USB0__HAINT__HAINT__POR_VALUE    0x0
#define USB_OTG__USB0__HAINT__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HAINTMSK
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned haintmsk : 12;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} USB_OTG__HAINTMSK__ACC_T;

#define USB_OTG__USB0__HAINTMSK__ADDR (USB_OTG__USB0__BASE_ADDR + 0x418ULL)
#define USB_OTG__USB0__HAINTMSK__NUM  0x1

#define USB_OTG__USB0__HAINTMSK__HAINTMSK__SHIFT    0
#define USB_OTG__USB0__HAINTMSK__RESERVED_31_12__SHIFT    12

#define USB_OTG__USB0__HAINTMSK__HAINTMSK__MASK    0x00000fff
#define USB_OTG__USB0__HAINTMSK__RESERVED_31_12__MASK    0xfffff000

#define USB_OTG__USB0__HAINTMSK__HAINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HAINTMSK__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HFLBAddr
// HFLBAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hflbaddr : 32;
    };
    unsigned reg;
} USB_OTG__HFLBADDR__ACC_T;

#define USB_OTG__USB0__HFLBADDR__ADDR (USB_OTG__USB0__BASE_ADDR + 0x41CULL)
#define USB_OTG__USB0__HFLBADDR__NUM  0x1

#define USB_OTG__USB0__HFLBADDR__HFLBADDR__SHIFT    0

#define USB_OTG__USB0__HFLBADDR__HFLBADDR__MASK    0xffffffff

#define USB_OTG__USB0__HFLBADDR__HFLBADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HPRT
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtconnsts : 1;
        unsigned prtconndet : 1;
        unsigned prtena : 1;
        unsigned prtenchng : 1;
        unsigned prtovrcurract : 1;
        unsigned prtovrcurrchng : 1;
        unsigned prtres : 1;
        unsigned prtsusp : 1;
        unsigned prtrst : 1;
        unsigned reserved_9 : 1;
        unsigned prtlnsts : 2;
        unsigned prtpwr : 1;
        unsigned prttstctl : 4;
        unsigned prtspd : 2;
        unsigned reserved_31_19 : 13;
    };
    unsigned reg;
} USB_OTG__HPRT__ACC_T;

#define USB_OTG__USB0__HPRT__ADDR (USB_OTG__USB0__BASE_ADDR + 0x440ULL)
#define USB_OTG__USB0__HPRT__NUM  0x1

#define USB_OTG__USB0__HPRT__PRTCONNSTS__SHIFT    0
#define USB_OTG__USB0__HPRT__PRTCONNDET__SHIFT    1
#define USB_OTG__USB0__HPRT__PRTENA__SHIFT    2
#define USB_OTG__USB0__HPRT__PRTENCHNG__SHIFT    3
#define USB_OTG__USB0__HPRT__PRTOVRCURRACT__SHIFT    4
#define USB_OTG__USB0__HPRT__PRTOVRCURRCHNG__SHIFT    5
#define USB_OTG__USB0__HPRT__PRTRES__SHIFT    6
#define USB_OTG__USB0__HPRT__PRTSUSP__SHIFT    7
#define USB_OTG__USB0__HPRT__PRTRST__SHIFT    8
#define USB_OTG__USB0__HPRT__RESERVED_9__SHIFT    9
#define USB_OTG__USB0__HPRT__PRTLNSTS__SHIFT    10
#define USB_OTG__USB0__HPRT__PRTPWR__SHIFT    12
#define USB_OTG__USB0__HPRT__PRTTSTCTL__SHIFT    13
#define USB_OTG__USB0__HPRT__PRTSPD__SHIFT    17
#define USB_OTG__USB0__HPRT__RESERVED_31_19__SHIFT    19

#define USB_OTG__USB0__HPRT__PRTCONNSTS__MASK    0x00000001
#define USB_OTG__USB0__HPRT__PRTCONNDET__MASK    0x00000002
#define USB_OTG__USB0__HPRT__PRTENA__MASK    0x00000004
#define USB_OTG__USB0__HPRT__PRTENCHNG__MASK    0x00000008
#define USB_OTG__USB0__HPRT__PRTOVRCURRACT__MASK    0x00000010
#define USB_OTG__USB0__HPRT__PRTOVRCURRCHNG__MASK    0x00000020
#define USB_OTG__USB0__HPRT__PRTRES__MASK    0x00000040
#define USB_OTG__USB0__HPRT__PRTSUSP__MASK    0x00000080
#define USB_OTG__USB0__HPRT__PRTRST__MASK    0x00000100
#define USB_OTG__USB0__HPRT__RESERVED_9__MASK    0x00000200
#define USB_OTG__USB0__HPRT__PRTLNSTS__MASK    0x00000c00
#define USB_OTG__USB0__HPRT__PRTPWR__MASK    0x00001000
#define USB_OTG__USB0__HPRT__PRTTSTCTL__MASK    0x0001e000
#define USB_OTG__USB0__HPRT__PRTSPD__MASK    0x00060000
#define USB_OTG__USB0__HPRT__RESERVED_31_19__MASK    0xfff80000

#define USB_OTG__USB0__HPRT__PRTCONNSTS__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTCONNDET__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTENA__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTENCHNG__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTOVRCURRACT__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTOVRCURRCHNG__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTRES__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTSUSP__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTRST__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__RESERVED_9__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTLNSTS__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTPWR__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTTSTCTL__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__PRTSPD__POR_VALUE    0x0
#define USB_OTG__USB0__HPRT__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR0
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR0__ACC_T;

#define USB_OTG__USB0__HCCHAR0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x500ULL)
#define USB_OTG__USB0__HCCHAR0__NUM  0x1

#define USB_OTG__USB0__HCCHAR0__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR0__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR0__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR0__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR0__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR0__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR0__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR0__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR0__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR0__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR0__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR0__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR0__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR0__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR0__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR0__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR0__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR0__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR0__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR0__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR0__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR0__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR0__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR0__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT0
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT0__ACC_T;

#define USB_OTG__USB0__HCSPLT0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x504ULL)
#define USB_OTG__USB0__HCSPLT0__NUM  0x1

#define USB_OTG__USB0__HCSPLT0__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT0__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT0__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT0__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT0__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT0__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT0__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT0__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT0__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT0__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT0__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT0__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT0__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT0__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT0__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT0__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT0__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT0__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT0__ACC_T;

#define USB_OTG__USB0__HCINT0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x508ULL)
#define USB_OTG__USB0__HCINT0__NUM  0x1

#define USB_OTG__USB0__HCINT0__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT0__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT0__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT0__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT0__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT0__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT0__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT0__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT0__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT0__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT0__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT0__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT0__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT0__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT0__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT0__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT0__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT0__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT0__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT0__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT0__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT0__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT0__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT0__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT0__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT0__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT0__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT0__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT0__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT0__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT0__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT0__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK0__ACC_T;

#define USB_OTG__USB0__HCINTMSK0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x50CULL)
#define USB_OTG__USB0__HCINTMSK0__NUM  0x1

#define USB_OTG__USB0__HCINTMSK0__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK0__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK0__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK0__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK0__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK0__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK0__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK0__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK0__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK0__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK0__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK0__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK0__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK0__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK0__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK0__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK0__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK0__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ0
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ0__ACC_T;

#define USB_OTG__USB0__HCTSIZ0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x510ULL)
#define USB_OTG__USB0__HCTSIZ0__NUM  0x1

#define USB_OTG__USB0__HCTSIZ0__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ0__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ0__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ0__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ0__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ0__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ0__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ0__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ0__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ0__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ0__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ0__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ0__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ0__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ0__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA0
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA0__ACC_T;

#define USB_OTG__USB0__HCDMA0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x514ULL)
#define USB_OTG__USB0__HCDMA0__NUM  0x1

#define USB_OTG__USB0__HCDMA0__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA0__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA0__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB0
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB0__ACC_T;

#define USB_OTG__USB0__HCDMAB0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x51CULL)
#define USB_OTG__USB0__HCDMAB0__NUM  0x1

#define USB_OTG__USB0__HCDMAB0__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB0__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB0__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR1
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR1__ACC_T;

#define USB_OTG__USB0__HCCHAR1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x520ULL)
#define USB_OTG__USB0__HCCHAR1__NUM  0x1

#define USB_OTG__USB0__HCCHAR1__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR1__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR1__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR1__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR1__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR1__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR1__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR1__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR1__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR1__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR1__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR1__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR1__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR1__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR1__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR1__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR1__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR1__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR1__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR1__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR1__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR1__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR1__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR1__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT1
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT1__ACC_T;

#define USB_OTG__USB0__HCSPLT1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x524ULL)
#define USB_OTG__USB0__HCSPLT1__NUM  0x1

#define USB_OTG__USB0__HCSPLT1__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT1__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT1__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT1__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT1__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT1__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT1__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT1__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT1__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT1__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT1__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT1__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT1__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT1__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT1__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT1__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT1__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT1__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT1__ACC_T;

#define USB_OTG__USB0__HCINT1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x528ULL)
#define USB_OTG__USB0__HCINT1__NUM  0x1

#define USB_OTG__USB0__HCINT1__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT1__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT1__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT1__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT1__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT1__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT1__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT1__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT1__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT1__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT1__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT1__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT1__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT1__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT1__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT1__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT1__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT1__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT1__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT1__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT1__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT1__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT1__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT1__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT1__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT1__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT1__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT1__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT1__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT1__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT1__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT1__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK1__ACC_T;

#define USB_OTG__USB0__HCINTMSK1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x52CULL)
#define USB_OTG__USB0__HCINTMSK1__NUM  0x1

#define USB_OTG__USB0__HCINTMSK1__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK1__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK1__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK1__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK1__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK1__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK1__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK1__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK1__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK1__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK1__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK1__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK1__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK1__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK1__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK1__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK1__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK1__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ1
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ1__ACC_T;

#define USB_OTG__USB0__HCTSIZ1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x530ULL)
#define USB_OTG__USB0__HCTSIZ1__NUM  0x1

#define USB_OTG__USB0__HCTSIZ1__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ1__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ1__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ1__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ1__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ1__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ1__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ1__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ1__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ1__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ1__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ1__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ1__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ1__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ1__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA1
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA1__ACC_T;

#define USB_OTG__USB0__HCDMA1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x534ULL)
#define USB_OTG__USB0__HCDMA1__NUM  0x1

#define USB_OTG__USB0__HCDMA1__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA1__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA1__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB1
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB1__ACC_T;

#define USB_OTG__USB0__HCDMAB1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x53CULL)
#define USB_OTG__USB0__HCDMAB1__NUM  0x1

#define USB_OTG__USB0__HCDMAB1__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB1__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB1__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR2
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR2__ACC_T;

#define USB_OTG__USB0__HCCHAR2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x540ULL)
#define USB_OTG__USB0__HCCHAR2__NUM  0x1

#define USB_OTG__USB0__HCCHAR2__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR2__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR2__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR2__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR2__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR2__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR2__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR2__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR2__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR2__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR2__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR2__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR2__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR2__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR2__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR2__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR2__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR2__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR2__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR2__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR2__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR2__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR2__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR2__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT2
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT2__ACC_T;

#define USB_OTG__USB0__HCSPLT2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x544ULL)
#define USB_OTG__USB0__HCSPLT2__NUM  0x1

#define USB_OTG__USB0__HCSPLT2__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT2__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT2__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT2__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT2__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT2__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT2__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT2__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT2__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT2__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT2__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT2__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT2__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT2__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT2__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT2__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT2__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT2__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT2__ACC_T;

#define USB_OTG__USB0__HCINT2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x548ULL)
#define USB_OTG__USB0__HCINT2__NUM  0x1

#define USB_OTG__USB0__HCINT2__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT2__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT2__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT2__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT2__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT2__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT2__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT2__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT2__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT2__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT2__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT2__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT2__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT2__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT2__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT2__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT2__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT2__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT2__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT2__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT2__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT2__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT2__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT2__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT2__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT2__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT2__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT2__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT2__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT2__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT2__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT2__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK2__ACC_T;

#define USB_OTG__USB0__HCINTMSK2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x54CULL)
#define USB_OTG__USB0__HCINTMSK2__NUM  0x1

#define USB_OTG__USB0__HCINTMSK2__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK2__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK2__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK2__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK2__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK2__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK2__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK2__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK2__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK2__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK2__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK2__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK2__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK2__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK2__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK2__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK2__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK2__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ2
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ2__ACC_T;

#define USB_OTG__USB0__HCTSIZ2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x550ULL)
#define USB_OTG__USB0__HCTSIZ2__NUM  0x1

#define USB_OTG__USB0__HCTSIZ2__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ2__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ2__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ2__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ2__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ2__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ2__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ2__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ2__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ2__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ2__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ2__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ2__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ2__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ2__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA2
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA2__ACC_T;

#define USB_OTG__USB0__HCDMA2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x554ULL)
#define USB_OTG__USB0__HCDMA2__NUM  0x1

#define USB_OTG__USB0__HCDMA2__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA2__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA2__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB2
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB2__ACC_T;

#define USB_OTG__USB0__HCDMAB2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x55CULL)
#define USB_OTG__USB0__HCDMAB2__NUM  0x1

#define USB_OTG__USB0__HCDMAB2__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB2__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB2__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR3
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR3__ACC_T;

#define USB_OTG__USB0__HCCHAR3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x560ULL)
#define USB_OTG__USB0__HCCHAR3__NUM  0x1

#define USB_OTG__USB0__HCCHAR3__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR3__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR3__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR3__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR3__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR3__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR3__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR3__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR3__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR3__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR3__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR3__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR3__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR3__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR3__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR3__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR3__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR3__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR3__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR3__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR3__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR3__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR3__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR3__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT3
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT3__ACC_T;

#define USB_OTG__USB0__HCSPLT3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x564ULL)
#define USB_OTG__USB0__HCSPLT3__NUM  0x1

#define USB_OTG__USB0__HCSPLT3__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT3__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT3__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT3__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT3__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT3__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT3__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT3__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT3__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT3__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT3__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT3__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT3__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT3__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT3__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT3__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT3__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT3__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT3__ACC_T;

#define USB_OTG__USB0__HCINT3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x568ULL)
#define USB_OTG__USB0__HCINT3__NUM  0x1

#define USB_OTG__USB0__HCINT3__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT3__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT3__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT3__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT3__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT3__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT3__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT3__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT3__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT3__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT3__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT3__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT3__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT3__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT3__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT3__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT3__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT3__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT3__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT3__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT3__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT3__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT3__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT3__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT3__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT3__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT3__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT3__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT3__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT3__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT3__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT3__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK3__ACC_T;

#define USB_OTG__USB0__HCINTMSK3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x56CULL)
#define USB_OTG__USB0__HCINTMSK3__NUM  0x1

#define USB_OTG__USB0__HCINTMSK3__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK3__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK3__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK3__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK3__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK3__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK3__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK3__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK3__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK3__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK3__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK3__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK3__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK3__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK3__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK3__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK3__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK3__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ3
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ3__ACC_T;

#define USB_OTG__USB0__HCTSIZ3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x570ULL)
#define USB_OTG__USB0__HCTSIZ3__NUM  0x1

#define USB_OTG__USB0__HCTSIZ3__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ3__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ3__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ3__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ3__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ3__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ3__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ3__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ3__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ3__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ3__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ3__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ3__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ3__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ3__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA3
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA3__ACC_T;

#define USB_OTG__USB0__HCDMA3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x574ULL)
#define USB_OTG__USB0__HCDMA3__NUM  0x1

#define USB_OTG__USB0__HCDMA3__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA3__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA3__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB3
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB3__ACC_T;

#define USB_OTG__USB0__HCDMAB3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x57CULL)
#define USB_OTG__USB0__HCDMAB3__NUM  0x1

#define USB_OTG__USB0__HCDMAB3__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB3__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB3__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR4
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR4__ACC_T;

#define USB_OTG__USB0__HCCHAR4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x580ULL)
#define USB_OTG__USB0__HCCHAR4__NUM  0x1

#define USB_OTG__USB0__HCCHAR4__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR4__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR4__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR4__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR4__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR4__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR4__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR4__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR4__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR4__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR4__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR4__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR4__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR4__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR4__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR4__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR4__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR4__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR4__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR4__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR4__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR4__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR4__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR4__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT4
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT4__ACC_T;

#define USB_OTG__USB0__HCSPLT4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x584ULL)
#define USB_OTG__USB0__HCSPLT4__NUM  0x1

#define USB_OTG__USB0__HCSPLT4__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT4__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT4__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT4__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT4__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT4__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT4__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT4__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT4__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT4__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT4__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT4__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT4__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT4__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT4__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT4__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT4__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT4__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT4__ACC_T;

#define USB_OTG__USB0__HCINT4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x588ULL)
#define USB_OTG__USB0__HCINT4__NUM  0x1

#define USB_OTG__USB0__HCINT4__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT4__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT4__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT4__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT4__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT4__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT4__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT4__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT4__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT4__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT4__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT4__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT4__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT4__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT4__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT4__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT4__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT4__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT4__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT4__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT4__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT4__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT4__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT4__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT4__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT4__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT4__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT4__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT4__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT4__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT4__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT4__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK4__ACC_T;

#define USB_OTG__USB0__HCINTMSK4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x58CULL)
#define USB_OTG__USB0__HCINTMSK4__NUM  0x1

#define USB_OTG__USB0__HCINTMSK4__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK4__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK4__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK4__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK4__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK4__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK4__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK4__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK4__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK4__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK4__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK4__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK4__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK4__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK4__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK4__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK4__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK4__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ4
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ4__ACC_T;

#define USB_OTG__USB0__HCTSIZ4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x590ULL)
#define USB_OTG__USB0__HCTSIZ4__NUM  0x1

#define USB_OTG__USB0__HCTSIZ4__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ4__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ4__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ4__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ4__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ4__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ4__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ4__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ4__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ4__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ4__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ4__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ4__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ4__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ4__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA4
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA4__ACC_T;

#define USB_OTG__USB0__HCDMA4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x594ULL)
#define USB_OTG__USB0__HCDMA4__NUM  0x1

#define USB_OTG__USB0__HCDMA4__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA4__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA4__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB4
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB4__ACC_T;

#define USB_OTG__USB0__HCDMAB4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x59CULL)
#define USB_OTG__USB0__HCDMAB4__NUM  0x1

#define USB_OTG__USB0__HCDMAB4__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB4__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB4__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR5
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR5__ACC_T;

#define USB_OTG__USB0__HCCHAR5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5A0ULL)
#define USB_OTG__USB0__HCCHAR5__NUM  0x1

#define USB_OTG__USB0__HCCHAR5__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR5__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR5__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR5__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR5__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR5__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR5__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR5__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR5__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR5__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR5__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR5__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR5__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR5__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR5__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR5__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR5__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR5__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR5__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR5__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR5__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR5__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR5__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR5__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT5
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT5__ACC_T;

#define USB_OTG__USB0__HCSPLT5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5A4ULL)
#define USB_OTG__USB0__HCSPLT5__NUM  0x1

#define USB_OTG__USB0__HCSPLT5__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT5__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT5__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT5__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT5__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT5__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT5__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT5__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT5__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT5__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT5__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT5__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT5__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT5__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT5__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT5__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT5__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT5__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT5__ACC_T;

#define USB_OTG__USB0__HCINT5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5A8ULL)
#define USB_OTG__USB0__HCINT5__NUM  0x1

#define USB_OTG__USB0__HCINT5__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT5__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT5__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT5__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT5__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT5__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT5__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT5__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT5__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT5__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT5__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT5__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT5__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT5__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT5__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT5__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT5__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT5__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT5__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT5__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT5__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT5__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT5__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT5__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT5__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT5__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT5__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT5__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT5__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT5__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT5__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT5__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK5__ACC_T;

#define USB_OTG__USB0__HCINTMSK5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5ACULL)
#define USB_OTG__USB0__HCINTMSK5__NUM  0x1

#define USB_OTG__USB0__HCINTMSK5__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK5__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK5__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK5__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK5__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK5__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK5__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK5__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK5__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK5__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK5__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK5__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK5__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK5__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK5__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK5__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK5__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK5__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ5
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ5__ACC_T;

#define USB_OTG__USB0__HCTSIZ5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5B0ULL)
#define USB_OTG__USB0__HCTSIZ5__NUM  0x1

#define USB_OTG__USB0__HCTSIZ5__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ5__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ5__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ5__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ5__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ5__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ5__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ5__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ5__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ5__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ5__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ5__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ5__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ5__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ5__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA5
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA5__ACC_T;

#define USB_OTG__USB0__HCDMA5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5B4ULL)
#define USB_OTG__USB0__HCDMA5__NUM  0x1

#define USB_OTG__USB0__HCDMA5__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA5__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA5__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB5
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB5__ACC_T;

#define USB_OTG__USB0__HCDMAB5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5BCULL)
#define USB_OTG__USB0__HCDMAB5__NUM  0x1

#define USB_OTG__USB0__HCDMAB5__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB5__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB5__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR6
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR6__ACC_T;

#define USB_OTG__USB0__HCCHAR6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5C0ULL)
#define USB_OTG__USB0__HCCHAR6__NUM  0x1

#define USB_OTG__USB0__HCCHAR6__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR6__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR6__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR6__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR6__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR6__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR6__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR6__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR6__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR6__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR6__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR6__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR6__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR6__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR6__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR6__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR6__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR6__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR6__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR6__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR6__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR6__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR6__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR6__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT6
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT6__ACC_T;

#define USB_OTG__USB0__HCSPLT6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5C4ULL)
#define USB_OTG__USB0__HCSPLT6__NUM  0x1

#define USB_OTG__USB0__HCSPLT6__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT6__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT6__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT6__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT6__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT6__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT6__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT6__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT6__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT6__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT6__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT6__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT6__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT6__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT6__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT6__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT6__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT6__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT6__ACC_T;

#define USB_OTG__USB0__HCINT6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5C8ULL)
#define USB_OTG__USB0__HCINT6__NUM  0x1

#define USB_OTG__USB0__HCINT6__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT6__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT6__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT6__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT6__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT6__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT6__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT6__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT6__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT6__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT6__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT6__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT6__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT6__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT6__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT6__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT6__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT6__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT6__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT6__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT6__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT6__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT6__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT6__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT6__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT6__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT6__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT6__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT6__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT6__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT6__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT6__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK6__ACC_T;

#define USB_OTG__USB0__HCINTMSK6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5CCULL)
#define USB_OTG__USB0__HCINTMSK6__NUM  0x1

#define USB_OTG__USB0__HCINTMSK6__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK6__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK6__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK6__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK6__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK6__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK6__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK6__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK6__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK6__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK6__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK6__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK6__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK6__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK6__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK6__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK6__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK6__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ6
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ6__ACC_T;

#define USB_OTG__USB0__HCTSIZ6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5D0ULL)
#define USB_OTG__USB0__HCTSIZ6__NUM  0x1

#define USB_OTG__USB0__HCTSIZ6__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ6__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ6__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ6__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ6__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ6__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ6__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ6__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ6__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ6__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ6__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ6__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ6__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ6__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ6__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA6
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA6__ACC_T;

#define USB_OTG__USB0__HCDMA6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5D4ULL)
#define USB_OTG__USB0__HCDMA6__NUM  0x1

#define USB_OTG__USB0__HCDMA6__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA6__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA6__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB6
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB6__ACC_T;

#define USB_OTG__USB0__HCDMAB6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5DCULL)
#define USB_OTG__USB0__HCDMAB6__NUM  0x1

#define USB_OTG__USB0__HCDMAB6__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB6__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB6__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR7
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR7__ACC_T;

#define USB_OTG__USB0__HCCHAR7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5E0ULL)
#define USB_OTG__USB0__HCCHAR7__NUM  0x1

#define USB_OTG__USB0__HCCHAR7__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR7__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR7__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR7__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR7__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR7__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR7__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR7__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR7__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR7__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR7__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR7__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR7__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR7__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR7__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR7__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR7__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR7__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR7__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR7__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR7__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR7__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR7__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR7__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT7
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT7__ACC_T;

#define USB_OTG__USB0__HCSPLT7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5E4ULL)
#define USB_OTG__USB0__HCSPLT7__NUM  0x1

#define USB_OTG__USB0__HCSPLT7__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT7__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT7__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT7__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT7__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT7__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT7__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT7__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT7__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT7__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT7__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT7__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT7__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT7__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT7__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT7__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT7__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT7__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT7__ACC_T;

#define USB_OTG__USB0__HCINT7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5E8ULL)
#define USB_OTG__USB0__HCINT7__NUM  0x1

#define USB_OTG__USB0__HCINT7__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT7__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT7__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT7__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT7__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT7__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT7__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT7__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT7__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT7__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT7__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT7__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT7__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT7__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT7__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT7__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT7__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT7__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT7__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT7__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT7__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT7__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT7__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT7__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT7__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT7__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT7__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT7__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT7__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT7__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT7__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT7__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK7__ACC_T;

#define USB_OTG__USB0__HCINTMSK7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5ECULL)
#define USB_OTG__USB0__HCINTMSK7__NUM  0x1

#define USB_OTG__USB0__HCINTMSK7__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK7__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK7__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK7__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK7__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK7__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK7__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK7__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK7__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK7__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK7__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK7__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK7__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK7__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK7__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK7__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK7__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK7__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ7
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ7__ACC_T;

#define USB_OTG__USB0__HCTSIZ7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5F0ULL)
#define USB_OTG__USB0__HCTSIZ7__NUM  0x1

#define USB_OTG__USB0__HCTSIZ7__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ7__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ7__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ7__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ7__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ7__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ7__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ7__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ7__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ7__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ7__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ7__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ7__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ7__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ7__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA7
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA7__ACC_T;

#define USB_OTG__USB0__HCDMA7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5F4ULL)
#define USB_OTG__USB0__HCDMA7__NUM  0x1

#define USB_OTG__USB0__HCDMA7__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA7__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA7__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB7
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB7__ACC_T;

#define USB_OTG__USB0__HCDMAB7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x5FCULL)
#define USB_OTG__USB0__HCDMAB7__NUM  0x1

#define USB_OTG__USB0__HCDMAB7__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB7__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB7__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR8
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR8__ACC_T;

#define USB_OTG__USB0__HCCHAR8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x600ULL)
#define USB_OTG__USB0__HCCHAR8__NUM  0x1

#define USB_OTG__USB0__HCCHAR8__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR8__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR8__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR8__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR8__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR8__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR8__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR8__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR8__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR8__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR8__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR8__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR8__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR8__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR8__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR8__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR8__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR8__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR8__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR8__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR8__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR8__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR8__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR8__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT8
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT8__ACC_T;

#define USB_OTG__USB0__HCSPLT8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x604ULL)
#define USB_OTG__USB0__HCSPLT8__NUM  0x1

#define USB_OTG__USB0__HCSPLT8__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT8__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT8__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT8__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT8__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT8__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT8__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT8__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT8__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT8__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT8__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT8__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT8__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT8__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT8__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT8__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT8__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT8__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT8__ACC_T;

#define USB_OTG__USB0__HCINT8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x608ULL)
#define USB_OTG__USB0__HCINT8__NUM  0x1

#define USB_OTG__USB0__HCINT8__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT8__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT8__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT8__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT8__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT8__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT8__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT8__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT8__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT8__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT8__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT8__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT8__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT8__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT8__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT8__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT8__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT8__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT8__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT8__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT8__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT8__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT8__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT8__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT8__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT8__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT8__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT8__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT8__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT8__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT8__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT8__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK8__ACC_T;

#define USB_OTG__USB0__HCINTMSK8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x60CULL)
#define USB_OTG__USB0__HCINTMSK8__NUM  0x1

#define USB_OTG__USB0__HCINTMSK8__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK8__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK8__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK8__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK8__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK8__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK8__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK8__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK8__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK8__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK8__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK8__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK8__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK8__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK8__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK8__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK8__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK8__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ8
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ8__ACC_T;

#define USB_OTG__USB0__HCTSIZ8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x610ULL)
#define USB_OTG__USB0__HCTSIZ8__NUM  0x1

#define USB_OTG__USB0__HCTSIZ8__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ8__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ8__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ8__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ8__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ8__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ8__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ8__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ8__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ8__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ8__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ8__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ8__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ8__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ8__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA8
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA8__ACC_T;

#define USB_OTG__USB0__HCDMA8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x614ULL)
#define USB_OTG__USB0__HCDMA8__NUM  0x1

#define USB_OTG__USB0__HCDMA8__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA8__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA8__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB8
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB8__ACC_T;

#define USB_OTG__USB0__HCDMAB8__ADDR (USB_OTG__USB0__BASE_ADDR + 0x61CULL)
#define USB_OTG__USB0__HCDMAB8__NUM  0x1

#define USB_OTG__USB0__HCDMAB8__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB8__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB8__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR9
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR9__ACC_T;

#define USB_OTG__USB0__HCCHAR9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x620ULL)
#define USB_OTG__USB0__HCCHAR9__NUM  0x1

#define USB_OTG__USB0__HCCHAR9__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR9__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR9__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR9__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR9__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR9__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR9__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR9__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR9__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR9__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR9__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR9__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR9__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR9__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR9__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR9__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR9__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR9__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR9__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR9__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR9__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR9__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR9__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR9__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT9
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT9__ACC_T;

#define USB_OTG__USB0__HCSPLT9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x624ULL)
#define USB_OTG__USB0__HCSPLT9__NUM  0x1

#define USB_OTG__USB0__HCSPLT9__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT9__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT9__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT9__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT9__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT9__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT9__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT9__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT9__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT9__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT9__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT9__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT9__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT9__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT9__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT9__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT9__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT9__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT9__ACC_T;

#define USB_OTG__USB0__HCINT9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x628ULL)
#define USB_OTG__USB0__HCINT9__NUM  0x1

#define USB_OTG__USB0__HCINT9__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT9__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT9__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT9__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT9__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT9__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT9__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT9__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT9__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT9__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT9__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT9__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT9__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT9__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT9__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT9__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT9__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT9__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT9__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT9__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT9__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT9__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT9__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT9__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT9__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT9__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT9__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT9__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT9__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT9__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT9__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT9__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK9__ACC_T;

#define USB_OTG__USB0__HCINTMSK9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x62CULL)
#define USB_OTG__USB0__HCINTMSK9__NUM  0x1

#define USB_OTG__USB0__HCINTMSK9__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK9__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK9__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK9__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK9__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK9__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK9__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK9__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK9__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK9__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK9__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK9__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK9__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK9__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK9__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK9__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK9__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK9__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ9
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ9__ACC_T;

#define USB_OTG__USB0__HCTSIZ9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x630ULL)
#define USB_OTG__USB0__HCTSIZ9__NUM  0x1

#define USB_OTG__USB0__HCTSIZ9__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ9__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ9__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ9__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ9__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ9__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ9__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ9__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ9__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ9__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ9__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ9__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ9__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ9__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ9__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA9
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA9__ACC_T;

#define USB_OTG__USB0__HCDMA9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x634ULL)
#define USB_OTG__USB0__HCDMA9__NUM  0x1

#define USB_OTG__USB0__HCDMA9__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA9__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA9__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB9
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB9__ACC_T;

#define USB_OTG__USB0__HCDMAB9__ADDR (USB_OTG__USB0__BASE_ADDR + 0x63CULL)
#define USB_OTG__USB0__HCDMAB9__NUM  0x1

#define USB_OTG__USB0__HCDMAB9__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB9__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB9__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR10
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR10__ACC_T;

#define USB_OTG__USB0__HCCHAR10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x640ULL)
#define USB_OTG__USB0__HCCHAR10__NUM  0x1

#define USB_OTG__USB0__HCCHAR10__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR10__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR10__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR10__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR10__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR10__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR10__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR10__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR10__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR10__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR10__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR10__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR10__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR10__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR10__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR10__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR10__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR10__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR10__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR10__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR10__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR10__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR10__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR10__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT10
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT10__ACC_T;

#define USB_OTG__USB0__HCSPLT10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x644ULL)
#define USB_OTG__USB0__HCSPLT10__NUM  0x1

#define USB_OTG__USB0__HCSPLT10__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT10__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT10__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT10__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT10__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT10__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT10__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT10__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT10__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT10__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT10__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT10__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT10__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT10__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT10__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT10__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT10__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT10__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT10__ACC_T;

#define USB_OTG__USB0__HCINT10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x648ULL)
#define USB_OTG__USB0__HCINT10__NUM  0x1

#define USB_OTG__USB0__HCINT10__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT10__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT10__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT10__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT10__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT10__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT10__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT10__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT10__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT10__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT10__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT10__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT10__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT10__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT10__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT10__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT10__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT10__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT10__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT10__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT10__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT10__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT10__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT10__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT10__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT10__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT10__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT10__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT10__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT10__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT10__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT10__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK10__ACC_T;

#define USB_OTG__USB0__HCINTMSK10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x64CULL)
#define USB_OTG__USB0__HCINTMSK10__NUM  0x1

#define USB_OTG__USB0__HCINTMSK10__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK10__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK10__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK10__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK10__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK10__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK10__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK10__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK10__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK10__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK10__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK10__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK10__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK10__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK10__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK10__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK10__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK10__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ10
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ10__ACC_T;

#define USB_OTG__USB0__HCTSIZ10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x650ULL)
#define USB_OTG__USB0__HCTSIZ10__NUM  0x1

#define USB_OTG__USB0__HCTSIZ10__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ10__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ10__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ10__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ10__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ10__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ10__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ10__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ10__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ10__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ10__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ10__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ10__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ10__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ10__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA10
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA10__ACC_T;

#define USB_OTG__USB0__HCDMA10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x654ULL)
#define USB_OTG__USB0__HCDMA10__NUM  0x1

#define USB_OTG__USB0__HCDMA10__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA10__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA10__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB10
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB10__ACC_T;

#define USB_OTG__USB0__HCDMAB10__ADDR (USB_OTG__USB0__BASE_ADDR + 0x65CULL)
#define USB_OTG__USB0__HCDMAB10__NUM  0x1

#define USB_OTG__USB0__HCDMAB10__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB10__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB10__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR11
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 11;
        unsigned epnum : 4;
        unsigned epdir : 1;
        unsigned reserved_16 : 1;
        unsigned lspddev : 1;
        unsigned eptype : 2;
        unsigned ec : 2;
        unsigned devaddr : 7;
        unsigned oddfrm : 1;
        unsigned chdis : 1;
        unsigned chena : 1;
    };
    unsigned reg;
} USB_OTG__HCCHAR11__ACC_T;

#define USB_OTG__USB0__HCCHAR11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x660ULL)
#define USB_OTG__USB0__HCCHAR11__NUM  0x1

#define USB_OTG__USB0__HCCHAR11__MPS__SHIFT    0
#define USB_OTG__USB0__HCCHAR11__EPNUM__SHIFT    11
#define USB_OTG__USB0__HCCHAR11__EPDIR__SHIFT    15
#define USB_OTG__USB0__HCCHAR11__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__HCCHAR11__LSPDDEV__SHIFT    17
#define USB_OTG__USB0__HCCHAR11__EPTYPE__SHIFT    18
#define USB_OTG__USB0__HCCHAR11__EC__SHIFT    20
#define USB_OTG__USB0__HCCHAR11__DEVADDR__SHIFT    22
#define USB_OTG__USB0__HCCHAR11__ODDFRM__SHIFT    29
#define USB_OTG__USB0__HCCHAR11__CHDIS__SHIFT    30
#define USB_OTG__USB0__HCCHAR11__CHENA__SHIFT    31

#define USB_OTG__USB0__HCCHAR11__MPS__MASK    0x000007ff
#define USB_OTG__USB0__HCCHAR11__EPNUM__MASK    0x00007800
#define USB_OTG__USB0__HCCHAR11__EPDIR__MASK    0x00008000
#define USB_OTG__USB0__HCCHAR11__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__HCCHAR11__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB0__HCCHAR11__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__HCCHAR11__EC__MASK    0x00300000
#define USB_OTG__USB0__HCCHAR11__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB0__HCCHAR11__ODDFRM__MASK    0x20000000
#define USB_OTG__USB0__HCCHAR11__CHDIS__MASK    0x40000000
#define USB_OTG__USB0__HCCHAR11__CHENA__MASK    0x80000000

#define USB_OTG__USB0__HCCHAR11__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__EC__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB0__HCCHAR11__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT11
//  
// Split Enable
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prtaddr : 7;
        unsigned hubaddr : 7;
        unsigned xactpos : 2;
        unsigned compsplt : 1;
        unsigned reserved_30_17 : 14;
        unsigned spltena : 1;
    };
    unsigned reg;
} USB_OTG__HCSPLT11__ACC_T;

#define USB_OTG__USB0__HCSPLT11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x664ULL)
#define USB_OTG__USB0__HCSPLT11__NUM  0x1

#define USB_OTG__USB0__HCSPLT11__PRTADDR__SHIFT    0
#define USB_OTG__USB0__HCSPLT11__HUBADDR__SHIFT    7
#define USB_OTG__USB0__HCSPLT11__XACTPOS__SHIFT    14
#define USB_OTG__USB0__HCSPLT11__COMPSPLT__SHIFT    16
#define USB_OTG__USB0__HCSPLT11__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB0__HCSPLT11__SPLTENA__SHIFT    31

#define USB_OTG__USB0__HCSPLT11__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB0__HCSPLT11__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB0__HCSPLT11__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB0__HCSPLT11__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB0__HCSPLT11__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB0__HCSPLT11__SPLTENA__MASK    0x80000000

#define USB_OTG__USB0__HCSPLT11__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT11__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT11__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT11__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT11__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB0__HCSPLT11__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned chhltd : 1;
        unsigned ahberr : 1;
        unsigned stall : 1;
        unsigned nak : 1;
        unsigned ack : 1;
        unsigned nyet : 1;
        unsigned xacterr : 1;
        unsigned bblerr : 1;
        unsigned frmovrun : 1;
        unsigned datatglerr : 1;
        unsigned bnaintr : 1;
        unsigned xcs_xact_err : 1;
        unsigned desc_lst_rollintrr : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINT11__ACC_T;

#define USB_OTG__USB0__HCINT11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x668ULL)
#define USB_OTG__USB0__HCINT11__NUM  0x1

#define USB_OTG__USB0__HCINT11__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__HCINT11__CHHLTD__SHIFT    1
#define USB_OTG__USB0__HCINT11__AHBERR__SHIFT    2
#define USB_OTG__USB0__HCINT11__STALL__SHIFT    3
#define USB_OTG__USB0__HCINT11__NAK__SHIFT    4
#define USB_OTG__USB0__HCINT11__ACK__SHIFT    5
#define USB_OTG__USB0__HCINT11__NYET__SHIFT    6
#define USB_OTG__USB0__HCINT11__XACTERR__SHIFT    7
#define USB_OTG__USB0__HCINT11__BBLERR__SHIFT    8
#define USB_OTG__USB0__HCINT11__FRMOVRUN__SHIFT    9
#define USB_OTG__USB0__HCINT11__DATATGLERR__SHIFT    10
#define USB_OTG__USB0__HCINT11__BNAINTR__SHIFT    11
#define USB_OTG__USB0__HCINT11__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB0__HCINT11__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB0__HCINT11__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINT11__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__HCINT11__CHHLTD__MASK    0x00000002
#define USB_OTG__USB0__HCINT11__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__HCINT11__STALL__MASK    0x00000008
#define USB_OTG__USB0__HCINT11__NAK__MASK    0x00000010
#define USB_OTG__USB0__HCINT11__ACK__MASK    0x00000020
#define USB_OTG__USB0__HCINT11__NYET__MASK    0x00000040
#define USB_OTG__USB0__HCINT11__XACTERR__MASK    0x00000080
#define USB_OTG__USB0__HCINT11__BBLERR__MASK    0x00000100
#define USB_OTG__USB0__HCINT11__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB0__HCINT11__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB0__HCINT11__BNAINTR__MASK    0x00000800
#define USB_OTG__USB0__HCINT11__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB0__HCINT11__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB0__HCINT11__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINT11__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__NAK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__ACK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__NYET__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB0__HCINT11__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned chhltdmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned reserved_10_3 : 8;
        unsigned bnaintrmsk : 1;
        unsigned reserved_12 : 1;
        unsigned desc_lst_rollintrmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__HCINTMSK11__ACC_T;

#define USB_OTG__USB0__HCINTMSK11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x66CULL)
#define USB_OTG__USB0__HCINTMSK11__NUM  0x1

#define USB_OTG__USB0__HCINTMSK11__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__HCINTMSK11__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB0__HCINTMSK11__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__HCINTMSK11__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB0__HCINTMSK11__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB0__HCINTMSK11__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__HCINTMSK11__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB0__HCINTMSK11__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__HCINTMSK11__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__HCINTMSK11__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB0__HCINTMSK11__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__HCINTMSK11__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB0__HCINTMSK11__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB0__HCINTMSK11__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__HCINTMSK11__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB0__HCINTMSK11__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__HCINTMSK11__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__HCINTMSK11__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ11
// Do Ping (DoPng)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 16;
        unsigned reserved_18_16 : 3;
        unsigned pktcnt : 10;
        unsigned pid : 2;
        unsigned dopng : 1;
    };
    unsigned reg;
} USB_OTG__HCTSIZ11__ACC_T;

#define USB_OTG__USB0__HCTSIZ11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x670ULL)
#define USB_OTG__USB0__HCTSIZ11__NUM  0x1

#define USB_OTG__USB0__HCTSIZ11__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__HCTSIZ11__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB0__HCTSIZ11__PKTCNT__SHIFT    19
#define USB_OTG__USB0__HCTSIZ11__PID__SHIFT    29
#define USB_OTG__USB0__HCTSIZ11__DOPNG__SHIFT    31

#define USB_OTG__USB0__HCTSIZ11__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB0__HCTSIZ11__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB0__HCTSIZ11__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB0__HCTSIZ11__PID__MASK    0x60000000
#define USB_OTG__USB0__HCTSIZ11__DOPNG__MASK    0x80000000

#define USB_OTG__USB0__HCTSIZ11__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ11__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ11__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ11__PID__POR_VALUE    0x0
#define USB_OTG__USB0__HCTSIZ11__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA11
//  DMA Address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__HCDMA11__ACC_T;

#define USB_OTG__USB0__HCDMA11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x674ULL)
#define USB_OTG__USB0__HCDMA11__NUM  0x1

#define USB_OTG__USB0__HCDMA11__DMAADDR__SHIFT    0

#define USB_OTG__USB0__HCDMA11__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__HCDMA11__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB11
// Holds the current buffer address
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned hcdmab : 32;
    };
    unsigned reg;
} USB_OTG__HCDMAB11__ACC_T;

#define USB_OTG__USB0__HCDMAB11__ADDR (USB_OTG__USB0__BASE_ADDR + 0x67CULL)
#define USB_OTG__USB0__HCDMAB11__NUM  0x1

#define USB_OTG__USB0__HCDMAB11__HCDMAB__SHIFT    0

#define USB_OTG__USB0__HCDMAB11__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB0__HCDMAB11__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DCFG
//  Resume Validation Period (ResValid)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned devspd : 2;
        unsigned nzstsouthshk : 1;
        unsigned ena32khzsusp : 1;
        unsigned devaddr : 7;
        unsigned perfrint : 2;
        unsigned endevoutnak : 1;
        unsigned xcvrdly : 1;
        unsigned erraticintmsk : 1;
        unsigned reserved_16 : 1;
        unsigned ipgisocsupt : 1;
        unsigned reserved_22_18 : 5;
        unsigned descdma : 1;
        unsigned perschintvl : 2;
        unsigned resvalid : 6;
    };
    unsigned reg;
} USB_OTG__DCFG__ACC_T;

#define USB_OTG__USB0__DCFG__ADDR (USB_OTG__USB0__BASE_ADDR + 0x800ULL)
#define USB_OTG__USB0__DCFG__NUM  0x1

#define USB_OTG__USB0__DCFG__DEVSPD__SHIFT    0
#define USB_OTG__USB0__DCFG__NZSTSOUTHSHK__SHIFT    2
#define USB_OTG__USB0__DCFG__ENA32KHZSUSP__SHIFT    3
#define USB_OTG__USB0__DCFG__DEVADDR__SHIFT    4
#define USB_OTG__USB0__DCFG__PERFRINT__SHIFT    11
#define USB_OTG__USB0__DCFG__ENDEVOUTNAK__SHIFT    13
#define USB_OTG__USB0__DCFG__XCVRDLY__SHIFT    14
#define USB_OTG__USB0__DCFG__ERRATICINTMSK__SHIFT    15
#define USB_OTG__USB0__DCFG__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DCFG__IPGISOCSUPT__SHIFT    17
#define USB_OTG__USB0__DCFG__RESERVED_22_18__SHIFT    18
#define USB_OTG__USB0__DCFG__DESCDMA__SHIFT    23
#define USB_OTG__USB0__DCFG__PERSCHINTVL__SHIFT    24
#define USB_OTG__USB0__DCFG__RESVALID__SHIFT    26

#define USB_OTG__USB0__DCFG__DEVSPD__MASK    0x00000003
#define USB_OTG__USB0__DCFG__NZSTSOUTHSHK__MASK    0x00000004
#define USB_OTG__USB0__DCFG__ENA32KHZSUSP__MASK    0x00000008
#define USB_OTG__USB0__DCFG__DEVADDR__MASK    0x000007f0
#define USB_OTG__USB0__DCFG__PERFRINT__MASK    0x00001800
#define USB_OTG__USB0__DCFG__ENDEVOUTNAK__MASK    0x00002000
#define USB_OTG__USB0__DCFG__XCVRDLY__MASK    0x00004000
#define USB_OTG__USB0__DCFG__ERRATICINTMSK__MASK    0x00008000
#define USB_OTG__USB0__DCFG__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DCFG__IPGISOCSUPT__MASK    0x00020000
#define USB_OTG__USB0__DCFG__RESERVED_22_18__MASK    0x007c0000
#define USB_OTG__USB0__DCFG__DESCDMA__MASK    0x00800000
#define USB_OTG__USB0__DCFG__PERSCHINTVL__MASK    0x03000000
#define USB_OTG__USB0__DCFG__RESVALID__MASK    0xfc000000

#define USB_OTG__USB0__DCFG__DEVSPD__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__NZSTSOUTHSHK__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__ENA32KHZSUSP__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__PERFRINT__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__ENDEVOUTNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__XCVRDLY__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__ERRATICINTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__IPGISOCSUPT__POR_VALUE    0x1
#define USB_OTG__USB0__DCFG__RESERVED_22_18__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__DESCDMA__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__PERSCHINTVL__POR_VALUE    0x0
#define USB_OTG__USB0__DCFG__RESVALID__POR_VALUE    0x2


///////////////////////////////////////////////////////
// Register: DCTL
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rmtwkupsig : 1;
        unsigned sftdiscon : 1;
        unsigned gnpinnaksts : 1;
        unsigned goutnaksts : 1;
        unsigned tstctl : 3;
        unsigned sgnpinnak : 1;
        unsigned cgnpinnak : 1;
        unsigned sgoutnak : 1;
        unsigned cgoutnak : 1;
        unsigned pwronprgdone : 1;
        unsigned reserved_12 : 1;
        unsigned gmc : 2;
        unsigned ignrfrmnum : 1;
        unsigned nakonbble : 1;
        unsigned encontonbna : 1;
        unsigned reserved_18 : 1;
        unsigned servint : 1;
        unsigned reserved_31_20 : 12;
    };
    unsigned reg;
} USB_OTG__DCTL__ACC_T;

#define USB_OTG__USB0__DCTL__ADDR (USB_OTG__USB0__BASE_ADDR + 0x804ULL)
#define USB_OTG__USB0__DCTL__NUM  0x1

#define USB_OTG__USB0__DCTL__RMTWKUPSIG__SHIFT    0
#define USB_OTG__USB0__DCTL__SFTDISCON__SHIFT    1
#define USB_OTG__USB0__DCTL__GNPINNAKSTS__SHIFT    2
#define USB_OTG__USB0__DCTL__GOUTNAKSTS__SHIFT    3
#define USB_OTG__USB0__DCTL__TSTCTL__SHIFT    4
#define USB_OTG__USB0__DCTL__SGNPINNAK__SHIFT    7
#define USB_OTG__USB0__DCTL__CGNPINNAK__SHIFT    8
#define USB_OTG__USB0__DCTL__SGOUTNAK__SHIFT    9
#define USB_OTG__USB0__DCTL__CGOUTNAK__SHIFT    10
#define USB_OTG__USB0__DCTL__PWRONPRGDONE__SHIFT    11
#define USB_OTG__USB0__DCTL__RESERVED_12__SHIFT    12
#define USB_OTG__USB0__DCTL__GMC__SHIFT    13
#define USB_OTG__USB0__DCTL__IGNRFRMNUM__SHIFT    15
#define USB_OTG__USB0__DCTL__NAKONBBLE__SHIFT    16
#define USB_OTG__USB0__DCTL__ENCONTONBNA__SHIFT    17
#define USB_OTG__USB0__DCTL__RESERVED_18__SHIFT    18
#define USB_OTG__USB0__DCTL__SERVINT__SHIFT    19
#define USB_OTG__USB0__DCTL__RESERVED_31_20__SHIFT    20

#define USB_OTG__USB0__DCTL__RMTWKUPSIG__MASK    0x00000001
#define USB_OTG__USB0__DCTL__SFTDISCON__MASK    0x00000002
#define USB_OTG__USB0__DCTL__GNPINNAKSTS__MASK    0x00000004
#define USB_OTG__USB0__DCTL__GOUTNAKSTS__MASK    0x00000008
#define USB_OTG__USB0__DCTL__TSTCTL__MASK    0x00000070
#define USB_OTG__USB0__DCTL__SGNPINNAK__MASK    0x00000080
#define USB_OTG__USB0__DCTL__CGNPINNAK__MASK    0x00000100
#define USB_OTG__USB0__DCTL__SGOUTNAK__MASK    0x00000200
#define USB_OTG__USB0__DCTL__CGOUTNAK__MASK    0x00000400
#define USB_OTG__USB0__DCTL__PWRONPRGDONE__MASK    0x00000800
#define USB_OTG__USB0__DCTL__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB0__DCTL__GMC__MASK    0x00006000
#define USB_OTG__USB0__DCTL__IGNRFRMNUM__MASK    0x00008000
#define USB_OTG__USB0__DCTL__NAKONBBLE__MASK    0x00010000
#define USB_OTG__USB0__DCTL__ENCONTONBNA__MASK    0x00020000
#define USB_OTG__USB0__DCTL__RESERVED_18__MASK    0x00040000
#define USB_OTG__USB0__DCTL__SERVINT__MASK    0x00080000
#define USB_OTG__USB0__DCTL__RESERVED_31_20__MASK    0xfff00000

#define USB_OTG__USB0__DCTL__RMTWKUPSIG__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__SFTDISCON__POR_VALUE    0x1
#define USB_OTG__USB0__DCTL__GNPINNAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__GOUTNAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__TSTCTL__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__SGNPINNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__CGNPINNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__SGOUTNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__CGOUTNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__PWRONPRGDONE__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__GMC__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__IGNRFRMNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__NAKONBBLE__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__ENCONTONBNA__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__RESERVED_18__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__SERVINT__POR_VALUE    0x0
#define USB_OTG__USB0__DCTL__RESERVED_31_20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSTS
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned suspsts : 1;
        unsigned enumspd : 2;
        unsigned errticerr : 1;
        unsigned reserved_7_4 : 4;
        unsigned soffn : 14;
        unsigned devlnsts : 2;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} USB_OTG__DSTS__ACC_T;

#define USB_OTG__USB0__DSTS__ADDR (USB_OTG__USB0__BASE_ADDR + 0x808ULL)
#define USB_OTG__USB0__DSTS__NUM  0x1

#define USB_OTG__USB0__DSTS__SUSPSTS__SHIFT    0
#define USB_OTG__USB0__DSTS__ENUMSPD__SHIFT    1
#define USB_OTG__USB0__DSTS__ERRTICERR__SHIFT    3
#define USB_OTG__USB0__DSTS__RESERVED_7_4__SHIFT    4
#define USB_OTG__USB0__DSTS__SOFFN__SHIFT    8
#define USB_OTG__USB0__DSTS__DEVLNSTS__SHIFT    22
#define USB_OTG__USB0__DSTS__RESERVED_31_24__SHIFT    24

#define USB_OTG__USB0__DSTS__SUSPSTS__MASK    0x00000001
#define USB_OTG__USB0__DSTS__ENUMSPD__MASK    0x00000006
#define USB_OTG__USB0__DSTS__ERRTICERR__MASK    0x00000008
#define USB_OTG__USB0__DSTS__RESERVED_7_4__MASK    0x000000f0
#define USB_OTG__USB0__DSTS__SOFFN__MASK    0x003fff00
#define USB_OTG__USB0__DSTS__DEVLNSTS__MASK    0x00c00000
#define USB_OTG__USB0__DSTS__RESERVED_31_24__MASK    0xff000000

#define USB_OTG__USB0__DSTS__SUSPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DSTS__ENUMSPD__POR_VALUE    0x1
#define USB_OTG__USB0__DSTS__ERRTICERR__POR_VALUE    0x0
#define USB_OTG__USB0__DSTS__RESERVED_7_4__POR_VALUE    0x0
#define USB_OTG__USB0__DSTS__SOFFN__POR_VALUE    0x0
#define USB_OTG__USB0__DSTS__DEVLNSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DSTS__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPMSK
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned epdisbldmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned timeoutmsk : 1;
        unsigned intkntxfempmsk : 1;
        unsigned intknepmismsk : 1;
        unsigned inepnakeffmsk : 1;
        unsigned reserved_7 : 1;
        unsigned txfifoundrnmsk : 1;
        unsigned bnainintrmsk : 1;
        unsigned reserved_12_10 : 3;
        unsigned nakmsk : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} USB_OTG__DIEPMSK__ACC_T;

#define USB_OTG__USB0__DIEPMSK__ADDR (USB_OTG__USB0__BASE_ADDR + 0x810ULL)
#define USB_OTG__USB0__DIEPMSK__NUM  0x1

#define USB_OTG__USB0__DIEPMSK__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__DIEPMSK__EPDISBLDMSK__SHIFT    1
#define USB_OTG__USB0__DIEPMSK__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__DIEPMSK__TIMEOUTMSK__SHIFT    3
#define USB_OTG__USB0__DIEPMSK__INTKNTXFEMPMSK__SHIFT    4
#define USB_OTG__USB0__DIEPMSK__INTKNEPMISMSK__SHIFT    5
#define USB_OTG__USB0__DIEPMSK__INEPNAKEFFMSK__SHIFT    6
#define USB_OTG__USB0__DIEPMSK__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DIEPMSK__TXFIFOUNDRNMSK__SHIFT    8
#define USB_OTG__USB0__DIEPMSK__BNAININTRMSK__SHIFT    9
#define USB_OTG__USB0__DIEPMSK__RESERVED_12_10__SHIFT    10
#define USB_OTG__USB0__DIEPMSK__NAKMSK__SHIFT    13
#define USB_OTG__USB0__DIEPMSK__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB0__DIEPMSK__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__DIEPMSK__EPDISBLDMSK__MASK    0x00000002
#define USB_OTG__USB0__DIEPMSK__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__DIEPMSK__TIMEOUTMSK__MASK    0x00000008
#define USB_OTG__USB0__DIEPMSK__INTKNTXFEMPMSK__MASK    0x00000010
#define USB_OTG__USB0__DIEPMSK__INTKNEPMISMSK__MASK    0x00000020
#define USB_OTG__USB0__DIEPMSK__INEPNAKEFFMSK__MASK    0x00000040
#define USB_OTG__USB0__DIEPMSK__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DIEPMSK__TXFIFOUNDRNMSK__MASK    0x00000100
#define USB_OTG__USB0__DIEPMSK__BNAININTRMSK__MASK    0x00000200
#define USB_OTG__USB0__DIEPMSK__RESERVED_12_10__MASK    0x00001c00
#define USB_OTG__USB0__DIEPMSK__NAKMSK__MASK    0x00002000
#define USB_OTG__USB0__DIEPMSK__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB0__DIEPMSK__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__EPDISBLDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__TIMEOUTMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__INTKNTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__INTKNEPMISMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__INEPNAKEFFMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__TXFIFOUNDRNMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__BNAININTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__RESERVED_12_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__NAKMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPMSK__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPMSK
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercomplmsk : 1;
        unsigned epdisbldmsk : 1;
        unsigned ahberrmsk : 1;
        unsigned setupmsk : 1;
        unsigned outtknepdismsk : 1;
        unsigned stsphsercvdmsk : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterrmsk : 1;
        unsigned bnaoutintrmsk : 1;
        unsigned reserved_11_10 : 2;
        unsigned bbleerrmsk : 1;
        unsigned nakmsk : 1;
        unsigned nyetmsk : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DOEPMSK__ACC_T;

#define USB_OTG__USB0__DOEPMSK__ADDR (USB_OTG__USB0__BASE_ADDR + 0x814ULL)
#define USB_OTG__USB0__DOEPMSK__NUM  0x1

#define USB_OTG__USB0__DOEPMSK__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB0__DOEPMSK__EPDISBLDMSK__SHIFT    1
#define USB_OTG__USB0__DOEPMSK__AHBERRMSK__SHIFT    2
#define USB_OTG__USB0__DOEPMSK__SETUPMSK__SHIFT    3
#define USB_OTG__USB0__DOEPMSK__OUTTKNEPDISMSK__SHIFT    4
#define USB_OTG__USB0__DOEPMSK__STSPHSERCVDMSK__SHIFT    5
#define USB_OTG__USB0__DOEPMSK__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPMSK__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPMSK__OUTPKTERRMSK__SHIFT    8
#define USB_OTG__USB0__DOEPMSK__BNAOUTINTRMSK__SHIFT    9
#define USB_OTG__USB0__DOEPMSK__RESERVED_11_10__SHIFT    10
#define USB_OTG__USB0__DOEPMSK__BBLEERRMSK__SHIFT    12
#define USB_OTG__USB0__DOEPMSK__NAKMSK__SHIFT    13
#define USB_OTG__USB0__DOEPMSK__NYETMSK__SHIFT    14
#define USB_OTG__USB0__DOEPMSK__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DOEPMSK__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB0__DOEPMSK__EPDISBLDMSK__MASK    0x00000002
#define USB_OTG__USB0__DOEPMSK__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB0__DOEPMSK__SETUPMSK__MASK    0x00000008
#define USB_OTG__USB0__DOEPMSK__OUTTKNEPDISMSK__MASK    0x00000010
#define USB_OTG__USB0__DOEPMSK__STSPHSERCVDMSK__MASK    0x00000020
#define USB_OTG__USB0__DOEPMSK__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPMSK__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPMSK__OUTPKTERRMSK__MASK    0x00000100
#define USB_OTG__USB0__DOEPMSK__BNAOUTINTRMSK__MASK    0x00000200
#define USB_OTG__USB0__DOEPMSK__RESERVED_11_10__MASK    0x00000c00
#define USB_OTG__USB0__DOEPMSK__BBLEERRMSK__MASK    0x00001000
#define USB_OTG__USB0__DOEPMSK__NAKMSK__MASK    0x00002000
#define USB_OTG__USB0__DOEPMSK__NYETMSK__MASK    0x00004000
#define USB_OTG__USB0__DOEPMSK__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DOEPMSK__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__EPDISBLDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__SETUPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__OUTTKNEPDISMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__STSPHSERCVDMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__OUTPKTERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__BNAOUTINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__RESERVED_11_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__BBLEERRMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__NAKMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__NYETMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPMSK__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAINT
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepint0 : 1;
        unsigned inepint1 : 1;
        unsigned inepint2 : 1;
        unsigned inepint3 : 1;
        unsigned inepint4 : 1;
        unsigned inepint5 : 1;
        unsigned inepint6 : 1;
        unsigned inepint7 : 1;
        unsigned inepint8 : 1;
        unsigned inepint9 : 1;
        unsigned inepint10 : 1;
        unsigned inepint11 : 1;
        unsigned reserved_15_12 : 4;
        unsigned outepint0 : 1;
        unsigned outepint1 : 1;
        unsigned outepint2 : 1;
        unsigned outepint3 : 1;
        unsigned outepint4 : 1;
        unsigned outepint5 : 1;
        unsigned outepint6 : 1;
        unsigned outepint7 : 1;
        unsigned outepint8 : 1;
        unsigned outepint9 : 1;
        unsigned outepint10 : 1;
        unsigned outepint11 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} USB_OTG__DAINT__ACC_T;

#define USB_OTG__USB0__DAINT__ADDR (USB_OTG__USB0__BASE_ADDR + 0x818ULL)
#define USB_OTG__USB0__DAINT__NUM  0x1

#define USB_OTG__USB0__DAINT__INEPINT0__SHIFT    0
#define USB_OTG__USB0__DAINT__INEPINT1__SHIFT    1
#define USB_OTG__USB0__DAINT__INEPINT2__SHIFT    2
#define USB_OTG__USB0__DAINT__INEPINT3__SHIFT    3
#define USB_OTG__USB0__DAINT__INEPINT4__SHIFT    4
#define USB_OTG__USB0__DAINT__INEPINT5__SHIFT    5
#define USB_OTG__USB0__DAINT__INEPINT6__SHIFT    6
#define USB_OTG__USB0__DAINT__INEPINT7__SHIFT    7
#define USB_OTG__USB0__DAINT__INEPINT8__SHIFT    8
#define USB_OTG__USB0__DAINT__INEPINT9__SHIFT    9
#define USB_OTG__USB0__DAINT__INEPINT10__SHIFT    10
#define USB_OTG__USB0__DAINT__INEPINT11__SHIFT    11
#define USB_OTG__USB0__DAINT__RESERVED_15_12__SHIFT    12
#define USB_OTG__USB0__DAINT__OUTEPINT0__SHIFT    16
#define USB_OTG__USB0__DAINT__OUTEPINT1__SHIFT    17
#define USB_OTG__USB0__DAINT__OUTEPINT2__SHIFT    18
#define USB_OTG__USB0__DAINT__OUTEPINT3__SHIFT    19
#define USB_OTG__USB0__DAINT__OUTEPINT4__SHIFT    20
#define USB_OTG__USB0__DAINT__OUTEPINT5__SHIFT    21
#define USB_OTG__USB0__DAINT__OUTEPINT6__SHIFT    22
#define USB_OTG__USB0__DAINT__OUTEPINT7__SHIFT    23
#define USB_OTG__USB0__DAINT__OUTEPINT8__SHIFT    24
#define USB_OTG__USB0__DAINT__OUTEPINT9__SHIFT    25
#define USB_OTG__USB0__DAINT__OUTEPINT10__SHIFT    26
#define USB_OTG__USB0__DAINT__OUTEPINT11__SHIFT    27
#define USB_OTG__USB0__DAINT__RESERVED_31_28__SHIFT    28

#define USB_OTG__USB0__DAINT__INEPINT0__MASK    0x00000001
#define USB_OTG__USB0__DAINT__INEPINT1__MASK    0x00000002
#define USB_OTG__USB0__DAINT__INEPINT2__MASK    0x00000004
#define USB_OTG__USB0__DAINT__INEPINT3__MASK    0x00000008
#define USB_OTG__USB0__DAINT__INEPINT4__MASK    0x00000010
#define USB_OTG__USB0__DAINT__INEPINT5__MASK    0x00000020
#define USB_OTG__USB0__DAINT__INEPINT6__MASK    0x00000040
#define USB_OTG__USB0__DAINT__INEPINT7__MASK    0x00000080
#define USB_OTG__USB0__DAINT__INEPINT8__MASK    0x00000100
#define USB_OTG__USB0__DAINT__INEPINT9__MASK    0x00000200
#define USB_OTG__USB0__DAINT__INEPINT10__MASK    0x00000400
#define USB_OTG__USB0__DAINT__INEPINT11__MASK    0x00000800
#define USB_OTG__USB0__DAINT__RESERVED_15_12__MASK    0x0000f000
#define USB_OTG__USB0__DAINT__OUTEPINT0__MASK    0x00010000
#define USB_OTG__USB0__DAINT__OUTEPINT1__MASK    0x00020000
#define USB_OTG__USB0__DAINT__OUTEPINT2__MASK    0x00040000
#define USB_OTG__USB0__DAINT__OUTEPINT3__MASK    0x00080000
#define USB_OTG__USB0__DAINT__OUTEPINT4__MASK    0x00100000
#define USB_OTG__USB0__DAINT__OUTEPINT5__MASK    0x00200000
#define USB_OTG__USB0__DAINT__OUTEPINT6__MASK    0x00400000
#define USB_OTG__USB0__DAINT__OUTEPINT7__MASK    0x00800000
#define USB_OTG__USB0__DAINT__OUTEPINT8__MASK    0x01000000
#define USB_OTG__USB0__DAINT__OUTEPINT9__MASK    0x02000000
#define USB_OTG__USB0__DAINT__OUTEPINT10__MASK    0x04000000
#define USB_OTG__USB0__DAINT__OUTEPINT11__MASK    0x08000000
#define USB_OTG__USB0__DAINT__RESERVED_31_28__MASK    0xf0000000

#define USB_OTG__USB0__DAINT__INEPINT0__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT1__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT2__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT3__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT4__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT5__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT6__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT7__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT8__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT9__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT10__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__INEPINT11__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__RESERVED_15_12__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT0__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT1__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT2__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT3__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT4__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT5__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT6__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT7__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT8__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT9__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT10__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__OUTEPINT11__POR_VALUE    0x0
#define USB_OTG__USB0__DAINT__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAINTMSK
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned inepmsk0 : 1;
        unsigned inepmsk1 : 1;
        unsigned inepmsk2 : 1;
        unsigned inepmsk3 : 1;
        unsigned inepmsk4 : 1;
        unsigned inepmsk5 : 1;
        unsigned inepmsk6 : 1;
        unsigned inepmsk7 : 1;
        unsigned inepmsk8 : 1;
        unsigned inepmsk9 : 1;
        unsigned inepmsk10 : 1;
        unsigned inepmsk11 : 1;
        unsigned reserved_15_12 : 4;
        unsigned outepmsk0 : 1;
        unsigned outepmsk1 : 1;
        unsigned outepmsk2 : 1;
        unsigned outepmsk3 : 1;
        unsigned outepmsk4 : 1;
        unsigned outepmsk5 : 1;
        unsigned outepmsk6 : 1;
        unsigned outepmsk7 : 1;
        unsigned outepmsk8 : 1;
        unsigned outepmsk9 : 1;
        unsigned outepmsk10 : 1;
        unsigned outepmsk11 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} USB_OTG__DAINTMSK__ACC_T;

#define USB_OTG__USB0__DAINTMSK__ADDR (USB_OTG__USB0__BASE_ADDR + 0x81CULL)
#define USB_OTG__USB0__DAINTMSK__NUM  0x1

#define USB_OTG__USB0__DAINTMSK__INEPMSK0__SHIFT    0
#define USB_OTG__USB0__DAINTMSK__INEPMSK1__SHIFT    1
#define USB_OTG__USB0__DAINTMSK__INEPMSK2__SHIFT    2
#define USB_OTG__USB0__DAINTMSK__INEPMSK3__SHIFT    3
#define USB_OTG__USB0__DAINTMSK__INEPMSK4__SHIFT    4
#define USB_OTG__USB0__DAINTMSK__INEPMSK5__SHIFT    5
#define USB_OTG__USB0__DAINTMSK__INEPMSK6__SHIFT    6
#define USB_OTG__USB0__DAINTMSK__INEPMSK7__SHIFT    7
#define USB_OTG__USB0__DAINTMSK__INEPMSK8__SHIFT    8
#define USB_OTG__USB0__DAINTMSK__INEPMSK9__SHIFT    9
#define USB_OTG__USB0__DAINTMSK__INEPMSK10__SHIFT    10
#define USB_OTG__USB0__DAINTMSK__INEPMSK11__SHIFT    11
#define USB_OTG__USB0__DAINTMSK__RESERVED_15_12__SHIFT    12
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK0__SHIFT    16
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK1__SHIFT    17
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK2__SHIFT    18
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK3__SHIFT    19
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK4__SHIFT    20
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK5__SHIFT    21
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK6__SHIFT    22
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK7__SHIFT    23
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK8__SHIFT    24
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK9__SHIFT    25
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK10__SHIFT    26
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK11__SHIFT    27
#define USB_OTG__USB0__DAINTMSK__RESERVED_31_28__SHIFT    28

#define USB_OTG__USB0__DAINTMSK__INEPMSK0__MASK    0x00000001
#define USB_OTG__USB0__DAINTMSK__INEPMSK1__MASK    0x00000002
#define USB_OTG__USB0__DAINTMSK__INEPMSK2__MASK    0x00000004
#define USB_OTG__USB0__DAINTMSK__INEPMSK3__MASK    0x00000008
#define USB_OTG__USB0__DAINTMSK__INEPMSK4__MASK    0x00000010
#define USB_OTG__USB0__DAINTMSK__INEPMSK5__MASK    0x00000020
#define USB_OTG__USB0__DAINTMSK__INEPMSK6__MASK    0x00000040
#define USB_OTG__USB0__DAINTMSK__INEPMSK7__MASK    0x00000080
#define USB_OTG__USB0__DAINTMSK__INEPMSK8__MASK    0x00000100
#define USB_OTG__USB0__DAINTMSK__INEPMSK9__MASK    0x00000200
#define USB_OTG__USB0__DAINTMSK__INEPMSK10__MASK    0x00000400
#define USB_OTG__USB0__DAINTMSK__INEPMSK11__MASK    0x00000800
#define USB_OTG__USB0__DAINTMSK__RESERVED_15_12__MASK    0x0000f000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK0__MASK    0x00010000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK1__MASK    0x00020000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK2__MASK    0x00040000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK3__MASK    0x00080000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK4__MASK    0x00100000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK5__MASK    0x00200000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK6__MASK    0x00400000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK7__MASK    0x00800000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK8__MASK    0x01000000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK9__MASK    0x02000000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK10__MASK    0x04000000
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK11__MASK    0x08000000
#define USB_OTG__USB0__DAINTMSK__RESERVED_31_28__MASK    0xf0000000

#define USB_OTG__USB0__DAINTMSK__INEPMSK0__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK1__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK2__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK3__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK4__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK5__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK6__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK7__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK8__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK9__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK10__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__INEPMSK11__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__RESERVED_15_12__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK0__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK1__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK2__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK3__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK4__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK5__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK6__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK7__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK8__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK9__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK10__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__OUTEPMSK11__POR_VALUE    0x0
#define USB_OTG__USB0__DAINTMSK__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DVBUSDIS
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dvbusdis : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DVBUSDIS__ACC_T;

#define USB_OTG__USB0__DVBUSDIS__ADDR (USB_OTG__USB0__BASE_ADDR + 0x828ULL)
#define USB_OTG__USB0__DVBUSDIS__NUM  0x1

#define USB_OTG__USB0__DVBUSDIS__DVBUSDIS__SHIFT    0
#define USB_OTG__USB0__DVBUSDIS__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DVBUSDIS__DVBUSDIS__MASK    0x0000ffff
#define USB_OTG__USB0__DVBUSDIS__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DVBUSDIS__DVBUSDIS__POR_VALUE    0x11
#define USB_OTG__USB0__DVBUSDIS__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DVBUSPULSE
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dvbuspulse : 12;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} USB_OTG__DVBUSPULSE__ACC_T;

#define USB_OTG__USB0__DVBUSPULSE__ADDR (USB_OTG__USB0__BASE_ADDR + 0x82CULL)
#define USB_OTG__USB0__DVBUSPULSE__NUM  0x1

#define USB_OTG__USB0__DVBUSPULSE__DVBUSPULSE__SHIFT    0
#define USB_OTG__USB0__DVBUSPULSE__RESERVED_31_12__SHIFT    12

#define USB_OTG__USB0__DVBUSPULSE__DVBUSPULSE__MASK    0x00000fff
#define USB_OTG__USB0__DVBUSPULSE__RESERVED_31_12__MASK    0xfffff000

#define USB_OTG__USB0__DVBUSPULSE__DVBUSPULSE__POR_VALUE    0x5
#define USB_OTG__USB0__DVBUSPULSE__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTHRCTL
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nonisothren : 1;
        unsigned isothren : 1;
        unsigned txthrlen : 9;
        unsigned ahbthrratio : 2;
        unsigned reserved_15_13 : 3;
        unsigned rxthren : 1;
        unsigned rxthrlen : 9;
        unsigned reserved_16 : 1;
        unsigned arbprken : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} USB_OTG__DTHRCTL__ACC_T;

#define USB_OTG__USB0__DTHRCTL__ADDR (USB_OTG__USB0__BASE_ADDR + 0x830ULL)
#define USB_OTG__USB0__DTHRCTL__NUM  0x1

#define USB_OTG__USB0__DTHRCTL__NONISOTHREN__SHIFT    0
#define USB_OTG__USB0__DTHRCTL__ISOTHREN__SHIFT    1
#define USB_OTG__USB0__DTHRCTL__TXTHRLEN__SHIFT    2
#define USB_OTG__USB0__DTHRCTL__AHBTHRRATIO__SHIFT    11
#define USB_OTG__USB0__DTHRCTL__RESERVED_15_13__SHIFT    13
#define USB_OTG__USB0__DTHRCTL__RXTHREN__SHIFT    16
#define USB_OTG__USB0__DTHRCTL__RXTHRLEN__SHIFT    17
#define USB_OTG__USB0__DTHRCTL__RESERVED_16__SHIFT    26
#define USB_OTG__USB0__DTHRCTL__ARBPRKEN__SHIFT    27
#define USB_OTG__USB0__DTHRCTL__RESERVED_31_28__SHIFT    28

#define USB_OTG__USB0__DTHRCTL__NONISOTHREN__MASK    0x00000001
#define USB_OTG__USB0__DTHRCTL__ISOTHREN__MASK    0x00000002
#define USB_OTG__USB0__DTHRCTL__TXTHRLEN__MASK    0x000007fc
#define USB_OTG__USB0__DTHRCTL__AHBTHRRATIO__MASK    0x00001800
#define USB_OTG__USB0__DTHRCTL__RESERVED_15_13__MASK    0x0000e000
#define USB_OTG__USB0__DTHRCTL__RXTHREN__MASK    0x00010000
#define USB_OTG__USB0__DTHRCTL__RXTHRLEN__MASK    0x03fe0000
#define USB_OTG__USB0__DTHRCTL__RESERVED_16__MASK    0x04000000
#define USB_OTG__USB0__DTHRCTL__ARBPRKEN__MASK    0x08000000
#define USB_OTG__USB0__DTHRCTL__RESERVED_31_28__MASK    0xf0000000

#define USB_OTG__USB0__DTHRCTL__NONISOTHREN__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__ISOTHREN__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__TXTHRLEN__POR_VALUE    0x8
#define USB_OTG__USB0__DTHRCTL__AHBTHRRATIO__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__RESERVED_15_13__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__RXTHREN__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__RXTHRLEN__POR_VALUE    0x8
#define USB_OTG__USB0__DTHRCTL__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__ARBPRKEN__POR_VALUE    0x0
#define USB_OTG__USB0__DTHRCTL__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPEMPMSK
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfempmsk : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DIEPEMPMSK__ACC_T;

#define USB_OTG__USB0__DIEPEMPMSK__ADDR (USB_OTG__USB0__BASE_ADDR + 0x834ULL)
#define USB_OTG__USB0__DIEPEMPMSK__NUM  0x1

#define USB_OTG__USB0__DIEPEMPMSK__INEPTXFEMPMSK__SHIFT    0
#define USB_OTG__USB0__DIEPEMPMSK__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DIEPEMPMSK__INEPTXFEMPMSK__MASK    0x0000ffff
#define USB_OTG__USB0__DIEPEMPMSK__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DIEPEMPMSK__INEPTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPEMPMSK__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL0
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL0__ACC_T;

#define USB_OTG__USB0__DIEPCTL0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x900ULL)
#define USB_OTG__USB0__DIEPCTL0__NUM  0x1

#define USB_OTG__USB0__DIEPCTL0__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL0__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL0__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL0__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL0__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL0__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL0__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL0__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL0__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL0__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL0__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL0__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL0__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL0__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL0__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL0__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL0__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL0__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL0__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL0__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL0__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL0__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL0__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL0__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL0__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL0__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL0__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL0__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL0__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL0__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL0__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT0__ACC_T;

#define USB_OTG__USB0__DIEPINT0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x908ULL)
#define USB_OTG__USB0__DIEPINT0__NUM  0x1

#define USB_OTG__USB0__DIEPINT0__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT0__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT0__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT0__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT0__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT0__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT0__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT0__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT0__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT0__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT0__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT0__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT0__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT0__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT0__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT0__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT0__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT0__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT0__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT0__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT0__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT0__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT0__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT0__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT0__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT0__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT0__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT0__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT0__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT0__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT0__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT0__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT0__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT0__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT0__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ0__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x910ULL)
#define USB_OTG__USB0__DIEPTSIZ0__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ0__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ0__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ0__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ0__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ0__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ0__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ0__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ0__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ0__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ0__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ0__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ0__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA0
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA0__ACC_T;

#define USB_OTG__USB0__DIEPDMA0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x914ULL)
#define USB_OTG__USB0__DIEPDMA0__NUM  0x1

#define USB_OTG__USB0__DIEPDMA0__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA0__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA0__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS0__ACC_T;

#define USB_OTG__USB0__DTXFSTS0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x918ULL)
#define USB_OTG__USB0__DTXFSTS0__NUM  0x1

#define USB_OTG__USB0__DTXFSTS0__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS0__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS0__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS0__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS0__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS0__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB0
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB0__ACC_T;

#define USB_OTG__USB0__DIEPDMAB0__ADDR (USB_OTG__USB0__BASE_ADDR + 0x91CULL)
#define USB_OTG__USB0__DIEPDMAB0__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB0__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB0__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB0__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL1
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL1__ACC_T;

#define USB_OTG__USB0__DIEPCTL1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x920ULL)
#define USB_OTG__USB0__DIEPCTL1__NUM  0x1

#define USB_OTG__USB0__DIEPCTL1__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL1__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL1__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL1__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL1__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL1__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL1__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL1__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL1__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL1__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL1__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL1__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL1__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL1__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL1__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL1__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL1__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL1__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL1__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL1__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL1__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL1__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL1__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL1__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL1__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL1__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL1__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL1__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL1__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL1__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL1__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT1__ACC_T;

#define USB_OTG__USB0__DIEPINT1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x928ULL)
#define USB_OTG__USB0__DIEPINT1__NUM  0x1

#define USB_OTG__USB0__DIEPINT1__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT1__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT1__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT1__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT1__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT1__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT1__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT1__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT1__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT1__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT1__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT1__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT1__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT1__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT1__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT1__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT1__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT1__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT1__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT1__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT1__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT1__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT1__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT1__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT1__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT1__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT1__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT1__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT1__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT1__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT1__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT1__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT1__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT1__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT1__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ1__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x930ULL)
#define USB_OTG__USB0__DIEPTSIZ1__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ1__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ1__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ1__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ1__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ1__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ1__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ1__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ1__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ1__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ1__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ1__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ1__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA1
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA1__ACC_T;

#define USB_OTG__USB0__DIEPDMA1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x934ULL)
#define USB_OTG__USB0__DIEPDMA1__NUM  0x1

#define USB_OTG__USB0__DIEPDMA1__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA1__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA1__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS1__ACC_T;

#define USB_OTG__USB0__DTXFSTS1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x938ULL)
#define USB_OTG__USB0__DTXFSTS1__NUM  0x1

#define USB_OTG__USB0__DTXFSTS1__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS1__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS1__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS1__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS1__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB1
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB1__ACC_T;

#define USB_OTG__USB0__DIEPDMAB1__ADDR (USB_OTG__USB0__BASE_ADDR + 0x93CULL)
#define USB_OTG__USB0__DIEPDMAB1__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB1__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB1__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB1__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL2
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL2__ACC_T;

#define USB_OTG__USB0__DIEPCTL2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x940ULL)
#define USB_OTG__USB0__DIEPCTL2__NUM  0x1

#define USB_OTG__USB0__DIEPCTL2__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL2__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL2__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL2__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL2__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL2__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL2__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL2__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL2__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL2__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL2__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL2__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL2__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL2__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL2__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL2__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL2__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL2__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL2__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL2__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL2__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL2__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL2__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL2__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL2__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL2__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL2__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL2__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL2__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL2__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL2__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT2__ACC_T;

#define USB_OTG__USB0__DIEPINT2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x948ULL)
#define USB_OTG__USB0__DIEPINT2__NUM  0x1

#define USB_OTG__USB0__DIEPINT2__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT2__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT2__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT2__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT2__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT2__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT2__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT2__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT2__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT2__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT2__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT2__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT2__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT2__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT2__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT2__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT2__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT2__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT2__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT2__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT2__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT2__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT2__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT2__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT2__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT2__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT2__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT2__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT2__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT2__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT2__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT2__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT2__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT2__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT2__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ2__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x950ULL)
#define USB_OTG__USB0__DIEPTSIZ2__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ2__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ2__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ2__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ2__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ2__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ2__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ2__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ2__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ2__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ2__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ2__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ2__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA2
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA2__ACC_T;

#define USB_OTG__USB0__DIEPDMA2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x954ULL)
#define USB_OTG__USB0__DIEPDMA2__NUM  0x1

#define USB_OTG__USB0__DIEPDMA2__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA2__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA2__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS2__ACC_T;

#define USB_OTG__USB0__DTXFSTS2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x958ULL)
#define USB_OTG__USB0__DTXFSTS2__NUM  0x1

#define USB_OTG__USB0__DTXFSTS2__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS2__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS2__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS2__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS2__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB2
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB2__ACC_T;

#define USB_OTG__USB0__DIEPDMAB2__ADDR (USB_OTG__USB0__BASE_ADDR + 0x95CULL)
#define USB_OTG__USB0__DIEPDMAB2__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB2__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB2__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB2__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL3
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL3__ACC_T;

#define USB_OTG__USB0__DIEPCTL3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x960ULL)
#define USB_OTG__USB0__DIEPCTL3__NUM  0x1

#define USB_OTG__USB0__DIEPCTL3__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL3__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL3__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL3__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL3__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL3__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL3__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL3__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL3__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL3__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL3__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL3__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL3__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL3__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL3__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL3__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL3__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL3__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL3__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL3__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL3__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL3__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL3__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL3__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL3__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL3__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL3__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL3__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL3__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL3__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL3__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT3__ACC_T;

#define USB_OTG__USB0__DIEPINT3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x968ULL)
#define USB_OTG__USB0__DIEPINT3__NUM  0x1

#define USB_OTG__USB0__DIEPINT3__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT3__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT3__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT3__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT3__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT3__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT3__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT3__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT3__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT3__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT3__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT3__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT3__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT3__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT3__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT3__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT3__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT3__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT3__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT3__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT3__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT3__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT3__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT3__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT3__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT3__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT3__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT3__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT3__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT3__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT3__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT3__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT3__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT3__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT3__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ3__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x970ULL)
#define USB_OTG__USB0__DIEPTSIZ3__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ3__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ3__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ3__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ3__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ3__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ3__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ3__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ3__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ3__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ3__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ3__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ3__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA3
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA3__ACC_T;

#define USB_OTG__USB0__DIEPDMA3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x974ULL)
#define USB_OTG__USB0__DIEPDMA3__NUM  0x1

#define USB_OTG__USB0__DIEPDMA3__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA3__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA3__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS3__ACC_T;

#define USB_OTG__USB0__DTXFSTS3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x978ULL)
#define USB_OTG__USB0__DTXFSTS3__NUM  0x1

#define USB_OTG__USB0__DTXFSTS3__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS3__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS3__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS3__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS3__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB3
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB3__ACC_T;

#define USB_OTG__USB0__DIEPDMAB3__ADDR (USB_OTG__USB0__BASE_ADDR + 0x97CULL)
#define USB_OTG__USB0__DIEPDMAB3__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB3__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB3__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB3__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL4
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL4__ACC_T;

#define USB_OTG__USB0__DIEPCTL4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x980ULL)
#define USB_OTG__USB0__DIEPCTL4__NUM  0x1

#define USB_OTG__USB0__DIEPCTL4__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL4__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL4__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL4__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL4__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL4__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL4__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL4__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL4__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL4__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL4__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL4__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL4__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL4__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL4__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL4__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL4__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL4__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL4__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL4__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL4__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL4__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL4__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL4__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL4__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL4__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL4__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL4__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL4__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL4__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL4__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT4__ACC_T;

#define USB_OTG__USB0__DIEPINT4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x988ULL)
#define USB_OTG__USB0__DIEPINT4__NUM  0x1

#define USB_OTG__USB0__DIEPINT4__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT4__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT4__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT4__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT4__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT4__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT4__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT4__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT4__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT4__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT4__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT4__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT4__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT4__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT4__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT4__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT4__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT4__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT4__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT4__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT4__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT4__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT4__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT4__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT4__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT4__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT4__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT4__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT4__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT4__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT4__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT4__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT4__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT4__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT4__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ4__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x990ULL)
#define USB_OTG__USB0__DIEPTSIZ4__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ4__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ4__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ4__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ4__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ4__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ4__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ4__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ4__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ4__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ4__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ4__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ4__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA4
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA4__ACC_T;

#define USB_OTG__USB0__DIEPDMA4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x994ULL)
#define USB_OTG__USB0__DIEPDMA4__NUM  0x1

#define USB_OTG__USB0__DIEPDMA4__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA4__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA4__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS4__ACC_T;

#define USB_OTG__USB0__DTXFSTS4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x998ULL)
#define USB_OTG__USB0__DTXFSTS4__NUM  0x1

#define USB_OTG__USB0__DTXFSTS4__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS4__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS4__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS4__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS4__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS4__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB4
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB4__ACC_T;

#define USB_OTG__USB0__DIEPDMAB4__ADDR (USB_OTG__USB0__BASE_ADDR + 0x99CULL)
#define USB_OTG__USB0__DIEPDMAB4__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB4__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB4__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB4__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL5
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL5__ACC_T;

#define USB_OTG__USB0__DIEPCTL5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9A0ULL)
#define USB_OTG__USB0__DIEPCTL5__NUM  0x1

#define USB_OTG__USB0__DIEPCTL5__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL5__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL5__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL5__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL5__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL5__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL5__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL5__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL5__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL5__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL5__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL5__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL5__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL5__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL5__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL5__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL5__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL5__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL5__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL5__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL5__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL5__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL5__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL5__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL5__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL5__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL5__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL5__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL5__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL5__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL5__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT5__ACC_T;

#define USB_OTG__USB0__DIEPINT5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9A8ULL)
#define USB_OTG__USB0__DIEPINT5__NUM  0x1

#define USB_OTG__USB0__DIEPINT5__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT5__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT5__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT5__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT5__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT5__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT5__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT5__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT5__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT5__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT5__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT5__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT5__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT5__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT5__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT5__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT5__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT5__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT5__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT5__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT5__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT5__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT5__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT5__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT5__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT5__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT5__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT5__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT5__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT5__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT5__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT5__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT5__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT5__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT5__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ5__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9B0ULL)
#define USB_OTG__USB0__DIEPTSIZ5__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ5__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ5__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ5__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ5__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ5__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ5__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ5__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ5__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ5__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ5__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ5__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ5__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA5
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA5__ACC_T;

#define USB_OTG__USB0__DIEPDMA5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9B4ULL)
#define USB_OTG__USB0__DIEPDMA5__NUM  0x1

#define USB_OTG__USB0__DIEPDMA5__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA5__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA5__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS5__ACC_T;

#define USB_OTG__USB0__DTXFSTS5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9B8ULL)
#define USB_OTG__USB0__DTXFSTS5__NUM  0x1

#define USB_OTG__USB0__DTXFSTS5__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS5__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS5__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS5__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS5__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS5__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB5
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB5__ACC_T;

#define USB_OTG__USB0__DIEPDMAB5__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9BCULL)
#define USB_OTG__USB0__DIEPDMAB5__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB5__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB5__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB5__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL6
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL6__ACC_T;

#define USB_OTG__USB0__DIEPCTL6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9C0ULL)
#define USB_OTG__USB0__DIEPCTL6__NUM  0x1

#define USB_OTG__USB0__DIEPCTL6__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL6__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL6__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL6__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL6__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL6__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL6__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL6__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL6__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL6__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL6__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL6__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL6__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL6__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL6__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL6__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL6__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL6__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL6__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL6__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL6__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL6__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL6__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL6__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL6__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL6__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL6__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL6__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL6__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL6__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL6__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT6__ACC_T;

#define USB_OTG__USB0__DIEPINT6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9C8ULL)
#define USB_OTG__USB0__DIEPINT6__NUM  0x1

#define USB_OTG__USB0__DIEPINT6__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT6__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT6__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT6__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT6__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT6__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT6__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT6__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT6__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT6__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT6__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT6__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT6__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT6__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT6__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT6__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT6__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT6__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT6__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT6__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT6__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT6__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT6__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT6__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT6__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT6__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT6__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT6__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT6__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT6__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT6__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT6__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT6__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT6__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT6__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ6__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9D0ULL)
#define USB_OTG__USB0__DIEPTSIZ6__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ6__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ6__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ6__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ6__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ6__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ6__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ6__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ6__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ6__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ6__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ6__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ6__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA6
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA6__ACC_T;

#define USB_OTG__USB0__DIEPDMA6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9D4ULL)
#define USB_OTG__USB0__DIEPDMA6__NUM  0x1

#define USB_OTG__USB0__DIEPDMA6__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA6__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA6__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS6__ACC_T;

#define USB_OTG__USB0__DTXFSTS6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9D8ULL)
#define USB_OTG__USB0__DTXFSTS6__NUM  0x1

#define USB_OTG__USB0__DTXFSTS6__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS6__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS6__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS6__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS6__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS6__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB6
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB6__ACC_T;

#define USB_OTG__USB0__DIEPDMAB6__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9DCULL)
#define USB_OTG__USB0__DIEPDMAB6__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB6__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB6__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB6__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL7
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL7__ACC_T;

#define USB_OTG__USB0__DIEPCTL7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9E0ULL)
#define USB_OTG__USB0__DIEPCTL7__NUM  0x1

#define USB_OTG__USB0__DIEPCTL7__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL7__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL7__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL7__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL7__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL7__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL7__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL7__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL7__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL7__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL7__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL7__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL7__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL7__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL7__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL7__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL7__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL7__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL7__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL7__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL7__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL7__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL7__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL7__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL7__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL7__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL7__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL7__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL7__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL7__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL7__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT7__ACC_T;

#define USB_OTG__USB0__DIEPINT7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9E8ULL)
#define USB_OTG__USB0__DIEPINT7__NUM  0x1

#define USB_OTG__USB0__DIEPINT7__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT7__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT7__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT7__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT7__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT7__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT7__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT7__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT7__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT7__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT7__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT7__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT7__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT7__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT7__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT7__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT7__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT7__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT7__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT7__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT7__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT7__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT7__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT7__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT7__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT7__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT7__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT7__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT7__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT7__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT7__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT7__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT7__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT7__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT7__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ7__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9F0ULL)
#define USB_OTG__USB0__DIEPTSIZ7__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ7__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ7__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ7__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ7__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ7__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ7__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ7__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ7__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ7__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ7__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ7__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ7__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA7
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA7__ACC_T;

#define USB_OTG__USB0__DIEPDMA7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9F4ULL)
#define USB_OTG__USB0__DIEPDMA7__NUM  0x1

#define USB_OTG__USB0__DIEPDMA7__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA7__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA7__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS7__ACC_T;

#define USB_OTG__USB0__DTXFSTS7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9F8ULL)
#define USB_OTG__USB0__DTXFSTS7__NUM  0x1

#define USB_OTG__USB0__DTXFSTS7__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS7__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS7__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS7__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS7__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS7__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB7
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB7__ACC_T;

#define USB_OTG__USB0__DIEPDMAB7__ADDR (USB_OTG__USB0__BASE_ADDR + 0x9FCULL)
#define USB_OTG__USB0__DIEPDMAB7__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB7__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB7__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB7__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL8
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL8__ACC_T;

#define USB_OTG__USB0__DIEPCTL8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA00ULL)
#define USB_OTG__USB0__DIEPCTL8__NUM  0x1

#define USB_OTG__USB0__DIEPCTL8__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL8__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL8__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL8__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL8__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL8__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL8__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL8__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL8__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL8__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL8__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL8__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL8__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL8__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL8__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL8__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL8__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL8__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL8__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL8__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL8__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL8__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL8__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL8__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL8__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL8__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL8__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL8__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL8__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL8__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL8__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT8__ACC_T;

#define USB_OTG__USB0__DIEPINT8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA08ULL)
#define USB_OTG__USB0__DIEPINT8__NUM  0x1

#define USB_OTG__USB0__DIEPINT8__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT8__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT8__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT8__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT8__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT8__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT8__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT8__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT8__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT8__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT8__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT8__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT8__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT8__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT8__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT8__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT8__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT8__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT8__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT8__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT8__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT8__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT8__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT8__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT8__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT8__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT8__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT8__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT8__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT8__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT8__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT8__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT8__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT8__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT8__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ8__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA10ULL)
#define USB_OTG__USB0__DIEPTSIZ8__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ8__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ8__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ8__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ8__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ8__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ8__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ8__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ8__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ8__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ8__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ8__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ8__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA8
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA8__ACC_T;

#define USB_OTG__USB0__DIEPDMA8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA14ULL)
#define USB_OTG__USB0__DIEPDMA8__NUM  0x1

#define USB_OTG__USB0__DIEPDMA8__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA8__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA8__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS8__ACC_T;

#define USB_OTG__USB0__DTXFSTS8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA18ULL)
#define USB_OTG__USB0__DTXFSTS8__NUM  0x1

#define USB_OTG__USB0__DTXFSTS8__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS8__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS8__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS8__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS8__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS8__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB8
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB8__ACC_T;

#define USB_OTG__USB0__DIEPDMAB8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA1CULL)
#define USB_OTG__USB0__DIEPDMAB8__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB8__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB8__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB8__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL9
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL9__ACC_T;

#define USB_OTG__USB0__DIEPCTL9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA20ULL)
#define USB_OTG__USB0__DIEPCTL9__NUM  0x1

#define USB_OTG__USB0__DIEPCTL9__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL9__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL9__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL9__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL9__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL9__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL9__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL9__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL9__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL9__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL9__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL9__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL9__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL9__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL9__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL9__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL9__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL9__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL9__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL9__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL9__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL9__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL9__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL9__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL9__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL9__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL9__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL9__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL9__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL9__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL9__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT9__ACC_T;

#define USB_OTG__USB0__DIEPINT9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA28ULL)
#define USB_OTG__USB0__DIEPINT9__NUM  0x1

#define USB_OTG__USB0__DIEPINT9__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT9__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT9__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT9__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT9__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT9__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT9__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT9__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT9__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT9__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT9__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT9__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT9__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT9__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT9__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT9__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT9__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT9__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT9__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT9__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT9__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT9__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT9__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT9__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT9__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT9__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT9__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT9__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT9__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT9__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT9__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT9__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT9__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT9__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT9__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ9__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA30ULL)
#define USB_OTG__USB0__DIEPTSIZ9__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ9__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ9__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ9__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ9__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ9__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ9__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ9__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ9__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ9__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ9__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ9__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ9__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA9
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA9__ACC_T;

#define USB_OTG__USB0__DIEPDMA9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA34ULL)
#define USB_OTG__USB0__DIEPDMA9__NUM  0x1

#define USB_OTG__USB0__DIEPDMA9__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA9__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA9__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS9__ACC_T;

#define USB_OTG__USB0__DTXFSTS9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA38ULL)
#define USB_OTG__USB0__DTXFSTS9__NUM  0x1

#define USB_OTG__USB0__DTXFSTS9__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS9__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS9__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS9__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS9__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS9__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB9
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB9__ACC_T;

#define USB_OTG__USB0__DIEPDMAB9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA3CULL)
#define USB_OTG__USB0__DIEPDMAB9__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB9__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB9__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB9__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL10
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL10__ACC_T;

#define USB_OTG__USB0__DIEPCTL10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA40ULL)
#define USB_OTG__USB0__DIEPCTL10__NUM  0x1

#define USB_OTG__USB0__DIEPCTL10__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL10__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL10__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL10__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL10__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL10__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL10__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL10__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL10__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL10__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL10__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL10__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL10__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL10__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL10__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL10__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL10__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL10__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL10__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL10__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL10__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL10__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL10__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL10__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL10__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL10__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL10__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL10__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL10__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL10__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL10__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT10__ACC_T;

#define USB_OTG__USB0__DIEPINT10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA48ULL)
#define USB_OTG__USB0__DIEPINT10__NUM  0x1

#define USB_OTG__USB0__DIEPINT10__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT10__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT10__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT10__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT10__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT10__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT10__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT10__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT10__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT10__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT10__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT10__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT10__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT10__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT10__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT10__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT10__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT10__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT10__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT10__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT10__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT10__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT10__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT10__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT10__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT10__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT10__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT10__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT10__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT10__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT10__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT10__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT10__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT10__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT10__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ10__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA50ULL)
#define USB_OTG__USB0__DIEPTSIZ10__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ10__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ10__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ10__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ10__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ10__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ10__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ10__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ10__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ10__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ10__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ10__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ10__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA10
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA10__ACC_T;

#define USB_OTG__USB0__DIEPDMA10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA54ULL)
#define USB_OTG__USB0__DIEPDMA10__NUM  0x1

#define USB_OTG__USB0__DIEPDMA10__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA10__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA10__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS10__ACC_T;

#define USB_OTG__USB0__DTXFSTS10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA58ULL)
#define USB_OTG__USB0__DTXFSTS10__NUM  0x1

#define USB_OTG__USB0__DTXFSTS10__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS10__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS10__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS10__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS10__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS10__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB10
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB10__ACC_T;

#define USB_OTG__USB0__DIEPDMAB10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA5CULL)
#define USB_OTG__USB0__DIEPDMAB10__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB10__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB10__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB10__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL11
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned reserved_20 : 1;
        unsigned stall : 1;
        unsigned txfnum : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DIEPCTL11__ACC_T;

#define USB_OTG__USB0__DIEPCTL11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA60ULL)
#define USB_OTG__USB0__DIEPCTL11__NUM  0x1

#define USB_OTG__USB0__DIEPCTL11__MPS__SHIFT    0
#define USB_OTG__USB0__DIEPCTL11__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DIEPCTL11__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DIEPCTL11__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DIEPCTL11__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DIEPCTL11__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DIEPCTL11__RESERVED_20__SHIFT    20
#define USB_OTG__USB0__DIEPCTL11__STALL__SHIFT    21
#define USB_OTG__USB0__DIEPCTL11__TXFNUM__SHIFT    22
#define USB_OTG__USB0__DIEPCTL11__CNAK__SHIFT    26
#define USB_OTG__USB0__DIEPCTL11__SNAK__SHIFT    27
#define USB_OTG__USB0__DIEPCTL11__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DIEPCTL11__EPDIS__SHIFT    30
#define USB_OTG__USB0__DIEPCTL11__EPENA__SHIFT    31

#define USB_OTG__USB0__DIEPCTL11__MPS__MASK    0x00000003
#define USB_OTG__USB0__DIEPCTL11__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DIEPCTL11__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DIEPCTL11__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DIEPCTL11__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DIEPCTL11__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DIEPCTL11__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB0__DIEPCTL11__STALL__MASK    0x00200000
#define USB_OTG__USB0__DIEPCTL11__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB0__DIEPCTL11__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DIEPCTL11__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DIEPCTL11__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DIEPCTL11__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DIEPCTL11__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DIEPCTL11__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPCTL11__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPCTL11__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned timeout : 1;
        unsigned intkntxfemp : 1;
        unsigned intknepmis : 1;
        unsigned inepnakeff : 1;
        unsigned txfemp : 1;
        unsigned txfifoundrn : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned reserved_31_15 : 17;
    };
    unsigned reg;
} USB_OTG__DIEPINT11__ACC_T;

#define USB_OTG__USB0__DIEPINT11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA68ULL)
#define USB_OTG__USB0__DIEPINT11__NUM  0x1

#define USB_OTG__USB0__DIEPINT11__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DIEPINT11__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DIEPINT11__AHBERR__SHIFT    2
#define USB_OTG__USB0__DIEPINT11__TIMEOUT__SHIFT    3
#define USB_OTG__USB0__DIEPINT11__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB0__DIEPINT11__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB0__DIEPINT11__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB0__DIEPINT11__TXFEMP__SHIFT    7
#define USB_OTG__USB0__DIEPINT11__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB0__DIEPINT11__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DIEPINT11__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DIEPINT11__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DIEPINT11__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DIEPINT11__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DIEPINT11__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DIEPINT11__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB0__DIEPINT11__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DIEPINT11__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DIEPINT11__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DIEPINT11__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB0__DIEPINT11__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB0__DIEPINT11__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB0__DIEPINT11__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB0__DIEPINT11__TXFEMP__MASK    0x00000080
#define USB_OTG__USB0__DIEPINT11__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB0__DIEPINT11__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DIEPINT11__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DIEPINT11__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DIEPINT11__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DIEPINT11__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DIEPINT11__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DIEPINT11__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB0__DIEPINT11__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB0__DIEPINT11__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPINT11__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 2;
        unsigned reserved_31_21 : 11;
    };
    unsigned reg;
} USB_OTG__DIEPTSIZ11__ACC_T;

#define USB_OTG__USB0__DIEPTSIZ11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA70ULL)
#define USB_OTG__USB0__DIEPTSIZ11__NUM  0x1

#define USB_OTG__USB0__DIEPTSIZ11__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DIEPTSIZ11__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DIEPTSIZ11__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DIEPTSIZ11__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB0__DIEPTSIZ11__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DIEPTSIZ11__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DIEPTSIZ11__PKTCNT__MASK    0x00180000
#define USB_OTG__USB0__DIEPTSIZ11__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB0__DIEPTSIZ11__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ11__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ11__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DIEPTSIZ11__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA11
//  DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMA11__ACC_T;

#define USB_OTG__USB0__DIEPDMA11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA74ULL)
#define USB_OTG__USB0__DIEPDMA11__NUM  0x1

#define USB_OTG__USB0__DIEPDMA11__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMA11__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMA11__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ineptxfspcavail : 16;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DTXFSTS11__ACC_T;

#define USB_OTG__USB0__DTXFSTS11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA78ULL)
#define USB_OTG__USB0__DTXFSTS11__NUM  0x1

#define USB_OTG__USB0__DTXFSTS11__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB0__DTXFSTS11__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DTXFSTS11__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB0__DTXFSTS11__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DTXFSTS11__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB0__DTXFSTS11__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB11
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DIEPDMAB11__ACC_T;

#define USB_OTG__USB0__DIEPDMAB11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xA7CULL)
#define USB_OTG__USB0__DIEPDMAB11__NUM  0x1

#define USB_OTG__USB0__DIEPDMAB11__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DIEPDMAB11__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DIEPDMAB11__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL0
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL0__ACC_T;

#define USB_OTG__USB0__DOEPCTL0__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB00ULL)
#define USB_OTG__USB0__DOEPCTL0__NUM  0x1

#define USB_OTG__USB0__DOEPCTL0__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL0__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL0__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL0__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL0__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL0__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL0__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL0__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL0__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL0__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL0__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL0__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL0__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL0__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL0__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL0__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL0__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL0__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL0__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL0__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL0__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL0__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL0__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL0__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL0__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL0__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL0__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL0__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL0__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL0__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL0__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT0__ACC_T;

#define USB_OTG__USB0__DOEPINT0__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB08ULL)
#define USB_OTG__USB0__DOEPINT0__NUM  0x1

#define USB_OTG__USB0__DOEPINT0__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT0__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT0__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT0__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT0__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT0__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT0__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT0__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT0__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT0__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT0__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT0__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT0__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT0__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT0__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT0__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT0__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT0__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT0__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT0__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT0__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT0__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT0__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT0__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT0__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT0__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT0__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT0__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT0__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT0__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT0__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT0__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT0__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT0__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT0__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT0__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ0
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ0__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ0__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB10ULL)
#define USB_OTG__USB0__DOEPTSIZ0__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ0__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ0__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ0__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ0__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ0__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ0__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ0__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ0__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ0__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ0__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA0
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA0__ACC_T;

#define USB_OTG__USB0__DOEPDMA0__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB14ULL)
#define USB_OTG__USB0__DOEPDMA0__NUM  0x1

#define USB_OTG__USB0__DOEPDMA0__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA0__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA0__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB0
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB0__ACC_T;

#define USB_OTG__USB0__DOEPDMAB0__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB1CULL)
#define USB_OTG__USB0__DOEPDMAB0__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB0__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB0__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB0__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL1
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL1__ACC_T;

#define USB_OTG__USB0__DOEPCTL1__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB20ULL)
#define USB_OTG__USB0__DOEPCTL1__NUM  0x1

#define USB_OTG__USB0__DOEPCTL1__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL1__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL1__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL1__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL1__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL1__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL1__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL1__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL1__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL1__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL1__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL1__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL1__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL1__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL1__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL1__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL1__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL1__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL1__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL1__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL1__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL1__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL1__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL1__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL1__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL1__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL1__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL1__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL1__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL1__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL1__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT1__ACC_T;

#define USB_OTG__USB0__DOEPINT1__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB28ULL)
#define USB_OTG__USB0__DOEPINT1__NUM  0x1

#define USB_OTG__USB0__DOEPINT1__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT1__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT1__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT1__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT1__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT1__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT1__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT1__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT1__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT1__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT1__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT1__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT1__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT1__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT1__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT1__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT1__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT1__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT1__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT1__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT1__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT1__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT1__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT1__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT1__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT1__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT1__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT1__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT1__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT1__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT1__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT1__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT1__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT1__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT1__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ1
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ1__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ1__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB30ULL)
#define USB_OTG__USB0__DOEPTSIZ1__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ1__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ1__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ1__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ1__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ1__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ1__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ1__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ1__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ1__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ1__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA1
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA1__ACC_T;

#define USB_OTG__USB0__DOEPDMA1__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB34ULL)
#define USB_OTG__USB0__DOEPDMA1__NUM  0x1

#define USB_OTG__USB0__DOEPDMA1__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA1__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA1__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB1
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB1__ACC_T;

#define USB_OTG__USB0__DOEPDMAB1__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB3CULL)
#define USB_OTG__USB0__DOEPDMAB1__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB1__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB1__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB1__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL2
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL2__ACC_T;

#define USB_OTG__USB0__DOEPCTL2__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB40ULL)
#define USB_OTG__USB0__DOEPCTL2__NUM  0x1

#define USB_OTG__USB0__DOEPCTL2__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL2__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL2__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL2__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL2__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL2__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL2__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL2__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL2__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL2__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL2__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL2__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL2__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL2__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL2__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL2__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL2__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL2__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL2__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL2__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL2__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL2__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL2__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL2__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL2__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL2__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL2__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL2__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL2__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL2__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL2__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT2__ACC_T;

#define USB_OTG__USB0__DOEPINT2__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB48ULL)
#define USB_OTG__USB0__DOEPINT2__NUM  0x1

#define USB_OTG__USB0__DOEPINT2__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT2__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT2__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT2__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT2__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT2__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT2__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT2__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT2__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT2__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT2__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT2__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT2__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT2__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT2__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT2__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT2__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT2__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT2__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT2__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT2__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT2__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT2__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT2__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT2__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT2__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT2__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT2__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT2__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT2__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT2__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT2__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT2__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT2__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT2__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ2
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ2__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ2__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB50ULL)
#define USB_OTG__USB0__DOEPTSIZ2__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ2__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ2__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ2__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ2__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ2__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ2__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ2__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ2__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ2__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ2__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA2
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA2__ACC_T;

#define USB_OTG__USB0__DOEPDMA2__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB54ULL)
#define USB_OTG__USB0__DOEPDMA2__NUM  0x1

#define USB_OTG__USB0__DOEPDMA2__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA2__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA2__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB2
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB2__ACC_T;

#define USB_OTG__USB0__DOEPDMAB2__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB5CULL)
#define USB_OTG__USB0__DOEPDMAB2__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB2__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB2__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB2__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL3
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL3__ACC_T;

#define USB_OTG__USB0__DOEPCTL3__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB60ULL)
#define USB_OTG__USB0__DOEPCTL3__NUM  0x1

#define USB_OTG__USB0__DOEPCTL3__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL3__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL3__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL3__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL3__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL3__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL3__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL3__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL3__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL3__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL3__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL3__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL3__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL3__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL3__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL3__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL3__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL3__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL3__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL3__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL3__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL3__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL3__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL3__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL3__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL3__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL3__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL3__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL3__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL3__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL3__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT3__ACC_T;

#define USB_OTG__USB0__DOEPINT3__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB68ULL)
#define USB_OTG__USB0__DOEPINT3__NUM  0x1

#define USB_OTG__USB0__DOEPINT3__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT3__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT3__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT3__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT3__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT3__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT3__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT3__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT3__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT3__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT3__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT3__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT3__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT3__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT3__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT3__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT3__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT3__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT3__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT3__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT3__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT3__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT3__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT3__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT3__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT3__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT3__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT3__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT3__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT3__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT3__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT3__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT3__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT3__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT3__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ3
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ3__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ3__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB70ULL)
#define USB_OTG__USB0__DOEPTSIZ3__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ3__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ3__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ3__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ3__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ3__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ3__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ3__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ3__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ3__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ3__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA3
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA3__ACC_T;

#define USB_OTG__USB0__DOEPDMA3__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB74ULL)
#define USB_OTG__USB0__DOEPDMA3__NUM  0x1

#define USB_OTG__USB0__DOEPDMA3__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA3__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA3__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB3
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB3__ACC_T;

#define USB_OTG__USB0__DOEPDMAB3__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB7CULL)
#define USB_OTG__USB0__DOEPDMAB3__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB3__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB3__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB3__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL4
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL4__ACC_T;

#define USB_OTG__USB0__DOEPCTL4__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB80ULL)
#define USB_OTG__USB0__DOEPCTL4__NUM  0x1

#define USB_OTG__USB0__DOEPCTL4__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL4__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL4__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL4__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL4__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL4__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL4__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL4__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL4__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL4__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL4__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL4__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL4__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL4__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL4__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL4__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL4__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL4__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL4__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL4__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL4__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL4__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL4__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL4__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL4__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL4__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL4__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL4__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL4__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL4__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL4__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT4__ACC_T;

#define USB_OTG__USB0__DOEPINT4__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB88ULL)
#define USB_OTG__USB0__DOEPINT4__NUM  0x1

#define USB_OTG__USB0__DOEPINT4__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT4__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT4__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT4__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT4__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT4__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT4__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT4__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT4__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT4__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT4__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT4__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT4__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT4__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT4__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT4__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT4__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT4__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT4__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT4__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT4__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT4__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT4__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT4__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT4__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT4__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT4__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT4__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT4__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT4__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT4__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT4__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT4__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT4__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT4__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT4__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ4
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ4__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ4__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB90ULL)
#define USB_OTG__USB0__DOEPTSIZ4__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ4__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ4__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ4__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ4__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ4__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ4__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ4__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ4__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ4__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ4__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA4
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA4__ACC_T;

#define USB_OTG__USB0__DOEPDMA4__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB94ULL)
#define USB_OTG__USB0__DOEPDMA4__NUM  0x1

#define USB_OTG__USB0__DOEPDMA4__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA4__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA4__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB4
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB4__ACC_T;

#define USB_OTG__USB0__DOEPDMAB4__ADDR (USB_OTG__USB0__BASE_ADDR + 0xB9CULL)
#define USB_OTG__USB0__DOEPDMAB4__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB4__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB4__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB4__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL5
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL5__ACC_T;

#define USB_OTG__USB0__DOEPCTL5__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBA0ULL)
#define USB_OTG__USB0__DOEPCTL5__NUM  0x1

#define USB_OTG__USB0__DOEPCTL5__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL5__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL5__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL5__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL5__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL5__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL5__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL5__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL5__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL5__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL5__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL5__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL5__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL5__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL5__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL5__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL5__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL5__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL5__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL5__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL5__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL5__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL5__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL5__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL5__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL5__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL5__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL5__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL5__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL5__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL5__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT5__ACC_T;

#define USB_OTG__USB0__DOEPINT5__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBA8ULL)
#define USB_OTG__USB0__DOEPINT5__NUM  0x1

#define USB_OTG__USB0__DOEPINT5__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT5__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT5__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT5__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT5__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT5__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT5__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT5__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT5__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT5__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT5__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT5__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT5__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT5__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT5__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT5__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT5__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT5__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT5__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT5__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT5__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT5__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT5__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT5__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT5__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT5__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT5__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT5__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT5__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT5__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT5__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT5__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT5__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT5__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT5__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT5__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ5
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ5__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ5__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBB0ULL)
#define USB_OTG__USB0__DOEPTSIZ5__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ5__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ5__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ5__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ5__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ5__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ5__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ5__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ5__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ5__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ5__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA5
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA5__ACC_T;

#define USB_OTG__USB0__DOEPDMA5__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBB4ULL)
#define USB_OTG__USB0__DOEPDMA5__NUM  0x1

#define USB_OTG__USB0__DOEPDMA5__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA5__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA5__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB5
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB5__ACC_T;

#define USB_OTG__USB0__DOEPDMAB5__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBBCULL)
#define USB_OTG__USB0__DOEPDMAB5__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB5__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB5__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB5__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL6
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL6__ACC_T;

#define USB_OTG__USB0__DOEPCTL6__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBC0ULL)
#define USB_OTG__USB0__DOEPCTL6__NUM  0x1

#define USB_OTG__USB0__DOEPCTL6__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL6__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL6__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL6__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL6__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL6__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL6__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL6__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL6__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL6__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL6__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL6__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL6__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL6__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL6__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL6__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL6__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL6__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL6__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL6__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL6__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL6__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL6__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL6__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL6__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL6__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL6__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL6__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL6__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL6__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL6__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT6__ACC_T;

#define USB_OTG__USB0__DOEPINT6__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBC8ULL)
#define USB_OTG__USB0__DOEPINT6__NUM  0x1

#define USB_OTG__USB0__DOEPINT6__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT6__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT6__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT6__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT6__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT6__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT6__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT6__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT6__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT6__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT6__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT6__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT6__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT6__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT6__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT6__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT6__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT6__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT6__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT6__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT6__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT6__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT6__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT6__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT6__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT6__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT6__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT6__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT6__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT6__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT6__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT6__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT6__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT6__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT6__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT6__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ6
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ6__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ6__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBD0ULL)
#define USB_OTG__USB0__DOEPTSIZ6__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ6__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ6__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ6__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ6__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ6__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ6__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ6__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ6__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ6__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ6__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA6
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA6__ACC_T;

#define USB_OTG__USB0__DOEPDMA6__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBD4ULL)
#define USB_OTG__USB0__DOEPDMA6__NUM  0x1

#define USB_OTG__USB0__DOEPDMA6__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA6__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA6__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB6
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB6__ACC_T;

#define USB_OTG__USB0__DOEPDMAB6__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBDCULL)
#define USB_OTG__USB0__DOEPDMAB6__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB6__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB6__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB6__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL7
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL7__ACC_T;

#define USB_OTG__USB0__DOEPCTL7__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBE0ULL)
#define USB_OTG__USB0__DOEPCTL7__NUM  0x1

#define USB_OTG__USB0__DOEPCTL7__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL7__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL7__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL7__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL7__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL7__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL7__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL7__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL7__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL7__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL7__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL7__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL7__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL7__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL7__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL7__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL7__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL7__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL7__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL7__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL7__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL7__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL7__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL7__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL7__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL7__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL7__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL7__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL7__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL7__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL7__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT7__ACC_T;

#define USB_OTG__USB0__DOEPINT7__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBE8ULL)
#define USB_OTG__USB0__DOEPINT7__NUM  0x1

#define USB_OTG__USB0__DOEPINT7__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT7__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT7__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT7__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT7__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT7__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT7__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT7__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT7__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT7__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT7__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT7__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT7__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT7__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT7__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT7__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT7__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT7__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT7__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT7__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT7__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT7__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT7__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT7__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT7__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT7__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT7__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT7__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT7__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT7__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT7__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT7__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT7__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT7__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT7__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT7__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ7
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ7__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ7__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBF0ULL)
#define USB_OTG__USB0__DOEPTSIZ7__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ7__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ7__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ7__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ7__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ7__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ7__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ7__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ7__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ7__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ7__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA7
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA7__ACC_T;

#define USB_OTG__USB0__DOEPDMA7__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBF4ULL)
#define USB_OTG__USB0__DOEPDMA7__NUM  0x1

#define USB_OTG__USB0__DOEPDMA7__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA7__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA7__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB7
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB7__ACC_T;

#define USB_OTG__USB0__DOEPDMAB7__ADDR (USB_OTG__USB0__BASE_ADDR + 0xBFCULL)
#define USB_OTG__USB0__DOEPDMAB7__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB7__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB7__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB7__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL8
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL8__ACC_T;

#define USB_OTG__USB0__DOEPCTL8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC00ULL)
#define USB_OTG__USB0__DOEPCTL8__NUM  0x1

#define USB_OTG__USB0__DOEPCTL8__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL8__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL8__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL8__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL8__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL8__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL8__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL8__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL8__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL8__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL8__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL8__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL8__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL8__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL8__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL8__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL8__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL8__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL8__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL8__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL8__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL8__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL8__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL8__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL8__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL8__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL8__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL8__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL8__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL8__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL8__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT8__ACC_T;

#define USB_OTG__USB0__DOEPINT8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC08ULL)
#define USB_OTG__USB0__DOEPINT8__NUM  0x1

#define USB_OTG__USB0__DOEPINT8__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT8__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT8__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT8__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT8__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT8__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT8__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT8__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT8__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT8__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT8__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT8__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT8__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT8__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT8__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT8__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT8__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT8__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT8__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT8__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT8__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT8__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT8__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT8__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT8__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT8__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT8__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT8__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT8__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT8__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT8__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT8__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT8__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT8__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT8__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT8__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ8
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ8__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC10ULL)
#define USB_OTG__USB0__DOEPTSIZ8__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ8__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ8__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ8__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ8__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ8__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ8__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ8__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ8__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ8__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ8__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA8
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA8__ACC_T;

#define USB_OTG__USB0__DOEPDMA8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC14ULL)
#define USB_OTG__USB0__DOEPDMA8__NUM  0x1

#define USB_OTG__USB0__DOEPDMA8__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA8__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA8__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB8
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB8__ACC_T;

#define USB_OTG__USB0__DOEPDMAB8__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC1CULL)
#define USB_OTG__USB0__DOEPDMAB8__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB8__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB8__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB8__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL9
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL9__ACC_T;

#define USB_OTG__USB0__DOEPCTL9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC20ULL)
#define USB_OTG__USB0__DOEPCTL9__NUM  0x1

#define USB_OTG__USB0__DOEPCTL9__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL9__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL9__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL9__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL9__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL9__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL9__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL9__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL9__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL9__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL9__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL9__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL9__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL9__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL9__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL9__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL9__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL9__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL9__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL9__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL9__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL9__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL9__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL9__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL9__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL9__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL9__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL9__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL9__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL9__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL9__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT9__ACC_T;

#define USB_OTG__USB0__DOEPINT9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC28ULL)
#define USB_OTG__USB0__DOEPINT9__NUM  0x1

#define USB_OTG__USB0__DOEPINT9__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT9__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT9__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT9__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT9__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT9__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT9__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT9__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT9__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT9__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT9__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT9__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT9__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT9__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT9__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT9__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT9__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT9__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT9__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT9__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT9__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT9__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT9__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT9__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT9__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT9__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT9__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT9__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT9__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT9__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT9__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT9__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT9__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT9__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT9__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT9__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ9
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ9__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC30ULL)
#define USB_OTG__USB0__DOEPTSIZ9__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ9__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ9__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ9__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ9__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ9__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ9__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ9__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ9__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ9__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ9__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA9
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA9__ACC_T;

#define USB_OTG__USB0__DOEPDMA9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC34ULL)
#define USB_OTG__USB0__DOEPDMA9__NUM  0x1

#define USB_OTG__USB0__DOEPDMA9__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA9__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA9__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB9
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB9__ACC_T;

#define USB_OTG__USB0__DOEPDMAB9__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC3CULL)
#define USB_OTG__USB0__DOEPDMAB9__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB9__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB9__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB9__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL10
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL10__ACC_T;

#define USB_OTG__USB0__DOEPCTL10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC40ULL)
#define USB_OTG__USB0__DOEPCTL10__NUM  0x1

#define USB_OTG__USB0__DOEPCTL10__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL10__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL10__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL10__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL10__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL10__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL10__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL10__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL10__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL10__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL10__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL10__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL10__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL10__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL10__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL10__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL10__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL10__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL10__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL10__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL10__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL10__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL10__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL10__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL10__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL10__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL10__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL10__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL10__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL10__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL10__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT10__ACC_T;

#define USB_OTG__USB0__DOEPINT10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC48ULL)
#define USB_OTG__USB0__DOEPINT10__NUM  0x1

#define USB_OTG__USB0__DOEPINT10__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT10__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT10__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT10__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT10__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT10__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT10__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT10__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT10__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT10__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT10__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT10__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT10__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT10__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT10__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT10__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT10__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT10__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT10__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT10__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT10__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT10__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT10__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT10__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT10__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT10__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT10__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT10__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT10__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT10__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT10__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT10__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT10__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT10__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT10__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT10__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ10
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ10__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC50ULL)
#define USB_OTG__USB0__DOEPTSIZ10__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ10__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ10__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ10__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ10__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ10__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ10__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ10__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ10__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ10__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ10__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA10
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA10__ACC_T;

#define USB_OTG__USB0__DOEPDMA10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC54ULL)
#define USB_OTG__USB0__DOEPDMA10__NUM  0x1

#define USB_OTG__USB0__DOEPDMA10__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA10__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA10__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB10
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB10__ACC_T;

#define USB_OTG__USB0__DOEPDMAB10__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC5CULL)
#define USB_OTG__USB0__DOEPDMAB10__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB10__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB10__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB10__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL11
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mps : 2;
        unsigned reserved_14_2 : 13;
        unsigned usbactep : 1;
        unsigned reserved_16 : 1;
        unsigned naksts : 1;
        unsigned eptype : 2;
        unsigned snp : 1;
        unsigned stall : 1;
        unsigned reserved_25_22 : 4;
        unsigned cnak : 1;
        unsigned snak : 1;
        unsigned reserved_29_28 : 2;
        unsigned epdis : 1;
        unsigned epena : 1;
    };
    unsigned reg;
} USB_OTG__DOEPCTL11__ACC_T;

#define USB_OTG__USB0__DOEPCTL11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC60ULL)
#define USB_OTG__USB0__DOEPCTL11__NUM  0x1

#define USB_OTG__USB0__DOEPCTL11__MPS__SHIFT    0
#define USB_OTG__USB0__DOEPCTL11__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB0__DOEPCTL11__USBACTEP__SHIFT    15
#define USB_OTG__USB0__DOEPCTL11__RESERVED_16__SHIFT    16
#define USB_OTG__USB0__DOEPCTL11__NAKSTS__SHIFT    17
#define USB_OTG__USB0__DOEPCTL11__EPTYPE__SHIFT    18
#define USB_OTG__USB0__DOEPCTL11__SNP__SHIFT    20
#define USB_OTG__USB0__DOEPCTL11__STALL__SHIFT    21
#define USB_OTG__USB0__DOEPCTL11__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB0__DOEPCTL11__CNAK__SHIFT    26
#define USB_OTG__USB0__DOEPCTL11__SNAK__SHIFT    27
#define USB_OTG__USB0__DOEPCTL11__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB0__DOEPCTL11__EPDIS__SHIFT    30
#define USB_OTG__USB0__DOEPCTL11__EPENA__SHIFT    31

#define USB_OTG__USB0__DOEPCTL11__MPS__MASK    0x00000003
#define USB_OTG__USB0__DOEPCTL11__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB0__DOEPCTL11__USBACTEP__MASK    0x00008000
#define USB_OTG__USB0__DOEPCTL11__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB0__DOEPCTL11__NAKSTS__MASK    0x00020000
#define USB_OTG__USB0__DOEPCTL11__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB0__DOEPCTL11__SNP__MASK    0x00100000
#define USB_OTG__USB0__DOEPCTL11__STALL__MASK    0x00200000
#define USB_OTG__USB0__DOEPCTL11__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB0__DOEPCTL11__CNAK__MASK    0x04000000
#define USB_OTG__USB0__DOEPCTL11__SNAK__MASK    0x08000000
#define USB_OTG__USB0__DOEPCTL11__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB0__DOEPCTL11__EPDIS__MASK    0x40000000
#define USB_OTG__USB0__DOEPCTL11__EPENA__MASK    0x80000000

#define USB_OTG__USB0__DOEPCTL11__MPS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB0__DOEPCTL11__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__SNP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__STALL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__CNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__SNAK__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPCTL11__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfercompl : 1;
        unsigned epdisbld : 1;
        unsigned ahberr : 1;
        unsigned setup : 1;
        unsigned outtknepdis : 1;
        unsigned stsphsercvd : 1;
        unsigned back2backsetup : 1;
        unsigned reserved_7 : 1;
        unsigned outpkterr : 1;
        unsigned bnaintr : 1;
        unsigned reserved_10 : 1;
        unsigned pktdrpsts : 1;
        unsigned bbleerr : 1;
        unsigned nakintrpt : 1;
        unsigned nyetintrpt : 1;
        unsigned stuppktrcvd : 1;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} USB_OTG__DOEPINT11__ACC_T;

#define USB_OTG__USB0__DOEPINT11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC68ULL)
#define USB_OTG__USB0__DOEPINT11__NUM  0x1

#define USB_OTG__USB0__DOEPINT11__XFERCOMPL__SHIFT    0
#define USB_OTG__USB0__DOEPINT11__EPDISBLD__SHIFT    1
#define USB_OTG__USB0__DOEPINT11__AHBERR__SHIFT    2
#define USB_OTG__USB0__DOEPINT11__SETUP__SHIFT    3
#define USB_OTG__USB0__DOEPINT11__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB0__DOEPINT11__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB0__DOEPINT11__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB0__DOEPINT11__RESERVED_7__SHIFT    7
#define USB_OTG__USB0__DOEPINT11__OUTPKTERR__SHIFT    8
#define USB_OTG__USB0__DOEPINT11__BNAINTR__SHIFT    9
#define USB_OTG__USB0__DOEPINT11__RESERVED_10__SHIFT    10
#define USB_OTG__USB0__DOEPINT11__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB0__DOEPINT11__BBLEERR__SHIFT    12
#define USB_OTG__USB0__DOEPINT11__NAKINTRPT__SHIFT    13
#define USB_OTG__USB0__DOEPINT11__NYETINTRPT__SHIFT    14
#define USB_OTG__USB0__DOEPINT11__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB0__DOEPINT11__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB0__DOEPINT11__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB0__DOEPINT11__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB0__DOEPINT11__AHBERR__MASK    0x00000004
#define USB_OTG__USB0__DOEPINT11__SETUP__MASK    0x00000008
#define USB_OTG__USB0__DOEPINT11__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB0__DOEPINT11__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB0__DOEPINT11__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB0__DOEPINT11__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB0__DOEPINT11__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB0__DOEPINT11__BNAINTR__MASK    0x00000200
#define USB_OTG__USB0__DOEPINT11__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB0__DOEPINT11__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB0__DOEPINT11__BBLEERR__MASK    0x00001000
#define USB_OTG__USB0__DOEPINT11__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB0__DOEPINT11__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB0__DOEPINT11__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB0__DOEPINT11__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB0__DOEPINT11__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__SETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPINT11__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ11
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned xfersize : 7;
        unsigned reserved_18_7 : 12;
        unsigned pktcnt : 1;
        unsigned reserved_28_20 : 9;
        unsigned supcnt : 2;
        unsigned reserved_31 : 1;
    };
    unsigned reg;
} USB_OTG__DOEPTSIZ11__ACC_T;

#define USB_OTG__USB0__DOEPTSIZ11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC70ULL)
#define USB_OTG__USB0__DOEPTSIZ11__NUM  0x1

#define USB_OTG__USB0__DOEPTSIZ11__XFERSIZE__SHIFT    0
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB0__DOEPTSIZ11__PKTCNT__SHIFT    19
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB0__DOEPTSIZ11__SUPCNT__SHIFT    29
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_31__SHIFT    31

#define USB_OTG__USB0__DOEPTSIZ11__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB0__DOEPTSIZ11__PKTCNT__MASK    0x00080000
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB0__DOEPTSIZ11__SUPCNT__MASK    0x60000000
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB0__DOEPTSIZ11__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ11__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ11__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB0__DOEPTSIZ11__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA11
// DMAAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmaaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMA11__ACC_T;

#define USB_OTG__USB0__DOEPDMA11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC74ULL)
#define USB_OTG__USB0__DOEPDMA11__NUM  0x1

#define USB_OTG__USB0__DOEPDMA11__DMAADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMA11__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMA11__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB11
// DMABufferAddr
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dmabufferaddr : 32;
    };
    unsigned reg;
} USB_OTG__DOEPDMAB11__ACC_T;

#define USB_OTG__USB0__DOEPDMAB11__ADDR (USB_OTG__USB0__BASE_ADDR + 0xC7CULL)
#define USB_OTG__USB0__DOEPDMAB11__NUM  0x1

#define USB_OTG__USB0__DOEPDMAB11__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB0__DOEPDMAB11__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB0__DOEPDMAB11__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PCGCCTL
// Reserved Field
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned stoppclk : 1;
        unsigned reserved_2_1 : 2;
        unsigned rstpdwnmodule : 1;
        unsigned reserved_5_4 : 2;
        unsigned physleep : 1;
        unsigned l1suspended : 1;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} USB_OTG__PCGCCTL__ACC_T;

#define USB_OTG__USB0__PCGCCTL__ADDR (USB_OTG__USB0__BASE_ADDR + 0xE00ULL)
#define USB_OTG__USB0__PCGCCTL__NUM  0x1

#define USB_OTG__USB0__PCGCCTL__STOPPCLK__SHIFT    0
#define USB_OTG__USB0__PCGCCTL__RESERVED_2_1__SHIFT    1
#define USB_OTG__USB0__PCGCCTL__RSTPDWNMODULE__SHIFT    3
#define USB_OTG__USB0__PCGCCTL__RESERVED_5_4__SHIFT    4
#define USB_OTG__USB0__PCGCCTL__PHYSLEEP__SHIFT    6
#define USB_OTG__USB0__PCGCCTL__L1SUSPENDED__SHIFT    7
#define USB_OTG__USB0__PCGCCTL__RESERVED_31_8__SHIFT    8

#define USB_OTG__USB0__PCGCCTL__STOPPCLK__MASK    0x00000001
#define USB_OTG__USB0__PCGCCTL__RESERVED_2_1__MASK    0x00000006
#define USB_OTG__USB0__PCGCCTL__RSTPDWNMODULE__MASK    0x00000008
#define USB_OTG__USB0__PCGCCTL__RESERVED_5_4__MASK    0x00000030
#define USB_OTG__USB0__PCGCCTL__PHYSLEEP__MASK    0x00000040
#define USB_OTG__USB0__PCGCCTL__L1SUSPENDED__MASK    0x00000080
#define USB_OTG__USB0__PCGCCTL__RESERVED_31_8__MASK    0xffffff00

#define USB_OTG__USB0__PCGCCTL__STOPPCLK__POR_VALUE    0x0
#define USB_OTG__USB0__PCGCCTL__RESERVED_2_1__POR_VALUE    0x0
#define USB_OTG__USB0__PCGCCTL__RSTPDWNMODULE__POR_VALUE    0x0
#define USB_OTG__USB0__PCGCCTL__RESERVED_5_4__POR_VALUE    0x0
#define USB_OTG__USB0__PCGCCTL__PHYSLEEP__POR_VALUE    0x0
#define USB_OTG__USB0__PCGCCTL__L1SUSPENDED__POR_VALUE    0x0
#define USB_OTG__USB0__PCGCCTL__RESERVED_31_8__POR_VALUE    0x0



#define USB_OTG__USB1__BASE_ADDR 0xF81c0000ULL

///////////////////////////////////////////////////////
// Register: GOTGCTL
// UTMI IF correction for eUSB2 PHY during Test mode
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GOTGCTL__ADDR (USB_OTG__USB1__BASE_ADDR + 0x0ULL)
#define USB_OTG__USB1__GOTGCTL__NUM  0x1

#define USB_OTG__USB1__GOTGCTL__RESERVED_1_0__SHIFT    0
#define USB_OTG__USB1__GOTGCTL__VBVALIDOVEN__SHIFT    2
#define USB_OTG__USB1__GOTGCTL__VBVALIDOVVAL__SHIFT    3
#define USB_OTG__USB1__GOTGCTL__AVALIDOVEN__SHIFT    4
#define USB_OTG__USB1__GOTGCTL__AVALIDOVVAL__SHIFT    5
#define USB_OTG__USB1__GOTGCTL__BVALIDOVEN__SHIFT    6
#define USB_OTG__USB1__GOTGCTL__BVALIDOVVAL__SHIFT    7
#define USB_OTG__USB1__GOTGCTL__RESERVED_15_8__SHIFT    8
#define USB_OTG__USB1__GOTGCTL__CONIDSTS__SHIFT    16
#define USB_OTG__USB1__GOTGCTL__DBNCTIME__SHIFT    17
#define USB_OTG__USB1__GOTGCTL__ASESVLD__SHIFT    18
#define USB_OTG__USB1__GOTGCTL__BSESVLD__SHIFT    19
#define USB_OTG__USB1__GOTGCTL__OTGVER__SHIFT    20
#define USB_OTG__USB1__GOTGCTL__CURMOD__SHIFT    21
#define USB_OTG__USB1__GOTGCTL__RESERVED_30_22__SHIFT    22
#define USB_OTG__USB1__GOTGCTL__TESTMODE_CORR_EUSB2__SHIFT    31

#define USB_OTG__USB1__GOTGCTL__RESERVED_1_0__MASK    0x00000003
#define USB_OTG__USB1__GOTGCTL__VBVALIDOVEN__MASK    0x00000004
#define USB_OTG__USB1__GOTGCTL__VBVALIDOVVAL__MASK    0x00000008
#define USB_OTG__USB1__GOTGCTL__AVALIDOVEN__MASK    0x00000010
#define USB_OTG__USB1__GOTGCTL__AVALIDOVVAL__MASK    0x00000020
#define USB_OTG__USB1__GOTGCTL__BVALIDOVEN__MASK    0x00000040
#define USB_OTG__USB1__GOTGCTL__BVALIDOVVAL__MASK    0x00000080
#define USB_OTG__USB1__GOTGCTL__RESERVED_15_8__MASK    0x0000ff00
#define USB_OTG__USB1__GOTGCTL__CONIDSTS__MASK    0x00010000
#define USB_OTG__USB1__GOTGCTL__DBNCTIME__MASK    0x00020000
#define USB_OTG__USB1__GOTGCTL__ASESVLD__MASK    0x00040000
#define USB_OTG__USB1__GOTGCTL__BSESVLD__MASK    0x00080000
#define USB_OTG__USB1__GOTGCTL__OTGVER__MASK    0x00100000
#define USB_OTG__USB1__GOTGCTL__CURMOD__MASK    0x00200000
#define USB_OTG__USB1__GOTGCTL__RESERVED_30_22__MASK    0x7fc00000
#define USB_OTG__USB1__GOTGCTL__TESTMODE_CORR_EUSB2__MASK    0x80000000

#define USB_OTG__USB1__GOTGCTL__RESERVED_1_0__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__VBVALIDOVEN__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__VBVALIDOVVAL__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__AVALIDOVEN__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__AVALIDOVVAL__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__BVALIDOVEN__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__BVALIDOVVAL__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__RESERVED_15_8__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__CONIDSTS__POR_VALUE    0x1
#define USB_OTG__USB1__GOTGCTL__DBNCTIME__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__ASESVLD__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__BSESVLD__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__OTGVER__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__CURMOD__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__RESERVED_30_22__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGCTL__TESTMODE_CORR_EUSB2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GOTGINT
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GOTGINT__ADDR (USB_OTG__USB1__BASE_ADDR + 0x4ULL)
#define USB_OTG__USB1__GOTGINT__NUM  0x1

#define USB_OTG__USB1__GOTGINT__RESERVED_1_0__SHIFT    0
#define USB_OTG__USB1__GOTGINT__SESENDDET__SHIFT    1
#define USB_OTG__USB1__GOTGINT__RESERVED_7_3__SHIFT    3
#define USB_OTG__USB1__GOTGINT__SESREQSUCSTSCHNG__SHIFT    8
#define USB_OTG__USB1__GOTGINT__HSTNEGSUCSTSCHNG__SHIFT    9
#define USB_OTG__USB1__GOTGINT__RESERVED_16_10__SHIFT    10
#define USB_OTG__USB1__GOTGINT__HSTNEGDET__SHIFT    17
#define USB_OTG__USB1__GOTGINT__ADEVTOUTCHG__SHIFT    18
#define USB_OTG__USB1__GOTGINT__DBNCEDONE__SHIFT    19
#define USB_OTG__USB1__GOTGINT__RESERVED_31_20__SHIFT    20

#define USB_OTG__USB1__GOTGINT__RESERVED_1_0__MASK    0x00000001
#define USB_OTG__USB1__GOTGINT__SESENDDET__MASK    0x00000006
#define USB_OTG__USB1__GOTGINT__RESERVED_7_3__MASK    0x000000f8
#define USB_OTG__USB1__GOTGINT__SESREQSUCSTSCHNG__MASK    0x00000100
#define USB_OTG__USB1__GOTGINT__HSTNEGSUCSTSCHNG__MASK    0x00000200
#define USB_OTG__USB1__GOTGINT__RESERVED_16_10__MASK    0x0001fc00
#define USB_OTG__USB1__GOTGINT__HSTNEGDET__MASK    0x00020000
#define USB_OTG__USB1__GOTGINT__ADEVTOUTCHG__MASK    0x00040000
#define USB_OTG__USB1__GOTGINT__DBNCEDONE__MASK    0x00080000
#define USB_OTG__USB1__GOTGINT__RESERVED_31_20__MASK    0xfff00000

#define USB_OTG__USB1__GOTGINT__RESERVED_1_0__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__SESENDDET__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__RESERVED_7_3__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__SESREQSUCSTSCHNG__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__HSTNEGSUCSTSCHNG__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__RESERVED_16_10__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__HSTNEGDET__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__ADEVTOUTCHG__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__DBNCEDONE__POR_VALUE    0x0
#define USB_OTG__USB1__GOTGINT__RESERVED_31_20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GAHBCFG
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GAHBCFG__ADDR (USB_OTG__USB1__BASE_ADDR + 0x8ULL)
#define USB_OTG__USB1__GAHBCFG__NUM  0x1

#define USB_OTG__USB1__GAHBCFG__GLBLINTRMSK__SHIFT    0
#define USB_OTG__USB1__GAHBCFG__HBSTLEN__SHIFT    1
#define USB_OTG__USB1__GAHBCFG__DMAEN__SHIFT    5
#define USB_OTG__USB1__GAHBCFG__RESERVED_6__SHIFT    6
#define USB_OTG__USB1__GAHBCFG__NPTXFEMPLVL__SHIFT    7
#define USB_OTG__USB1__GAHBCFG__PTXFEMPLVL__SHIFT    8
#define USB_OTG__USB1__GAHBCFG__RESERVED_20_9__SHIFT    9
#define USB_OTG__USB1__GAHBCFG__REMMEMSUPP__SHIFT    21
#define USB_OTG__USB1__GAHBCFG__NOTIALLDMAWRIT__SHIFT    22
#define USB_OTG__USB1__GAHBCFG__AHBSINGLE__SHIFT    23
#define USB_OTG__USB1__GAHBCFG__INVDESCENDIANESS__SHIFT    24
#define USB_OTG__USB1__GAHBCFG__RESERVED_31_25__SHIFT    25

#define USB_OTG__USB1__GAHBCFG__GLBLINTRMSK__MASK    0x00000001
#define USB_OTG__USB1__GAHBCFG__HBSTLEN__MASK    0x0000001e
#define USB_OTG__USB1__GAHBCFG__DMAEN__MASK    0x00000020
#define USB_OTG__USB1__GAHBCFG__RESERVED_6__MASK    0x00000040
#define USB_OTG__USB1__GAHBCFG__NPTXFEMPLVL__MASK    0x00000080
#define USB_OTG__USB1__GAHBCFG__PTXFEMPLVL__MASK    0x00000100
#define USB_OTG__USB1__GAHBCFG__RESERVED_20_9__MASK    0x001ffe00
#define USB_OTG__USB1__GAHBCFG__REMMEMSUPP__MASK    0x00200000
#define USB_OTG__USB1__GAHBCFG__NOTIALLDMAWRIT__MASK    0x00400000
#define USB_OTG__USB1__GAHBCFG__AHBSINGLE__MASK    0x00800000
#define USB_OTG__USB1__GAHBCFG__INVDESCENDIANESS__MASK    0x01000000
#define USB_OTG__USB1__GAHBCFG__RESERVED_31_25__MASK    0xfe000000

#define USB_OTG__USB1__GAHBCFG__GLBLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__HBSTLEN__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__DMAEN__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__RESERVED_6__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__NPTXFEMPLVL__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__PTXFEMPLVL__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__RESERVED_20_9__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__REMMEMSUPP__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__NOTIALLDMAWRIT__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__AHBSINGLE__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__INVDESCENDIANESS__POR_VALUE    0x0
#define USB_OTG__USB1__GAHBCFG__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GUSBCFG
// Corrupt Tx packet
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GUSBCFG__ADDR (USB_OTG__USB1__BASE_ADDR + 0xCULL)
#define USB_OTG__USB1__GUSBCFG__NUM  0x1

#define USB_OTG__USB1__GUSBCFG__TOUTCAL__SHIFT    0
#define USB_OTG__USB1__GUSBCFG__PHYIF__SHIFT    3
#define USB_OTG__USB1__GUSBCFG__ULPI_UTMI_SEL__SHIFT    4
#define USB_OTG__USB1__GUSBCFG__FSINTF__SHIFT    5
#define USB_OTG__USB1__GUSBCFG__PHYSEL__SHIFT    6
#define USB_OTG__USB1__GUSBCFG__DDRSEL__SHIFT    7
#define USB_OTG__USB1__GUSBCFG__RESERVED_9_8__SHIFT    8
#define USB_OTG__USB1__GUSBCFG__USBTRDTIM__SHIFT    10
#define USB_OTG__USB1__GUSBCFG__RESERVED_17_14__SHIFT    14
#define USB_OTG__USB1__GUSBCFG__ULPIAUTORES__SHIFT    18
#define USB_OTG__USB1__GUSBCFG__ULPICLKSUSM__SHIFT    19
#define USB_OTG__USB1__GUSBCFG__ULPIEXTVBUSDRV__SHIFT    20
#define USB_OTG__USB1__GUSBCFG__ULPIEXTVBUSINDICATOR__SHIFT    21
#define USB_OTG__USB1__GUSBCFG__TERMSELDLPULSE__SHIFT    22
#define USB_OTG__USB1__GUSBCFG__COMPLEMENT__SHIFT    23
#define USB_OTG__USB1__GUSBCFG__INDICATOR__SHIFT    24
#define USB_OTG__USB1__GUSBCFG__ULPI__SHIFT    25
#define USB_OTG__USB1__GUSBCFG__IC_USBCAP__SHIFT    26
#define USB_OTG__USB1__GUSBCFG__RESERVED_27__SHIFT    27
#define USB_OTG__USB1__GUSBCFG__TXENDDELAY__SHIFT    28
#define USB_OTG__USB1__GUSBCFG__FORCEHSTMODE__SHIFT    29
#define USB_OTG__USB1__GUSBCFG__FORCEDEVMODE__SHIFT    30
#define USB_OTG__USB1__GUSBCFG__CORRUPTTXPKT__SHIFT    31

#define USB_OTG__USB1__GUSBCFG__TOUTCAL__MASK    0x00000007
#define USB_OTG__USB1__GUSBCFG__PHYIF__MASK    0x00000008
#define USB_OTG__USB1__GUSBCFG__ULPI_UTMI_SEL__MASK    0x00000010
#define USB_OTG__USB1__GUSBCFG__FSINTF__MASK    0x00000020
#define USB_OTG__USB1__GUSBCFG__PHYSEL__MASK    0x00000040
#define USB_OTG__USB1__GUSBCFG__DDRSEL__MASK    0x00000080
#define USB_OTG__USB1__GUSBCFG__RESERVED_9_8__MASK    0x00000300
#define USB_OTG__USB1__GUSBCFG__USBTRDTIM__MASK    0x00003c00
#define USB_OTG__USB1__GUSBCFG__RESERVED_17_14__MASK    0x0003c000
#define USB_OTG__USB1__GUSBCFG__ULPIAUTORES__MASK    0x00040000
#define USB_OTG__USB1__GUSBCFG__ULPICLKSUSM__MASK    0x00080000
#define USB_OTG__USB1__GUSBCFG__ULPIEXTVBUSDRV__MASK    0x00100000
#define USB_OTG__USB1__GUSBCFG__ULPIEXTVBUSINDICATOR__MASK    0x00200000
#define USB_OTG__USB1__GUSBCFG__TERMSELDLPULSE__MASK    0x00400000
#define USB_OTG__USB1__GUSBCFG__COMPLEMENT__MASK    0x00800000
#define USB_OTG__USB1__GUSBCFG__INDICATOR__MASK    0x01000000
#define USB_OTG__USB1__GUSBCFG__ULPI__MASK    0x02000000
#define USB_OTG__USB1__GUSBCFG__IC_USBCAP__MASK    0x04000000
#define USB_OTG__USB1__GUSBCFG__RESERVED_27__MASK    0x08000000
#define USB_OTG__USB1__GUSBCFG__TXENDDELAY__MASK    0x10000000
#define USB_OTG__USB1__GUSBCFG__FORCEHSTMODE__MASK    0x20000000
#define USB_OTG__USB1__GUSBCFG__FORCEDEVMODE__MASK    0x40000000
#define USB_OTG__USB1__GUSBCFG__CORRUPTTXPKT__MASK    0x80000000

#define USB_OTG__USB1__GUSBCFG__TOUTCAL__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__PHYIF__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__ULPI_UTMI_SEL__POR_VALUE    0x1
#define USB_OTG__USB1__GUSBCFG__FSINTF__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__PHYSEL__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__DDRSEL__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__RESERVED_9_8__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__USBTRDTIM__POR_VALUE    0x5
#define USB_OTG__USB1__GUSBCFG__RESERVED_17_14__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__ULPIAUTORES__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__ULPICLKSUSM__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__ULPIEXTVBUSDRV__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__ULPIEXTVBUSINDICATOR__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__TERMSELDLPULSE__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__COMPLEMENT__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__INDICATOR__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__ULPI__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__IC_USBCAP__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__RESERVED_27__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__TXENDDELAY__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__FORCEHSTMODE__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__FORCEDEVMODE__POR_VALUE    0x0
#define USB_OTG__USB1__GUSBCFG__CORRUPTTXPKT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRSTCTL
// AHB Master Idle
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GRSTCTL__ADDR (USB_OTG__USB1__BASE_ADDR + 0x10ULL)
#define USB_OTG__USB1__GRSTCTL__NUM  0x1

#define USB_OTG__USB1__GRSTCTL__CSFTRST__SHIFT    0
#define USB_OTG__USB1__GRSTCTL__PIUFSSFTRST__SHIFT    1
#define USB_OTG__USB1__GRSTCTL__FRMCNTRRST__SHIFT    2
#define USB_OTG__USB1__GRSTCTL__RESERVED_3__SHIFT    3
#define USB_OTG__USB1__GRSTCTL__RXFFLSH__SHIFT    4
#define USB_OTG__USB1__GRSTCTL__TXFFLSH__SHIFT    5
#define USB_OTG__USB1__GRSTCTL__TXFNUM__SHIFT    6
#define USB_OTG__USB1__GRSTCTL__RESERVED_29_11__SHIFT    11
#define USB_OTG__USB1__GRSTCTL__DMAREQ__SHIFT    30
#define USB_OTG__USB1__GRSTCTL__AHBIDLE__SHIFT    31

#define USB_OTG__USB1__GRSTCTL__CSFTRST__MASK    0x00000001
#define USB_OTG__USB1__GRSTCTL__PIUFSSFTRST__MASK    0x00000002
#define USB_OTG__USB1__GRSTCTL__FRMCNTRRST__MASK    0x00000004
#define USB_OTG__USB1__GRSTCTL__RESERVED_3__MASK    0x00000008
#define USB_OTG__USB1__GRSTCTL__RXFFLSH__MASK    0x00000010
#define USB_OTG__USB1__GRSTCTL__TXFFLSH__MASK    0x00000020
#define USB_OTG__USB1__GRSTCTL__TXFNUM__MASK    0x000007c0
#define USB_OTG__USB1__GRSTCTL__RESERVED_29_11__MASK    0x3ffff800
#define USB_OTG__USB1__GRSTCTL__DMAREQ__MASK    0x40000000
#define USB_OTG__USB1__GRSTCTL__AHBIDLE__MASK    0x80000000

#define USB_OTG__USB1__GRSTCTL__CSFTRST__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__PIUFSSFTRST__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__FRMCNTRRST__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__RESERVED_3__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__RXFFLSH__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__TXFFLSH__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__RESERVED_29_11__POR_VALUE    0x0
#define USB_OTG__USB1__GRSTCTL__DMAREQ__POR_VALUE    0x1
#define USB_OTG__USB1__GRSTCTL__AHBIDLE__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: GINTSTS
// Resume/Remote Wakeup Detected Interrupt
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GINTSTS__ADDR (USB_OTG__USB1__BASE_ADDR + 0x14ULL)
#define USB_OTG__USB1__GINTSTS__NUM  0x1

#define USB_OTG__USB1__GINTSTS__CURMOD__SHIFT    0
#define USB_OTG__USB1__GINTSTS__MODEMIS__SHIFT    1
#define USB_OTG__USB1__GINTSTS__OTGINT__SHIFT    2
#define USB_OTG__USB1__GINTSTS__SOF__SHIFT    3
#define USB_OTG__USB1__GINTSTS__RXFLVL__SHIFT    4
#define USB_OTG__USB1__GINTSTS__NPTXFEMP__SHIFT    5
#define USB_OTG__USB1__GINTSTS__GINNAKEFF__SHIFT    6
#define USB_OTG__USB1__GINTSTS__GOUTNAKEFF__SHIFT    7
#define USB_OTG__USB1__GINTSTS__RESERVED_9_8__SHIFT    8
#define USB_OTG__USB1__GINTSTS__ERLYSUSP__SHIFT    10
#define USB_OTG__USB1__GINTSTS__USBSUSP__SHIFT    11
#define USB_OTG__USB1__GINTSTS__USBRST__SHIFT    12
#define USB_OTG__USB1__GINTSTS__ENUMDONE__SHIFT    13
#define USB_OTG__USB1__GINTSTS__SOOUTDROP__SHIFT    14
#define USB_OTG__USB1__GINTSTS__EOPF__SHIFT    15
#define USB_OTG__USB1__GINTSTS__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__GINTSTS__EPMIS__SHIFT    17
#define USB_OTG__USB1__GINTSTS__IEPINT__SHIFT    18
#define USB_OTG__USB1__GINTSTS__OEPINT__SHIFT    19
#define USB_OTG__USB1__GINTSTS__INCOMPISOIN__SHIFT    20
#define USB_OTG__USB1__GINTSTS__INCOMPLP__SHIFT    21
#define USB_OTG__USB1__GINTSTS__FETSUSP__SHIFT    22
#define USB_OTG__USB1__GINTSTS__RESETDET__SHIFT    23
#define USB_OTG__USB1__GINTSTS__PRTINT__SHIFT    24
#define USB_OTG__USB1__GINTSTS__HCHINT__SHIFT    25
#define USB_OTG__USB1__GINTSTS__PTXFEMP__SHIFT    26
#define USB_OTG__USB1__GINTSTS__RESERVED_27__SHIFT    27
#define USB_OTG__USB1__GINTSTS__CONIDSTSCHNG__SHIFT    28
#define USB_OTG__USB1__GINTSTS__DISCONNINT__SHIFT    29
#define USB_OTG__USB1__GINTSTS__SESSREQINT__SHIFT    30
#define USB_OTG__USB1__GINTSTS__WKUPINT__SHIFT    31

#define USB_OTG__USB1__GINTSTS__CURMOD__MASK    0x00000001
#define USB_OTG__USB1__GINTSTS__MODEMIS__MASK    0x00000002
#define USB_OTG__USB1__GINTSTS__OTGINT__MASK    0x00000004
#define USB_OTG__USB1__GINTSTS__SOF__MASK    0x00000008
#define USB_OTG__USB1__GINTSTS__RXFLVL__MASK    0x00000010
#define USB_OTG__USB1__GINTSTS__NPTXFEMP__MASK    0x00000020
#define USB_OTG__USB1__GINTSTS__GINNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__GINTSTS__GOUTNAKEFF__MASK    0x00000080
#define USB_OTG__USB1__GINTSTS__RESERVED_9_8__MASK    0x00000300
#define USB_OTG__USB1__GINTSTS__ERLYSUSP__MASK    0x00000400
#define USB_OTG__USB1__GINTSTS__USBSUSP__MASK    0x00000800
#define USB_OTG__USB1__GINTSTS__USBRST__MASK    0x00001000
#define USB_OTG__USB1__GINTSTS__ENUMDONE__MASK    0x00002000
#define USB_OTG__USB1__GINTSTS__SOOUTDROP__MASK    0x00004000
#define USB_OTG__USB1__GINTSTS__EOPF__MASK    0x00008000
#define USB_OTG__USB1__GINTSTS__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__GINTSTS__EPMIS__MASK    0x00020000
#define USB_OTG__USB1__GINTSTS__IEPINT__MASK    0x00040000
#define USB_OTG__USB1__GINTSTS__OEPINT__MASK    0x00080000
#define USB_OTG__USB1__GINTSTS__INCOMPISOIN__MASK    0x00100000
#define USB_OTG__USB1__GINTSTS__INCOMPLP__MASK    0x00200000
#define USB_OTG__USB1__GINTSTS__FETSUSP__MASK    0x00400000
#define USB_OTG__USB1__GINTSTS__RESETDET__MASK    0x00800000
#define USB_OTG__USB1__GINTSTS__PRTINT__MASK    0x01000000
#define USB_OTG__USB1__GINTSTS__HCHINT__MASK    0x02000000
#define USB_OTG__USB1__GINTSTS__PTXFEMP__MASK    0x04000000
#define USB_OTG__USB1__GINTSTS__RESERVED_27__MASK    0x08000000
#define USB_OTG__USB1__GINTSTS__CONIDSTSCHNG__MASK    0x10000000
#define USB_OTG__USB1__GINTSTS__DISCONNINT__MASK    0x20000000
#define USB_OTG__USB1__GINTSTS__SESSREQINT__MASK    0x40000000
#define USB_OTG__USB1__GINTSTS__WKUPINT__MASK    0x80000000

#define USB_OTG__USB1__GINTSTS__CURMOD__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__MODEMIS__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__OTGINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__SOF__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__RXFLVL__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__NPTXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__GINTSTS__GINNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__GOUTNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__RESERVED_9_8__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__ERLYSUSP__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__USBSUSP__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__USBRST__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__ENUMDONE__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__SOOUTDROP__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__EOPF__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__EPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__IEPINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__OEPINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__INCOMPISOIN__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__INCOMPLP__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__FETSUSP__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__RESETDET__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__PRTINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__HCHINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__PTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__RESERVED_27__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__CONIDSTSCHNG__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__DISCONNINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__SESSREQINT__POR_VALUE    0x0
#define USB_OTG__USB1__GINTSTS__WKUPINT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GINTMSK
// Resume/Remote Wakeup Detected Interrupt Mask (WkUpIntMsk)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GINTMSK__ADDR (USB_OTG__USB1__BASE_ADDR + 0x18ULL)
#define USB_OTG__USB1__GINTMSK__NUM  0x1

#define USB_OTG__USB1__GINTMSK__RESERVED_0__SHIFT    0
#define USB_OTG__USB1__GINTMSK__MODEMISMSK__SHIFT    1
#define USB_OTG__USB1__GINTMSK__OTGINTMSK__SHIFT    2
#define USB_OTG__USB1__GINTMSK__SOFMSK__SHIFT    3
#define USB_OTG__USB1__GINTMSK__RXFLVLMSK__SHIFT    4
#define USB_OTG__USB1__GINTMSK__NPTXFEMPMSK__SHIFT    5
#define USB_OTG__USB1__GINTMSK__GINNAKEFFMSK__SHIFT    6
#define USB_OTG__USB1__GINTMSK__GOUTNAKEFFMSK__SHIFT    7
#define USB_OTG__USB1__GINTMSK__RESERVED_9_8__SHIFT    8
#define USB_OTG__USB1__GINTMSK__ERLYSUSPMSK__SHIFT    10
#define USB_OTG__USB1__GINTMSK__USBSUSPMSK__SHIFT    11
#define USB_OTG__USB1__GINTMSK__USBRSTMSK__SHIFT    12
#define USB_OTG__USB1__GINTMSK__ENUMDONEMSK__SHIFT    13
#define USB_OTG__USB1__GINTMSK__ISOOUTDROPMSK__SHIFT    14
#define USB_OTG__USB1__GINTMSK__EOPFMSK__SHIFT    15
#define USB_OTG__USB1__GINTMSK__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__GINTMSK__EPMISMSK__SHIFT    17
#define USB_OTG__USB1__GINTMSK__IEPINTMSK__SHIFT    18
#define USB_OTG__USB1__GINTMSK__OEPINTMSK__SHIFT    19
#define USB_OTG__USB1__GINTMSK__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__GINTMSK__INCOMPLPMSK__SHIFT    21
#define USB_OTG__USB1__GINTMSK__FETSUSPMSK__SHIFT    22
#define USB_OTG__USB1__GINTMSK__RESETDETMSK__SHIFT    23
#define USB_OTG__USB1__GINTMSK__PRTINTMSK__SHIFT    24
#define USB_OTG__USB1__GINTMSK__HCHINTMSK__SHIFT    25
#define USB_OTG__USB1__GINTMSK__PTXFEMPMSK__SHIFT    26
#define USB_OTG__USB1__GINTMSK__RESERVED_27__SHIFT    27
#define USB_OTG__USB1__GINTMSK__CONIDSTSCHNGMSK__SHIFT    28
#define USB_OTG__USB1__GINTMSK__DISCONNINTMSK__SHIFT    29
#define USB_OTG__USB1__GINTMSK__SESSREQINTMSK__SHIFT    30
#define USB_OTG__USB1__GINTMSK__WKUPINTMSK__SHIFT    31

#define USB_OTG__USB1__GINTMSK__RESERVED_0__MASK    0x00000001
#define USB_OTG__USB1__GINTMSK__MODEMISMSK__MASK    0x00000002
#define USB_OTG__USB1__GINTMSK__OTGINTMSK__MASK    0x00000004
#define USB_OTG__USB1__GINTMSK__SOFMSK__MASK    0x00000008
#define USB_OTG__USB1__GINTMSK__RXFLVLMSK__MASK    0x00000010
#define USB_OTG__USB1__GINTMSK__NPTXFEMPMSK__MASK    0x00000020
#define USB_OTG__USB1__GINTMSK__GINNAKEFFMSK__MASK    0x00000040
#define USB_OTG__USB1__GINTMSK__GOUTNAKEFFMSK__MASK    0x00000080
#define USB_OTG__USB1__GINTMSK__RESERVED_9_8__MASK    0x00000300
#define USB_OTG__USB1__GINTMSK__ERLYSUSPMSK__MASK    0x00000400
#define USB_OTG__USB1__GINTMSK__USBSUSPMSK__MASK    0x00000800
#define USB_OTG__USB1__GINTMSK__USBRSTMSK__MASK    0x00001000
#define USB_OTG__USB1__GINTMSK__ENUMDONEMSK__MASK    0x00002000
#define USB_OTG__USB1__GINTMSK__ISOOUTDROPMSK__MASK    0x00004000
#define USB_OTG__USB1__GINTMSK__EOPFMSK__MASK    0x00008000
#define USB_OTG__USB1__GINTMSK__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__GINTMSK__EPMISMSK__MASK    0x00020000
#define USB_OTG__USB1__GINTMSK__IEPINTMSK__MASK    0x00040000
#define USB_OTG__USB1__GINTMSK__OEPINTMSK__MASK    0x00080000
#define USB_OTG__USB1__GINTMSK__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__GINTMSK__INCOMPLPMSK__MASK    0x00200000
#define USB_OTG__USB1__GINTMSK__FETSUSPMSK__MASK    0x00400000
#define USB_OTG__USB1__GINTMSK__RESETDETMSK__MASK    0x00800000
#define USB_OTG__USB1__GINTMSK__PRTINTMSK__MASK    0x01000000
#define USB_OTG__USB1__GINTMSK__HCHINTMSK__MASK    0x02000000
#define USB_OTG__USB1__GINTMSK__PTXFEMPMSK__MASK    0x04000000
#define USB_OTG__USB1__GINTMSK__RESERVED_27__MASK    0x08000000
#define USB_OTG__USB1__GINTMSK__CONIDSTSCHNGMSK__MASK    0x10000000
#define USB_OTG__USB1__GINTMSK__DISCONNINTMSK__MASK    0x20000000
#define USB_OTG__USB1__GINTMSK__SESSREQINTMSK__MASK    0x40000000
#define USB_OTG__USB1__GINTMSK__WKUPINTMSK__MASK    0x80000000

#define USB_OTG__USB1__GINTMSK__RESERVED_0__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__MODEMISMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__OTGINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__SOFMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__RXFLVLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__NPTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__GINNAKEFFMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__GOUTNAKEFFMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__RESERVED_9_8__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__ERLYSUSPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__USBSUSPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__USBRSTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__ENUMDONEMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__ISOOUTDROPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__EOPFMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__EPMISMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__IEPINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__OEPINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__INCOMPLPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__FETSUSPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__RESETDETMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__PRTINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__HCHINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__PTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__RESERVED_27__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__CONIDSTSCHNGMSK__POR_VALUE    0x1
#define USB_OTG__USB1__GINTMSK__DISCONNINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__SESSREQINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__GINTMSK__WKUPINTMSK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRXSTSR
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GRXSTSR__ADDR (USB_OTG__USB1__BASE_ADDR + 0x1CULL)
#define USB_OTG__USB1__GRXSTSR__NUM  0x1

#define USB_OTG__USB1__GRXSTSR__CHNUM__SHIFT    0
#define USB_OTG__USB1__GRXSTSR__BCNT__SHIFT    4
#define USB_OTG__USB1__GRXSTSR__DPID__SHIFT    15
#define USB_OTG__USB1__GRXSTSR__PKTSTS__SHIFT    17
#define USB_OTG__USB1__GRXSTSR__FN__SHIFT    21
#define USB_OTG__USB1__GRXSTSR__RESERVED_31_25__SHIFT    25

#define USB_OTG__USB1__GRXSTSR__CHNUM__MASK    0x0000000f
#define USB_OTG__USB1__GRXSTSR__BCNT__MASK    0x00007ff0
#define USB_OTG__USB1__GRXSTSR__DPID__MASK    0x00018000
#define USB_OTG__USB1__GRXSTSR__PKTSTS__MASK    0x001e0000
#define USB_OTG__USB1__GRXSTSR__FN__MASK    0x01e00000
#define USB_OTG__USB1__GRXSTSR__RESERVED_31_25__MASK    0xfe000000

#define USB_OTG__USB1__GRXSTSR__CHNUM__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSR__BCNT__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSR__DPID__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSR__PKTSTS__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSR__FN__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSR__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRXSTSP
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GRXSTSP__ADDR (USB_OTG__USB1__BASE_ADDR + 0x20ULL)
#define USB_OTG__USB1__GRXSTSP__NUM  0x1

#define USB_OTG__USB1__GRXSTSP__CHNUM__SHIFT    0
#define USB_OTG__USB1__GRXSTSP__BCNT__SHIFT    4
#define USB_OTG__USB1__GRXSTSP__DPID__SHIFT    15
#define USB_OTG__USB1__GRXSTSP__PKTSTS__SHIFT    17
#define USB_OTG__USB1__GRXSTSP__FN__SHIFT    21
#define USB_OTG__USB1__GRXSTSP__RESERVED_31_25__SHIFT    25

#define USB_OTG__USB1__GRXSTSP__CHNUM__MASK    0x0000000f
#define USB_OTG__USB1__GRXSTSP__BCNT__MASK    0x00007ff0
#define USB_OTG__USB1__GRXSTSP__DPID__MASK    0x00018000
#define USB_OTG__USB1__GRXSTSP__PKTSTS__MASK    0x001e0000
#define USB_OTG__USB1__GRXSTSP__FN__MASK    0x01e00000
#define USB_OTG__USB1__GRXSTSP__RESERVED_31_25__MASK    0xfe000000

#define USB_OTG__USB1__GRXSTSP__CHNUM__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSP__BCNT__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSP__DPID__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSP__PKTSTS__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSP__FN__POR_VALUE    0x0
#define USB_OTG__USB1__GRXSTSP__RESERVED_31_25__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GRXFSIZ
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GRXFSIZ__ADDR (USB_OTG__USB1__BASE_ADDR + 0x24ULL)
#define USB_OTG__USB1__GRXFSIZ__NUM  0x1

#define USB_OTG__USB1__GRXFSIZ__RXFDEP__SHIFT    0
#define USB_OTG__USB1__GRXFSIZ__RESERVED_31_11__SHIFT    11

#define USB_OTG__USB1__GRXFSIZ__RXFDEP__MASK    0x000007ff
#define USB_OTG__USB1__GRXFSIZ__RESERVED_31_11__MASK    0xfffff800

#define USB_OTG__USB1__GRXFSIZ__RXFDEP__POR_VALUE    0x0
#define USB_OTG__USB1__GRXFSIZ__RESERVED_31_11__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GNPTXFSIZ
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GNPTXFSIZ__ADDR (USB_OTG__USB1__BASE_ADDR + 0x28ULL)
#define USB_OTG__USB1__GNPTXFSIZ__NUM  0x1

#define USB_OTG__USB1__GNPTXFSIZ__NPTXFSTADDR__SHIFT    0
#define USB_OTG__USB1__GNPTXFSIZ__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__GNPTXFSIZ__NPTXFDEP__SHIFT    16
#define USB_OTG__USB1__GNPTXFSIZ__RESERVED_31_27__SHIFT    27

#define USB_OTG__USB1__GNPTXFSIZ__NPTXFSTADDR__MASK    0x000007ff
#define USB_OTG__USB1__GNPTXFSIZ__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__GNPTXFSIZ__NPTXFDEP__MASK    0x07ff0000
#define USB_OTG__USB1__GNPTXFSIZ__RESERVED_31_27__MASK    0xf8000000

#define USB_OTG__USB1__GNPTXFSIZ__NPTXFSTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__GNPTXFSIZ__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__GNPTXFSIZ__NPTXFDEP__POR_VALUE    0x0
#define USB_OTG__USB1__GNPTXFSIZ__RESERVED_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GNPTXSTS
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GNPTXSTS__ADDR (USB_OTG__USB1__BASE_ADDR + 0x2CULL)
#define USB_OTG__USB1__GNPTXSTS__NUM  0x1

#define USB_OTG__USB1__GNPTXSTS__NPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__GNPTXSTS__NPTXQSPCAVAIL__SHIFT    16
#define USB_OTG__USB1__GNPTXSTS__NPTXQTOP__SHIFT    24
#define USB_OTG__USB1__GNPTXSTS__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__GNPTXSTS__NPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__GNPTXSTS__NPTXQSPCAVAIL__MASK    0x00ff0000
#define USB_OTG__USB1__GNPTXSTS__NPTXQTOP__MASK    0x7f000000
#define USB_OTG__USB1__GNPTXSTS__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__GNPTXSTS__NPTXFSPCAVAIL__POR_VALUE    0x0
#define USB_OTG__USB1__GNPTXSTS__NPTXQSPCAVAIL__POR_VALUE    0x0
#define USB_OTG__USB1__GNPTXSTS__NPTXQTOP__POR_VALUE    0x0
#define USB_OTG__USB1__GNPTXSTS__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GSNPSID
//  SynopsysID
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GSNPSID__ADDR (USB_OTG__USB1__BASE_ADDR + 0x40ULL)
#define USB_OTG__USB1__GSNPSID__NUM  0x1

#define USB_OTG__USB1__GSNPSID__SYNOPSYSID__SHIFT    0

#define USB_OTG__USB1__GSNPSID__SYNOPSYSID__MASK    0xffffffff

#define USB_OTG__USB1__GSNPSID__SYNOPSYSID__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG1
// This 32-bit field uses two bits per endpoint to determine the endpoint direction
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GHWCFG1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x44ULL)
#define USB_OTG__USB1__GHWCFG1__NUM  0x1

#define USB_OTG__USB1__GHWCFG1__EPDIR__SHIFT    0

#define USB_OTG__USB1__GHWCFG1__EPDIR__MASK    0xffffffff

#define USB_OTG__USB1__GHWCFG1__EPDIR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GHWCFG2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x48ULL)
#define USB_OTG__USB1__GHWCFG2__NUM  0x1

#define USB_OTG__USB1__GHWCFG2__OTGMODE__SHIFT    0
#define USB_OTG__USB1__GHWCFG2__OTGARCH__SHIFT    3
#define USB_OTG__USB1__GHWCFG2__SINGPNT__SHIFT    5
#define USB_OTG__USB1__GHWCFG2__HSPHYTYPE__SHIFT    6
#define USB_OTG__USB1__GHWCFG2__FSPHYTYPE__SHIFT    8
#define USB_OTG__USB1__GHWCFG2__NUMDEVEPS__SHIFT    10
#define USB_OTG__USB1__GHWCFG2__NUMHSTCHNL__SHIFT    14
#define USB_OTG__USB1__GHWCFG2__PERIOSUPPORT__SHIFT    18
#define USB_OTG__USB1__GHWCFG2__DYNFIFOSIZING__SHIFT    19
#define USB_OTG__USB1__GHWCFG2__MULTIPROCINTRPT__SHIFT    20
#define USB_OTG__USB1__GHWCFG2__RESERVED_21__SHIFT    21
#define USB_OTG__USB1__GHWCFG2__NPTXQDEPTH__SHIFT    22
#define USB_OTG__USB1__GHWCFG2__PTXQDEPTH__SHIFT    24
#define USB_OTG__USB1__GHWCFG2__TKNQDEPTH__SHIFT    26
#define USB_OTG__USB1__GHWCFG2__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__GHWCFG2__OTGMODE__MASK    0x00000007
#define USB_OTG__USB1__GHWCFG2__OTGARCH__MASK    0x00000018
#define USB_OTG__USB1__GHWCFG2__SINGPNT__MASK    0x00000020
#define USB_OTG__USB1__GHWCFG2__HSPHYTYPE__MASK    0x000000c0
#define USB_OTG__USB1__GHWCFG2__FSPHYTYPE__MASK    0x00000300
#define USB_OTG__USB1__GHWCFG2__NUMDEVEPS__MASK    0x00003c00
#define USB_OTG__USB1__GHWCFG2__NUMHSTCHNL__MASK    0x0003c000
#define USB_OTG__USB1__GHWCFG2__PERIOSUPPORT__MASK    0x00040000
#define USB_OTG__USB1__GHWCFG2__DYNFIFOSIZING__MASK    0x00080000
#define USB_OTG__USB1__GHWCFG2__MULTIPROCINTRPT__MASK    0x00100000
#define USB_OTG__USB1__GHWCFG2__RESERVED_21__MASK    0x00200000
#define USB_OTG__USB1__GHWCFG2__NPTXQDEPTH__MASK    0x00c00000
#define USB_OTG__USB1__GHWCFG2__PTXQDEPTH__MASK    0x03000000
#define USB_OTG__USB1__GHWCFG2__TKNQDEPTH__MASK    0x7c000000
#define USB_OTG__USB1__GHWCFG2__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__GHWCFG2__OTGMODE__POR_VALUE    0x2
#define USB_OTG__USB1__GHWCFG2__OTGARCH__POR_VALUE    0x2
#define USB_OTG__USB1__GHWCFG2__SINGPNT__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG2__HSPHYTYPE__POR_VALUE    0x2
#define USB_OTG__USB1__GHWCFG2__FSPHYTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG2__NUMDEVEPS__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG2__NUMHSTCHNL__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG2__PERIOSUPPORT__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG2__DYNFIFOSIZING__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG2__MULTIPROCINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG2__RESERVED_21__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG2__NPTXQDEPTH__POR_VALUE    0x2
#define USB_OTG__USB1__GHWCFG2__PTXQDEPTH__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG2__TKNQDEPTH__POR_VALUE    0x8
#define USB_OTG__USB1__GHWCFG2__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG3
//  
// DFIFO Depth
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GHWCFG3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x4CULL)
#define USB_OTG__USB1__GHWCFG3__NUM  0x1

#define USB_OTG__USB1__GHWCFG3__XFERSIZEWIDTH__SHIFT    0
#define USB_OTG__USB1__GHWCFG3__PKTSIZEWIDTH__SHIFT    4
#define USB_OTG__USB1__GHWCFG3__OTGEN__SHIFT    7
#define USB_OTG__USB1__GHWCFG3__I2CINTSEL__SHIFT    8
#define USB_OTG__USB1__GHWCFG3__VNDCTLSUPT__SHIFT    9
#define USB_OTG__USB1__GHWCFG3__OPTFEATURE__SHIFT    10
#define USB_OTG__USB1__GHWCFG3__RSTTYPE__SHIFT    11
#define USB_OTG__USB1__GHWCFG3__ADPSUPPORT__SHIFT    12
#define USB_OTG__USB1__GHWCFG3__HSICMODE__SHIFT    13
#define USB_OTG__USB1__GHWCFG3__BCSUPPORT__SHIFT    14
#define USB_OTG__USB1__GHWCFG3__LPMMODE__SHIFT    15
#define USB_OTG__USB1__GHWCFG3__DFIFODEPTH__SHIFT    16

#define USB_OTG__USB1__GHWCFG3__XFERSIZEWIDTH__MASK    0x0000000f
#define USB_OTG__USB1__GHWCFG3__PKTSIZEWIDTH__MASK    0x00000070
#define USB_OTG__USB1__GHWCFG3__OTGEN__MASK    0x00000080
#define USB_OTG__USB1__GHWCFG3__I2CINTSEL__MASK    0x00000100
#define USB_OTG__USB1__GHWCFG3__VNDCTLSUPT__MASK    0x00000200
#define USB_OTG__USB1__GHWCFG3__OPTFEATURE__MASK    0x00000400
#define USB_OTG__USB1__GHWCFG3__RSTTYPE__MASK    0x00000800
#define USB_OTG__USB1__GHWCFG3__ADPSUPPORT__MASK    0x00001000
#define USB_OTG__USB1__GHWCFG3__HSICMODE__MASK    0x00002000
#define USB_OTG__USB1__GHWCFG3__BCSUPPORT__MASK    0x00004000
#define USB_OTG__USB1__GHWCFG3__LPMMODE__MASK    0x00008000
#define USB_OTG__USB1__GHWCFG3__DFIFODEPTH__MASK    0xffff0000

#define USB_OTG__USB1__GHWCFG3__XFERSIZEWIDTH__POR_VALUE    0x5
#define USB_OTG__USB1__GHWCFG3__PKTSIZEWIDTH__POR_VALUE    0x6
#define USB_OTG__USB1__GHWCFG3__OTGEN__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG3__I2CINTSEL__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__VNDCTLSUPT__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__OPTFEATURE__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG3__RSTTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__ADPSUPPORT__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__HSICMODE__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__BCSUPPORT__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__LPMMODE__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG3__DFIFODEPTH__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GHWCFG4
// Scatter/Gather DMA configuration
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GHWCFG4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x50ULL)
#define USB_OTG__USB1__GHWCFG4__NUM  0x1

#define USB_OTG__USB1__GHWCFG4__NUMDEVPERIOEPS__SHIFT    0
#define USB_OTG__USB1__GHWCFG4__PARTIALPWRDN__SHIFT    4
#define USB_OTG__USB1__GHWCFG4__AHBFREQ__SHIFT    5
#define USB_OTG__USB1__GHWCFG4__HIBERNATION__SHIFT    6
#define USB_OTG__USB1__GHWCFG4__EXTENDEDHIBERNATIO__SHIFT    7
#define USB_OTG__USB1__GHWCFG4__RESERVED_8__SHIFT    8
#define USB_OTG__USB1__GHWCFG4__ENHANCEDLPMSUPT1__SHIFT    9
#define USB_OTG__USB1__GHWCFG4__SERVINTFLOW__SHIFT    10
#define USB_OTG__USB1__GHWCFG4__IPGISOCSUPT__SHIFT    11
#define USB_OTG__USB1__GHWCFG4__ACGSUPT__SHIFT    12
#define USB_OTG__USB1__GHWCFG4__ENHANCEDLPMSUPT__SHIFT    13
#define USB_OTG__USB1__GHWCFG4__PHYDATAWIDTH__SHIFT    14
#define USB_OTG__USB1__GHWCFG4__NUMCTLEPS__SHIFT    16
#define USB_OTG__USB1__GHWCFG4__IDDGFLTR__SHIFT    20
#define USB_OTG__USB1__GHWCFG4__VBUSVALIDFLTR__SHIFT    21
#define USB_OTG__USB1__GHWCFG4__AVALIDFLTR__SHIFT    22
#define USB_OTG__USB1__GHWCFG4__BVALIDFLTR__SHIFT    23
#define USB_OTG__USB1__GHWCFG4__SESSENDFLTR__SHIFT    24
#define USB_OTG__USB1__GHWCFG4__DEDFIFOMODE__SHIFT    25
#define USB_OTG__USB1__GHWCFG4__INEPS__SHIFT    26
#define USB_OTG__USB1__GHWCFG4__DESCDMAENABLED__SHIFT    30
#define USB_OTG__USB1__GHWCFG4__DESCDMA__SHIFT    31

#define USB_OTG__USB1__GHWCFG4__NUMDEVPERIOEPS__MASK    0x0000000f
#define USB_OTG__USB1__GHWCFG4__PARTIALPWRDN__MASK    0x00000010
#define USB_OTG__USB1__GHWCFG4__AHBFREQ__MASK    0x00000020
#define USB_OTG__USB1__GHWCFG4__HIBERNATION__MASK    0x00000040
#define USB_OTG__USB1__GHWCFG4__EXTENDEDHIBERNATIO__MASK    0x00000080
#define USB_OTG__USB1__GHWCFG4__RESERVED_8__MASK    0x00000100
#define USB_OTG__USB1__GHWCFG4__ENHANCEDLPMSUPT1__MASK    0x00000200
#define USB_OTG__USB1__GHWCFG4__SERVINTFLOW__MASK    0x00000400
#define USB_OTG__USB1__GHWCFG4__IPGISOCSUPT__MASK    0x00000800
#define USB_OTG__USB1__GHWCFG4__ACGSUPT__MASK    0x00001000
#define USB_OTG__USB1__GHWCFG4__ENHANCEDLPMSUPT__MASK    0x00002000
#define USB_OTG__USB1__GHWCFG4__PHYDATAWIDTH__MASK    0x0000c000
#define USB_OTG__USB1__GHWCFG4__NUMCTLEPS__MASK    0x000f0000
#define USB_OTG__USB1__GHWCFG4__IDDGFLTR__MASK    0x00100000
#define USB_OTG__USB1__GHWCFG4__VBUSVALIDFLTR__MASK    0x00200000
#define USB_OTG__USB1__GHWCFG4__AVALIDFLTR__MASK    0x00400000
#define USB_OTG__USB1__GHWCFG4__BVALIDFLTR__MASK    0x00800000
#define USB_OTG__USB1__GHWCFG4__SESSENDFLTR__MASK    0x01000000
#define USB_OTG__USB1__GHWCFG4__DEDFIFOMODE__MASK    0x02000000
#define USB_OTG__USB1__GHWCFG4__INEPS__MASK    0x3c000000
#define USB_OTG__USB1__GHWCFG4__DESCDMAENABLED__MASK    0x40000000
#define USB_OTG__USB1__GHWCFG4__DESCDMA__MASK    0x80000000

#define USB_OTG__USB1__GHWCFG4__NUMDEVPERIOEPS__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__PARTIALPWRDN__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__AHBFREQ__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG4__HIBERNATION__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__EXTENDEDHIBERNATIO__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__RESERVED_8__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__ENHANCEDLPMSUPT1__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG4__SERVINTFLOW__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__IPGISOCSUPT__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG4__ACGSUPT__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__ENHANCEDLPMSUPT__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG4__PHYDATAWIDTH__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__NUMCTLEPS__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__IDDGFLTR__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__VBUSVALIDFLTR__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__AVALIDFLTR__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__BVALIDFLTR__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__SESSENDFLTR__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__DEDFIFOMODE__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG4__INEPS__POR_VALUE    0x0
#define USB_OTG__USB1__GHWCFG4__DESCDMAENABLED__POR_VALUE    0x1
#define USB_OTG__USB1__GHWCFG4__DESCDMA__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: GDFIFOCFG
//  
// EPInfoBaseAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__GDFIFOCFG__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5CULL)
#define USB_OTG__USB1__GDFIFOCFG__NUM  0x1

#define USB_OTG__USB1__GDFIFOCFG__GDFIFOCFG__SHIFT    0
#define USB_OTG__USB1__GDFIFOCFG__EPINFOBASEADDR__SHIFT    16

#define USB_OTG__USB1__GDFIFOCFG__GDFIFOCFG__MASK    0x0000ffff
#define USB_OTG__USB1__GDFIFOCFG__EPINFOBASEADDR__MASK    0xffff0000

#define USB_OTG__USB1__GDFIFOCFG__GDFIFOCFG__POR_VALUE    0x3e8
#define USB_OTG__USB1__GDFIFOCFG__EPINFOBASEADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HPTXFSIZ
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HPTXFSIZ__ADDR (USB_OTG__USB1__BASE_ADDR + 0x100ULL)
#define USB_OTG__USB1__HPTXFSIZ__NUM  0x1

#define USB_OTG__USB1__HPTXFSIZ__PTXFSTADDR__SHIFT    0
#define USB_OTG__USB1__HPTXFSIZ__RESERVED_15_12__SHIFT    12
#define USB_OTG__USB1__HPTXFSIZ__PTXFSIZE__SHIFT    16
#define USB_OTG__USB1__HPTXFSIZ__RESERVED_31_27__SHIFT    27

#define USB_OTG__USB1__HPTXFSIZ__PTXFSTADDR__MASK    0x00000fff
#define USB_OTG__USB1__HPTXFSIZ__RESERVED_15_12__MASK    0x0000f000
#define USB_OTG__USB1__HPTXFSIZ__PTXFSIZE__MASK    0x07ff0000
#define USB_OTG__USB1__HPTXFSIZ__RESERVED_31_27__MASK    0xf8000000

#define USB_OTG__USB1__HPTXFSIZ__PTXFSTADDR__POR_VALUE    0x320
#define USB_OTG__USB1__HPTXFSIZ__RESERVED_15_12__POR_VALUE    0x0
#define USB_OTG__USB1__HPTXFSIZ__PTXFSIZE__POR_VALUE    0x190
#define USB_OTG__USB1__HPTXFSIZ__RESERVED_31_27__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x104ULL)
#define USB_OTG__USB1__DIEPTXF1__NUM  0x1

#define USB_OTG__USB1__DIEPTXF1__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF1__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF1__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF1__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF1__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF1__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF1__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF1__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF1__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF1__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF1__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF1__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x108ULL)
#define USB_OTG__USB1__DIEPTXF2__NUM  0x1

#define USB_OTG__USB1__DIEPTXF2__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF2__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF2__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF2__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF2__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF2__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF2__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF2__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF2__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF2__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF2__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF2__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x10CULL)
#define USB_OTG__USB1__DIEPTXF3__NUM  0x1

#define USB_OTG__USB1__DIEPTXF3__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF3__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF3__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF3__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF3__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF3__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF3__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF3__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF3__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF3__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF3__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF3__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x110ULL)
#define USB_OTG__USB1__DIEPTXF4__NUM  0x1

#define USB_OTG__USB1__DIEPTXF4__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF4__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF4__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF4__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF4__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF4__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF4__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF4__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF4__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF4__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF4__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF4__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x114ULL)
#define USB_OTG__USB1__DIEPTXF5__NUM  0x1

#define USB_OTG__USB1__DIEPTXF5__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF5__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF5__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF5__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF5__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF5__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF5__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF5__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF5__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF5__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF5__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF5__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x118ULL)
#define USB_OTG__USB1__DIEPTXF6__NUM  0x1

#define USB_OTG__USB1__DIEPTXF6__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF6__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF6__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF6__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF6__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF6__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF6__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF6__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF6__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF6__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF6__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF6__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x11CULL)
#define USB_OTG__USB1__DIEPTXF7__NUM  0x1

#define USB_OTG__USB1__DIEPTXF7__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF7__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF7__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF7__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF7__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF7__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF7__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF7__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF7__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF7__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF7__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF7__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x120ULL)
#define USB_OTG__USB1__DIEPTXF8__NUM  0x1

#define USB_OTG__USB1__DIEPTXF8__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF8__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF8__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF8__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF8__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF8__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF8__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF8__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF8__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF8__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF8__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF8__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x124ULL)
#define USB_OTG__USB1__DIEPTXF9__NUM  0x1

#define USB_OTG__USB1__DIEPTXF9__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF9__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF9__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF9__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF9__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF9__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF9__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF9__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF9__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF9__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF9__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF9__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x128ULL)
#define USB_OTG__USB1__DIEPTXF10__NUM  0x1

#define USB_OTG__USB1__DIEPTXF10__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF10__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF10__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF10__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF10__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF10__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF10__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF10__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF10__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF10__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF10__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF10__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTXF11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTXF11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x12CULL)
#define USB_OTG__USB1__DIEPTXF11__NUM  0x1

#define USB_OTG__USB1__DIEPTXF11__INEPNTXFSTADD__SHIFT    0
#define USB_OTG__USB1__DIEPTXF11__RESERVED_15_11__SHIFT    11
#define USB_OTG__USB1__DIEPTXF11__NEPNTXFDEP__SHIFT    16
#define USB_OTG__USB1__DIEPTXF11__RESERVED_31_26__SHIFT    26

#define USB_OTG__USB1__DIEPTXF11__INEPNTXFSTADD__MASK    0x000007ff
#define USB_OTG__USB1__DIEPTXF11__RESERVED_15_11__MASK    0x0000f800
#define USB_OTG__USB1__DIEPTXF11__NEPNTXFDEP__MASK    0x03ff0000
#define USB_OTG__USB1__DIEPTXF11__RESERVED_31_26__MASK    0xfc000000

#define USB_OTG__USB1__DIEPTXF11__INEPNTXFSTADD__POR_VALUE    0x258
#define USB_OTG__USB1__DIEPTXF11__RESERVED_15_11__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTXF11__NEPNTXFDEP__POR_VALUE    0xc8
#define USB_OTG__USB1__DIEPTXF11__RESERVED_31_26__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCFG
// Mode Change Ready Timer Enable (ModeChTimEn)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCFG__ADDR (USB_OTG__USB1__BASE_ADDR + 0x400ULL)
#define USB_OTG__USB1__HCFG__NUM  0x1

#define USB_OTG__USB1__HCFG__FSLSPCLKSEL__SHIFT    0
#define USB_OTG__USB1__HCFG__FSLSSUPP__SHIFT    2
#define USB_OTG__USB1__HCFG__RESERVED_6_3__SHIFT    3
#define USB_OTG__USB1__HCFG__ENA32KHZS__SHIFT    7
#define USB_OTG__USB1__HCFG__RESVALID__SHIFT    8
#define USB_OTG__USB1__HCFG__DIS_TX_IPGAP_DLY_CHECK__SHIFT    16
#define USB_OTG__USB1__HCFG__RESERVED_22_17__SHIFT    17
#define USB_OTG__USB1__HCFG__DESCDMA__SHIFT    23
#define USB_OTG__USB1__HCFG__FRLISTEN__SHIFT    24
#define USB_OTG__USB1__HCFG__PERSCHEDENA__SHIFT    26
#define USB_OTG__USB1__HCFG__RESERVED_30_27__SHIFT    27
#define USB_OTG__USB1__HCFG__MODECHTIMEN__SHIFT    31

#define USB_OTG__USB1__HCFG__FSLSPCLKSEL__MASK    0x00000003
#define USB_OTG__USB1__HCFG__FSLSSUPP__MASK    0x00000004
#define USB_OTG__USB1__HCFG__RESERVED_6_3__MASK    0x00000078
#define USB_OTG__USB1__HCFG__ENA32KHZS__MASK    0x00000080
#define USB_OTG__USB1__HCFG__RESVALID__MASK    0x0000ff00
#define USB_OTG__USB1__HCFG__DIS_TX_IPGAP_DLY_CHECK__MASK    0x00010000
#define USB_OTG__USB1__HCFG__RESERVED_22_17__MASK    0x007e0000
#define USB_OTG__USB1__HCFG__DESCDMA__MASK    0x00800000
#define USB_OTG__USB1__HCFG__FRLISTEN__MASK    0x03000000
#define USB_OTG__USB1__HCFG__PERSCHEDENA__MASK    0x04000000
#define USB_OTG__USB1__HCFG__RESERVED_30_27__MASK    0x78000000
#define USB_OTG__USB1__HCFG__MODECHTIMEN__MASK    0x80000000

#define USB_OTG__USB1__HCFG__FSLSPCLKSEL__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__FSLSSUPP__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__RESERVED_6_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__ENA32KHZS__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__RESVALID__POR_VALUE    0x2
#define USB_OTG__USB1__HCFG__DIS_TX_IPGAP_DLY_CHECK__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__RESERVED_22_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__DESCDMA__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__FRLISTEN__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__PERSCHEDENA__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__RESERVED_30_27__POR_VALUE    0x0
#define USB_OTG__USB1__HCFG__MODECHTIMEN__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HFIR
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HFIR__ADDR (USB_OTG__USB1__BASE_ADDR + 0x404ULL)
#define USB_OTG__USB1__HFIR__NUM  0x1

#define USB_OTG__USB1__HFIR__FRINT__SHIFT    0
#define USB_OTG__USB1__HFIR__HFIRRLDCTRL__SHIFT    16
#define USB_OTG__USB1__HFIR__RESERVED_31_17__SHIFT    17

#define USB_OTG__USB1__HFIR__FRINT__MASK    0x0000ffff
#define USB_OTG__USB1__HFIR__HFIRRLDCTRL__MASK    0x00010000
#define USB_OTG__USB1__HFIR__RESERVED_31_17__MASK    0xfffe0000

#define USB_OTG__USB1__HFIR__FRINT__POR_VALUE    0x0
#define USB_OTG__USB1__HFIR__HFIRRLDCTRL__POR_VALUE    0x0
#define USB_OTG__USB1__HFIR__RESERVED_31_17__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HFNUM
//  
// Frame Time Remaining (FrRem)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HFNUM__ADDR (USB_OTG__USB1__BASE_ADDR + 0x408ULL)
#define USB_OTG__USB1__HFNUM__NUM  0x1

#define USB_OTG__USB1__HFNUM__FRNUM__SHIFT    0
#define USB_OTG__USB1__HFNUM__FRREM__SHIFT    16

#define USB_OTG__USB1__HFNUM__FRNUM__MASK    0x0000ffff
#define USB_OTG__USB1__HFNUM__FRREM__MASK    0xffff0000

#define USB_OTG__USB1__HFNUM__FRNUM__POR_VALUE    0x3
#define USB_OTG__USB1__HFNUM__FRREM__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HPTXSTS
// Top of the Periodic Transmit Request Queue (PTxQTop)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HPTXSTS__ADDR (USB_OTG__USB1__BASE_ADDR + 0x410ULL)
#define USB_OTG__USB1__HPTXSTS__NUM  0x1

#define USB_OTG__USB1__HPTXSTS__PTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__HPTXSTS__PTXQSPCAVAIL__SHIFT    16
#define USB_OTG__USB1__HPTXSTS__PTXQTOP__SHIFT    24

#define USB_OTG__USB1__HPTXSTS__PTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__HPTXSTS__PTXQSPCAVAIL__MASK    0x00ff0000
#define USB_OTG__USB1__HPTXSTS__PTXQTOP__MASK    0xff000000

#define USB_OTG__USB1__HPTXSTS__PTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__HPTXSTS__PTXQSPCAVAIL__POR_VALUE    0x4
#define USB_OTG__USB1__HPTXSTS__PTXQTOP__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HAINT
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HAINT__ADDR (USB_OTG__USB1__BASE_ADDR + 0x414ULL)
#define USB_OTG__USB1__HAINT__NUM  0x1

#define USB_OTG__USB1__HAINT__HAINT__SHIFT    0
#define USB_OTG__USB1__HAINT__RESERVED_31_12__SHIFT    12

#define USB_OTG__USB1__HAINT__HAINT__MASK    0x00000fff
#define USB_OTG__USB1__HAINT__RESERVED_31_12__MASK    0xfffff000

#define USB_OTG__USB1__HAINT__HAINT__POR_VALUE    0x0
#define USB_OTG__USB1__HAINT__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HAINTMSK
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HAINTMSK__ADDR (USB_OTG__USB1__BASE_ADDR + 0x418ULL)
#define USB_OTG__USB1__HAINTMSK__NUM  0x1

#define USB_OTG__USB1__HAINTMSK__HAINTMSK__SHIFT    0
#define USB_OTG__USB1__HAINTMSK__RESERVED_31_12__SHIFT    12

#define USB_OTG__USB1__HAINTMSK__HAINTMSK__MASK    0x00000fff
#define USB_OTG__USB1__HAINTMSK__RESERVED_31_12__MASK    0xfffff000

#define USB_OTG__USB1__HAINTMSK__HAINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HAINTMSK__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HFLBAddr
// HFLBAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HFLBADDR__ADDR (USB_OTG__USB1__BASE_ADDR + 0x41CULL)
#define USB_OTG__USB1__HFLBADDR__NUM  0x1

#define USB_OTG__USB1__HFLBADDR__HFLBADDR__SHIFT    0

#define USB_OTG__USB1__HFLBADDR__HFLBADDR__MASK    0xffffffff

#define USB_OTG__USB1__HFLBADDR__HFLBADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HPRT
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HPRT__ADDR (USB_OTG__USB1__BASE_ADDR + 0x440ULL)
#define USB_OTG__USB1__HPRT__NUM  0x1

#define USB_OTG__USB1__HPRT__PRTCONNSTS__SHIFT    0
#define USB_OTG__USB1__HPRT__PRTCONNDET__SHIFT    1
#define USB_OTG__USB1__HPRT__PRTENA__SHIFT    2
#define USB_OTG__USB1__HPRT__PRTENCHNG__SHIFT    3
#define USB_OTG__USB1__HPRT__PRTOVRCURRACT__SHIFT    4
#define USB_OTG__USB1__HPRT__PRTOVRCURRCHNG__SHIFT    5
#define USB_OTG__USB1__HPRT__PRTRES__SHIFT    6
#define USB_OTG__USB1__HPRT__PRTSUSP__SHIFT    7
#define USB_OTG__USB1__HPRT__PRTRST__SHIFT    8
#define USB_OTG__USB1__HPRT__RESERVED_9__SHIFT    9
#define USB_OTG__USB1__HPRT__PRTLNSTS__SHIFT    10
#define USB_OTG__USB1__HPRT__PRTPWR__SHIFT    12
#define USB_OTG__USB1__HPRT__PRTTSTCTL__SHIFT    13
#define USB_OTG__USB1__HPRT__PRTSPD__SHIFT    17
#define USB_OTG__USB1__HPRT__RESERVED_31_19__SHIFT    19

#define USB_OTG__USB1__HPRT__PRTCONNSTS__MASK    0x00000001
#define USB_OTG__USB1__HPRT__PRTCONNDET__MASK    0x00000002
#define USB_OTG__USB1__HPRT__PRTENA__MASK    0x00000004
#define USB_OTG__USB1__HPRT__PRTENCHNG__MASK    0x00000008
#define USB_OTG__USB1__HPRT__PRTOVRCURRACT__MASK    0x00000010
#define USB_OTG__USB1__HPRT__PRTOVRCURRCHNG__MASK    0x00000020
#define USB_OTG__USB1__HPRT__PRTRES__MASK    0x00000040
#define USB_OTG__USB1__HPRT__PRTSUSP__MASK    0x00000080
#define USB_OTG__USB1__HPRT__PRTRST__MASK    0x00000100
#define USB_OTG__USB1__HPRT__RESERVED_9__MASK    0x00000200
#define USB_OTG__USB1__HPRT__PRTLNSTS__MASK    0x00000c00
#define USB_OTG__USB1__HPRT__PRTPWR__MASK    0x00001000
#define USB_OTG__USB1__HPRT__PRTTSTCTL__MASK    0x0001e000
#define USB_OTG__USB1__HPRT__PRTSPD__MASK    0x00060000
#define USB_OTG__USB1__HPRT__RESERVED_31_19__MASK    0xfff80000

#define USB_OTG__USB1__HPRT__PRTCONNSTS__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTCONNDET__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTENA__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTENCHNG__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTOVRCURRACT__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTOVRCURRCHNG__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTRES__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTSUSP__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTRST__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__RESERVED_9__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTLNSTS__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTPWR__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTTSTCTL__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__PRTSPD__POR_VALUE    0x0
#define USB_OTG__USB1__HPRT__RESERVED_31_19__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR0
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x500ULL)
#define USB_OTG__USB1__HCCHAR0__NUM  0x1

#define USB_OTG__USB1__HCCHAR0__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR0__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR0__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR0__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR0__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR0__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR0__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR0__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR0__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR0__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR0__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR0__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR0__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR0__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR0__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR0__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR0__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR0__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR0__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR0__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR0__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR0__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR0__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR0__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT0
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x504ULL)
#define USB_OTG__USB1__HCSPLT0__NUM  0x1

#define USB_OTG__USB1__HCSPLT0__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT0__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT0__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT0__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT0__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT0__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT0__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT0__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT0__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT0__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT0__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT0__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT0__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT0__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT0__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT0__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT0__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT0__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x508ULL)
#define USB_OTG__USB1__HCINT0__NUM  0x1

#define USB_OTG__USB1__HCINT0__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT0__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT0__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT0__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT0__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT0__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT0__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT0__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT0__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT0__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT0__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT0__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT0__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT0__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT0__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT0__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT0__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT0__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT0__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT0__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT0__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT0__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT0__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT0__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT0__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT0__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT0__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT0__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT0__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT0__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT0__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT0__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x50CULL)
#define USB_OTG__USB1__HCINTMSK0__NUM  0x1

#define USB_OTG__USB1__HCINTMSK0__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK0__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK0__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK0__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK0__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK0__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK0__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK0__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK0__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK0__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK0__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK0__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK0__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK0__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK0__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK0__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK0__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK0__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ0
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x510ULL)
#define USB_OTG__USB1__HCTSIZ0__NUM  0x1

#define USB_OTG__USB1__HCTSIZ0__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ0__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ0__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ0__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ0__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ0__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ0__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ0__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ0__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ0__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ0__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ0__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ0__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ0__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ0__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA0
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x514ULL)
#define USB_OTG__USB1__HCDMA0__NUM  0x1

#define USB_OTG__USB1__HCDMA0__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA0__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA0__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB0
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x51CULL)
#define USB_OTG__USB1__HCDMAB0__NUM  0x1

#define USB_OTG__USB1__HCDMAB0__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB0__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB0__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR1
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x520ULL)
#define USB_OTG__USB1__HCCHAR1__NUM  0x1

#define USB_OTG__USB1__HCCHAR1__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR1__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR1__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR1__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR1__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR1__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR1__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR1__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR1__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR1__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR1__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR1__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR1__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR1__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR1__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR1__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR1__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR1__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR1__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR1__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR1__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR1__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR1__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR1__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT1
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x524ULL)
#define USB_OTG__USB1__HCSPLT1__NUM  0x1

#define USB_OTG__USB1__HCSPLT1__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT1__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT1__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT1__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT1__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT1__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT1__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT1__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT1__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT1__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT1__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT1__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT1__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT1__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT1__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT1__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT1__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT1__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x528ULL)
#define USB_OTG__USB1__HCINT1__NUM  0x1

#define USB_OTG__USB1__HCINT1__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT1__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT1__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT1__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT1__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT1__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT1__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT1__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT1__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT1__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT1__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT1__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT1__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT1__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT1__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT1__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT1__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT1__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT1__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT1__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT1__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT1__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT1__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT1__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT1__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT1__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT1__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT1__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT1__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT1__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT1__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT1__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x52CULL)
#define USB_OTG__USB1__HCINTMSK1__NUM  0x1

#define USB_OTG__USB1__HCINTMSK1__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK1__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK1__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK1__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK1__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK1__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK1__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK1__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK1__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK1__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK1__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK1__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK1__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK1__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK1__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK1__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK1__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK1__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ1
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x530ULL)
#define USB_OTG__USB1__HCTSIZ1__NUM  0x1

#define USB_OTG__USB1__HCTSIZ1__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ1__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ1__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ1__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ1__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ1__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ1__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ1__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ1__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ1__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ1__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ1__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ1__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ1__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ1__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA1
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x534ULL)
#define USB_OTG__USB1__HCDMA1__NUM  0x1

#define USB_OTG__USB1__HCDMA1__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA1__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA1__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB1
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x53CULL)
#define USB_OTG__USB1__HCDMAB1__NUM  0x1

#define USB_OTG__USB1__HCDMAB1__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB1__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB1__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR2
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x540ULL)
#define USB_OTG__USB1__HCCHAR2__NUM  0x1

#define USB_OTG__USB1__HCCHAR2__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR2__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR2__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR2__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR2__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR2__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR2__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR2__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR2__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR2__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR2__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR2__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR2__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR2__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR2__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR2__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR2__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR2__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR2__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR2__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR2__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR2__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR2__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR2__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT2
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x544ULL)
#define USB_OTG__USB1__HCSPLT2__NUM  0x1

#define USB_OTG__USB1__HCSPLT2__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT2__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT2__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT2__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT2__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT2__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT2__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT2__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT2__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT2__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT2__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT2__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT2__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT2__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT2__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT2__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT2__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT2__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x548ULL)
#define USB_OTG__USB1__HCINT2__NUM  0x1

#define USB_OTG__USB1__HCINT2__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT2__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT2__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT2__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT2__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT2__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT2__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT2__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT2__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT2__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT2__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT2__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT2__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT2__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT2__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT2__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT2__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT2__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT2__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT2__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT2__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT2__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT2__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT2__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT2__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT2__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT2__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT2__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT2__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT2__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT2__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT2__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x54CULL)
#define USB_OTG__USB1__HCINTMSK2__NUM  0x1

#define USB_OTG__USB1__HCINTMSK2__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK2__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK2__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK2__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK2__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK2__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK2__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK2__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK2__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK2__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK2__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK2__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK2__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK2__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK2__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK2__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK2__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK2__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ2
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x550ULL)
#define USB_OTG__USB1__HCTSIZ2__NUM  0x1

#define USB_OTG__USB1__HCTSIZ2__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ2__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ2__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ2__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ2__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ2__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ2__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ2__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ2__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ2__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ2__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ2__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ2__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ2__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ2__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA2
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x554ULL)
#define USB_OTG__USB1__HCDMA2__NUM  0x1

#define USB_OTG__USB1__HCDMA2__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA2__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA2__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB2
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x55CULL)
#define USB_OTG__USB1__HCDMAB2__NUM  0x1

#define USB_OTG__USB1__HCDMAB2__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB2__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB2__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR3
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x560ULL)
#define USB_OTG__USB1__HCCHAR3__NUM  0x1

#define USB_OTG__USB1__HCCHAR3__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR3__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR3__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR3__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR3__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR3__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR3__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR3__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR3__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR3__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR3__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR3__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR3__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR3__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR3__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR3__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR3__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR3__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR3__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR3__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR3__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR3__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR3__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR3__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT3
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x564ULL)
#define USB_OTG__USB1__HCSPLT3__NUM  0x1

#define USB_OTG__USB1__HCSPLT3__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT3__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT3__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT3__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT3__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT3__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT3__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT3__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT3__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT3__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT3__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT3__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT3__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT3__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT3__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT3__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT3__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT3__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x568ULL)
#define USB_OTG__USB1__HCINT3__NUM  0x1

#define USB_OTG__USB1__HCINT3__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT3__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT3__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT3__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT3__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT3__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT3__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT3__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT3__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT3__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT3__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT3__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT3__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT3__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT3__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT3__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT3__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT3__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT3__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT3__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT3__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT3__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT3__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT3__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT3__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT3__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT3__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT3__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT3__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT3__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT3__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT3__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x56CULL)
#define USB_OTG__USB1__HCINTMSK3__NUM  0x1

#define USB_OTG__USB1__HCINTMSK3__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK3__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK3__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK3__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK3__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK3__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK3__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK3__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK3__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK3__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK3__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK3__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK3__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK3__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK3__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK3__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK3__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK3__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ3
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x570ULL)
#define USB_OTG__USB1__HCTSIZ3__NUM  0x1

#define USB_OTG__USB1__HCTSIZ3__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ3__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ3__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ3__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ3__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ3__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ3__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ3__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ3__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ3__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ3__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ3__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ3__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ3__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ3__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA3
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x574ULL)
#define USB_OTG__USB1__HCDMA3__NUM  0x1

#define USB_OTG__USB1__HCDMA3__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA3__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA3__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB3
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x57CULL)
#define USB_OTG__USB1__HCDMAB3__NUM  0x1

#define USB_OTG__USB1__HCDMAB3__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB3__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB3__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR4
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x580ULL)
#define USB_OTG__USB1__HCCHAR4__NUM  0x1

#define USB_OTG__USB1__HCCHAR4__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR4__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR4__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR4__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR4__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR4__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR4__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR4__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR4__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR4__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR4__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR4__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR4__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR4__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR4__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR4__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR4__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR4__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR4__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR4__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR4__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR4__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR4__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR4__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT4
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x584ULL)
#define USB_OTG__USB1__HCSPLT4__NUM  0x1

#define USB_OTG__USB1__HCSPLT4__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT4__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT4__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT4__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT4__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT4__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT4__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT4__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT4__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT4__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT4__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT4__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT4__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT4__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT4__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT4__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT4__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT4__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x588ULL)
#define USB_OTG__USB1__HCINT4__NUM  0x1

#define USB_OTG__USB1__HCINT4__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT4__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT4__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT4__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT4__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT4__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT4__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT4__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT4__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT4__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT4__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT4__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT4__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT4__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT4__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT4__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT4__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT4__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT4__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT4__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT4__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT4__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT4__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT4__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT4__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT4__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT4__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT4__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT4__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT4__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT4__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT4__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x58CULL)
#define USB_OTG__USB1__HCINTMSK4__NUM  0x1

#define USB_OTG__USB1__HCINTMSK4__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK4__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK4__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK4__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK4__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK4__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK4__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK4__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK4__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK4__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK4__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK4__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK4__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK4__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK4__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK4__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK4__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK4__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ4
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x590ULL)
#define USB_OTG__USB1__HCTSIZ4__NUM  0x1

#define USB_OTG__USB1__HCTSIZ4__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ4__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ4__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ4__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ4__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ4__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ4__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ4__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ4__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ4__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ4__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ4__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ4__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ4__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ4__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA4
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x594ULL)
#define USB_OTG__USB1__HCDMA4__NUM  0x1

#define USB_OTG__USB1__HCDMA4__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA4__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA4__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB4
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x59CULL)
#define USB_OTG__USB1__HCDMAB4__NUM  0x1

#define USB_OTG__USB1__HCDMAB4__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB4__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB4__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR5
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5A0ULL)
#define USB_OTG__USB1__HCCHAR5__NUM  0x1

#define USB_OTG__USB1__HCCHAR5__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR5__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR5__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR5__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR5__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR5__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR5__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR5__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR5__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR5__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR5__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR5__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR5__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR5__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR5__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR5__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR5__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR5__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR5__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR5__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR5__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR5__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR5__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR5__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT5
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5A4ULL)
#define USB_OTG__USB1__HCSPLT5__NUM  0x1

#define USB_OTG__USB1__HCSPLT5__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT5__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT5__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT5__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT5__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT5__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT5__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT5__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT5__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT5__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT5__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT5__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT5__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT5__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT5__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT5__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT5__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT5__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5A8ULL)
#define USB_OTG__USB1__HCINT5__NUM  0x1

#define USB_OTG__USB1__HCINT5__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT5__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT5__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT5__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT5__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT5__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT5__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT5__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT5__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT5__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT5__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT5__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT5__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT5__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT5__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT5__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT5__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT5__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT5__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT5__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT5__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT5__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT5__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT5__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT5__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT5__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT5__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT5__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT5__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT5__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT5__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT5__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5ACULL)
#define USB_OTG__USB1__HCINTMSK5__NUM  0x1

#define USB_OTG__USB1__HCINTMSK5__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK5__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK5__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK5__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK5__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK5__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK5__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK5__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK5__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK5__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK5__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK5__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK5__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK5__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK5__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK5__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK5__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK5__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ5
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5B0ULL)
#define USB_OTG__USB1__HCTSIZ5__NUM  0x1

#define USB_OTG__USB1__HCTSIZ5__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ5__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ5__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ5__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ5__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ5__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ5__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ5__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ5__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ5__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ5__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ5__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ5__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ5__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ5__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA5
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5B4ULL)
#define USB_OTG__USB1__HCDMA5__NUM  0x1

#define USB_OTG__USB1__HCDMA5__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA5__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA5__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB5
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5BCULL)
#define USB_OTG__USB1__HCDMAB5__NUM  0x1

#define USB_OTG__USB1__HCDMAB5__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB5__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB5__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR6
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5C0ULL)
#define USB_OTG__USB1__HCCHAR6__NUM  0x1

#define USB_OTG__USB1__HCCHAR6__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR6__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR6__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR6__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR6__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR6__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR6__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR6__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR6__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR6__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR6__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR6__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR6__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR6__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR6__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR6__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR6__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR6__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR6__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR6__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR6__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR6__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR6__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR6__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT6
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5C4ULL)
#define USB_OTG__USB1__HCSPLT6__NUM  0x1

#define USB_OTG__USB1__HCSPLT6__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT6__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT6__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT6__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT6__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT6__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT6__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT6__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT6__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT6__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT6__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT6__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT6__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT6__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT6__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT6__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT6__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT6__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5C8ULL)
#define USB_OTG__USB1__HCINT6__NUM  0x1

#define USB_OTG__USB1__HCINT6__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT6__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT6__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT6__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT6__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT6__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT6__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT6__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT6__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT6__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT6__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT6__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT6__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT6__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT6__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT6__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT6__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT6__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT6__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT6__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT6__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT6__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT6__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT6__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT6__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT6__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT6__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT6__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT6__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT6__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT6__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT6__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5CCULL)
#define USB_OTG__USB1__HCINTMSK6__NUM  0x1

#define USB_OTG__USB1__HCINTMSK6__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK6__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK6__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK6__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK6__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK6__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK6__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK6__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK6__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK6__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK6__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK6__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK6__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK6__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK6__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK6__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK6__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK6__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ6
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5D0ULL)
#define USB_OTG__USB1__HCTSIZ6__NUM  0x1

#define USB_OTG__USB1__HCTSIZ6__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ6__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ6__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ6__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ6__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ6__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ6__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ6__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ6__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ6__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ6__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ6__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ6__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ6__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ6__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA6
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5D4ULL)
#define USB_OTG__USB1__HCDMA6__NUM  0x1

#define USB_OTG__USB1__HCDMA6__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA6__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA6__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB6
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5DCULL)
#define USB_OTG__USB1__HCDMAB6__NUM  0x1

#define USB_OTG__USB1__HCDMAB6__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB6__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB6__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR7
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5E0ULL)
#define USB_OTG__USB1__HCCHAR7__NUM  0x1

#define USB_OTG__USB1__HCCHAR7__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR7__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR7__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR7__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR7__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR7__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR7__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR7__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR7__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR7__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR7__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR7__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR7__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR7__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR7__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR7__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR7__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR7__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR7__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR7__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR7__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR7__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR7__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR7__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT7
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5E4ULL)
#define USB_OTG__USB1__HCSPLT7__NUM  0x1

#define USB_OTG__USB1__HCSPLT7__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT7__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT7__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT7__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT7__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT7__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT7__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT7__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT7__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT7__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT7__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT7__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT7__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT7__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT7__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT7__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT7__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT7__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5E8ULL)
#define USB_OTG__USB1__HCINT7__NUM  0x1

#define USB_OTG__USB1__HCINT7__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT7__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT7__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT7__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT7__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT7__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT7__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT7__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT7__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT7__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT7__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT7__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT7__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT7__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT7__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT7__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT7__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT7__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT7__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT7__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT7__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT7__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT7__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT7__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT7__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT7__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT7__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT7__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT7__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT7__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT7__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT7__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5ECULL)
#define USB_OTG__USB1__HCINTMSK7__NUM  0x1

#define USB_OTG__USB1__HCINTMSK7__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK7__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK7__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK7__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK7__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK7__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK7__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK7__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK7__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK7__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK7__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK7__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK7__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK7__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK7__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK7__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK7__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK7__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ7
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5F0ULL)
#define USB_OTG__USB1__HCTSIZ7__NUM  0x1

#define USB_OTG__USB1__HCTSIZ7__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ7__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ7__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ7__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ7__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ7__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ7__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ7__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ7__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ7__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ7__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ7__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ7__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ7__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ7__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA7
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5F4ULL)
#define USB_OTG__USB1__HCDMA7__NUM  0x1

#define USB_OTG__USB1__HCDMA7__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA7__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA7__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB7
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x5FCULL)
#define USB_OTG__USB1__HCDMAB7__NUM  0x1

#define USB_OTG__USB1__HCDMAB7__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB7__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB7__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR8
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x600ULL)
#define USB_OTG__USB1__HCCHAR8__NUM  0x1

#define USB_OTG__USB1__HCCHAR8__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR8__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR8__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR8__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR8__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR8__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR8__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR8__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR8__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR8__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR8__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR8__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR8__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR8__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR8__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR8__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR8__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR8__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR8__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR8__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR8__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR8__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR8__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR8__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT8
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x604ULL)
#define USB_OTG__USB1__HCSPLT8__NUM  0x1

#define USB_OTG__USB1__HCSPLT8__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT8__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT8__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT8__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT8__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT8__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT8__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT8__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT8__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT8__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT8__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT8__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT8__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT8__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT8__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT8__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT8__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT8__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x608ULL)
#define USB_OTG__USB1__HCINT8__NUM  0x1

#define USB_OTG__USB1__HCINT8__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT8__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT8__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT8__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT8__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT8__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT8__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT8__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT8__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT8__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT8__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT8__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT8__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT8__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT8__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT8__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT8__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT8__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT8__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT8__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT8__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT8__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT8__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT8__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT8__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT8__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT8__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT8__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT8__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT8__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT8__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT8__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x60CULL)
#define USB_OTG__USB1__HCINTMSK8__NUM  0x1

#define USB_OTG__USB1__HCINTMSK8__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK8__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK8__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK8__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK8__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK8__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK8__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK8__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK8__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK8__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK8__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK8__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK8__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK8__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK8__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK8__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK8__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK8__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ8
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x610ULL)
#define USB_OTG__USB1__HCTSIZ8__NUM  0x1

#define USB_OTG__USB1__HCTSIZ8__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ8__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ8__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ8__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ8__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ8__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ8__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ8__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ8__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ8__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ8__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ8__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ8__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ8__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ8__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA8
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x614ULL)
#define USB_OTG__USB1__HCDMA8__NUM  0x1

#define USB_OTG__USB1__HCDMA8__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA8__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA8__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB8
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB8__ADDR (USB_OTG__USB1__BASE_ADDR + 0x61CULL)
#define USB_OTG__USB1__HCDMAB8__NUM  0x1

#define USB_OTG__USB1__HCDMAB8__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB8__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB8__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR9
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x620ULL)
#define USB_OTG__USB1__HCCHAR9__NUM  0x1

#define USB_OTG__USB1__HCCHAR9__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR9__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR9__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR9__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR9__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR9__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR9__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR9__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR9__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR9__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR9__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR9__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR9__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR9__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR9__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR9__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR9__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR9__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR9__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR9__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR9__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR9__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR9__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR9__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT9
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x624ULL)
#define USB_OTG__USB1__HCSPLT9__NUM  0x1

#define USB_OTG__USB1__HCSPLT9__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT9__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT9__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT9__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT9__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT9__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT9__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT9__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT9__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT9__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT9__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT9__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT9__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT9__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT9__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT9__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT9__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT9__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x628ULL)
#define USB_OTG__USB1__HCINT9__NUM  0x1

#define USB_OTG__USB1__HCINT9__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT9__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT9__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT9__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT9__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT9__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT9__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT9__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT9__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT9__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT9__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT9__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT9__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT9__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT9__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT9__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT9__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT9__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT9__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT9__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT9__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT9__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT9__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT9__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT9__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT9__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT9__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT9__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT9__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT9__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT9__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT9__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x62CULL)
#define USB_OTG__USB1__HCINTMSK9__NUM  0x1

#define USB_OTG__USB1__HCINTMSK9__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK9__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK9__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK9__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK9__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK9__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK9__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK9__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK9__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK9__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK9__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK9__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK9__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK9__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK9__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK9__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK9__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK9__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ9
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x630ULL)
#define USB_OTG__USB1__HCTSIZ9__NUM  0x1

#define USB_OTG__USB1__HCTSIZ9__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ9__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ9__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ9__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ9__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ9__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ9__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ9__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ9__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ9__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ9__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ9__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ9__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ9__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ9__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA9
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x634ULL)
#define USB_OTG__USB1__HCDMA9__NUM  0x1

#define USB_OTG__USB1__HCDMA9__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA9__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA9__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB9
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB9__ADDR (USB_OTG__USB1__BASE_ADDR + 0x63CULL)
#define USB_OTG__USB1__HCDMAB9__NUM  0x1

#define USB_OTG__USB1__HCDMAB9__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB9__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB9__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR10
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x640ULL)
#define USB_OTG__USB1__HCCHAR10__NUM  0x1

#define USB_OTG__USB1__HCCHAR10__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR10__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR10__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR10__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR10__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR10__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR10__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR10__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR10__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR10__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR10__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR10__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR10__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR10__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR10__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR10__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR10__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR10__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR10__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR10__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR10__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR10__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR10__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR10__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT10
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x644ULL)
#define USB_OTG__USB1__HCSPLT10__NUM  0x1

#define USB_OTG__USB1__HCSPLT10__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT10__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT10__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT10__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT10__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT10__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT10__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT10__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT10__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT10__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT10__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT10__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT10__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT10__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT10__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT10__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT10__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT10__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x648ULL)
#define USB_OTG__USB1__HCINT10__NUM  0x1

#define USB_OTG__USB1__HCINT10__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT10__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT10__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT10__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT10__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT10__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT10__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT10__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT10__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT10__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT10__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT10__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT10__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT10__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT10__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT10__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT10__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT10__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT10__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT10__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT10__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT10__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT10__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT10__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT10__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT10__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT10__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT10__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT10__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT10__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT10__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT10__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x64CULL)
#define USB_OTG__USB1__HCINTMSK10__NUM  0x1

#define USB_OTG__USB1__HCINTMSK10__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK10__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK10__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK10__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK10__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK10__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK10__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK10__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK10__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK10__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK10__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK10__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK10__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK10__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK10__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK10__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK10__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK10__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ10
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x650ULL)
#define USB_OTG__USB1__HCTSIZ10__NUM  0x1

#define USB_OTG__USB1__HCTSIZ10__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ10__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ10__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ10__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ10__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ10__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ10__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ10__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ10__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ10__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ10__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ10__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ10__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ10__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ10__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA10
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x654ULL)
#define USB_OTG__USB1__HCDMA10__NUM  0x1

#define USB_OTG__USB1__HCDMA10__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA10__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA10__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB10
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB10__ADDR (USB_OTG__USB1__BASE_ADDR + 0x65CULL)
#define USB_OTG__USB1__HCDMAB10__NUM  0x1

#define USB_OTG__USB1__HCDMAB10__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB10__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB10__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCCHAR11
//  
// Channel Enable (ChEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCCHAR11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x660ULL)
#define USB_OTG__USB1__HCCHAR11__NUM  0x1

#define USB_OTG__USB1__HCCHAR11__MPS__SHIFT    0
#define USB_OTG__USB1__HCCHAR11__EPNUM__SHIFT    11
#define USB_OTG__USB1__HCCHAR11__EPDIR__SHIFT    15
#define USB_OTG__USB1__HCCHAR11__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__HCCHAR11__LSPDDEV__SHIFT    17
#define USB_OTG__USB1__HCCHAR11__EPTYPE__SHIFT    18
#define USB_OTG__USB1__HCCHAR11__EC__SHIFT    20
#define USB_OTG__USB1__HCCHAR11__DEVADDR__SHIFT    22
#define USB_OTG__USB1__HCCHAR11__ODDFRM__SHIFT    29
#define USB_OTG__USB1__HCCHAR11__CHDIS__SHIFT    30
#define USB_OTG__USB1__HCCHAR11__CHENA__SHIFT    31

#define USB_OTG__USB1__HCCHAR11__MPS__MASK    0x000007ff
#define USB_OTG__USB1__HCCHAR11__EPNUM__MASK    0x00007800
#define USB_OTG__USB1__HCCHAR11__EPDIR__MASK    0x00008000
#define USB_OTG__USB1__HCCHAR11__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__HCCHAR11__LSPDDEV__MASK    0x00020000
#define USB_OTG__USB1__HCCHAR11__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__HCCHAR11__EC__MASK    0x00300000
#define USB_OTG__USB1__HCCHAR11__DEVADDR__MASK    0x1fc00000
#define USB_OTG__USB1__HCCHAR11__ODDFRM__MASK    0x20000000
#define USB_OTG__USB1__HCCHAR11__CHDIS__MASK    0x40000000
#define USB_OTG__USB1__HCCHAR11__CHENA__MASK    0x80000000

#define USB_OTG__USB1__HCCHAR11__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__EPNUM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__EPDIR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__LSPDDEV__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__EC__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__ODDFRM__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__CHDIS__POR_VALUE    0x0
#define USB_OTG__USB1__HCCHAR11__CHENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCSPLT11
//  
// Split Enable
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCSPLT11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x664ULL)
#define USB_OTG__USB1__HCSPLT11__NUM  0x1

#define USB_OTG__USB1__HCSPLT11__PRTADDR__SHIFT    0
#define USB_OTG__USB1__HCSPLT11__HUBADDR__SHIFT    7
#define USB_OTG__USB1__HCSPLT11__XACTPOS__SHIFT    14
#define USB_OTG__USB1__HCSPLT11__COMPSPLT__SHIFT    16
#define USB_OTG__USB1__HCSPLT11__RESERVED_30_17__SHIFT    17
#define USB_OTG__USB1__HCSPLT11__SPLTENA__SHIFT    31

#define USB_OTG__USB1__HCSPLT11__PRTADDR__MASK    0x0000007f
#define USB_OTG__USB1__HCSPLT11__HUBADDR__MASK    0x00003f80
#define USB_OTG__USB1__HCSPLT11__XACTPOS__MASK    0x0000c000
#define USB_OTG__USB1__HCSPLT11__COMPSPLT__MASK    0x00010000
#define USB_OTG__USB1__HCSPLT11__RESERVED_30_17__MASK    0x7ffe0000
#define USB_OTG__USB1__HCSPLT11__SPLTENA__MASK    0x80000000

#define USB_OTG__USB1__HCSPLT11__PRTADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT11__HUBADDR__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT11__XACTPOS__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT11__COMPSPLT__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT11__RESERVED_30_17__POR_VALUE    0x0
#define USB_OTG__USB1__HCSPLT11__SPLTENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINT11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINT11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x668ULL)
#define USB_OTG__USB1__HCINT11__NUM  0x1

#define USB_OTG__USB1__HCINT11__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__HCINT11__CHHLTD__SHIFT    1
#define USB_OTG__USB1__HCINT11__AHBERR__SHIFT    2
#define USB_OTG__USB1__HCINT11__STALL__SHIFT    3
#define USB_OTG__USB1__HCINT11__NAK__SHIFT    4
#define USB_OTG__USB1__HCINT11__ACK__SHIFT    5
#define USB_OTG__USB1__HCINT11__NYET__SHIFT    6
#define USB_OTG__USB1__HCINT11__XACTERR__SHIFT    7
#define USB_OTG__USB1__HCINT11__BBLERR__SHIFT    8
#define USB_OTG__USB1__HCINT11__FRMOVRUN__SHIFT    9
#define USB_OTG__USB1__HCINT11__DATATGLERR__SHIFT    10
#define USB_OTG__USB1__HCINT11__BNAINTR__SHIFT    11
#define USB_OTG__USB1__HCINT11__XCS_XACT_ERR__SHIFT    12
#define USB_OTG__USB1__HCINT11__DESC_LST_ROLLINTRR__SHIFT    13
#define USB_OTG__USB1__HCINT11__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINT11__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__HCINT11__CHHLTD__MASK    0x00000002
#define USB_OTG__USB1__HCINT11__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__HCINT11__STALL__MASK    0x00000008
#define USB_OTG__USB1__HCINT11__NAK__MASK    0x00000010
#define USB_OTG__USB1__HCINT11__ACK__MASK    0x00000020
#define USB_OTG__USB1__HCINT11__NYET__MASK    0x00000040
#define USB_OTG__USB1__HCINT11__XACTERR__MASK    0x00000080
#define USB_OTG__USB1__HCINT11__BBLERR__MASK    0x00000100
#define USB_OTG__USB1__HCINT11__FRMOVRUN__MASK    0x00000200
#define USB_OTG__USB1__HCINT11__DATATGLERR__MASK    0x00000400
#define USB_OTG__USB1__HCINT11__BNAINTR__MASK    0x00000800
#define USB_OTG__USB1__HCINT11__XCS_XACT_ERR__MASK    0x00001000
#define USB_OTG__USB1__HCINT11__DESC_LST_ROLLINTRR__MASK    0x00002000
#define USB_OTG__USB1__HCINT11__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINT11__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__CHHLTD__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__NAK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__ACK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__NYET__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__XACTERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__BBLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__FRMOVRUN__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__DATATGLERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__XCS_XACT_ERR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__DESC_LST_ROLLINTRR__POR_VALUE    0x0
#define USB_OTG__USB1__HCINT11__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCINTMSK11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCINTMSK11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x66CULL)
#define USB_OTG__USB1__HCINTMSK11__NUM  0x1

#define USB_OTG__USB1__HCINTMSK11__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__HCINTMSK11__CHHLTDMSK__SHIFT    1
#define USB_OTG__USB1__HCINTMSK11__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__HCINTMSK11__RESERVED_10_3__SHIFT    3
#define USB_OTG__USB1__HCINTMSK11__BNAINTRMSK__SHIFT    11
#define USB_OTG__USB1__HCINTMSK11__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__HCINTMSK11__DESC_LST_ROLLINTRMSK__SHIFT    13
#define USB_OTG__USB1__HCINTMSK11__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__HCINTMSK11__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__HCINTMSK11__CHHLTDMSK__MASK    0x00000002
#define USB_OTG__USB1__HCINTMSK11__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__HCINTMSK11__RESERVED_10_3__MASK    0x000007f8
#define USB_OTG__USB1__HCINTMSK11__BNAINTRMSK__MASK    0x00000800
#define USB_OTG__USB1__HCINTMSK11__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__HCINTMSK11__DESC_LST_ROLLINTRMSK__MASK    0x00002000
#define USB_OTG__USB1__HCINTMSK11__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__HCINTMSK11__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__CHHLTDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__RESERVED_10_3__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__BNAINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__DESC_LST_ROLLINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__HCINTMSK11__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCTSIZ11
// Do Ping (DoPng)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCTSIZ11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x670ULL)
#define USB_OTG__USB1__HCTSIZ11__NUM  0x1

#define USB_OTG__USB1__HCTSIZ11__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__HCTSIZ11__RESERVED_18_16__SHIFT    16
#define USB_OTG__USB1__HCTSIZ11__PKTCNT__SHIFT    19
#define USB_OTG__USB1__HCTSIZ11__PID__SHIFT    29
#define USB_OTG__USB1__HCTSIZ11__DOPNG__SHIFT    31

#define USB_OTG__USB1__HCTSIZ11__XFERSIZE__MASK    0x0000ffff
#define USB_OTG__USB1__HCTSIZ11__RESERVED_18_16__MASK    0x00070000
#define USB_OTG__USB1__HCTSIZ11__PKTCNT__MASK    0x1ff80000
#define USB_OTG__USB1__HCTSIZ11__PID__MASK    0x60000000
#define USB_OTG__USB1__HCTSIZ11__DOPNG__MASK    0x80000000

#define USB_OTG__USB1__HCTSIZ11__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ11__RESERVED_18_16__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ11__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ11__PID__POR_VALUE    0x0
#define USB_OTG__USB1__HCTSIZ11__DOPNG__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMA11
//  DMA Address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMA11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x674ULL)
#define USB_OTG__USB1__HCDMA11__NUM  0x1

#define USB_OTG__USB1__HCDMA11__DMAADDR__SHIFT    0

#define USB_OTG__USB1__HCDMA11__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__HCDMA11__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: HCDMAB11
// Holds the current buffer address
///////////////////////////////////////////////////////

#define USB_OTG__USB1__HCDMAB11__ADDR (USB_OTG__USB1__BASE_ADDR + 0x67CULL)
#define USB_OTG__USB1__HCDMAB11__NUM  0x1

#define USB_OTG__USB1__HCDMAB11__HCDMAB__SHIFT    0

#define USB_OTG__USB1__HCDMAB11__HCDMAB__MASK    0xffffffff

#define USB_OTG__USB1__HCDMAB11__HCDMAB__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DCFG
//  Resume Validation Period (ResValid)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DCFG__ADDR (USB_OTG__USB1__BASE_ADDR + 0x800ULL)
#define USB_OTG__USB1__DCFG__NUM  0x1

#define USB_OTG__USB1__DCFG__DEVSPD__SHIFT    0
#define USB_OTG__USB1__DCFG__NZSTSOUTHSHK__SHIFT    2
#define USB_OTG__USB1__DCFG__ENA32KHZSUSP__SHIFT    3
#define USB_OTG__USB1__DCFG__DEVADDR__SHIFT    4
#define USB_OTG__USB1__DCFG__PERFRINT__SHIFT    11
#define USB_OTG__USB1__DCFG__ENDEVOUTNAK__SHIFT    13
#define USB_OTG__USB1__DCFG__XCVRDLY__SHIFT    14
#define USB_OTG__USB1__DCFG__ERRATICINTMSK__SHIFT    15
#define USB_OTG__USB1__DCFG__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DCFG__IPGISOCSUPT__SHIFT    17
#define USB_OTG__USB1__DCFG__RESERVED_22_18__SHIFT    18
#define USB_OTG__USB1__DCFG__DESCDMA__SHIFT    23
#define USB_OTG__USB1__DCFG__PERSCHINTVL__SHIFT    24
#define USB_OTG__USB1__DCFG__RESVALID__SHIFT    26

#define USB_OTG__USB1__DCFG__DEVSPD__MASK    0x00000003
#define USB_OTG__USB1__DCFG__NZSTSOUTHSHK__MASK    0x00000004
#define USB_OTG__USB1__DCFG__ENA32KHZSUSP__MASK    0x00000008
#define USB_OTG__USB1__DCFG__DEVADDR__MASK    0x000007f0
#define USB_OTG__USB1__DCFG__PERFRINT__MASK    0x00001800
#define USB_OTG__USB1__DCFG__ENDEVOUTNAK__MASK    0x00002000
#define USB_OTG__USB1__DCFG__XCVRDLY__MASK    0x00004000
#define USB_OTG__USB1__DCFG__ERRATICINTMSK__MASK    0x00008000
#define USB_OTG__USB1__DCFG__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DCFG__IPGISOCSUPT__MASK    0x00020000
#define USB_OTG__USB1__DCFG__RESERVED_22_18__MASK    0x007c0000
#define USB_OTG__USB1__DCFG__DESCDMA__MASK    0x00800000
#define USB_OTG__USB1__DCFG__PERSCHINTVL__MASK    0x03000000
#define USB_OTG__USB1__DCFG__RESVALID__MASK    0xfc000000

#define USB_OTG__USB1__DCFG__DEVSPD__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__NZSTSOUTHSHK__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__ENA32KHZSUSP__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__DEVADDR__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__PERFRINT__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__ENDEVOUTNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__XCVRDLY__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__ERRATICINTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__IPGISOCSUPT__POR_VALUE    0x1
#define USB_OTG__USB1__DCFG__RESERVED_22_18__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__DESCDMA__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__PERSCHINTVL__POR_VALUE    0x0
#define USB_OTG__USB1__DCFG__RESVALID__POR_VALUE    0x2


///////////////////////////////////////////////////////
// Register: DCTL
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DCTL__ADDR (USB_OTG__USB1__BASE_ADDR + 0x804ULL)
#define USB_OTG__USB1__DCTL__NUM  0x1

#define USB_OTG__USB1__DCTL__RMTWKUPSIG__SHIFT    0
#define USB_OTG__USB1__DCTL__SFTDISCON__SHIFT    1
#define USB_OTG__USB1__DCTL__GNPINNAKSTS__SHIFT    2
#define USB_OTG__USB1__DCTL__GOUTNAKSTS__SHIFT    3
#define USB_OTG__USB1__DCTL__TSTCTL__SHIFT    4
#define USB_OTG__USB1__DCTL__SGNPINNAK__SHIFT    7
#define USB_OTG__USB1__DCTL__CGNPINNAK__SHIFT    8
#define USB_OTG__USB1__DCTL__SGOUTNAK__SHIFT    9
#define USB_OTG__USB1__DCTL__CGOUTNAK__SHIFT    10
#define USB_OTG__USB1__DCTL__PWRONPRGDONE__SHIFT    11
#define USB_OTG__USB1__DCTL__RESERVED_12__SHIFT    12
#define USB_OTG__USB1__DCTL__GMC__SHIFT    13
#define USB_OTG__USB1__DCTL__IGNRFRMNUM__SHIFT    15
#define USB_OTG__USB1__DCTL__NAKONBBLE__SHIFT    16
#define USB_OTG__USB1__DCTL__ENCONTONBNA__SHIFT    17
#define USB_OTG__USB1__DCTL__RESERVED_18__SHIFT    18
#define USB_OTG__USB1__DCTL__SERVINT__SHIFT    19
#define USB_OTG__USB1__DCTL__RESERVED_31_20__SHIFT    20

#define USB_OTG__USB1__DCTL__RMTWKUPSIG__MASK    0x00000001
#define USB_OTG__USB1__DCTL__SFTDISCON__MASK    0x00000002
#define USB_OTG__USB1__DCTL__GNPINNAKSTS__MASK    0x00000004
#define USB_OTG__USB1__DCTL__GOUTNAKSTS__MASK    0x00000008
#define USB_OTG__USB1__DCTL__TSTCTL__MASK    0x00000070
#define USB_OTG__USB1__DCTL__SGNPINNAK__MASK    0x00000080
#define USB_OTG__USB1__DCTL__CGNPINNAK__MASK    0x00000100
#define USB_OTG__USB1__DCTL__SGOUTNAK__MASK    0x00000200
#define USB_OTG__USB1__DCTL__CGOUTNAK__MASK    0x00000400
#define USB_OTG__USB1__DCTL__PWRONPRGDONE__MASK    0x00000800
#define USB_OTG__USB1__DCTL__RESERVED_12__MASK    0x00001000
#define USB_OTG__USB1__DCTL__GMC__MASK    0x00006000
#define USB_OTG__USB1__DCTL__IGNRFRMNUM__MASK    0x00008000
#define USB_OTG__USB1__DCTL__NAKONBBLE__MASK    0x00010000
#define USB_OTG__USB1__DCTL__ENCONTONBNA__MASK    0x00020000
#define USB_OTG__USB1__DCTL__RESERVED_18__MASK    0x00040000
#define USB_OTG__USB1__DCTL__SERVINT__MASK    0x00080000
#define USB_OTG__USB1__DCTL__RESERVED_31_20__MASK    0xfff00000

#define USB_OTG__USB1__DCTL__RMTWKUPSIG__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__SFTDISCON__POR_VALUE    0x1
#define USB_OTG__USB1__DCTL__GNPINNAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__GOUTNAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__TSTCTL__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__SGNPINNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__CGNPINNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__SGOUTNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__CGOUTNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__PWRONPRGDONE__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__RESERVED_12__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__GMC__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__IGNRFRMNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__NAKONBBLE__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__ENCONTONBNA__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__RESERVED_18__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__SERVINT__POR_VALUE    0x0
#define USB_OTG__USB1__DCTL__RESERVED_31_20__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DSTS
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DSTS__ADDR (USB_OTG__USB1__BASE_ADDR + 0x808ULL)
#define USB_OTG__USB1__DSTS__NUM  0x1

#define USB_OTG__USB1__DSTS__SUSPSTS__SHIFT    0
#define USB_OTG__USB1__DSTS__ENUMSPD__SHIFT    1
#define USB_OTG__USB1__DSTS__ERRTICERR__SHIFT    3
#define USB_OTG__USB1__DSTS__RESERVED_7_4__SHIFT    4
#define USB_OTG__USB1__DSTS__SOFFN__SHIFT    8
#define USB_OTG__USB1__DSTS__DEVLNSTS__SHIFT    22
#define USB_OTG__USB1__DSTS__RESERVED_31_24__SHIFT    24

#define USB_OTG__USB1__DSTS__SUSPSTS__MASK    0x00000001
#define USB_OTG__USB1__DSTS__ENUMSPD__MASK    0x00000006
#define USB_OTG__USB1__DSTS__ERRTICERR__MASK    0x00000008
#define USB_OTG__USB1__DSTS__RESERVED_7_4__MASK    0x000000f0
#define USB_OTG__USB1__DSTS__SOFFN__MASK    0x003fff00
#define USB_OTG__USB1__DSTS__DEVLNSTS__MASK    0x00c00000
#define USB_OTG__USB1__DSTS__RESERVED_31_24__MASK    0xff000000

#define USB_OTG__USB1__DSTS__SUSPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DSTS__ENUMSPD__POR_VALUE    0x1
#define USB_OTG__USB1__DSTS__ERRTICERR__POR_VALUE    0x0
#define USB_OTG__USB1__DSTS__RESERVED_7_4__POR_VALUE    0x0
#define USB_OTG__USB1__DSTS__SOFFN__POR_VALUE    0x0
#define USB_OTG__USB1__DSTS__DEVLNSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DSTS__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPMSK
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPMSK__ADDR (USB_OTG__USB1__BASE_ADDR + 0x810ULL)
#define USB_OTG__USB1__DIEPMSK__NUM  0x1

#define USB_OTG__USB1__DIEPMSK__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__DIEPMSK__EPDISBLDMSK__SHIFT    1
#define USB_OTG__USB1__DIEPMSK__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__DIEPMSK__TIMEOUTMSK__SHIFT    3
#define USB_OTG__USB1__DIEPMSK__INTKNTXFEMPMSK__SHIFT    4
#define USB_OTG__USB1__DIEPMSK__INTKNEPMISMSK__SHIFT    5
#define USB_OTG__USB1__DIEPMSK__INEPNAKEFFMSK__SHIFT    6
#define USB_OTG__USB1__DIEPMSK__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DIEPMSK__TXFIFOUNDRNMSK__SHIFT    8
#define USB_OTG__USB1__DIEPMSK__BNAININTRMSK__SHIFT    9
#define USB_OTG__USB1__DIEPMSK__RESERVED_12_10__SHIFT    10
#define USB_OTG__USB1__DIEPMSK__NAKMSK__SHIFT    13
#define USB_OTG__USB1__DIEPMSK__RESERVED_31_14__SHIFT    14

#define USB_OTG__USB1__DIEPMSK__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__DIEPMSK__EPDISBLDMSK__MASK    0x00000002
#define USB_OTG__USB1__DIEPMSK__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__DIEPMSK__TIMEOUTMSK__MASK    0x00000008
#define USB_OTG__USB1__DIEPMSK__INTKNTXFEMPMSK__MASK    0x00000010
#define USB_OTG__USB1__DIEPMSK__INTKNEPMISMSK__MASK    0x00000020
#define USB_OTG__USB1__DIEPMSK__INEPNAKEFFMSK__MASK    0x00000040
#define USB_OTG__USB1__DIEPMSK__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DIEPMSK__TXFIFOUNDRNMSK__MASK    0x00000100
#define USB_OTG__USB1__DIEPMSK__BNAININTRMSK__MASK    0x00000200
#define USB_OTG__USB1__DIEPMSK__RESERVED_12_10__MASK    0x00001c00
#define USB_OTG__USB1__DIEPMSK__NAKMSK__MASK    0x00002000
#define USB_OTG__USB1__DIEPMSK__RESERVED_31_14__MASK    0xffffc000

#define USB_OTG__USB1__DIEPMSK__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__EPDISBLDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__TIMEOUTMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__INTKNTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__INTKNEPMISMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__INEPNAKEFFMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__TXFIFOUNDRNMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__BNAININTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__RESERVED_12_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__NAKMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPMSK__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPMSK
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPMSK__ADDR (USB_OTG__USB1__BASE_ADDR + 0x814ULL)
#define USB_OTG__USB1__DOEPMSK__NUM  0x1

#define USB_OTG__USB1__DOEPMSK__XFERCOMPLMSK__SHIFT    0
#define USB_OTG__USB1__DOEPMSK__EPDISBLDMSK__SHIFT    1
#define USB_OTG__USB1__DOEPMSK__AHBERRMSK__SHIFT    2
#define USB_OTG__USB1__DOEPMSK__SETUPMSK__SHIFT    3
#define USB_OTG__USB1__DOEPMSK__OUTTKNEPDISMSK__SHIFT    4
#define USB_OTG__USB1__DOEPMSK__STSPHSERCVDMSK__SHIFT    5
#define USB_OTG__USB1__DOEPMSK__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPMSK__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPMSK__OUTPKTERRMSK__SHIFT    8
#define USB_OTG__USB1__DOEPMSK__BNAOUTINTRMSK__SHIFT    9
#define USB_OTG__USB1__DOEPMSK__RESERVED_11_10__SHIFT    10
#define USB_OTG__USB1__DOEPMSK__BBLEERRMSK__SHIFT    12
#define USB_OTG__USB1__DOEPMSK__NAKMSK__SHIFT    13
#define USB_OTG__USB1__DOEPMSK__NYETMSK__SHIFT    14
#define USB_OTG__USB1__DOEPMSK__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DOEPMSK__XFERCOMPLMSK__MASK    0x00000001
#define USB_OTG__USB1__DOEPMSK__EPDISBLDMSK__MASK    0x00000002
#define USB_OTG__USB1__DOEPMSK__AHBERRMSK__MASK    0x00000004
#define USB_OTG__USB1__DOEPMSK__SETUPMSK__MASK    0x00000008
#define USB_OTG__USB1__DOEPMSK__OUTTKNEPDISMSK__MASK    0x00000010
#define USB_OTG__USB1__DOEPMSK__STSPHSERCVDMSK__MASK    0x00000020
#define USB_OTG__USB1__DOEPMSK__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPMSK__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPMSK__OUTPKTERRMSK__MASK    0x00000100
#define USB_OTG__USB1__DOEPMSK__BNAOUTINTRMSK__MASK    0x00000200
#define USB_OTG__USB1__DOEPMSK__RESERVED_11_10__MASK    0x00000c00
#define USB_OTG__USB1__DOEPMSK__BBLEERRMSK__MASK    0x00001000
#define USB_OTG__USB1__DOEPMSK__NAKMSK__MASK    0x00002000
#define USB_OTG__USB1__DOEPMSK__NYETMSK__MASK    0x00004000
#define USB_OTG__USB1__DOEPMSK__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DOEPMSK__XFERCOMPLMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__EPDISBLDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__AHBERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__SETUPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__OUTTKNEPDISMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__STSPHSERCVDMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__OUTPKTERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__BNAOUTINTRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__RESERVED_11_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__BBLEERRMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__NAKMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__NYETMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPMSK__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAINT
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DAINT__ADDR (USB_OTG__USB1__BASE_ADDR + 0x818ULL)
#define USB_OTG__USB1__DAINT__NUM  0x1

#define USB_OTG__USB1__DAINT__INEPINT0__SHIFT    0
#define USB_OTG__USB1__DAINT__INEPINT1__SHIFT    1
#define USB_OTG__USB1__DAINT__INEPINT2__SHIFT    2
#define USB_OTG__USB1__DAINT__INEPINT3__SHIFT    3
#define USB_OTG__USB1__DAINT__INEPINT4__SHIFT    4
#define USB_OTG__USB1__DAINT__INEPINT5__SHIFT    5
#define USB_OTG__USB1__DAINT__INEPINT6__SHIFT    6
#define USB_OTG__USB1__DAINT__INEPINT7__SHIFT    7
#define USB_OTG__USB1__DAINT__INEPINT8__SHIFT    8
#define USB_OTG__USB1__DAINT__INEPINT9__SHIFT    9
#define USB_OTG__USB1__DAINT__INEPINT10__SHIFT    10
#define USB_OTG__USB1__DAINT__INEPINT11__SHIFT    11
#define USB_OTG__USB1__DAINT__RESERVED_15_12__SHIFT    12
#define USB_OTG__USB1__DAINT__OUTEPINT0__SHIFT    16
#define USB_OTG__USB1__DAINT__OUTEPINT1__SHIFT    17
#define USB_OTG__USB1__DAINT__OUTEPINT2__SHIFT    18
#define USB_OTG__USB1__DAINT__OUTEPINT3__SHIFT    19
#define USB_OTG__USB1__DAINT__OUTEPINT4__SHIFT    20
#define USB_OTG__USB1__DAINT__OUTEPINT5__SHIFT    21
#define USB_OTG__USB1__DAINT__OUTEPINT6__SHIFT    22
#define USB_OTG__USB1__DAINT__OUTEPINT7__SHIFT    23
#define USB_OTG__USB1__DAINT__OUTEPINT8__SHIFT    24
#define USB_OTG__USB1__DAINT__OUTEPINT9__SHIFT    25
#define USB_OTG__USB1__DAINT__OUTEPINT10__SHIFT    26
#define USB_OTG__USB1__DAINT__OUTEPINT11__SHIFT    27
#define USB_OTG__USB1__DAINT__RESERVED_31_28__SHIFT    28

#define USB_OTG__USB1__DAINT__INEPINT0__MASK    0x00000001
#define USB_OTG__USB1__DAINT__INEPINT1__MASK    0x00000002
#define USB_OTG__USB1__DAINT__INEPINT2__MASK    0x00000004
#define USB_OTG__USB1__DAINT__INEPINT3__MASK    0x00000008
#define USB_OTG__USB1__DAINT__INEPINT4__MASK    0x00000010
#define USB_OTG__USB1__DAINT__INEPINT5__MASK    0x00000020
#define USB_OTG__USB1__DAINT__INEPINT6__MASK    0x00000040
#define USB_OTG__USB1__DAINT__INEPINT7__MASK    0x00000080
#define USB_OTG__USB1__DAINT__INEPINT8__MASK    0x00000100
#define USB_OTG__USB1__DAINT__INEPINT9__MASK    0x00000200
#define USB_OTG__USB1__DAINT__INEPINT10__MASK    0x00000400
#define USB_OTG__USB1__DAINT__INEPINT11__MASK    0x00000800
#define USB_OTG__USB1__DAINT__RESERVED_15_12__MASK    0x0000f000
#define USB_OTG__USB1__DAINT__OUTEPINT0__MASK    0x00010000
#define USB_OTG__USB1__DAINT__OUTEPINT1__MASK    0x00020000
#define USB_OTG__USB1__DAINT__OUTEPINT2__MASK    0x00040000
#define USB_OTG__USB1__DAINT__OUTEPINT3__MASK    0x00080000
#define USB_OTG__USB1__DAINT__OUTEPINT4__MASK    0x00100000
#define USB_OTG__USB1__DAINT__OUTEPINT5__MASK    0x00200000
#define USB_OTG__USB1__DAINT__OUTEPINT6__MASK    0x00400000
#define USB_OTG__USB1__DAINT__OUTEPINT7__MASK    0x00800000
#define USB_OTG__USB1__DAINT__OUTEPINT8__MASK    0x01000000
#define USB_OTG__USB1__DAINT__OUTEPINT9__MASK    0x02000000
#define USB_OTG__USB1__DAINT__OUTEPINT10__MASK    0x04000000
#define USB_OTG__USB1__DAINT__OUTEPINT11__MASK    0x08000000
#define USB_OTG__USB1__DAINT__RESERVED_31_28__MASK    0xf0000000

#define USB_OTG__USB1__DAINT__INEPINT0__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT1__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT2__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT3__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT4__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT5__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT6__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT7__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT8__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT9__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT10__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__INEPINT11__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__RESERVED_15_12__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT0__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT1__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT2__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT3__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT4__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT5__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT6__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT7__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT8__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT9__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT10__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__OUTEPINT11__POR_VALUE    0x0
#define USB_OTG__USB1__DAINT__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DAINTMSK
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DAINTMSK__ADDR (USB_OTG__USB1__BASE_ADDR + 0x81CULL)
#define USB_OTG__USB1__DAINTMSK__NUM  0x1

#define USB_OTG__USB1__DAINTMSK__INEPMSK0__SHIFT    0
#define USB_OTG__USB1__DAINTMSK__INEPMSK1__SHIFT    1
#define USB_OTG__USB1__DAINTMSK__INEPMSK2__SHIFT    2
#define USB_OTG__USB1__DAINTMSK__INEPMSK3__SHIFT    3
#define USB_OTG__USB1__DAINTMSK__INEPMSK4__SHIFT    4
#define USB_OTG__USB1__DAINTMSK__INEPMSK5__SHIFT    5
#define USB_OTG__USB1__DAINTMSK__INEPMSK6__SHIFT    6
#define USB_OTG__USB1__DAINTMSK__INEPMSK7__SHIFT    7
#define USB_OTG__USB1__DAINTMSK__INEPMSK8__SHIFT    8
#define USB_OTG__USB1__DAINTMSK__INEPMSK9__SHIFT    9
#define USB_OTG__USB1__DAINTMSK__INEPMSK10__SHIFT    10
#define USB_OTG__USB1__DAINTMSK__INEPMSK11__SHIFT    11
#define USB_OTG__USB1__DAINTMSK__RESERVED_15_12__SHIFT    12
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK0__SHIFT    16
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK1__SHIFT    17
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK2__SHIFT    18
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK3__SHIFT    19
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK4__SHIFT    20
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK5__SHIFT    21
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK6__SHIFT    22
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK7__SHIFT    23
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK8__SHIFT    24
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK9__SHIFT    25
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK10__SHIFT    26
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK11__SHIFT    27
#define USB_OTG__USB1__DAINTMSK__RESERVED_31_28__SHIFT    28

#define USB_OTG__USB1__DAINTMSK__INEPMSK0__MASK    0x00000001
#define USB_OTG__USB1__DAINTMSK__INEPMSK1__MASK    0x00000002
#define USB_OTG__USB1__DAINTMSK__INEPMSK2__MASK    0x00000004
#define USB_OTG__USB1__DAINTMSK__INEPMSK3__MASK    0x00000008
#define USB_OTG__USB1__DAINTMSK__INEPMSK4__MASK    0x00000010
#define USB_OTG__USB1__DAINTMSK__INEPMSK5__MASK    0x00000020
#define USB_OTG__USB1__DAINTMSK__INEPMSK6__MASK    0x00000040
#define USB_OTG__USB1__DAINTMSK__INEPMSK7__MASK    0x00000080
#define USB_OTG__USB1__DAINTMSK__INEPMSK8__MASK    0x00000100
#define USB_OTG__USB1__DAINTMSK__INEPMSK9__MASK    0x00000200
#define USB_OTG__USB1__DAINTMSK__INEPMSK10__MASK    0x00000400
#define USB_OTG__USB1__DAINTMSK__INEPMSK11__MASK    0x00000800
#define USB_OTG__USB1__DAINTMSK__RESERVED_15_12__MASK    0x0000f000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK0__MASK    0x00010000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK1__MASK    0x00020000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK2__MASK    0x00040000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK3__MASK    0x00080000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK4__MASK    0x00100000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK5__MASK    0x00200000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK6__MASK    0x00400000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK7__MASK    0x00800000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK8__MASK    0x01000000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK9__MASK    0x02000000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK10__MASK    0x04000000
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK11__MASK    0x08000000
#define USB_OTG__USB1__DAINTMSK__RESERVED_31_28__MASK    0xf0000000

#define USB_OTG__USB1__DAINTMSK__INEPMSK0__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK1__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK2__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK3__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK4__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK5__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK6__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK7__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK8__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK9__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK10__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__INEPMSK11__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__RESERVED_15_12__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK0__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK1__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK2__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK3__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK4__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK5__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK6__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK7__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK8__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK9__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK10__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__OUTEPMSK11__POR_VALUE    0x0
#define USB_OTG__USB1__DAINTMSK__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DVBUSDIS
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DVBUSDIS__ADDR (USB_OTG__USB1__BASE_ADDR + 0x828ULL)
#define USB_OTG__USB1__DVBUSDIS__NUM  0x1

#define USB_OTG__USB1__DVBUSDIS__DVBUSDIS__SHIFT    0
#define USB_OTG__USB1__DVBUSDIS__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DVBUSDIS__DVBUSDIS__MASK    0x0000ffff
#define USB_OTG__USB1__DVBUSDIS__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DVBUSDIS__DVBUSDIS__POR_VALUE    0x11
#define USB_OTG__USB1__DVBUSDIS__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DVBUSPULSE
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DVBUSPULSE__ADDR (USB_OTG__USB1__BASE_ADDR + 0x82CULL)
#define USB_OTG__USB1__DVBUSPULSE__NUM  0x1

#define USB_OTG__USB1__DVBUSPULSE__DVBUSPULSE__SHIFT    0
#define USB_OTG__USB1__DVBUSPULSE__RESERVED_31_12__SHIFT    12

#define USB_OTG__USB1__DVBUSPULSE__DVBUSPULSE__MASK    0x00000fff
#define USB_OTG__USB1__DVBUSPULSE__RESERVED_31_12__MASK    0xfffff000

#define USB_OTG__USB1__DVBUSPULSE__DVBUSPULSE__POR_VALUE    0x5
#define USB_OTG__USB1__DVBUSPULSE__RESERVED_31_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTHRCTL
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTHRCTL__ADDR (USB_OTG__USB1__BASE_ADDR + 0x830ULL)
#define USB_OTG__USB1__DTHRCTL__NUM  0x1

#define USB_OTG__USB1__DTHRCTL__NONISOTHREN__SHIFT    0
#define USB_OTG__USB1__DTHRCTL__ISOTHREN__SHIFT    1
#define USB_OTG__USB1__DTHRCTL__TXTHRLEN__SHIFT    2
#define USB_OTG__USB1__DTHRCTL__AHBTHRRATIO__SHIFT    11
#define USB_OTG__USB1__DTHRCTL__RESERVED_15_13__SHIFT    13
#define USB_OTG__USB1__DTHRCTL__RXTHREN__SHIFT    16
#define USB_OTG__USB1__DTHRCTL__RXTHRLEN__SHIFT    17
#define USB_OTG__USB1__DTHRCTL__RESERVED_16__SHIFT    26
#define USB_OTG__USB1__DTHRCTL__ARBPRKEN__SHIFT    27
#define USB_OTG__USB1__DTHRCTL__RESERVED_31_28__SHIFT    28

#define USB_OTG__USB1__DTHRCTL__NONISOTHREN__MASK    0x00000001
#define USB_OTG__USB1__DTHRCTL__ISOTHREN__MASK    0x00000002
#define USB_OTG__USB1__DTHRCTL__TXTHRLEN__MASK    0x000007fc
#define USB_OTG__USB1__DTHRCTL__AHBTHRRATIO__MASK    0x00001800
#define USB_OTG__USB1__DTHRCTL__RESERVED_15_13__MASK    0x0000e000
#define USB_OTG__USB1__DTHRCTL__RXTHREN__MASK    0x00010000
#define USB_OTG__USB1__DTHRCTL__RXTHRLEN__MASK    0x03fe0000
#define USB_OTG__USB1__DTHRCTL__RESERVED_16__MASK    0x04000000
#define USB_OTG__USB1__DTHRCTL__ARBPRKEN__MASK    0x08000000
#define USB_OTG__USB1__DTHRCTL__RESERVED_31_28__MASK    0xf0000000

#define USB_OTG__USB1__DTHRCTL__NONISOTHREN__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__ISOTHREN__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__TXTHRLEN__POR_VALUE    0x8
#define USB_OTG__USB1__DTHRCTL__AHBTHRRATIO__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__RESERVED_15_13__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__RXTHREN__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__RXTHRLEN__POR_VALUE    0x8
#define USB_OTG__USB1__DTHRCTL__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__ARBPRKEN__POR_VALUE    0x0
#define USB_OTG__USB1__DTHRCTL__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPEMPMSK
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPEMPMSK__ADDR (USB_OTG__USB1__BASE_ADDR + 0x834ULL)
#define USB_OTG__USB1__DIEPEMPMSK__NUM  0x1

#define USB_OTG__USB1__DIEPEMPMSK__INEPTXFEMPMSK__SHIFT    0
#define USB_OTG__USB1__DIEPEMPMSK__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DIEPEMPMSK__INEPTXFEMPMSK__MASK    0x0000ffff
#define USB_OTG__USB1__DIEPEMPMSK__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DIEPEMPMSK__INEPTXFEMPMSK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPEMPMSK__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL0
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x900ULL)
#define USB_OTG__USB1__DIEPCTL0__NUM  0x1

#define USB_OTG__USB1__DIEPCTL0__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL0__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL0__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL0__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL0__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL0__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL0__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL0__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL0__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL0__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL0__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL0__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL0__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL0__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL0__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL0__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL0__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL0__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL0__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL0__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL0__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL0__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL0__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL0__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL0__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL0__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL0__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL0__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL0__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL0__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL0__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x908ULL)
#define USB_OTG__USB1__DIEPINT0__NUM  0x1

#define USB_OTG__USB1__DIEPINT0__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT0__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT0__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT0__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT0__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT0__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT0__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT0__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT0__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT0__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT0__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT0__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT0__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT0__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT0__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT0__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT0__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT0__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT0__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT0__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT0__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT0__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT0__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT0__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT0__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT0__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT0__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT0__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT0__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT0__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT0__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT0__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT0__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT0__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT0__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x910ULL)
#define USB_OTG__USB1__DIEPTSIZ0__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ0__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ0__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ0__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ0__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ0__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ0__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ0__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ0__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ0__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ0__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ0__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ0__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA0
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x914ULL)
#define USB_OTG__USB1__DIEPDMA0__NUM  0x1

#define USB_OTG__USB1__DIEPDMA0__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA0__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA0__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x918ULL)
#define USB_OTG__USB1__DTXFSTS0__NUM  0x1

#define USB_OTG__USB1__DTXFSTS0__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS0__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS0__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS0__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS0__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS0__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB0
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB0__ADDR (USB_OTG__USB1__BASE_ADDR + 0x91CULL)
#define USB_OTG__USB1__DIEPDMAB0__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB0__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB0__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB0__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL1
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x920ULL)
#define USB_OTG__USB1__DIEPCTL1__NUM  0x1

#define USB_OTG__USB1__DIEPCTL1__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL1__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL1__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL1__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL1__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL1__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL1__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL1__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL1__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL1__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL1__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL1__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL1__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL1__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL1__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL1__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL1__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL1__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL1__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL1__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL1__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL1__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL1__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL1__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL1__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL1__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL1__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL1__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL1__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL1__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL1__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x928ULL)
#define USB_OTG__USB1__DIEPINT1__NUM  0x1

#define USB_OTG__USB1__DIEPINT1__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT1__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT1__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT1__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT1__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT1__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT1__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT1__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT1__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT1__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT1__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT1__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT1__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT1__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT1__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT1__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT1__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT1__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT1__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT1__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT1__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT1__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT1__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT1__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT1__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT1__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT1__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT1__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT1__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT1__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT1__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT1__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT1__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT1__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT1__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x930ULL)
#define USB_OTG__USB1__DIEPTSIZ1__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ1__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ1__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ1__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ1__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ1__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ1__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ1__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ1__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ1__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ1__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ1__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ1__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA1
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x934ULL)
#define USB_OTG__USB1__DIEPDMA1__NUM  0x1

#define USB_OTG__USB1__DIEPDMA1__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA1__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA1__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x938ULL)
#define USB_OTG__USB1__DTXFSTS1__NUM  0x1

#define USB_OTG__USB1__DTXFSTS1__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS1__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS1__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS1__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS1__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB1
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB1__ADDR (USB_OTG__USB1__BASE_ADDR + 0x93CULL)
#define USB_OTG__USB1__DIEPDMAB1__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB1__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB1__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB1__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL2
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x940ULL)
#define USB_OTG__USB1__DIEPCTL2__NUM  0x1

#define USB_OTG__USB1__DIEPCTL2__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL2__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL2__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL2__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL2__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL2__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL2__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL2__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL2__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL2__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL2__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL2__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL2__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL2__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL2__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL2__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL2__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL2__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL2__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL2__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL2__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL2__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL2__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL2__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL2__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL2__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL2__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL2__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL2__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL2__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL2__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x948ULL)
#define USB_OTG__USB1__DIEPINT2__NUM  0x1

#define USB_OTG__USB1__DIEPINT2__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT2__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT2__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT2__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT2__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT2__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT2__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT2__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT2__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT2__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT2__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT2__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT2__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT2__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT2__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT2__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT2__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT2__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT2__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT2__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT2__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT2__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT2__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT2__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT2__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT2__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT2__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT2__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT2__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT2__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT2__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT2__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT2__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT2__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT2__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x950ULL)
#define USB_OTG__USB1__DIEPTSIZ2__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ2__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ2__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ2__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ2__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ2__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ2__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ2__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ2__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ2__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ2__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ2__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ2__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA2
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x954ULL)
#define USB_OTG__USB1__DIEPDMA2__NUM  0x1

#define USB_OTG__USB1__DIEPDMA2__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA2__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA2__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x958ULL)
#define USB_OTG__USB1__DTXFSTS2__NUM  0x1

#define USB_OTG__USB1__DTXFSTS2__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS2__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS2__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS2__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS2__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB2
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB2__ADDR (USB_OTG__USB1__BASE_ADDR + 0x95CULL)
#define USB_OTG__USB1__DIEPDMAB2__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB2__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB2__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB2__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL3
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x960ULL)
#define USB_OTG__USB1__DIEPCTL3__NUM  0x1

#define USB_OTG__USB1__DIEPCTL3__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL3__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL3__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL3__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL3__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL3__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL3__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL3__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL3__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL3__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL3__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL3__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL3__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL3__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL3__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL3__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL3__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL3__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL3__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL3__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL3__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL3__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL3__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL3__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL3__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL3__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL3__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL3__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL3__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL3__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL3__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x968ULL)
#define USB_OTG__USB1__DIEPINT3__NUM  0x1

#define USB_OTG__USB1__DIEPINT3__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT3__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT3__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT3__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT3__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT3__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT3__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT3__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT3__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT3__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT3__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT3__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT3__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT3__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT3__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT3__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT3__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT3__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT3__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT3__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT3__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT3__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT3__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT3__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT3__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT3__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT3__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT3__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT3__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT3__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT3__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT3__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT3__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT3__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT3__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x970ULL)
#define USB_OTG__USB1__DIEPTSIZ3__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ3__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ3__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ3__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ3__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ3__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ3__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ3__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ3__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ3__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ3__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ3__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ3__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA3
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x974ULL)
#define USB_OTG__USB1__DIEPDMA3__NUM  0x1

#define USB_OTG__USB1__DIEPDMA3__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA3__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA3__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x978ULL)
#define USB_OTG__USB1__DTXFSTS3__NUM  0x1

#define USB_OTG__USB1__DTXFSTS3__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS3__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS3__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS3__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS3__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB3
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB3__ADDR (USB_OTG__USB1__BASE_ADDR + 0x97CULL)
#define USB_OTG__USB1__DIEPDMAB3__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB3__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB3__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB3__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL4
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x980ULL)
#define USB_OTG__USB1__DIEPCTL4__NUM  0x1

#define USB_OTG__USB1__DIEPCTL4__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL4__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL4__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL4__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL4__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL4__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL4__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL4__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL4__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL4__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL4__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL4__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL4__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL4__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL4__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL4__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL4__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL4__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL4__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL4__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL4__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL4__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL4__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL4__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL4__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL4__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL4__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL4__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL4__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL4__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL4__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x988ULL)
#define USB_OTG__USB1__DIEPINT4__NUM  0x1

#define USB_OTG__USB1__DIEPINT4__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT4__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT4__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT4__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT4__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT4__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT4__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT4__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT4__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT4__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT4__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT4__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT4__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT4__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT4__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT4__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT4__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT4__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT4__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT4__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT4__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT4__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT4__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT4__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT4__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT4__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT4__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT4__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT4__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT4__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT4__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT4__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT4__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT4__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT4__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x990ULL)
#define USB_OTG__USB1__DIEPTSIZ4__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ4__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ4__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ4__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ4__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ4__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ4__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ4__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ4__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ4__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ4__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ4__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ4__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA4
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x994ULL)
#define USB_OTG__USB1__DIEPDMA4__NUM  0x1

#define USB_OTG__USB1__DIEPDMA4__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA4__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA4__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x998ULL)
#define USB_OTG__USB1__DTXFSTS4__NUM  0x1

#define USB_OTG__USB1__DTXFSTS4__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS4__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS4__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS4__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS4__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS4__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB4
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB4__ADDR (USB_OTG__USB1__BASE_ADDR + 0x99CULL)
#define USB_OTG__USB1__DIEPDMAB4__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB4__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB4__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB4__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL5
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9A0ULL)
#define USB_OTG__USB1__DIEPCTL5__NUM  0x1

#define USB_OTG__USB1__DIEPCTL5__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL5__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL5__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL5__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL5__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL5__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL5__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL5__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL5__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL5__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL5__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL5__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL5__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL5__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL5__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL5__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL5__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL5__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL5__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL5__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL5__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL5__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL5__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL5__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL5__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL5__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL5__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL5__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL5__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL5__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL5__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9A8ULL)
#define USB_OTG__USB1__DIEPINT5__NUM  0x1

#define USB_OTG__USB1__DIEPINT5__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT5__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT5__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT5__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT5__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT5__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT5__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT5__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT5__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT5__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT5__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT5__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT5__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT5__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT5__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT5__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT5__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT5__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT5__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT5__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT5__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT5__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT5__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT5__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT5__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT5__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT5__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT5__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT5__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT5__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT5__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT5__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT5__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT5__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT5__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9B0ULL)
#define USB_OTG__USB1__DIEPTSIZ5__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ5__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ5__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ5__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ5__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ5__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ5__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ5__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ5__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ5__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ5__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ5__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ5__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA5
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9B4ULL)
#define USB_OTG__USB1__DIEPDMA5__NUM  0x1

#define USB_OTG__USB1__DIEPDMA5__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA5__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA5__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9B8ULL)
#define USB_OTG__USB1__DTXFSTS5__NUM  0x1

#define USB_OTG__USB1__DTXFSTS5__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS5__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS5__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS5__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS5__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS5__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB5
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB5__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9BCULL)
#define USB_OTG__USB1__DIEPDMAB5__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB5__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB5__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB5__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL6
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9C0ULL)
#define USB_OTG__USB1__DIEPCTL6__NUM  0x1

#define USB_OTG__USB1__DIEPCTL6__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL6__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL6__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL6__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL6__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL6__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL6__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL6__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL6__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL6__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL6__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL6__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL6__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL6__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL6__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL6__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL6__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL6__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL6__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL6__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL6__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL6__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL6__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL6__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL6__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL6__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL6__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL6__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL6__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL6__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL6__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9C8ULL)
#define USB_OTG__USB1__DIEPINT6__NUM  0x1

#define USB_OTG__USB1__DIEPINT6__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT6__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT6__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT6__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT6__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT6__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT6__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT6__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT6__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT6__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT6__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT6__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT6__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT6__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT6__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT6__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT6__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT6__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT6__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT6__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT6__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT6__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT6__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT6__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT6__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT6__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT6__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT6__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT6__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT6__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT6__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT6__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT6__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT6__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT6__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9D0ULL)
#define USB_OTG__USB1__DIEPTSIZ6__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ6__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ6__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ6__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ6__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ6__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ6__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ6__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ6__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ6__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ6__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ6__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ6__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA6
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9D4ULL)
#define USB_OTG__USB1__DIEPDMA6__NUM  0x1

#define USB_OTG__USB1__DIEPDMA6__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA6__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA6__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9D8ULL)
#define USB_OTG__USB1__DTXFSTS6__NUM  0x1

#define USB_OTG__USB1__DTXFSTS6__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS6__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS6__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS6__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS6__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS6__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB6
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB6__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9DCULL)
#define USB_OTG__USB1__DIEPDMAB6__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB6__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB6__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB6__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL7
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9E0ULL)
#define USB_OTG__USB1__DIEPCTL7__NUM  0x1

#define USB_OTG__USB1__DIEPCTL7__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL7__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL7__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL7__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL7__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL7__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL7__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL7__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL7__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL7__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL7__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL7__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL7__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL7__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL7__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL7__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL7__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL7__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL7__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL7__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL7__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL7__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL7__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL7__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL7__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL7__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL7__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL7__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL7__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL7__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL7__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9E8ULL)
#define USB_OTG__USB1__DIEPINT7__NUM  0x1

#define USB_OTG__USB1__DIEPINT7__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT7__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT7__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT7__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT7__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT7__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT7__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT7__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT7__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT7__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT7__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT7__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT7__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT7__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT7__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT7__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT7__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT7__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT7__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT7__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT7__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT7__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT7__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT7__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT7__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT7__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT7__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT7__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT7__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT7__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT7__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT7__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT7__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT7__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT7__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9F0ULL)
#define USB_OTG__USB1__DIEPTSIZ7__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ7__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ7__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ7__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ7__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ7__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ7__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ7__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ7__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ7__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ7__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ7__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ7__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA7
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9F4ULL)
#define USB_OTG__USB1__DIEPDMA7__NUM  0x1

#define USB_OTG__USB1__DIEPDMA7__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA7__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA7__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9F8ULL)
#define USB_OTG__USB1__DTXFSTS7__NUM  0x1

#define USB_OTG__USB1__DTXFSTS7__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS7__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS7__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS7__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS7__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS7__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB7
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB7__ADDR (USB_OTG__USB1__BASE_ADDR + 0x9FCULL)
#define USB_OTG__USB1__DIEPDMAB7__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB7__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB7__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB7__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL8
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA00ULL)
#define USB_OTG__USB1__DIEPCTL8__NUM  0x1

#define USB_OTG__USB1__DIEPCTL8__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL8__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL8__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL8__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL8__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL8__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL8__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL8__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL8__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL8__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL8__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL8__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL8__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL8__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL8__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL8__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL8__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL8__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL8__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL8__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL8__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL8__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL8__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL8__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL8__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL8__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL8__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL8__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL8__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL8__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL8__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA08ULL)
#define USB_OTG__USB1__DIEPINT8__NUM  0x1

#define USB_OTG__USB1__DIEPINT8__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT8__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT8__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT8__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT8__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT8__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT8__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT8__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT8__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT8__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT8__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT8__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT8__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT8__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT8__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT8__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT8__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT8__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT8__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT8__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT8__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT8__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT8__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT8__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT8__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT8__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT8__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT8__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT8__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT8__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT8__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT8__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT8__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT8__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT8__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA10ULL)
#define USB_OTG__USB1__DIEPTSIZ8__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ8__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ8__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ8__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ8__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ8__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ8__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ8__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ8__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ8__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ8__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ8__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ8__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA8
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA14ULL)
#define USB_OTG__USB1__DIEPDMA8__NUM  0x1

#define USB_OTG__USB1__DIEPDMA8__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA8__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA8__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA18ULL)
#define USB_OTG__USB1__DTXFSTS8__NUM  0x1

#define USB_OTG__USB1__DTXFSTS8__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS8__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS8__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS8__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS8__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS8__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB8
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA1CULL)
#define USB_OTG__USB1__DIEPDMAB8__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB8__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB8__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB8__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL9
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA20ULL)
#define USB_OTG__USB1__DIEPCTL9__NUM  0x1

#define USB_OTG__USB1__DIEPCTL9__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL9__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL9__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL9__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL9__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL9__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL9__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL9__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL9__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL9__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL9__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL9__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL9__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL9__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL9__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL9__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL9__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL9__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL9__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL9__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL9__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL9__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL9__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL9__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL9__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL9__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL9__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL9__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL9__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL9__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL9__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA28ULL)
#define USB_OTG__USB1__DIEPINT9__NUM  0x1

#define USB_OTG__USB1__DIEPINT9__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT9__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT9__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT9__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT9__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT9__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT9__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT9__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT9__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT9__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT9__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT9__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT9__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT9__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT9__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT9__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT9__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT9__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT9__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT9__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT9__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT9__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT9__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT9__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT9__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT9__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT9__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT9__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT9__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT9__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT9__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT9__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT9__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT9__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT9__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA30ULL)
#define USB_OTG__USB1__DIEPTSIZ9__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ9__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ9__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ9__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ9__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ9__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ9__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ9__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ9__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ9__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ9__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ9__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ9__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA9
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA34ULL)
#define USB_OTG__USB1__DIEPDMA9__NUM  0x1

#define USB_OTG__USB1__DIEPDMA9__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA9__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA9__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA38ULL)
#define USB_OTG__USB1__DTXFSTS9__NUM  0x1

#define USB_OTG__USB1__DTXFSTS9__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS9__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS9__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS9__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS9__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS9__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB9
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA3CULL)
#define USB_OTG__USB1__DIEPDMAB9__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB9__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB9__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB9__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL10
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA40ULL)
#define USB_OTG__USB1__DIEPCTL10__NUM  0x1

#define USB_OTG__USB1__DIEPCTL10__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL10__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL10__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL10__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL10__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL10__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL10__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL10__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL10__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL10__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL10__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL10__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL10__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL10__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL10__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL10__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL10__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL10__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL10__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL10__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL10__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL10__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL10__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL10__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL10__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL10__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL10__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL10__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL10__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL10__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL10__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA48ULL)
#define USB_OTG__USB1__DIEPINT10__NUM  0x1

#define USB_OTG__USB1__DIEPINT10__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT10__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT10__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT10__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT10__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT10__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT10__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT10__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT10__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT10__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT10__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT10__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT10__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT10__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT10__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT10__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT10__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT10__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT10__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT10__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT10__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT10__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT10__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT10__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT10__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT10__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT10__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT10__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT10__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT10__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT10__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT10__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT10__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT10__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT10__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA50ULL)
#define USB_OTG__USB1__DIEPTSIZ10__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ10__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ10__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ10__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ10__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ10__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ10__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ10__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ10__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ10__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ10__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ10__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ10__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA10
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA54ULL)
#define USB_OTG__USB1__DIEPDMA10__NUM  0x1

#define USB_OTG__USB1__DIEPDMA10__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA10__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA10__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA58ULL)
#define USB_OTG__USB1__DTXFSTS10__NUM  0x1

#define USB_OTG__USB1__DTXFSTS10__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS10__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS10__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS10__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS10__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS10__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB10
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA5CULL)
#define USB_OTG__USB1__DIEPDMAB10__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB10__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB10__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB10__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPCTL11
//  Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPCTL11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA60ULL)
#define USB_OTG__USB1__DIEPCTL11__NUM  0x1

#define USB_OTG__USB1__DIEPCTL11__MPS__SHIFT    0
#define USB_OTG__USB1__DIEPCTL11__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DIEPCTL11__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DIEPCTL11__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DIEPCTL11__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DIEPCTL11__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DIEPCTL11__RESERVED_20__SHIFT    20
#define USB_OTG__USB1__DIEPCTL11__STALL__SHIFT    21
#define USB_OTG__USB1__DIEPCTL11__TXFNUM__SHIFT    22
#define USB_OTG__USB1__DIEPCTL11__CNAK__SHIFT    26
#define USB_OTG__USB1__DIEPCTL11__SNAK__SHIFT    27
#define USB_OTG__USB1__DIEPCTL11__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DIEPCTL11__EPDIS__SHIFT    30
#define USB_OTG__USB1__DIEPCTL11__EPENA__SHIFT    31

#define USB_OTG__USB1__DIEPCTL11__MPS__MASK    0x00000003
#define USB_OTG__USB1__DIEPCTL11__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DIEPCTL11__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DIEPCTL11__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DIEPCTL11__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DIEPCTL11__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DIEPCTL11__RESERVED_20__MASK    0x00100000
#define USB_OTG__USB1__DIEPCTL11__STALL__MASK    0x00200000
#define USB_OTG__USB1__DIEPCTL11__TXFNUM__MASK    0x03c00000
#define USB_OTG__USB1__DIEPCTL11__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DIEPCTL11__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DIEPCTL11__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DIEPCTL11__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DIEPCTL11__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DIEPCTL11__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPCTL11__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__RESERVED_20__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__TXFNUM__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPCTL11__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPINT11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPINT11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA68ULL)
#define USB_OTG__USB1__DIEPINT11__NUM  0x1

#define USB_OTG__USB1__DIEPINT11__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DIEPINT11__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DIEPINT11__AHBERR__SHIFT    2
#define USB_OTG__USB1__DIEPINT11__TIMEOUT__SHIFT    3
#define USB_OTG__USB1__DIEPINT11__INTKNTXFEMP__SHIFT    4
#define USB_OTG__USB1__DIEPINT11__INTKNEPMIS__SHIFT    5
#define USB_OTG__USB1__DIEPINT11__INEPNAKEFF__SHIFT    6
#define USB_OTG__USB1__DIEPINT11__TXFEMP__SHIFT    7
#define USB_OTG__USB1__DIEPINT11__TXFIFOUNDRN__SHIFT    8
#define USB_OTG__USB1__DIEPINT11__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DIEPINT11__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DIEPINT11__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DIEPINT11__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DIEPINT11__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DIEPINT11__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DIEPINT11__RESERVED_31_15__SHIFT    15

#define USB_OTG__USB1__DIEPINT11__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DIEPINT11__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DIEPINT11__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DIEPINT11__TIMEOUT__MASK    0x00000008
#define USB_OTG__USB1__DIEPINT11__INTKNTXFEMP__MASK    0x00000010
#define USB_OTG__USB1__DIEPINT11__INTKNEPMIS__MASK    0x00000020
#define USB_OTG__USB1__DIEPINT11__INEPNAKEFF__MASK    0x00000040
#define USB_OTG__USB1__DIEPINT11__TXFEMP__MASK    0x00000080
#define USB_OTG__USB1__DIEPINT11__TXFIFOUNDRN__MASK    0x00000100
#define USB_OTG__USB1__DIEPINT11__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DIEPINT11__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DIEPINT11__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DIEPINT11__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DIEPINT11__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DIEPINT11__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DIEPINT11__RESERVED_31_15__MASK    0xffff8000

#define USB_OTG__USB1__DIEPINT11__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__TIMEOUT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__INTKNTXFEMP__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__INTKNEPMIS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__INEPNAKEFF__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__TXFEMP__POR_VALUE    0x1
#define USB_OTG__USB1__DIEPINT11__TXFIFOUNDRN__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPINT11__RESERVED_31_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPTSIZ11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPTSIZ11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA70ULL)
#define USB_OTG__USB1__DIEPTSIZ11__NUM  0x1

#define USB_OTG__USB1__DIEPTSIZ11__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DIEPTSIZ11__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DIEPTSIZ11__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DIEPTSIZ11__RESERVED_31_21__SHIFT    21

#define USB_OTG__USB1__DIEPTSIZ11__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DIEPTSIZ11__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DIEPTSIZ11__PKTCNT__MASK    0x00180000
#define USB_OTG__USB1__DIEPTSIZ11__RESERVED_31_21__MASK    0xffe00000

#define USB_OTG__USB1__DIEPTSIZ11__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ11__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ11__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DIEPTSIZ11__RESERVED_31_21__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMA11
//  DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMA11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA74ULL)
#define USB_OTG__USB1__DIEPDMA11__NUM  0x1

#define USB_OTG__USB1__DIEPDMA11__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMA11__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMA11__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DTXFSTS11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DTXFSTS11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA78ULL)
#define USB_OTG__USB1__DTXFSTS11__NUM  0x1

#define USB_OTG__USB1__DTXFSTS11__INEPTXFSPCAVAIL__SHIFT    0
#define USB_OTG__USB1__DTXFSTS11__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DTXFSTS11__INEPTXFSPCAVAIL__MASK    0x0000ffff
#define USB_OTG__USB1__DTXFSTS11__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DTXFSTS11__INEPTXFSPCAVAIL__POR_VALUE    0x190
#define USB_OTG__USB1__DTXFSTS11__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DIEPDMAB11
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DIEPDMAB11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xA7CULL)
#define USB_OTG__USB1__DIEPDMAB11__NUM  0x1

#define USB_OTG__USB1__DIEPDMAB11__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DIEPDMAB11__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DIEPDMAB11__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL0
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL0__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB00ULL)
#define USB_OTG__USB1__DOEPCTL0__NUM  0x1

#define USB_OTG__USB1__DOEPCTL0__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL0__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL0__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL0__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL0__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL0__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL0__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL0__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL0__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL0__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL0__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL0__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL0__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL0__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL0__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL0__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL0__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL0__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL0__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL0__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL0__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL0__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL0__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL0__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL0__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL0__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL0__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL0__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL0__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL0__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL0__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT0__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB08ULL)
#define USB_OTG__USB1__DOEPINT0__NUM  0x1

#define USB_OTG__USB1__DOEPINT0__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT0__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT0__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT0__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT0__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT0__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT0__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT0__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT0__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT0__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT0__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT0__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT0__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT0__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT0__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT0__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT0__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT0__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT0__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT0__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT0__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT0__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT0__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT0__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT0__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT0__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT0__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT0__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT0__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT0__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT0__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT0__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT0__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT0__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT0__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT0__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ0
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ0__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB10ULL)
#define USB_OTG__USB1__DOEPTSIZ0__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ0__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ0__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ0__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ0__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ0__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ0__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ0__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ0__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ0__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ0__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA0
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA0__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB14ULL)
#define USB_OTG__USB1__DOEPDMA0__NUM  0x1

#define USB_OTG__USB1__DOEPDMA0__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA0__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA0__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB0
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB0__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB1CULL)
#define USB_OTG__USB1__DOEPDMAB0__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB0__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB0__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB0__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL1
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL1__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB20ULL)
#define USB_OTG__USB1__DOEPCTL1__NUM  0x1

#define USB_OTG__USB1__DOEPCTL1__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL1__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL1__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL1__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL1__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL1__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL1__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL1__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL1__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL1__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL1__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL1__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL1__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL1__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL1__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL1__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL1__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL1__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL1__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL1__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL1__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL1__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL1__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL1__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL1__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL1__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL1__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL1__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL1__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL1__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL1__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT1__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB28ULL)
#define USB_OTG__USB1__DOEPINT1__NUM  0x1

#define USB_OTG__USB1__DOEPINT1__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT1__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT1__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT1__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT1__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT1__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT1__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT1__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT1__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT1__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT1__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT1__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT1__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT1__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT1__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT1__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT1__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT1__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT1__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT1__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT1__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT1__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT1__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT1__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT1__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT1__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT1__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT1__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT1__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT1__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT1__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT1__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT1__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT1__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT1__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT1__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ1
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ1__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB30ULL)
#define USB_OTG__USB1__DOEPTSIZ1__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ1__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ1__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ1__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ1__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ1__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ1__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ1__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ1__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ1__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ1__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA1
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA1__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB34ULL)
#define USB_OTG__USB1__DOEPDMA1__NUM  0x1

#define USB_OTG__USB1__DOEPDMA1__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA1__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA1__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB1
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB1__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB3CULL)
#define USB_OTG__USB1__DOEPDMAB1__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB1__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB1__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB1__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL2
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL2__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB40ULL)
#define USB_OTG__USB1__DOEPCTL2__NUM  0x1

#define USB_OTG__USB1__DOEPCTL2__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL2__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL2__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL2__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL2__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL2__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL2__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL2__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL2__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL2__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL2__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL2__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL2__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL2__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL2__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL2__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL2__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL2__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL2__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL2__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL2__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL2__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL2__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL2__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL2__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL2__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL2__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL2__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL2__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL2__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL2__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT2__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB48ULL)
#define USB_OTG__USB1__DOEPINT2__NUM  0x1

#define USB_OTG__USB1__DOEPINT2__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT2__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT2__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT2__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT2__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT2__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT2__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT2__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT2__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT2__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT2__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT2__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT2__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT2__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT2__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT2__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT2__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT2__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT2__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT2__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT2__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT2__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT2__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT2__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT2__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT2__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT2__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT2__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT2__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT2__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT2__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT2__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT2__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT2__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT2__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT2__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ2
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ2__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB50ULL)
#define USB_OTG__USB1__DOEPTSIZ2__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ2__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ2__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ2__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ2__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ2__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ2__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ2__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ2__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ2__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ2__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA2
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA2__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB54ULL)
#define USB_OTG__USB1__DOEPDMA2__NUM  0x1

#define USB_OTG__USB1__DOEPDMA2__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA2__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA2__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB2
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB2__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB5CULL)
#define USB_OTG__USB1__DOEPDMAB2__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB2__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB2__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB2__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL3
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL3__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB60ULL)
#define USB_OTG__USB1__DOEPCTL3__NUM  0x1

#define USB_OTG__USB1__DOEPCTL3__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL3__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL3__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL3__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL3__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL3__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL3__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL3__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL3__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL3__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL3__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL3__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL3__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL3__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL3__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL3__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL3__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL3__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL3__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL3__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL3__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL3__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL3__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL3__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL3__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL3__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL3__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL3__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL3__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL3__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL3__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT3__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB68ULL)
#define USB_OTG__USB1__DOEPINT3__NUM  0x1

#define USB_OTG__USB1__DOEPINT3__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT3__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT3__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT3__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT3__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT3__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT3__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT3__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT3__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT3__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT3__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT3__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT3__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT3__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT3__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT3__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT3__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT3__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT3__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT3__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT3__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT3__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT3__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT3__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT3__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT3__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT3__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT3__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT3__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT3__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT3__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT3__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT3__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT3__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT3__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT3__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ3
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ3__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB70ULL)
#define USB_OTG__USB1__DOEPTSIZ3__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ3__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ3__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ3__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ3__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ3__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ3__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ3__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ3__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ3__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ3__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA3
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA3__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB74ULL)
#define USB_OTG__USB1__DOEPDMA3__NUM  0x1

#define USB_OTG__USB1__DOEPDMA3__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA3__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA3__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB3
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB3__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB7CULL)
#define USB_OTG__USB1__DOEPDMAB3__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB3__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB3__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB3__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL4
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL4__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB80ULL)
#define USB_OTG__USB1__DOEPCTL4__NUM  0x1

#define USB_OTG__USB1__DOEPCTL4__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL4__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL4__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL4__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL4__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL4__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL4__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL4__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL4__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL4__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL4__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL4__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL4__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL4__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL4__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL4__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL4__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL4__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL4__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL4__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL4__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL4__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL4__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL4__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL4__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL4__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL4__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL4__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL4__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL4__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL4__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT4__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB88ULL)
#define USB_OTG__USB1__DOEPINT4__NUM  0x1

#define USB_OTG__USB1__DOEPINT4__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT4__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT4__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT4__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT4__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT4__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT4__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT4__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT4__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT4__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT4__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT4__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT4__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT4__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT4__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT4__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT4__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT4__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT4__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT4__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT4__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT4__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT4__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT4__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT4__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT4__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT4__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT4__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT4__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT4__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT4__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT4__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT4__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT4__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT4__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT4__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ4
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ4__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB90ULL)
#define USB_OTG__USB1__DOEPTSIZ4__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ4__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ4__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ4__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ4__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ4__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ4__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ4__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ4__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ4__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ4__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA4
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA4__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB94ULL)
#define USB_OTG__USB1__DOEPDMA4__NUM  0x1

#define USB_OTG__USB1__DOEPDMA4__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA4__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA4__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB4
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB4__ADDR (USB_OTG__USB1__BASE_ADDR + 0xB9CULL)
#define USB_OTG__USB1__DOEPDMAB4__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB4__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB4__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB4__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL5
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL5__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBA0ULL)
#define USB_OTG__USB1__DOEPCTL5__NUM  0x1

#define USB_OTG__USB1__DOEPCTL5__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL5__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL5__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL5__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL5__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL5__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL5__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL5__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL5__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL5__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL5__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL5__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL5__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL5__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL5__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL5__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL5__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL5__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL5__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL5__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL5__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL5__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL5__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL5__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL5__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL5__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL5__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL5__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL5__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL5__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL5__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT5__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBA8ULL)
#define USB_OTG__USB1__DOEPINT5__NUM  0x1

#define USB_OTG__USB1__DOEPINT5__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT5__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT5__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT5__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT5__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT5__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT5__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT5__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT5__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT5__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT5__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT5__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT5__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT5__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT5__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT5__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT5__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT5__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT5__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT5__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT5__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT5__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT5__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT5__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT5__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT5__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT5__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT5__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT5__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT5__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT5__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT5__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT5__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT5__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT5__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT5__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ5
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ5__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBB0ULL)
#define USB_OTG__USB1__DOEPTSIZ5__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ5__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ5__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ5__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ5__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ5__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ5__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ5__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ5__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ5__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ5__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA5
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA5__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBB4ULL)
#define USB_OTG__USB1__DOEPDMA5__NUM  0x1

#define USB_OTG__USB1__DOEPDMA5__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA5__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA5__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB5
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB5__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBBCULL)
#define USB_OTG__USB1__DOEPDMAB5__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB5__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB5__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB5__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL6
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL6__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBC0ULL)
#define USB_OTG__USB1__DOEPCTL6__NUM  0x1

#define USB_OTG__USB1__DOEPCTL6__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL6__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL6__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL6__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL6__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL6__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL6__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL6__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL6__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL6__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL6__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL6__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL6__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL6__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL6__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL6__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL6__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL6__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL6__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL6__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL6__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL6__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL6__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL6__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL6__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL6__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL6__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL6__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL6__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL6__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL6__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT6__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBC8ULL)
#define USB_OTG__USB1__DOEPINT6__NUM  0x1

#define USB_OTG__USB1__DOEPINT6__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT6__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT6__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT6__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT6__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT6__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT6__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT6__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT6__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT6__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT6__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT6__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT6__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT6__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT6__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT6__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT6__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT6__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT6__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT6__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT6__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT6__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT6__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT6__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT6__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT6__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT6__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT6__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT6__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT6__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT6__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT6__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT6__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT6__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT6__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT6__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ6
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ6__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBD0ULL)
#define USB_OTG__USB1__DOEPTSIZ6__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ6__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ6__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ6__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ6__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ6__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ6__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ6__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ6__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ6__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ6__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA6
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA6__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBD4ULL)
#define USB_OTG__USB1__DOEPDMA6__NUM  0x1

#define USB_OTG__USB1__DOEPDMA6__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA6__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA6__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB6
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB6__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBDCULL)
#define USB_OTG__USB1__DOEPDMAB6__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB6__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB6__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB6__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL7
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL7__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBE0ULL)
#define USB_OTG__USB1__DOEPCTL7__NUM  0x1

#define USB_OTG__USB1__DOEPCTL7__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL7__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL7__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL7__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL7__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL7__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL7__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL7__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL7__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL7__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL7__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL7__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL7__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL7__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL7__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL7__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL7__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL7__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL7__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL7__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL7__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL7__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL7__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL7__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL7__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL7__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL7__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL7__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL7__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL7__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL7__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT7__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBE8ULL)
#define USB_OTG__USB1__DOEPINT7__NUM  0x1

#define USB_OTG__USB1__DOEPINT7__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT7__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT7__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT7__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT7__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT7__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT7__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT7__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT7__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT7__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT7__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT7__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT7__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT7__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT7__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT7__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT7__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT7__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT7__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT7__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT7__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT7__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT7__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT7__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT7__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT7__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT7__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT7__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT7__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT7__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT7__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT7__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT7__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT7__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT7__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT7__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ7
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ7__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBF0ULL)
#define USB_OTG__USB1__DOEPTSIZ7__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ7__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ7__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ7__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ7__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ7__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ7__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ7__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ7__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ7__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ7__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA7
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA7__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBF4ULL)
#define USB_OTG__USB1__DOEPDMA7__NUM  0x1

#define USB_OTG__USB1__DOEPDMA7__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA7__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA7__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB7
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB7__ADDR (USB_OTG__USB1__BASE_ADDR + 0xBFCULL)
#define USB_OTG__USB1__DOEPDMAB7__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB7__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB7__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB7__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL8
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC00ULL)
#define USB_OTG__USB1__DOEPCTL8__NUM  0x1

#define USB_OTG__USB1__DOEPCTL8__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL8__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL8__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL8__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL8__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL8__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL8__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL8__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL8__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL8__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL8__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL8__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL8__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL8__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL8__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL8__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL8__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL8__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL8__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL8__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL8__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL8__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL8__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL8__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL8__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL8__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL8__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL8__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL8__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL8__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL8__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC08ULL)
#define USB_OTG__USB1__DOEPINT8__NUM  0x1

#define USB_OTG__USB1__DOEPINT8__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT8__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT8__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT8__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT8__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT8__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT8__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT8__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT8__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT8__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT8__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT8__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT8__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT8__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT8__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT8__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT8__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT8__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT8__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT8__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT8__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT8__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT8__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT8__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT8__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT8__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT8__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT8__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT8__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT8__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT8__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT8__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT8__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT8__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT8__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT8__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ8
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC10ULL)
#define USB_OTG__USB1__DOEPTSIZ8__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ8__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ8__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ8__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ8__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ8__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ8__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ8__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ8__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ8__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ8__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA8
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC14ULL)
#define USB_OTG__USB1__DOEPDMA8__NUM  0x1

#define USB_OTG__USB1__DOEPDMA8__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA8__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA8__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB8
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB8__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC1CULL)
#define USB_OTG__USB1__DOEPDMAB8__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB8__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB8__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB8__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL9
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC20ULL)
#define USB_OTG__USB1__DOEPCTL9__NUM  0x1

#define USB_OTG__USB1__DOEPCTL9__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL9__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL9__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL9__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL9__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL9__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL9__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL9__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL9__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL9__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL9__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL9__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL9__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL9__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL9__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL9__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL9__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL9__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL9__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL9__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL9__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL9__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL9__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL9__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL9__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL9__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL9__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL9__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL9__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL9__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL9__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC28ULL)
#define USB_OTG__USB1__DOEPINT9__NUM  0x1

#define USB_OTG__USB1__DOEPINT9__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT9__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT9__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT9__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT9__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT9__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT9__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT9__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT9__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT9__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT9__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT9__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT9__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT9__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT9__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT9__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT9__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT9__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT9__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT9__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT9__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT9__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT9__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT9__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT9__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT9__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT9__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT9__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT9__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT9__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT9__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT9__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT9__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT9__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT9__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT9__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ9
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC30ULL)
#define USB_OTG__USB1__DOEPTSIZ9__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ9__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ9__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ9__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ9__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ9__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ9__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ9__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ9__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ9__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ9__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA9
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC34ULL)
#define USB_OTG__USB1__DOEPDMA9__NUM  0x1

#define USB_OTG__USB1__DOEPDMA9__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA9__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA9__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB9
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB9__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC3CULL)
#define USB_OTG__USB1__DOEPDMAB9__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB9__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB9__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB9__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL10
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC40ULL)
#define USB_OTG__USB1__DOEPCTL10__NUM  0x1

#define USB_OTG__USB1__DOEPCTL10__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL10__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL10__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL10__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL10__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL10__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL10__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL10__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL10__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL10__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL10__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL10__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL10__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL10__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL10__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL10__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL10__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL10__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL10__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL10__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL10__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL10__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL10__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL10__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL10__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL10__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL10__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL10__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL10__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL10__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL10__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC48ULL)
#define USB_OTG__USB1__DOEPINT10__NUM  0x1

#define USB_OTG__USB1__DOEPINT10__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT10__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT10__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT10__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT10__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT10__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT10__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT10__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT10__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT10__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT10__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT10__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT10__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT10__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT10__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT10__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT10__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT10__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT10__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT10__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT10__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT10__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT10__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT10__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT10__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT10__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT10__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT10__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT10__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT10__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT10__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT10__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT10__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT10__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT10__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT10__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ10
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC50ULL)
#define USB_OTG__USB1__DOEPTSIZ10__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ10__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ10__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ10__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ10__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ10__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ10__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ10__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ10__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ10__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ10__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA10
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC54ULL)
#define USB_OTG__USB1__DOEPDMA10__NUM  0x1

#define USB_OTG__USB1__DOEPDMA10__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA10__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA10__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB10
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB10__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC5CULL)
#define USB_OTG__USB1__DOEPDMAB10__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB10__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB10__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB10__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPCTL11
// Endpoint Enable (EPEna)
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPCTL11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC60ULL)
#define USB_OTG__USB1__DOEPCTL11__NUM  0x1

#define USB_OTG__USB1__DOEPCTL11__MPS__SHIFT    0
#define USB_OTG__USB1__DOEPCTL11__RESERVED_14_2__SHIFT    2
#define USB_OTG__USB1__DOEPCTL11__USBACTEP__SHIFT    15
#define USB_OTG__USB1__DOEPCTL11__RESERVED_16__SHIFT    16
#define USB_OTG__USB1__DOEPCTL11__NAKSTS__SHIFT    17
#define USB_OTG__USB1__DOEPCTL11__EPTYPE__SHIFT    18
#define USB_OTG__USB1__DOEPCTL11__SNP__SHIFT    20
#define USB_OTG__USB1__DOEPCTL11__STALL__SHIFT    21
#define USB_OTG__USB1__DOEPCTL11__RESERVED_25_22__SHIFT    22
#define USB_OTG__USB1__DOEPCTL11__CNAK__SHIFT    26
#define USB_OTG__USB1__DOEPCTL11__SNAK__SHIFT    27
#define USB_OTG__USB1__DOEPCTL11__RESERVED_29_28__SHIFT    28
#define USB_OTG__USB1__DOEPCTL11__EPDIS__SHIFT    30
#define USB_OTG__USB1__DOEPCTL11__EPENA__SHIFT    31

#define USB_OTG__USB1__DOEPCTL11__MPS__MASK    0x00000003
#define USB_OTG__USB1__DOEPCTL11__RESERVED_14_2__MASK    0x00007ffc
#define USB_OTG__USB1__DOEPCTL11__USBACTEP__MASK    0x00008000
#define USB_OTG__USB1__DOEPCTL11__RESERVED_16__MASK    0x00010000
#define USB_OTG__USB1__DOEPCTL11__NAKSTS__MASK    0x00020000
#define USB_OTG__USB1__DOEPCTL11__EPTYPE__MASK    0x000c0000
#define USB_OTG__USB1__DOEPCTL11__SNP__MASK    0x00100000
#define USB_OTG__USB1__DOEPCTL11__STALL__MASK    0x00200000
#define USB_OTG__USB1__DOEPCTL11__RESERVED_25_22__MASK    0x03c00000
#define USB_OTG__USB1__DOEPCTL11__CNAK__MASK    0x04000000
#define USB_OTG__USB1__DOEPCTL11__SNAK__MASK    0x08000000
#define USB_OTG__USB1__DOEPCTL11__RESERVED_29_28__MASK    0x30000000
#define USB_OTG__USB1__DOEPCTL11__EPDIS__MASK    0x40000000
#define USB_OTG__USB1__DOEPCTL11__EPENA__MASK    0x80000000

#define USB_OTG__USB1__DOEPCTL11__MPS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__RESERVED_14_2__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__USBACTEP__POR_VALUE    0x1
#define USB_OTG__USB1__DOEPCTL11__RESERVED_16__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__NAKSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__EPTYPE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__SNP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__STALL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__RESERVED_25_22__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__CNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__SNAK__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__RESERVED_29_28__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__EPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPCTL11__EPENA__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPINT11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPINT11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC68ULL)
#define USB_OTG__USB1__DOEPINT11__NUM  0x1

#define USB_OTG__USB1__DOEPINT11__XFERCOMPL__SHIFT    0
#define USB_OTG__USB1__DOEPINT11__EPDISBLD__SHIFT    1
#define USB_OTG__USB1__DOEPINT11__AHBERR__SHIFT    2
#define USB_OTG__USB1__DOEPINT11__SETUP__SHIFT    3
#define USB_OTG__USB1__DOEPINT11__OUTTKNEPDIS__SHIFT    4
#define USB_OTG__USB1__DOEPINT11__STSPHSERCVD__SHIFT    5
#define USB_OTG__USB1__DOEPINT11__BACK2BACKSETUP__SHIFT    6
#define USB_OTG__USB1__DOEPINT11__RESERVED_7__SHIFT    7
#define USB_OTG__USB1__DOEPINT11__OUTPKTERR__SHIFT    8
#define USB_OTG__USB1__DOEPINT11__BNAINTR__SHIFT    9
#define USB_OTG__USB1__DOEPINT11__RESERVED_10__SHIFT    10
#define USB_OTG__USB1__DOEPINT11__PKTDRPSTS__SHIFT    11
#define USB_OTG__USB1__DOEPINT11__BBLEERR__SHIFT    12
#define USB_OTG__USB1__DOEPINT11__NAKINTRPT__SHIFT    13
#define USB_OTG__USB1__DOEPINT11__NYETINTRPT__SHIFT    14
#define USB_OTG__USB1__DOEPINT11__STUPPKTRCVD__SHIFT    15
#define USB_OTG__USB1__DOEPINT11__RESERVED_31_16__SHIFT    16

#define USB_OTG__USB1__DOEPINT11__XFERCOMPL__MASK    0x00000001
#define USB_OTG__USB1__DOEPINT11__EPDISBLD__MASK    0x00000002
#define USB_OTG__USB1__DOEPINT11__AHBERR__MASK    0x00000004
#define USB_OTG__USB1__DOEPINT11__SETUP__MASK    0x00000008
#define USB_OTG__USB1__DOEPINT11__OUTTKNEPDIS__MASK    0x00000010
#define USB_OTG__USB1__DOEPINT11__STSPHSERCVD__MASK    0x00000020
#define USB_OTG__USB1__DOEPINT11__BACK2BACKSETUP__MASK    0x00000040
#define USB_OTG__USB1__DOEPINT11__RESERVED_7__MASK    0x00000080
#define USB_OTG__USB1__DOEPINT11__OUTPKTERR__MASK    0x00000100
#define USB_OTG__USB1__DOEPINT11__BNAINTR__MASK    0x00000200
#define USB_OTG__USB1__DOEPINT11__RESERVED_10__MASK    0x00000400
#define USB_OTG__USB1__DOEPINT11__PKTDRPSTS__MASK    0x00000800
#define USB_OTG__USB1__DOEPINT11__BBLEERR__MASK    0x00001000
#define USB_OTG__USB1__DOEPINT11__NAKINTRPT__MASK    0x00002000
#define USB_OTG__USB1__DOEPINT11__NYETINTRPT__MASK    0x00004000
#define USB_OTG__USB1__DOEPINT11__STUPPKTRCVD__MASK    0x00008000
#define USB_OTG__USB1__DOEPINT11__RESERVED_31_16__MASK    0xffff0000

#define USB_OTG__USB1__DOEPINT11__XFERCOMPL__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__EPDISBLD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__AHBERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__SETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__OUTTKNEPDIS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__STSPHSERCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__BACK2BACKSETUP__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__RESERVED_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__OUTPKTERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__BNAINTR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__RESERVED_10__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__PKTDRPSTS__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__BBLEERR__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__NAKINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__NYETINTRPT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__STUPPKTRCVD__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPINT11__RESERVED_31_16__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPTSIZ11
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPTSIZ11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC70ULL)
#define USB_OTG__USB1__DOEPTSIZ11__NUM  0x1

#define USB_OTG__USB1__DOEPTSIZ11__XFERSIZE__SHIFT    0
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_18_7__SHIFT    7
#define USB_OTG__USB1__DOEPTSIZ11__PKTCNT__SHIFT    19
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_28_20__SHIFT    20
#define USB_OTG__USB1__DOEPTSIZ11__SUPCNT__SHIFT    29
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_31__SHIFT    31

#define USB_OTG__USB1__DOEPTSIZ11__XFERSIZE__MASK    0x0000007f
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_18_7__MASK    0x0007ff80
#define USB_OTG__USB1__DOEPTSIZ11__PKTCNT__MASK    0x00080000
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_28_20__MASK    0x1ff00000
#define USB_OTG__USB1__DOEPTSIZ11__SUPCNT__MASK    0x60000000
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_31__MASK    0x80000000

#define USB_OTG__USB1__DOEPTSIZ11__XFERSIZE__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_18_7__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ11__PKTCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_28_20__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ11__SUPCNT__POR_VALUE    0x0
#define USB_OTG__USB1__DOEPTSIZ11__RESERVED_31__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMA11
// DMAAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMA11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC74ULL)
#define USB_OTG__USB1__DOEPDMA11__NUM  0x1

#define USB_OTG__USB1__DOEPDMA11__DMAADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMA11__DMAADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMA11__DMAADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: DOEPDMAB11
// DMABufferAddr
///////////////////////////////////////////////////////

#define USB_OTG__USB1__DOEPDMAB11__ADDR (USB_OTG__USB1__BASE_ADDR + 0xC7CULL)
#define USB_OTG__USB1__DOEPDMAB11__NUM  0x1

#define USB_OTG__USB1__DOEPDMAB11__DMABUFFERADDR__SHIFT    0

#define USB_OTG__USB1__DOEPDMAB11__DMABUFFERADDR__MASK    0xffffffff

#define USB_OTG__USB1__DOEPDMAB11__DMABUFFERADDR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PCGCCTL
// Reserved Field
///////////////////////////////////////////////////////

#define USB_OTG__USB1__PCGCCTL__ADDR (USB_OTG__USB1__BASE_ADDR + 0xE00ULL)
#define USB_OTG__USB1__PCGCCTL__NUM  0x1

#define USB_OTG__USB1__PCGCCTL__STOPPCLK__SHIFT    0
#define USB_OTG__USB1__PCGCCTL__RESERVED_2_1__SHIFT    1
#define USB_OTG__USB1__PCGCCTL__RSTPDWNMODULE__SHIFT    3
#define USB_OTG__USB1__PCGCCTL__RESERVED_5_4__SHIFT    4
#define USB_OTG__USB1__PCGCCTL__PHYSLEEP__SHIFT    6
#define USB_OTG__USB1__PCGCCTL__L1SUSPENDED__SHIFT    7
#define USB_OTG__USB1__PCGCCTL__RESERVED_31_8__SHIFT    8

#define USB_OTG__USB1__PCGCCTL__STOPPCLK__MASK    0x00000001
#define USB_OTG__USB1__PCGCCTL__RESERVED_2_1__MASK    0x00000006
#define USB_OTG__USB1__PCGCCTL__RSTPDWNMODULE__MASK    0x00000008
#define USB_OTG__USB1__PCGCCTL__RESERVED_5_4__MASK    0x00000030
#define USB_OTG__USB1__PCGCCTL__PHYSLEEP__MASK    0x00000040
#define USB_OTG__USB1__PCGCCTL__L1SUSPENDED__MASK    0x00000080
#define USB_OTG__USB1__PCGCCTL__RESERVED_31_8__MASK    0xffffff00

#define USB_OTG__USB1__PCGCCTL__STOPPCLK__POR_VALUE    0x0
#define USB_OTG__USB1__PCGCCTL__RESERVED_2_1__POR_VALUE    0x0
#define USB_OTG__USB1__PCGCCTL__RSTPDWNMODULE__POR_VALUE    0x0
#define USB_OTG__USB1__PCGCCTL__RESERVED_5_4__POR_VALUE    0x0
#define USB_OTG__USB1__PCGCCTL__PHYSLEEP__POR_VALUE    0x0
#define USB_OTG__USB1__PCGCCTL__L1SUSPENDED__POR_VALUE    0x0
#define USB_OTG__USB1__PCGCCTL__RESERVED_31_8__POR_VALUE    0x0



#define WDT__BASE_ADDR 0xF8410000ULL

///////////////////////////////////////////////////////
// Register: WDT_CR
// Control register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_en : 1;
        unsigned rmod : 1;
        unsigned rpl : 3;
        unsigned no_name : 1;
        unsigned rsvd_wdt_cr : 26;
    };
    unsigned reg;
} WDT__WDT_CR__ACC_T;

#define WDT__WDT_CR__ADDR (WDT__BASE_ADDR + 0x0ULL)
#define WDT__WDT_CR__NUM  0x1

#define WDT__WDT_CR__WDT_EN__SHIFT    0
#define WDT__WDT_CR__RMOD__SHIFT    1
#define WDT__WDT_CR__RPL__SHIFT    2
#define WDT__WDT_CR__NO_NAME__SHIFT    5
#define WDT__WDT_CR__RSVD_WDT_CR__SHIFT    6

#define WDT__WDT_CR__WDT_EN__MASK    0x00000001
#define WDT__WDT_CR__RMOD__MASK    0x00000002
#define WDT__WDT_CR__RPL__MASK    0x0000001c
#define WDT__WDT_CR__NO_NAME__MASK    0x00000020
#define WDT__WDT_CR__RSVD_WDT_CR__MASK    0xffffffc0

#define WDT__WDT_CR__WDT_EN__POR_VALUE    0x0
#define WDT__WDT_CR__RMOD__POR_VALUE    0x0
#define WDT__WDT_CR__RPL__POR_VALUE    0x4
#define WDT__WDT_CR__NO_NAME__POR_VALUE    0x0
#define WDT__WDT_CR__RSVD_WDT_CR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_TORR
// Timeout range register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned top : 4;
        unsigned rsvd_top_init : 4;
        unsigned reserved : 24;
    };
    unsigned reg;
} WDT__WDT_TORR__ACC_T;

#define WDT__WDT_TORR__ADDR (WDT__BASE_ADDR + 0x4ULL)
#define WDT__WDT_TORR__NUM  0x1

#define WDT__WDT_TORR__TOP__SHIFT    0
#define WDT__WDT_TORR__RSVD_TOP_INIT__SHIFT    4
#define WDT__WDT_TORR__RESERVED__SHIFT    8

#define WDT__WDT_TORR__TOP__MASK    0x0000000f
#define WDT__WDT_TORR__RSVD_TOP_INIT__MASK    0x000000f0
#define WDT__WDT_TORR__RESERVED__MASK    0xffffff00

#define WDT__WDT_TORR__TOP__POR_VALUE    0xc
#define WDT__WDT_TORR__RSVD_TOP_INIT__POR_VALUE    0x0
#define WDT__WDT_TORR__RESERVED__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_CCVR
// Current counter value register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_ccvr : 32;
    };
    unsigned reg;
} WDT__WDT_CCVR__ACC_T;

#define WDT__WDT_CCVR__ADDR (WDT__BASE_ADDR + 0x8ULL)
#define WDT__WDT_CCVR__NUM  0x1

#define WDT__WDT_CCVR__WDT_CCVR__SHIFT    0

#define WDT__WDT_CCVR__WDT_CCVR__MASK    0xffffffff

#define WDT__WDT_CCVR__WDT_CCVR__POR_VALUE    0xfffffff


///////////////////////////////////////////////////////
// Register: WDT_CRR
// Counter restart register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_crr : 8;
        unsigned rsvd_wdt_crr : 24;
    };
    unsigned reg;
} WDT__WDT_CRR__ACC_T;

#define WDT__WDT_CRR__ADDR (WDT__BASE_ADDR + 0xCULL)
#define WDT__WDT_CRR__NUM  0x1

#define WDT__WDT_CRR__WDT_CRR__SHIFT    0
#define WDT__WDT_CRR__RSVD_WDT_CRR__SHIFT    8

#define WDT__WDT_CRR__WDT_CRR__MASK    0x000000ff
#define WDT__WDT_CRR__RSVD_WDT_CRR__MASK    0xffffff00

#define WDT__WDT_CRR__WDT_CRR__POR_VALUE    0x0
#define WDT__WDT_CRR__RSVD_WDT_CRR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_STAT
// Interrupt status register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_stat : 1;
        unsigned rsvd_wdt_stat : 31;
    };
    unsigned reg;
} WDT__WDT_STAT__ACC_T;

#define WDT__WDT_STAT__ADDR (WDT__BASE_ADDR + 0x10ULL)
#define WDT__WDT_STAT__NUM  0x1

#define WDT__WDT_STAT__WDT_STAT__SHIFT    0
#define WDT__WDT_STAT__RSVD_WDT_STAT__SHIFT    1

#define WDT__WDT_STAT__WDT_STAT__MASK    0x00000001
#define WDT__WDT_STAT__RSVD_WDT_STAT__MASK    0xfffffffe

#define WDT__WDT_STAT__WDT_STAT__POR_VALUE    0x0
#define WDT__WDT_STAT__RSVD_WDT_STAT__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_EOI
// Interrupt clear register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_eoi : 1;
        unsigned rsvd_wdt_eoi : 31;
    };
    unsigned reg;
} WDT__WDT_EOI__ACC_T;

#define WDT__WDT_EOI__ADDR (WDT__BASE_ADDR + 0x14ULL)
#define WDT__WDT_EOI__NUM  0x1

#define WDT__WDT_EOI__WDT_EOI__SHIFT    0
#define WDT__WDT_EOI__RSVD_WDT_EOI__SHIFT    1

#define WDT__WDT_EOI__WDT_EOI__MASK    0x00000001
#define WDT__WDT_EOI__RSVD_WDT_EOI__MASK    0xfffffffe

#define WDT__WDT_EOI__WDT_EOI__POR_VALUE    0x0
#define WDT__WDT_EOI__RSVD_WDT_EOI__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_COMP_PARAMS_5
// Component Parameters Register 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cp_wdt_user_top_max : 32;
    };
    unsigned reg;
} WDT__WDT_COMP_PARAMS_5__ACC_T;

#define WDT__WDT_COMP_PARAMS_5__ADDR (WDT__BASE_ADDR + 0xE4ULL)
#define WDT__WDT_COMP_PARAMS_5__NUM  0x1

#define WDT__WDT_COMP_PARAMS_5__CP_WDT_USER_TOP_MAX__SHIFT    0

#define WDT__WDT_COMP_PARAMS_5__CP_WDT_USER_TOP_MAX__MASK    0xffffffff

#define WDT__WDT_COMP_PARAMS_5__CP_WDT_USER_TOP_MAX__POR_VALUE    0x7fffffff


///////////////////////////////////////////////////////
// Register: WDT_COMP_PARAMS_4
// Component Parameters Register 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cp_wdt_user_top_init_max : 32;
    };
    unsigned reg;
} WDT__WDT_COMP_PARAMS_4__ACC_T;

#define WDT__WDT_COMP_PARAMS_4__ADDR (WDT__BASE_ADDR + 0xE8ULL)
#define WDT__WDT_COMP_PARAMS_4__NUM  0x1

#define WDT__WDT_COMP_PARAMS_4__CP_WDT_USER_TOP_INIT_MAX__SHIFT    0

#define WDT__WDT_COMP_PARAMS_4__CP_WDT_USER_TOP_INIT_MAX__MASK    0xffffffff

#define WDT__WDT_COMP_PARAMS_4__CP_WDT_USER_TOP_INIT_MAX__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_COMP_PARAMS_3
// Component Parameters Register 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cd_wdt_top_rst : 32;
    };
    unsigned reg;
} WDT__WDT_COMP_PARAMS_3__ACC_T;

#define WDT__WDT_COMP_PARAMS_3__ADDR (WDT__BASE_ADDR + 0xECULL)
#define WDT__WDT_COMP_PARAMS_3__NUM  0x1

#define WDT__WDT_COMP_PARAMS_3__CD_WDT_TOP_RST__SHIFT    0

#define WDT__WDT_COMP_PARAMS_3__CD_WDT_TOP_RST__MASK    0xffffffff

#define WDT__WDT_COMP_PARAMS_3__CD_WDT_TOP_RST__POR_VALUE    0xc


///////////////////////////////////////////////////////
// Register: WDT_COMP_PARAMS_2
// Component Parameters Register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cp_wdt_cnt_rst : 32;
    };
    unsigned reg;
} WDT__WDT_COMP_PARAMS_2__ACC_T;

#define WDT__WDT_COMP_PARAMS_2__ADDR (WDT__BASE_ADDR + 0xF0ULL)
#define WDT__WDT_COMP_PARAMS_2__NUM  0x1

#define WDT__WDT_COMP_PARAMS_2__CP_WDT_CNT_RST__SHIFT    0

#define WDT__WDT_COMP_PARAMS_2__CP_WDT_CNT_RST__MASK    0xffffffff

#define WDT__WDT_COMP_PARAMS_2__CP_WDT_CNT_RST__POR_VALUE    0xfffffff


///////////////////////////////////////////////////////
// Register: WDT_COMP_PARAMS_1
// Component Parameters Register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_always_en : 1;
        unsigned wdt_dflt_rmod : 1;
        unsigned wdt_dual_top : 1;
        unsigned wdt_hc_rmod : 1;
        unsigned wdt_hc_rpl : 1;
        unsigned wdt_hc_top : 1;
        unsigned wdt_use_fix_top : 1;
        unsigned wdt_pause : 1;
        unsigned apb_data_width : 2;
        unsigned wdt_dflt_rpl : 3;
        unsigned rsvd_15_13 : 3;
        unsigned wdt_dflt_top : 4;
        unsigned wdt_dflt_top_init : 4;
        unsigned wdt_cnt_width : 5;
        unsigned rsvd_31_29 : 3;
    };
    unsigned reg;
} WDT__WDT_COMP_PARAMS_1__ACC_T;

#define WDT__WDT_COMP_PARAMS_1__ADDR (WDT__BASE_ADDR + 0xF4ULL)
#define WDT__WDT_COMP_PARAMS_1__NUM  0x1

#define WDT__WDT_COMP_PARAMS_1__WDT_ALWAYS_EN__SHIFT    0
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_RMOD__SHIFT    1
#define WDT__WDT_COMP_PARAMS_1__WDT_DUAL_TOP__SHIFT    2
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_RMOD__SHIFT    3
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_RPL__SHIFT    4
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_TOP__SHIFT    5
#define WDT__WDT_COMP_PARAMS_1__WDT_USE_FIX_TOP__SHIFT    6
#define WDT__WDT_COMP_PARAMS_1__WDT_PAUSE__SHIFT    7
#define WDT__WDT_COMP_PARAMS_1__APB_DATA_WIDTH__SHIFT    8
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_RPL__SHIFT    10
#define WDT__WDT_COMP_PARAMS_1__RSVD_15_13__SHIFT    13
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_TOP__SHIFT    16
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_TOP_INIT__SHIFT    20
#define WDT__WDT_COMP_PARAMS_1__WDT_CNT_WIDTH__SHIFT    24
#define WDT__WDT_COMP_PARAMS_1__RSVD_31_29__SHIFT    29

#define WDT__WDT_COMP_PARAMS_1__WDT_ALWAYS_EN__MASK    0x00000001
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_RMOD__MASK    0x00000002
#define WDT__WDT_COMP_PARAMS_1__WDT_DUAL_TOP__MASK    0x00000004
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_RMOD__MASK    0x00000008
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_RPL__MASK    0x00000010
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_TOP__MASK    0x00000020
#define WDT__WDT_COMP_PARAMS_1__WDT_USE_FIX_TOP__MASK    0x00000040
#define WDT__WDT_COMP_PARAMS_1__WDT_PAUSE__MASK    0x00000080
#define WDT__WDT_COMP_PARAMS_1__APB_DATA_WIDTH__MASK    0x00000300
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_RPL__MASK    0x00001c00
#define WDT__WDT_COMP_PARAMS_1__RSVD_15_13__MASK    0x0000e000
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_TOP__MASK    0x000f0000
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_TOP_INIT__MASK    0x00f00000
#define WDT__WDT_COMP_PARAMS_1__WDT_CNT_WIDTH__MASK    0x1f000000
#define WDT__WDT_COMP_PARAMS_1__RSVD_31_29__MASK    0xe0000000

#define WDT__WDT_COMP_PARAMS_1__WDT_ALWAYS_EN__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_RMOD__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_DUAL_TOP__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_RMOD__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_RPL__POR_VALUE    0x1
#define WDT__WDT_COMP_PARAMS_1__WDT_HC_TOP__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_USE_FIX_TOP__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_PAUSE__POR_VALUE    0x1
#define WDT__WDT_COMP_PARAMS_1__APB_DATA_WIDTH__POR_VALUE    0x2
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_RPL__POR_VALUE    0x4
#define WDT__WDT_COMP_PARAMS_1__RSVD_15_13__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_TOP__POR_VALUE    0xc
#define WDT__WDT_COMP_PARAMS_1__WDT_DFLT_TOP_INIT__POR_VALUE    0x0
#define WDT__WDT_COMP_PARAMS_1__WDT_CNT_WIDTH__POR_VALUE    0x10
#define WDT__WDT_COMP_PARAMS_1__RSVD_31_29__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: WDT_COMP_VERSION
// Component Version register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_comp_version : 32;
    };
    unsigned reg;
} WDT__WDT_COMP_VERSION__ACC_T;

#define WDT__WDT_COMP_VERSION__ADDR (WDT__BASE_ADDR + 0xF8ULL)
#define WDT__WDT_COMP_VERSION__NUM  0x1

#define WDT__WDT_COMP_VERSION__WDT_COMP_VERSION__SHIFT    0

#define WDT__WDT_COMP_VERSION__WDT_COMP_VERSION__MASK    0xffffffff

#define WDT__WDT_COMP_VERSION__WDT_COMP_VERSION__POR_VALUE    0x3131302a


///////////////////////////////////////////////////////
// Register: WDT_COMP_TYPE
// Component Type register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned wdt_comp_type : 32;
    };
    unsigned reg;
} WDT__WDT_COMP_TYPE__ACC_T;

#define WDT__WDT_COMP_TYPE__ADDR (WDT__BASE_ADDR + 0xFCULL)
#define WDT__WDT_COMP_TYPE__NUM  0x1

#define WDT__WDT_COMP_TYPE__WDT_COMP_TYPE__SHIFT    0

#define WDT__WDT_COMP_TYPE__WDT_COMP_TYPE__MASK    0xffffffff

#define WDT__WDT_COMP_TYPE__WDT_COMP_TYPE__POR_VALUE    0x44570120



#define MERCURY__DEBUG__BASE_ADDR 0xF9000000ULL

///////////////////////////////////////////////////////
// Register: GICC_CTLR
// CPU Interface Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned gicc_ctlr : 32;
    };
    unsigned reg;
} MERCURY__GICC_CTLR__ACC_T;

#define MERCURY__DEBUG__GICC_CTLR__ADDR (MERCURY__DEBUG__BASE_ADDR + 0x0000ULL)
#define MERCURY__DEBUG__GICC_CTLR__NUM  0x1

#define MERCURY__DEBUG__GICC_CTLR__GICC_CTLR__SHIFT    0

#define MERCURY__DEBUG__GICC_CTLR__GICC_CTLR__MASK    0xffffffff

#define MERCURY__DEBUG__GICC_CTLR__GICC_CTLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICC_IIDR
// B3.3 CPU Interface Identification Register on page B3-536
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned implementer : 12;
        unsigned revision : 4;
        unsigned architectureversion : 4;
        unsigned productid : 12;
    };
    unsigned reg;
} MERCURY__GICC_IIDR__ACC_T;

#define MERCURY__DEBUG__GICC_IIDR__ADDR (MERCURY__DEBUG__BASE_ADDR + 0x00FCULL)
#define MERCURY__DEBUG__GICC_IIDR__NUM  0x1

#define MERCURY__DEBUG__GICC_IIDR__IMPLEMENTER__SHIFT    0
#define MERCURY__DEBUG__GICC_IIDR__REVISION__SHIFT    12
#define MERCURY__DEBUG__GICC_IIDR__ARCHITECTUREVERSION__SHIFT    16
#define MERCURY__DEBUG__GICC_IIDR__PRODUCTID__SHIFT    20

#define MERCURY__DEBUG__GICC_IIDR__IMPLEMENTER__MASK    0x00000fff
#define MERCURY__DEBUG__GICC_IIDR__REVISION__MASK    0x0000f000
#define MERCURY__DEBUG__GICC_IIDR__ARCHITECTUREVERSION__MASK    0x000f0000
#define MERCURY__DEBUG__GICC_IIDR__PRODUCTID__MASK    0xfff00000

#define MERCURY__DEBUG__GICC_IIDR__IMPLEMENTER__POR_VALUE    0x43b
#define MERCURY__DEBUG__GICC_IIDR__REVISION__POR_VALUE    0x2
#define MERCURY__DEBUG__GICC_IIDR__ARCHITECTUREVERSION__POR_VALUE    0x4
#define MERCURY__DEBUG__GICC_IIDR__PRODUCTID__POR_VALUE    0x004



#define MERCURY__GIC__BASE_ADDR 0xF8C00000ULL

///////////////////////////////////////////////////////
// Register: GICC_CTLR
// CPU Interface Control Register
///////////////////////////////////////////////////////

#define MERCURY__GIC__GICC_CTLR__ADDR (MERCURY__GIC__BASE_ADDR + 0x0000ULL)
#define MERCURY__GIC__GICC_CTLR__NUM  0x1

#define MERCURY__GIC__GICC_CTLR__GICC_CTLR__SHIFT    0

#define MERCURY__GIC__GICC_CTLR__GICC_CTLR__MASK    0xffffffff

#define MERCURY__GIC__GICC_CTLR__GICC_CTLR__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: GICC_IIDR
// B3.3 CPU Interface Identification Register on page B3-536
///////////////////////////////////////////////////////

#define MERCURY__GIC__GICC_IIDR__ADDR (MERCURY__GIC__BASE_ADDR + 0x00FCULL)
#define MERCURY__GIC__GICC_IIDR__NUM  0x1

#define MERCURY__GIC__GICC_IIDR__IMPLEMENTER__SHIFT    0
#define MERCURY__GIC__GICC_IIDR__REVISION__SHIFT    12
#define MERCURY__GIC__GICC_IIDR__ARCHITECTUREVERSION__SHIFT    16
#define MERCURY__GIC__GICC_IIDR__PRODUCTID__SHIFT    20

#define MERCURY__GIC__GICC_IIDR__IMPLEMENTER__MASK    0x00000fff
#define MERCURY__GIC__GICC_IIDR__REVISION__MASK    0x0000f000
#define MERCURY__GIC__GICC_IIDR__ARCHITECTUREVERSION__MASK    0x000f0000
#define MERCURY__GIC__GICC_IIDR__PRODUCTID__MASK    0xfff00000

#define MERCURY__GIC__GICC_IIDR__IMPLEMENTER__POR_VALUE    0x43b
#define MERCURY__GIC__GICC_IIDR__REVISION__POR_VALUE    0x2
#define MERCURY__GIC__GICC_IIDR__ARCHITECTUREVERSION__POR_VALUE    0x4
#define MERCURY__GIC__GICC_IIDR__PRODUCTID__POR_VALUE    0x004



#define CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR 0xF8E00000ULL

///////////////////////////////////////////////////////
// Register: CREG_0
// config extra port of cti
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned creg_0_tisbypassin : 8;
        unsigned creg_0_tisbypassack : 8;
        unsigned creg_0_tihsbypass : 8;
        unsigned creg_0_todbgensel : 1;
        unsigned creg_0_tinidensel : 1;
        unsigned creg_0_ctiapbsbypass : 1;
        unsigned creg_0_cisbypass : 1;
        unsigned creg_0_cihsbypass : 1;
        unsigned creg_0_reserved : 3;
    };
    unsigned reg;
} CORESIGHT__CREG_0__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xF000ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TISBYPASSIN__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TISBYPASSACK__SHIFT    8
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TIHSBYPASS__SHIFT    16
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TODBGENSEL__SHIFT    24
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TINIDENSEL__SHIFT    25
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CTIAPBSBYPASS__SHIFT    26
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CISBYPASS__SHIFT    27
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CIHSBYPASS__SHIFT    28
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_RESERVED__SHIFT    29

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TISBYPASSIN__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TISBYPASSACK__MASK    0x0000ff00
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TIHSBYPASS__MASK    0x00ff0000
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TODBGENSEL__MASK    0x01000000
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TINIDENSEL__MASK    0x02000000
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CTIAPBSBYPASS__MASK    0x04000000
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CISBYPASS__MASK    0x08000000
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CIHSBYPASS__MASK    0x10000000
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_RESERVED__MASK    0xe0000000

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TISBYPASSIN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TISBYPASSACK__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TIHSBYPASS__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TODBGENSEL__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_TINIDENSEL__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CTIAPBSBYPASS__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CISBYPASS__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_CIHSBYPASS__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_0__CREG_0_RESERVED__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CREG_1
// config extra port of apbic
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned creg_targetid : 32;
    };
    unsigned reg;
} CORESIGHT__CREG_1__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_1__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xF004ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_1__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_1__CREG_TARGETID__SHIFT    0

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_1__CREG_TARGETID__MASK    0xffffffff

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_1__CREG_TARGETID__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CREG_2
// config extra port of TPIU
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned creg_2_cfg_tpmaxdatasize : 5;
        unsigned creg_2_reserved_0 : 3;
        unsigned creg_2_cfg_tpctl : 1;
        unsigned creg_2_reserved : 23;
    };
    unsigned reg;
} CORESIGHT__CREG_2__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xF008ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_CFG_TPMAXDATASIZE__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_RESERVED_0__SHIFT    5
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_CFG_TPCTL__SHIFT    8
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_RESERVED__SHIFT    9

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_CFG_TPMAXDATASIZE__MASK    0x0000001f
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_RESERVED_0__MASK    0x000000e0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_CFG_TPCTL__MASK    0x00000100
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_RESERVED__MASK    0xfffffe00

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_CFG_TPMAXDATASIZE__POR_VALUE    0x1F
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_RESERVED_0__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_CFG_TPCTL__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_2__CREG_2_RESERVED__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CREG_3
// config extra port of tsgen
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned creg_3_tsupdate : 1;
        unsigned creg_3_reserved : 31;
    };
    unsigned reg;
} CORESIGHT__CREG_3__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xF00CULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__CREG_3_TSUPDATE__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__CREG_3_RESERVED__SHIFT    1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__CREG_3_TSUPDATE__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__CREG_3_RESERVED__MASK    0xfffffffe

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__CREG_3_TSUPDATE__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_3__CREG_3_RESERVED__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CREG_4
// config extra port of AHB-AP
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned creg_4_haddr_ahb_32 : 1;
        unsigned creg_4_reserved : 31;
    };
    unsigned reg;
} CORESIGHT__CREG_4__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xF010ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__CREG_4_HADDR_AHB_32__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__CREG_4_RESERVED__SHIFT    1

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__CREG_4_HADDR_AHB_32__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__CREG_4_RESERVED__MASK    0xfffffffe

#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__CREG_4_HADDR_AHB_32__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CREG_4__CREG_4_RESERVED__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_0
// ROM table entry0, pointing to cpu Memory-mapped debug register 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_0_reserved_3 : 1;
        unsigned master_intf0_power_id_valid : 1;
        unsigned rom_entry_0_reserved_2 : 1;
        unsigned master_intf0_power_id : 5;
        unsigned rom_entry_0_reserved_1 : 3;
        unsigned master_intf0_base_addr : 19;
        unsigned rom_entry_0_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_0__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x000ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__MASTER_INTF0_BASE_ADDR__POR_VALUE    0x79000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_0__ROM_ENTRY_0_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_1
// ROM table entry1, pointing to TPIU
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_1_reserved_3 : 1;
        unsigned master_intf1_power_id_valid : 1;
        unsigned rom_entry_1_reserved_2 : 1;
        unsigned master_intf1_power_id : 5;
        unsigned rom_entry_1_reserved_1 : 3;
        unsigned master_intf1_base_addr : 19;
        unsigned rom_entry_1_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_1__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x004ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__MASTER_INTF1_BASE_ADDR__POR_VALUE    0x78E01
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_1__ROM_ENTRY_1_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_2
// ROM table entry2, pointing to ETB
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_2_reserved_3 : 1;
        unsigned master_intf2_power_id_valid : 1;
        unsigned rom_entry_2_reserved_2 : 1;
        unsigned master_intf2_power_id : 5;
        unsigned rom_entry_2_reserved_1 : 3;
        unsigned master_intf2_base_addr : 19;
        unsigned rom_entry_2_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_2__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x008ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__MASTER_INTF2_BASE_ADDR__POR_VALUE    0x78E02
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_2__ROM_ENTRY_2_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_3
// ROM table entry3, pointing to ATBreplicator
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_3_reserved_3 : 1;
        unsigned master_intf3_power_id_valid : 1;
        unsigned rom_entry_3_reserved_2 : 1;
        unsigned master_intf3_power_id : 5;
        unsigned rom_entry_3_reserved_1 : 3;
        unsigned master_intf3_base_addr : 19;
        unsigned rom_entry_3_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_3__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x00CULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__MASTER_INTF3_BASE_ADDR__POR_VALUE    0x78E03
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_3__ROM_ENTRY_3_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_4
// ROM table entry4, pointing to CTI
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_4_reserved_3 : 1;
        unsigned master_intf4_power_id_valid : 1;
        unsigned rom_entry_4_reserved_2 : 1;
        unsigned master_intf4_power_id : 5;
        unsigned rom_entry_4_reserved_1 : 3;
        unsigned master_intf4_base_addr : 19;
        unsigned rom_entry_4_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_4__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x010ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__MASTER_INTF4_BASE_ADDR__POR_VALUE    0x78E04
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_4__ROM_ENTRY_4_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_5
// ROM table entry5, pointing to timestamp generator
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_5_reserved_3 : 1;
        unsigned master_intf5_power_id_valid : 1;
        unsigned rom_entry_5_reserved_2 : 1;
        unsigned master_intf5_power_id : 5;
        unsigned rom_entry_5_reserved_1 : 3;
        unsigned master_intf5_base_addr : 19;
        unsigned rom_entry_5_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_5__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x014ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__MASTER_INTF5_BASE_ADDR__POR_VALUE    0x78E05
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_5__ROM_ENTRY_5_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: ROM_ENTRY_6
// ROM table entry6, pointing to ATBfunnel
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rom_auto_valid : 1;
        unsigned rom_entry_6_reserved_3 : 1;
        unsigned master_intf6_power_id_valid : 1;
        unsigned rom_entry_6_reserved_2 : 1;
        unsigned master_intf6_power_id : 5;
        unsigned rom_entry_6_reserved_1 : 3;
        unsigned master_intf6_base_addr : 19;
        unsigned rom_entry_6_reserved_0 : 1;
    };
    unsigned reg;
} CORESIGHT__ROM_ENTRY_6__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x018ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_AUTO_VALID__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_3__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_POWER_ID_VALID__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_2__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_POWER_ID__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_1__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_BASE_ADDR__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_0__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_AUTO_VALID__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_3__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_POWER_ID_VALID__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_2__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_POWER_ID__MASK    0x000001f0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_1__MASK    0x00000e00
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_BASE_ADDR__MASK    0x7ffff000
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_0__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_AUTO_VALID__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_POWER_ID_VALID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_POWER_ID__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__MASTER_INTF6_BASE_ADDR__POR_VALUE    0x78E06
#define CORESIGHT__CORESIGHT_COMPONENT__ROM_ENTRY_6__ROM_ENTRY_6_RESERVED_0__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: PIDR4
// The PIDR4 register is part of the set of peripheral identification registers. Contains part of the designer
// identity and the memory size.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned des_2 : 4;
        unsigned size : 4;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__PIDR4__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFD0ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__DES_2__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__SIZE__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__DES_2__MASK    0x0000000f
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__SIZE__MASK    0x000000f0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__DES_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__SIZE__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR4__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PIDR0
// The PIDR0 register is part of the set of peripheral identification registers. It contains part of the designer specific part number.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned part_0 : 8;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__PIDR0__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFE0ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__PART_0__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__PART_0__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__PART_0__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR0__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PIDR1
// The PIDR1 register is part of the set of peripheral identification registers. It contains part of the designer specific part number and part of the designer identity
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned part_1 : 4;
        unsigned des_0 : 4;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__PIDR1__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFE4ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__PART_1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__DES_0__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__PART_1__MASK    0x0000000f
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__DES_0__MASK    0x000000f0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__PART_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__DES_0__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR1__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PIDR2
// The PIDR2 register is part of the set of peripheral identification registers. It contains part of the designer
// identity and the product revision.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned des_1 : 3;
        unsigned jedec : 1;
        unsigned revision : 4;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__PIDR2__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFE8ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__DES_1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__JEDEC__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__REVISION__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__DES_1__MASK    0x00000007
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__JEDEC__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__REVISION__MASK    0x000000f0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__DES_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__JEDEC__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__REVISION__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR2__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: PIDR3
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cmod : 4;
        unsigned revand : 4;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__PIDR3__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFECULL)
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__CMOD__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__REVAND__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__CMOD__MASK    0x0000000f
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__REVAND__MASK    0x000000f0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__CMOD__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__REVAND__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__PIDR3__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CIDR0
// The CIDR0 register is a component identification register that indicates the presence of identification
// registers.
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prmbl_0 : 8;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__CIDR0__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFF0ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__PRMBL_0__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__PRMBL_0__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__PRMBL_0__POR_VALUE    0x0D
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR0__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CIDR1
// The CIDR1 register is a component identification register that indicates the presence of identification
// registers. This register also indicates the component class.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prmbl_1 : 4;
        unsigned class : 4;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__CIDR1__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFF4ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__PRMBL_1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__CLASS__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__PRMBL_1__MASK    0x0000000f
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__CLASS__MASK    0x000000f0
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__PRMBL_1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__CLASS__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR1__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CIDR2
// The CIDR2 register is a component identification register that indicates the presence of identification
// registers
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prmbl_2 : 8;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__CIDR2__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFF8ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__PRMBL_2__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__PRMBL_2__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__PRMBL_2__POR_VALUE    0x05
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR2__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CIDR3
// The CIDR3 register is a component identification register that indicates the presence of identification
// registers.
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned prmbl_3 : 8;
        unsigned reserved_24_8 : 24;
    };
    unsigned reg;
} CORESIGHT__CIDR3__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0xFFCULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__PRMBL_3__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__RESERVED_24_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__PRMBL_3__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__RESERVED_24_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__PRMBL_3__POR_VALUE    0xB1
#define CORESIGHT__CORESIGHT_COMPONENT__CIDR3__RESERVED_24_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Supported_Port_Sizes
// Each bit location is a single port size that is supported on the device, that is, 32-1 in bit locations [31:0].
// When the bit is set then that port size is permitted. By default the RTL is designed to support all port
// sizes, set to 0xFFFFFFFF.
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned port_size_1 : 1;
        unsigned port_size_2 : 1;
        unsigned port_size_3 : 1;
        unsigned port_size_4 : 1;
        unsigned port_size_5 : 1;
        unsigned port_size_6 : 1;
        unsigned port_size_7 : 1;
        unsigned port_size_8 : 1;
        unsigned port_size_9 : 1;
        unsigned port_size_10 : 1;
        unsigned port_size_11 : 1;
        unsigned port_size_12 : 1;
        unsigned port_size_13 : 1;
        unsigned port_size_14 : 1;
        unsigned port_size_15 : 1;
        unsigned port_size_16 : 1;
        unsigned port_size_17 : 1;
        unsigned port_size_18 : 1;
        unsigned port_size_19 : 1;
        unsigned port_size_20 : 1;
        unsigned port_size_21 : 1;
        unsigned port_size_22 : 1;
        unsigned port_size_23 : 1;
        unsigned port_size_24 : 1;
        unsigned port_size_25 : 1;
        unsigned port_size_26 : 1;
        unsigned port_size_27 : 1;
        unsigned port_size_28 : 1;
        unsigned port_size_29 : 1;
        unsigned port_size_30 : 1;
        unsigned port_size_31 : 1;
        unsigned port_size_32 : 1;
    };
    unsigned reg;
} CORESIGHT__SUPPORTED_PORT_SIZES__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1000ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_2__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_3__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_4__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_5__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_6__SHIFT    5
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_7__SHIFT    6
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_8__SHIFT    7
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_9__SHIFT    8
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_10__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_11__SHIFT    10
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_12__SHIFT    11
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_13__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_14__SHIFT    13
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_15__SHIFT    14
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_16__SHIFT    15
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_17__SHIFT    16
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_18__SHIFT    17
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_19__SHIFT    18
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_20__SHIFT    19
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_21__SHIFT    20
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_22__SHIFT    21
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_23__SHIFT    22
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_24__SHIFT    23
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_25__SHIFT    24
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_26__SHIFT    25
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_27__SHIFT    26
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_28__SHIFT    27
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_29__SHIFT    28
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_30__SHIFT    29
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_31__SHIFT    30
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_32__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_1__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_2__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_3__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_4__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_5__MASK    0x00000010
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_6__MASK    0x00000020
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_7__MASK    0x00000040
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_8__MASK    0x00000080
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_9__MASK    0x00000100
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_10__MASK    0x00000200
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_11__MASK    0x00000400
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_12__MASK    0x00000800
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_13__MASK    0x00001000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_14__MASK    0x00002000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_15__MASK    0x00004000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_16__MASK    0x00008000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_17__MASK    0x00010000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_18__MASK    0x00020000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_19__MASK    0x00040000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_20__MASK    0x00080000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_21__MASK    0x00100000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_22__MASK    0x00200000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_23__MASK    0x00400000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_24__MASK    0x00800000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_25__MASK    0x01000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_26__MASK    0x02000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_27__MASK    0x04000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_28__MASK    0x08000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_29__MASK    0x10000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_30__MASK    0x20000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_31__MASK    0x40000000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_32__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_1__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_2__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_3__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_4__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_5__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_6__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_7__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_8__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_9__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_10__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_11__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_12__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_13__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_14__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_15__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_16__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_17__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_18__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_19__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_20__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_21__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_22__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_23__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_24__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_25__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_26__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_27__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_28__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_29__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_30__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_31__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_PORT_SIZES__PORT_SIZE_32__POR_VALUE    0x1


///////////////////////////////////////////////////////
// Register: Current_port_size
// Has the same format as the Supported Port Sizes register but only one bit is set, and all others must be 0.
// Writing values with more than one bit set or setting a bit that is not indicated as supported is not
// supported and causes unpredictable behavior
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned port_size_1 : 1;
        unsigned port_size_2 : 1;
        unsigned port_size_3 : 1;
        unsigned port_size_4 : 1;
        unsigned port_size_5 : 1;
        unsigned port_size_6 : 1;
        unsigned port_size_7 : 1;
        unsigned port_size_8 : 1;
        unsigned port_size_9 : 1;
        unsigned port_size_10 : 1;
        unsigned port_size_11 : 1;
        unsigned port_size_12 : 1;
        unsigned port_size_13 : 1;
        unsigned port_size_14 : 1;
        unsigned port_size_15 : 1;
        unsigned port_size_16 : 1;
        unsigned port_size_17 : 1;
        unsigned port_size_18 : 1;
        unsigned port_size_19 : 1;
        unsigned port_size_20 : 1;
        unsigned port_size_21 : 1;
        unsigned port_size_22 : 1;
        unsigned port_size_23 : 1;
        unsigned port_size_24 : 1;
        unsigned port_size_25 : 1;
        unsigned port_size_26 : 1;
        unsigned port_size_27 : 1;
        unsigned port_size_28 : 1;
        unsigned port_size_29 : 1;
        unsigned port_size_30 : 1;
        unsigned port_size_31 : 1;
        unsigned port_size_32 : 1;
    };
    unsigned reg;
} CORESIGHT__CURRENT_PORT_SIZE__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1004ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_2__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_3__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_4__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_5__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_6__SHIFT    5
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_7__SHIFT    6
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_8__SHIFT    7
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_9__SHIFT    8
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_10__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_11__SHIFT    10
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_12__SHIFT    11
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_13__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_14__SHIFT    13
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_15__SHIFT    14
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_16__SHIFT    15
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_17__SHIFT    16
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_18__SHIFT    17
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_19__SHIFT    18
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_20__SHIFT    19
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_21__SHIFT    20
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_22__SHIFT    21
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_23__SHIFT    22
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_24__SHIFT    23
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_25__SHIFT    24
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_26__SHIFT    25
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_27__SHIFT    26
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_28__SHIFT    27
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_29__SHIFT    28
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_30__SHIFT    29
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_31__SHIFT    30
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_32__SHIFT    31

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_1__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_2__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_3__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_4__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_5__MASK    0x00000010
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_6__MASK    0x00000020
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_7__MASK    0x00000040
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_8__MASK    0x00000080
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_9__MASK    0x00000100
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_10__MASK    0x00000200
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_11__MASK    0x00000400
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_12__MASK    0x00000800
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_13__MASK    0x00001000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_14__MASK    0x00002000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_15__MASK    0x00004000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_16__MASK    0x00008000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_17__MASK    0x00010000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_18__MASK    0x00020000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_19__MASK    0x00040000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_20__MASK    0x00080000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_21__MASK    0x00100000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_22__MASK    0x00200000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_23__MASK    0x00400000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_24__MASK    0x00800000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_25__MASK    0x01000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_26__MASK    0x02000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_27__MASK    0x04000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_28__MASK    0x08000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_29__MASK    0x10000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_30__MASK    0x20000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_31__MASK    0x40000000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_32__MASK    0x80000000

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_1__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_3__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_4__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_5__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_6__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_7__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_8__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_9__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_10__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_11__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_12__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_13__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_14__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_15__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_16__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_17__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_18__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_19__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_20__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_21__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_22__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_23__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_24__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_25__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_26__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_27__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_28__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_29__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_30__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_31__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_PORT_SIZE__PORT_SIZE_32__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Supported_trigger_modes
// The Supported_trigger_modes register indicates the implemented trigger counter multipliers and other
// supported features of the trigger system
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mult2 : 1;
        unsigned mult4 : 1;
        unsigned mult16 : 1;
        unsigned mult256 : 1;
        unsigned mult64k : 1;
        unsigned reserved_5_3 : 3;
        unsigned tcount8 : 1;
        unsigned reserved_9_7 : 7;
        unsigned triggered : 1;
        unsigned trgrun : 1;
        unsigned reserved_18_14 : 14;
    };
    unsigned reg;
} CORESIGHT__SUPPORTED_TRIGGER_MODES__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1100ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT2__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT4__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT16__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT256__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT64K__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_5_3__SHIFT    5
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TCOUNT8__SHIFT    8
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_9_7__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TRIGGERED__SHIFT    16
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TRGRUN__SHIFT    17
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_18_14__SHIFT    18

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT2__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT4__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT16__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT256__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT64K__MASK    0x00000010
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_5_3__MASK    0x000000e0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TCOUNT8__MASK    0x00000100
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_9_7__MASK    0x0000fe00
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TRIGGERED__MASK    0x00010000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TRGRUN__MASK    0x00020000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_18_14__MASK    0xfffc0000

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT2__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT4__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT16__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT256__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__MULT64K__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_5_3__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TCOUNT8__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_9_7__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TRIGGERED__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__TRGRUN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TRIGGER_MODES__RESERVED_18_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Trigger_counter_value
// Trigger Counter Value register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned trigcount : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} CORESIGHT__TRIGGER_COUNTER_VALUE__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1104ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__TRIGCOUNT__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__RESERVED_31_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__TRIGCOUNT__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__RESERVED_31_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__TRIGCOUNT__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_COUNTER_VALUE__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Trigger_multiplier
// Trigger Multiplier register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mult2 : 1;
        unsigned mult4 : 1;
        unsigned mult16 : 1;
        unsigned mult256 : 1;
        unsigned mult64k : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} CORESIGHT__TRIGGER_MULTIPLIER__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1108ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT2__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT4__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT16__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT256__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT64K__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__RESERVED_31_5__SHIFT    5

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT2__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT4__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT16__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT256__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT64K__MASK    0x00000010
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__RESERVED_31_5__MASK    0xffffffe0

#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT4__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT16__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT256__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__MULT64K__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TRIGGER_MULTIPLIER__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Supported_test_pattern_modes
// Supported Test Patterns/Modes register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned patw1 : 1;
        unsigned patw0 : 1;
        unsigned pata5 : 1;
        unsigned patf0 : 1;
        unsigned reserved_15_4 : 12;
        unsigned ptimeen : 1;
        unsigned pconten : 1;
        unsigned reserved_31_18 : 14;
    };
    unsigned reg;
} CORESIGHT__SUPPORTED_TEST_PATTERN_MODES__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1200ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATW1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATW0__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATA5__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATF0__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__RESERVED_15_4__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PTIMEEN__SHIFT    16
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PCONTEN__SHIFT    17
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__RESERVED_31_18__SHIFT    18

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATW1__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATW0__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATA5__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATF0__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__RESERVED_15_4__MASK    0x0000fff0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PTIMEEN__MASK    0x00010000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PCONTEN__MASK    0x00020000
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__RESERVED_31_18__MASK    0xfffc0000

#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATW1__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATW0__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATA5__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PATF0__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__RESERVED_15_4__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PTIMEEN__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__PCONTEN__POR_VALUE    0x1
#define CORESIGHT__CORESIGHT_COMPONENT__SUPPORTED_TEST_PATTERN_MODES__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Current_test_pattern_mode
// Current Test Pattern/Modes register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned patw1 : 1;
        unsigned patw0 : 1;
        unsigned pata5 : 1;
        unsigned patf0 : 1;
        unsigned reserved_15_4 : 12;
        unsigned ptimeen : 1;
        unsigned pconten : 1;
        unsigned reserved_31_18 : 14;
    };
    unsigned reg;
} CORESIGHT__CURRENT_TEST_PATTERN_MODE__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1204ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATW1__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATW0__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATA5__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATF0__SHIFT    3
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__RESERVED_15_4__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PTIMEEN__SHIFT    16
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PCONTEN__SHIFT    17
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__RESERVED_31_18__SHIFT    18

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATW1__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATW0__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATA5__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATF0__MASK    0x00000008
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__RESERVED_15_4__MASK    0x0000fff0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PTIMEEN__MASK    0x00010000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PCONTEN__MASK    0x00020000
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__RESERVED_31_18__MASK    0xfffc0000

#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATW1__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATW0__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATA5__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PATF0__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__RESERVED_15_4__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PTIMEEN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__PCONTEN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__CURRENT_TEST_PATTERN_MODE__RESERVED_31_18__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TPRCR
// TPIU Test Pattern Repeat Counter Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pattcount : 8;
        unsigned reserved_31_8 : 24;
    };
    unsigned reg;
} CORESIGHT__TPRCR__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1208ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__PATTCOUNT__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__RESERVED_31_8__SHIFT    8

#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__PATTCOUNT__MASK    0x000000ff
#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__RESERVED_31_8__MASK    0xffffff00

#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__PATTCOUNT__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__TPRCR__RESERVED_31_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FFSR
// Formatter and Flush Status Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned flinprog : 1;
        unsigned ftstopped : 1;
        unsigned tcpresent : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} CORESIGHT__FFSR__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1300ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__FLINPROG__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__FTSTOPPED__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__TCPRESENT__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__RESERVED_31_3__SHIFT    3

#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__FLINPROG__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__FTSTOPPED__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__TCPRESENT__MASK    0x00000004
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__RESERVED_31_3__MASK    0xfffffff8

#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__FLINPROG__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__FTSTOPPED__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__TCPRESENT__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFSR__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: FFCR
// Formatter and Flush Control Register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned enftc : 1;
        unsigned enfcont : 1;
        unsigned reserved_3_2 : 2;
        unsigned fonflin : 1;
        unsigned fontrig : 1;
        unsigned fonman : 1;
        unsigned reserved_7 : 1;
        unsigned trigin : 1;
        unsigned trigevt : 1;
        unsigned trigfl : 1;
        unsigned reserved_11 : 1;
        unsigned stopfl : 1;
        unsigned stoptrig : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} CORESIGHT__FFCR__ACC_T;

#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ADDR (CORESIGHT__CORESIGHT_COMPONENT__BASE_ADDR + 0x1304ULL)
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__NUM  0x1

#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ENFTC__SHIFT    0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ENFCONT__SHIFT    1
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_3_2__SHIFT    2
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONFLIN__SHIFT    4
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONTRIG__SHIFT    5
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONMAN__SHIFT    6
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_7__SHIFT    7
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGIN__SHIFT    8
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGEVT__SHIFT    9
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGFL__SHIFT    10
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_11__SHIFT    11
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__STOPFL__SHIFT    12
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__STOPTRIG__SHIFT    13
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_31_14__SHIFT    14

#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ENFTC__MASK    0x00000001
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ENFCONT__MASK    0x00000002
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_3_2__MASK    0x0000000c
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONFLIN__MASK    0x00000010
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONTRIG__MASK    0x00000020
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONMAN__MASK    0x00000040
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_7__MASK    0x00000080
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGIN__MASK    0x00000100
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGEVT__MASK    0x00000200
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGFL__MASK    0x00000400
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_11__MASK    0x00000800
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__STOPFL__MASK    0x00001000
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__STOPTRIG__MASK    0x00002000
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_31_14__MASK    0xffffc000

#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ENFTC__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__ENFCONT__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_3_2__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONFLIN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONTRIG__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__FONMAN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_7__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGIN__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGEVT__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__TRIGFL__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_11__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__STOPFL__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__STOPTRIG__POR_VALUE    0x0
#define CORESIGHT__CORESIGHT_COMPONENT__FFCR__RESERVED_31_14__POR_VALUE    0x0



#define CSU_LOCAL__BASE_ADDR 0x00069000ULL

///////////////////////////////////////////////////////
// Register: CSU_STATUS
// boot image status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned boot_auth : 1;
        unsigned boot_enc : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} CSU_LOCAL__CSU_STATUS__ACC_T;

#define CSU_LOCAL__CSU_STATUS__ADDR (CSU_LOCAL__BASE_ADDR + 0x00ULL)
#define CSU_LOCAL__CSU_STATUS__NUM  0x1

#define CSU_LOCAL__CSU_STATUS__BOOT_AUTH__SHIFT    0
#define CSU_LOCAL__CSU_STATUS__BOOT_ENC__SHIFT    1
#define CSU_LOCAL__CSU_STATUS__RESERVED_31_2__SHIFT    2

#define CSU_LOCAL__CSU_STATUS__BOOT_AUTH__MASK    0x00000001
#define CSU_LOCAL__CSU_STATUS__BOOT_ENC__MASK    0x00000002
#define CSU_LOCAL__CSU_STATUS__RESERVED_31_2__MASK    0xfffffffc

#define CSU_LOCAL__CSU_STATUS__BOOT_AUTH__POR_VALUE    0x0
#define CSU_LOCAL__CSU_STATUS__BOOT_ENC__POR_VALUE    0x0
#define CSU_LOCAL__CSU_STATUS__RESERVED_31_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_CTRL
// csu global control
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_CTRL__ACC_T;

#define CSU_LOCAL__CSU_CTRL__ADDR (CSU_LOCAL__BASE_ADDR + 0x04ULL)
#define CSU_LOCAL__CSU_CTRL__NUM  0x1

#define CSU_LOCAL__CSU_CTRL__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_CTRL__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_CTRL__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_MULTIBOOT
// csu multiboot control
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_MULTIBOOT__ACC_T;

#define CSU_LOCAL__CSU_MULTIBOOT__ADDR (CSU_LOCAL__BASE_ADDR + 0x08ULL)
#define CSU_LOCAL__CSU_MULTIBOOT__NUM  0x1

#define CSU_LOCAL__CSU_MULTIBOOT__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_MULTIBOOT__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_MULTIBOOT__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_TAMPER_DEBUG
// csu tamper debug control
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_TAMPER_DEBUG__ACC_T;

#define CSU_LOCAL__CSU_TAMPER_DEBUG__ADDR (CSU_LOCAL__BASE_ADDR + 0x0CULL)
#define CSU_LOCAL__CSU_TAMPER_DEBUG__NUM  0x1

#define CSU_LOCAL__CSU_TAMPER_DEBUG__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_TAMPER_DEBUG__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_TAMPER_DEBUG__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_TAMPER_TRIG
// csu tamper trig status
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_TAMPER_TRIG__ACC_T;

#define CSU_LOCAL__CSU_TAMPER_TRIG__ADDR (CSU_LOCAL__BASE_ADDR + 0x10ULL)
#define CSU_LOCAL__CSU_TAMPER_TRIG__NUM  0x1

#define CSU_LOCAL__CSU_TAMPER_TRIG__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_TAMPER_TRIG__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_TAMPER_TRIG__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: JTAG_CHAIN_CFG
// jtag chain configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned jtag_chain_sel : 2;
        unsigned jtag_chain_mode : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} CSU_LOCAL__JTAG_CHAIN_CFG__ACC_T;

#define CSU_LOCAL__JTAG_CHAIN_CFG__ADDR (CSU_LOCAL__BASE_ADDR + 0x14ULL)
#define CSU_LOCAL__JTAG_CHAIN_CFG__NUM  0x1

#define CSU_LOCAL__JTAG_CHAIN_CFG__JTAG_CHAIN_SEL__SHIFT    0
#define CSU_LOCAL__JTAG_CHAIN_CFG__JTAG_CHAIN_MODE__SHIFT    2
#define CSU_LOCAL__JTAG_CHAIN_CFG__RESERVED_31_3__SHIFT    3

#define CSU_LOCAL__JTAG_CHAIN_CFG__JTAG_CHAIN_SEL__MASK    0x00000003
#define CSU_LOCAL__JTAG_CHAIN_CFG__JTAG_CHAIN_MODE__MASK    0x00000004
#define CSU_LOCAL__JTAG_CHAIN_CFG__RESERVED_31_3__MASK    0xfffffff8

#define CSU_LOCAL__JTAG_CHAIN_CFG__JTAG_CHAIN_SEL__POR_VALUE    0x0
#define CSU_LOCAL__JTAG_CHAIN_CFG__JTAG_CHAIN_MODE__POR_VALUE    0x0
#define CSU_LOCAL__JTAG_CHAIN_CFG__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: JTAG_DEBUG_CFG
// jtag debug configuration
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apu_dbgen : 1;
        unsigned apu_invdebugmode : 1;
        unsigned apu_sdbgmode : 1;
        unsigned rpu_dbgen : 1;
        unsigned reserved_31_4 : 28;
    };
    unsigned reg;
} CSU_LOCAL__JTAG_DEBUG_CFG__ACC_T;

#define CSU_LOCAL__JTAG_DEBUG_CFG__ADDR (CSU_LOCAL__BASE_ADDR + 0x18ULL)
#define CSU_LOCAL__JTAG_DEBUG_CFG__NUM  0x1

#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_DBGEN__SHIFT    0
#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_INVDEBUGMODE__SHIFT    1
#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_SDBGMODE__SHIFT    2
#define CSU_LOCAL__JTAG_DEBUG_CFG__RPU_DBGEN__SHIFT    3
#define CSU_LOCAL__JTAG_DEBUG_CFG__RESERVED_31_4__SHIFT    4

#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_DBGEN__MASK    0x00000001
#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_INVDEBUGMODE__MASK    0x00000002
#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_SDBGMODE__MASK    0x00000004
#define CSU_LOCAL__JTAG_DEBUG_CFG__RPU_DBGEN__MASK    0x00000008
#define CSU_LOCAL__JTAG_DEBUG_CFG__RESERVED_31_4__MASK    0xfffffff0

#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_DBGEN__POR_VALUE    0x1
#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_INVDEBUGMODE__POR_VALUE    0x0
#define CSU_LOCAL__JTAG_DEBUG_CFG__APU_SDBGMODE__POR_VALUE    0x0
#define CSU_LOCAL__JTAG_DEBUG_CFG__RPU_DBGEN__POR_VALUE    0x0
#define CSU_LOCAL__JTAG_DEBUG_CFG__RESERVED_31_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_IDCODE
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_IDCODE__ACC_T;

#define CSU_LOCAL__CSU_IDCODE__ADDR (CSU_LOCAL__BASE_ADDR + 0x1CULL)
#define CSU_LOCAL__CSU_IDCODE__NUM  0x1

#define CSU_LOCAL__CSU_IDCODE__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_IDCODE__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_IDCODE__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_VERSION
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_VERSION__ACC_T;

#define CSU_LOCAL__CSU_VERSION__ADDR (CSU_LOCAL__BASE_ADDR + 0x20ULL)
#define CSU_LOCAL__CSU_VERSION__NUM  0x1

#define CSU_LOCAL__CSU_VERSION__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_VERSION__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_VERSION__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_0__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_0__ADDR (CSU_LOCAL__BASE_ADDR + 0x24ULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_0__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_0__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_0__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_0__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_1__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_1__ADDR (CSU_LOCAL__BASE_ADDR + 0x28ULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_1__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_1__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_1__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_1__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_2
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_2__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_2__ADDR (CSU_LOCAL__BASE_ADDR + 0x2CULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_2__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_2__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_2__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_2__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_3
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_3__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_3__ADDR (CSU_LOCAL__BASE_ADDR + 0x30ULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_3__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_3__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_3__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_3__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_4
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_4__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_4__ADDR (CSU_LOCAL__BASE_ADDR + 0x34ULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_4__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_4__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_4__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_4__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_5
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_5__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_5__ADDR (CSU_LOCAL__BASE_ADDR + 0x38ULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_5__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_5__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_5__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_5__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_6
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_6__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_6__ADDR (CSU_LOCAL__BASE_ADDR + 0x3CULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_6__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_6__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_6__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_6__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU_ROM_DIGEST_7
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved_31_0 : 32;
    };
    unsigned reg;
} CSU_LOCAL__CSU_ROM_DIGEST_7__ACC_T;

#define CSU_LOCAL__CSU_ROM_DIGEST_7__ADDR (CSU_LOCAL__BASE_ADDR + 0x40ULL)
#define CSU_LOCAL__CSU_ROM_DIGEST_7__NUM  0x1

#define CSU_LOCAL__CSU_ROM_DIGEST_7__RESERVED_31_0__SHIFT    0

#define CSU_LOCAL__CSU_ROM_DIGEST_7__RESERVED_31_0__MASK    0xffffffff

#define CSU_LOCAL__CSU_ROM_DIGEST_7__RESERVED_31_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: TRNG_ENABLE
// trng enable control
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned trng0_en : 1;
        unsigned trng1_en : 1;
        unsigned reserved_31_2 : 30;
    };
    unsigned reg;
} CSU_LOCAL__TRNG_ENABLE__ACC_T;

#define CSU_LOCAL__TRNG_ENABLE__ADDR (CSU_LOCAL__BASE_ADDR + 0x44ULL)
#define CSU_LOCAL__TRNG_ENABLE__NUM  0x1

#define CSU_LOCAL__TRNG_ENABLE__TRNG0_EN__SHIFT    0
#define CSU_LOCAL__TRNG_ENABLE__TRNG1_EN__SHIFT    1
#define CSU_LOCAL__TRNG_ENABLE__RESERVED_31_2__SHIFT    2

#define CSU_LOCAL__TRNG_ENABLE__TRNG0_EN__MASK    0x00000001
#define CSU_LOCAL__TRNG_ENABLE__TRNG1_EN__MASK    0x00000002
#define CSU_LOCAL__TRNG_ENABLE__RESERVED_31_2__MASK    0xfffffffc

#define CSU_LOCAL__TRNG_ENABLE__TRNG0_EN__POR_VALUE    0x0
#define CSU_LOCAL__TRNG_ENABLE__TRNG1_EN__POR_VALUE    0x0
#define CSU_LOCAL__TRNG_ENABLE__RESERVED_31_2__POR_VALUE    0x0



#define IPC__IPC__BASE_ADDR 0xF841F000ULL

///////////////////////////////////////////////////////
// Register: Mailbox_0
// mailbox register 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_0 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_0__ACC_T;

#define IPC__IPC__MAILBOX_0__ADDR (IPC__IPC__BASE_ADDR + 0x000ULL)
#define IPC__IPC__MAILBOX_0__NUM  0x1

#define IPC__IPC__MAILBOX_0__MAILBOX_0__SHIFT    0

#define IPC__IPC__MAILBOX_0__MAILBOX_0__MASK    0xffffffff

#define IPC__IPC__MAILBOX_0__MAILBOX_0__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_1
// mailbox register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_1 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_1__ACC_T;

#define IPC__IPC__MAILBOX_1__ADDR (IPC__IPC__BASE_ADDR + 0x004ULL)
#define IPC__IPC__MAILBOX_1__NUM  0x1

#define IPC__IPC__MAILBOX_1__MAILBOX_1__SHIFT    0

#define IPC__IPC__MAILBOX_1__MAILBOX_1__MASK    0xffffffff

#define IPC__IPC__MAILBOX_1__MAILBOX_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_2
// mailbox register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_2 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_2__ACC_T;

#define IPC__IPC__MAILBOX_2__ADDR (IPC__IPC__BASE_ADDR + 0x008ULL)
#define IPC__IPC__MAILBOX_2__NUM  0x1

#define IPC__IPC__MAILBOX_2__MAILBOX_2__SHIFT    0

#define IPC__IPC__MAILBOX_2__MAILBOX_2__MASK    0xffffffff

#define IPC__IPC__MAILBOX_2__MAILBOX_2__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_3
// mailbox register 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_3 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_3__ACC_T;

#define IPC__IPC__MAILBOX_3__ADDR (IPC__IPC__BASE_ADDR + 0x00CULL)
#define IPC__IPC__MAILBOX_3__NUM  0x1

#define IPC__IPC__MAILBOX_3__MAILBOX_3__SHIFT    0

#define IPC__IPC__MAILBOX_3__MAILBOX_3__MASK    0xffffffff

#define IPC__IPC__MAILBOX_3__MAILBOX_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_4
// mailbox register 4
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_4 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_4__ACC_T;

#define IPC__IPC__MAILBOX_4__ADDR (IPC__IPC__BASE_ADDR + 0x010ULL)
#define IPC__IPC__MAILBOX_4__NUM  0x1

#define IPC__IPC__MAILBOX_4__MAILBOX_4__SHIFT    0

#define IPC__IPC__MAILBOX_4__MAILBOX_4__MASK    0xffffffff

#define IPC__IPC__MAILBOX_4__MAILBOX_4__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_5
// mailbox register 5
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_5 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_5__ACC_T;

#define IPC__IPC__MAILBOX_5__ADDR (IPC__IPC__BASE_ADDR + 0x014ULL)
#define IPC__IPC__MAILBOX_5__NUM  0x1

#define IPC__IPC__MAILBOX_5__MAILBOX_5__SHIFT    0

#define IPC__IPC__MAILBOX_5__MAILBOX_5__MASK    0xffffffff

#define IPC__IPC__MAILBOX_5__MAILBOX_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_6
// mailbox register 6
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_6 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_6__ACC_T;

#define IPC__IPC__MAILBOX_6__ADDR (IPC__IPC__BASE_ADDR + 0x018ULL)
#define IPC__IPC__MAILBOX_6__NUM  0x1

#define IPC__IPC__MAILBOX_6__MAILBOX_6__SHIFT    0

#define IPC__IPC__MAILBOX_6__MAILBOX_6__MASK    0xffffffff

#define IPC__IPC__MAILBOX_6__MAILBOX_6__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_7
// mailbox register 7
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_7 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_7__ACC_T;

#define IPC__IPC__MAILBOX_7__ADDR (IPC__IPC__BASE_ADDR + 0x01CULL)
#define IPC__IPC__MAILBOX_7__NUM  0x1

#define IPC__IPC__MAILBOX_7__MAILBOX_7__SHIFT    0

#define IPC__IPC__MAILBOX_7__MAILBOX_7__MASK    0xffffffff

#define IPC__IPC__MAILBOX_7__MAILBOX_7__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_8
// mailbox register 8
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_8 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_8__ACC_T;

#define IPC__IPC__MAILBOX_8__ADDR (IPC__IPC__BASE_ADDR + 0x020ULL)
#define IPC__IPC__MAILBOX_8__NUM  0x1

#define IPC__IPC__MAILBOX_8__MAILBOX_8__SHIFT    0

#define IPC__IPC__MAILBOX_8__MAILBOX_8__MASK    0xffffffff

#define IPC__IPC__MAILBOX_8__MAILBOX_8__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_9
// mailbox register 9
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_9 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_9__ACC_T;

#define IPC__IPC__MAILBOX_9__ADDR (IPC__IPC__BASE_ADDR + 0x024ULL)
#define IPC__IPC__MAILBOX_9__NUM  0x1

#define IPC__IPC__MAILBOX_9__MAILBOX_9__SHIFT    0

#define IPC__IPC__MAILBOX_9__MAILBOX_9__MASK    0xffffffff

#define IPC__IPC__MAILBOX_9__MAILBOX_9__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_10
// mailbox register 10
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_10 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_10__ACC_T;

#define IPC__IPC__MAILBOX_10__ADDR (IPC__IPC__BASE_ADDR + 0x028ULL)
#define IPC__IPC__MAILBOX_10__NUM  0x1

#define IPC__IPC__MAILBOX_10__MAILBOX_10__SHIFT    0

#define IPC__IPC__MAILBOX_10__MAILBOX_10__MASK    0xffffffff

#define IPC__IPC__MAILBOX_10__MAILBOX_10__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_11
// mailbox register 11
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_11 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_11__ACC_T;

#define IPC__IPC__MAILBOX_11__ADDR (IPC__IPC__BASE_ADDR + 0x02CULL)
#define IPC__IPC__MAILBOX_11__NUM  0x1

#define IPC__IPC__MAILBOX_11__MAILBOX_11__SHIFT    0

#define IPC__IPC__MAILBOX_11__MAILBOX_11__MASK    0xffffffff

#define IPC__IPC__MAILBOX_11__MAILBOX_11__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_12
// mailbox register 12
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_12 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_12__ACC_T;

#define IPC__IPC__MAILBOX_12__ADDR (IPC__IPC__BASE_ADDR + 0x030ULL)
#define IPC__IPC__MAILBOX_12__NUM  0x1

#define IPC__IPC__MAILBOX_12__MAILBOX_12__SHIFT    0

#define IPC__IPC__MAILBOX_12__MAILBOX_12__MASK    0xffffffff

#define IPC__IPC__MAILBOX_12__MAILBOX_12__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_13
// mailbox register 13
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_13 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_13__ACC_T;

#define IPC__IPC__MAILBOX_13__ADDR (IPC__IPC__BASE_ADDR + 0x034ULL)
#define IPC__IPC__MAILBOX_13__NUM  0x1

#define IPC__IPC__MAILBOX_13__MAILBOX_13__SHIFT    0

#define IPC__IPC__MAILBOX_13__MAILBOX_13__MASK    0xffffffff

#define IPC__IPC__MAILBOX_13__MAILBOX_13__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_14
// mailbox register 14
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_14 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_14__ACC_T;

#define IPC__IPC__MAILBOX_14__ADDR (IPC__IPC__BASE_ADDR + 0x038ULL)
#define IPC__IPC__MAILBOX_14__NUM  0x1

#define IPC__IPC__MAILBOX_14__MAILBOX_14__SHIFT    0

#define IPC__IPC__MAILBOX_14__MAILBOX_14__MASK    0xffffffff

#define IPC__IPC__MAILBOX_14__MAILBOX_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Mailbox_15
// mailbox register 15
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned mailbox_15 : 32;
    };
    unsigned reg;
} IPC__MAILBOX_15__ACC_T;

#define IPC__IPC__MAILBOX_15__ADDR (IPC__IPC__BASE_ADDR + 0x03CULL)
#define IPC__IPC__MAILBOX_15__NUM  0x1

#define IPC__IPC__MAILBOX_15__MAILBOX_15__SHIFT    0

#define IPC__IPC__MAILBOX_15__MAILBOX_15__MASK    0xffffffff

#define IPC__IPC__MAILBOX_15__MAILBOX_15__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: APU2CSU_req
// when write any non-zero value , generate apu2csu_req_intr (interrupt_ID[37]), when write zero value to clean apu2csu_req_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apu2csu_req : 32;
    };
    unsigned reg;
} IPC__APU2CSU_REQ__ACC_T;

#define IPC__IPC__APU2CSU_REQ__ADDR (IPC__IPC__BASE_ADDR + 0x400ULL)
#define IPC__IPC__APU2CSU_REQ__NUM  0x1

#define IPC__IPC__APU2CSU_REQ__APU2CSU_REQ__SHIFT    0

#define IPC__IPC__APU2CSU_REQ__APU2CSU_REQ__MASK    0xffffffff

#define IPC__IPC__APU2CSU_REQ__APU2CSU_REQ__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: APU2CSU_ack
// when write any non-zero value , generate apu2csu_ack_intr (interrupt_ID[38]), when write zero value to clean apu2csu_ack_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apu2csu_ack : 32;
    };
    unsigned reg;
} IPC__APU2CSU_ACK__ACC_T;

#define IPC__IPC__APU2CSU_ACK__ADDR (IPC__IPC__BASE_ADDR + 0x404ULL)
#define IPC__IPC__APU2CSU_ACK__NUM  0x1

#define IPC__IPC__APU2CSU_ACK__APU2CSU_ACK__SHIFT    0

#define IPC__IPC__APU2CSU_ACK__APU2CSU_ACK__MASK    0xffffffff

#define IPC__IPC__APU2CSU_ACK__APU2CSU_ACK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU2APU_req
// when write any non-zero value , generate csu2apu_req_intr (interrupt_ID[39]), when write zero value to clean csu2apu_req_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned csu2apu_req : 32;
    };
    unsigned reg;
} IPC__CSU2APU_REQ__ACC_T;

#define IPC__IPC__CSU2APU_REQ__ADDR (IPC__IPC__BASE_ADDR + 0x408ULL)
#define IPC__IPC__CSU2APU_REQ__NUM  0x1

#define IPC__IPC__CSU2APU_REQ__CSU2APU_REQ__SHIFT    0

#define IPC__IPC__CSU2APU_REQ__CSU2APU_REQ__MASK    0xffffffff

#define IPC__IPC__CSU2APU_REQ__CSU2APU_REQ__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU2APU_ack
// when write any non-zero value , generate csu2apu_ack_intr (interrupt_ID[40]), when write zero value to clean csu2apu_ack_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned csu2apu_ack : 32;
    };
    unsigned reg;
} IPC__CSU2APU_ACK__ACC_T;

#define IPC__IPC__CSU2APU_ACK__ADDR (IPC__IPC__BASE_ADDR + 0x40CULL)
#define IPC__IPC__CSU2APU_ACK__NUM  0x1

#define IPC__IPC__CSU2APU_ACK__CSU2APU_ACK__SHIFT    0

#define IPC__IPC__CSU2APU_ACK__CSU2APU_ACK__MASK    0xffffffff

#define IPC__IPC__CSU2APU_ACK__CSU2APU_ACK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RPU2CSU_req
// when write any non-zero value , generate rpu2csu_req_intr (interrupt_ID[41]), when write zero value to clean rpu2csu_req_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rpu2csu_req : 32;
    };
    unsigned reg;
} IPC__RPU2CSU_REQ__ACC_T;

#define IPC__IPC__RPU2CSU_REQ__ADDR (IPC__IPC__BASE_ADDR + 0x410ULL)
#define IPC__IPC__RPU2CSU_REQ__NUM  0x1

#define IPC__IPC__RPU2CSU_REQ__RPU2CSU_REQ__SHIFT    0

#define IPC__IPC__RPU2CSU_REQ__RPU2CSU_REQ__MASK    0xffffffff

#define IPC__IPC__RPU2CSU_REQ__RPU2CSU_REQ__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RPU2CSU_ack
// when write any non-zero value , generate rpu2csu_ack_intr (interrupt_ID[42]), when write zero value to clean rpu2csu_ack_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rpu2csu_ack : 32;
    };
    unsigned reg;
} IPC__RPU2CSU_ACK__ACC_T;

#define IPC__IPC__RPU2CSU_ACK__ADDR (IPC__IPC__BASE_ADDR + 0x414ULL)
#define IPC__IPC__RPU2CSU_ACK__NUM  0x1

#define IPC__IPC__RPU2CSU_ACK__RPU2CSU_ACK__SHIFT    0

#define IPC__IPC__RPU2CSU_ACK__RPU2CSU_ACK__MASK    0xffffffff

#define IPC__IPC__RPU2CSU_ACK__RPU2CSU_ACK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU2RPU_req
// when write any non-zero value , generate csu2rpu_req_intr (interrupt_ID[41]), when write zero value to clean csu2rpu_req_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned csu2rpu_req : 32;
    };
    unsigned reg;
} IPC__CSU2RPU_REQ__ACC_T;

#define IPC__IPC__CSU2RPU_REQ__ADDR (IPC__IPC__BASE_ADDR + 0x418ULL)
#define IPC__IPC__CSU2RPU_REQ__NUM  0x1

#define IPC__IPC__CSU2RPU_REQ__CSU2RPU_REQ__SHIFT    0

#define IPC__IPC__CSU2RPU_REQ__CSU2RPU_REQ__MASK    0xffffffff

#define IPC__IPC__CSU2RPU_REQ__CSU2RPU_REQ__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CSU2RPU_ack
// when write any non-zero value , generate csu2rpu_ack_intr (interrupt_ID[42]), when write zero value to clean csu2rpu_ack_intr.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned csu2rpu_ack : 32;
    };
    unsigned reg;
} IPC__CSU2RPU_ACK__ACC_T;

#define IPC__IPC__CSU2RPU_ACK__ADDR (IPC__IPC__BASE_ADDR + 0x41CULL)
#define IPC__IPC__CSU2RPU_ACK__NUM  0x1

#define IPC__IPC__CSU2RPU_ACK__CSU2RPU_ACK__SHIFT    0

#define IPC__IPC__CSU2RPU_ACK__CSU2RPU_ACK__MASK    0xffffffff

#define IPC__IPC__CSU2RPU_ACK__CSU2RPU_ACK__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Spinlock_0
// Spinlock flag register 0
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned spinlock_indicator : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} IPC__SPINLOCK_0__ACC_T;

#define IPC__IPC__SPINLOCK_0__ADDR (IPC__IPC__BASE_ADDR + 0x800ULL)
#define IPC__IPC__SPINLOCK_0__NUM  0x1

#define IPC__IPC__SPINLOCK_0__SPINLOCK_INDICATOR__SHIFT    0
#define IPC__IPC__SPINLOCK_0__RESERVED_31_1__SHIFT    1

#define IPC__IPC__SPINLOCK_0__SPINLOCK_INDICATOR__MASK    0x00000001
#define IPC__IPC__SPINLOCK_0__RESERVED_31_1__MASK    0xfffffffe

#define IPC__IPC__SPINLOCK_0__SPINLOCK_INDICATOR__POR_VALUE    0x0
#define IPC__IPC__SPINLOCK_0__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Spinlock_1
// Spinlock flag register 1
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned spinlock_indicator : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} IPC__SPINLOCK_1__ACC_T;

#define IPC__IPC__SPINLOCK_1__ADDR (IPC__IPC__BASE_ADDR + 0x804ULL)
#define IPC__IPC__SPINLOCK_1__NUM  0x1

#define IPC__IPC__SPINLOCK_1__SPINLOCK_INDICATOR__SHIFT    0
#define IPC__IPC__SPINLOCK_1__RESERVED_31_1__SHIFT    1

#define IPC__IPC__SPINLOCK_1__SPINLOCK_INDICATOR__MASK    0x00000001
#define IPC__IPC__SPINLOCK_1__RESERVED_31_1__MASK    0xfffffffe

#define IPC__IPC__SPINLOCK_1__SPINLOCK_INDICATOR__POR_VALUE    0x0
#define IPC__IPC__SPINLOCK_1__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Spinlock_2
// Spinlock flag register 2
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned spinlock_indicator : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} IPC__SPINLOCK_2__ACC_T;

#define IPC__IPC__SPINLOCK_2__ADDR (IPC__IPC__BASE_ADDR + 0x808ULL)
#define IPC__IPC__SPINLOCK_2__NUM  0x1

#define IPC__IPC__SPINLOCK_2__SPINLOCK_INDICATOR__SHIFT    0
#define IPC__IPC__SPINLOCK_2__RESERVED_31_1__SHIFT    1

#define IPC__IPC__SPINLOCK_2__SPINLOCK_INDICATOR__MASK    0x00000001
#define IPC__IPC__SPINLOCK_2__RESERVED_31_1__MASK    0xfffffffe

#define IPC__IPC__SPINLOCK_2__SPINLOCK_INDICATOR__POR_VALUE    0x0
#define IPC__IPC__SPINLOCK_2__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Spinlock_3
// Spinlock flag register 3
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned spinlock_indicator : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} IPC__SPINLOCK_3__ACC_T;

#define IPC__IPC__SPINLOCK_3__ADDR (IPC__IPC__BASE_ADDR + 0x80CULL)
#define IPC__IPC__SPINLOCK_3__NUM  0x1

#define IPC__IPC__SPINLOCK_3__SPINLOCK_INDICATOR__SHIFT    0
#define IPC__IPC__SPINLOCK_3__RESERVED_31_1__SHIFT    1

#define IPC__IPC__SPINLOCK_3__SPINLOCK_INDICATOR__MASK    0x00000001
#define IPC__IPC__SPINLOCK_3__RESERVED_31_1__MASK    0xfffffffe

#define IPC__IPC__SPINLOCK_3__SPINLOCK_INDICATOR__POR_VALUE    0x0
#define IPC__IPC__SPINLOCK_3__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Err_vec
// Access Error Pattern check register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reset_error : 1;
        unsigned access_nodef_error : 1;
        unsigned lock_error : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} IPC__ERR_VEC__ACC_T;

#define IPC__IPC__ERR_VEC__ADDR (IPC__IPC__BASE_ADDR + 0xFF0ULL)
#define IPC__IPC__ERR_VEC__NUM  0x1

#define IPC__IPC__ERR_VEC__RESET_ERROR__SHIFT    0
#define IPC__IPC__ERR_VEC__ACCESS_NODEF_ERROR__SHIFT    1
#define IPC__IPC__ERR_VEC__LOCK_ERROR__SHIFT    2
#define IPC__IPC__ERR_VEC__RESERVED_31_3__SHIFT    3

#define IPC__IPC__ERR_VEC__RESET_ERROR__MASK    0x00000001
#define IPC__IPC__ERR_VEC__ACCESS_NODEF_ERROR__MASK    0x00000002
#define IPC__IPC__ERR_VEC__LOCK_ERROR__MASK    0x00000004
#define IPC__IPC__ERR_VEC__RESERVED_31_3__MASK    0xfffffff8

#define IPC__IPC__ERR_VEC__RESET_ERROR__POR_VALUE    0x0
#define IPC__IPC__ERR_VEC__ACCESS_NODEF_ERROR__POR_VALUE    0x0
#define IPC__IPC__ERR_VEC__LOCK_ERROR__POR_VALUE    0x0
#define IPC__IPC__ERR_VEC__RESERVED_31_3__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: Reserved
// Reserved for lock test
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned reserved : 32;
    };
    unsigned reg;
} IPC__RESERVED__ACC_T;

#define IPC__IPC__RESERVED__ADDR (IPC__IPC__BASE_ADDR + 0xFFCULL)
#define IPC__IPC__RESERVED__NUM  0x1

#define IPC__IPC__RESERVED__RESERVED__SHIFT    0

#define IPC__IPC__RESERVED__RESERVED__MASK    0xffffffff

#define IPC__IPC__RESERVED__RESERVED__POR_VALUE    0x0



#define APU__BASE_ADDR 0xF8802000ULL

///////////////////////////////////////////////////////
// Register: l2rstdisable
// Disable the automatic invalidation of the L2 cache at reset:
// 0 Hardware resets the L2 cache.
// 1 Hardware does not reset the L2 cache.
// This signal is sampled only during processor reset.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned l2rstdisable : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} APU__L2RSTDISABLE__ACC_T;

#define APU__L2RSTDISABLE__ADDR (APU__BASE_ADDR + 0x000ULL)
#define APU__L2RSTDISABLE__NUM  0x1

#define APU__L2RSTDISABLE__L2RSTDISABLE__SHIFT    0
#define APU__L2RSTDISABLE__RESERVED_31_1__SHIFT    1

#define APU__L2RSTDISABLE__L2RSTDISABLE__MASK    0x00000001
#define APU__L2RSTDISABLE__RESERVED_31_1__MASK    0xfffffffe

#define APU__L2RSTDISABLE__L2RSTDISABLE__POR_VALUE    0x0
#define APU__L2RSTDISABLE__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ainacts
// ACP master is inactive and is not participating in coherency. There must be no outstanding transactions
// when the master asserts this signal, and while it is asserted the master must not send any new transactions:
// 0 ACP Master is active.
// 1 ACP Master is inactive.
// This signal must be asserted before the processor enters the low-power L2 WFI state.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ainacts : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} APU__AINACTS__ACC_T;

#define APU__AINACTS__ADDR (APU__BASE_ADDR + 0x004ULL)
#define APU__AINACTS__NUM  0x1

#define APU__AINACTS__AINACTS__SHIFT    0
#define APU__AINACTS__RESERVED_31_1__SHIFT    1

#define APU__AINACTS__AINACTS__MASK    0x00000001
#define APU__AINACTS__RESERVED_31_1__MASK    0xfffffffe

#define APU__AINACTS__AINACTS__POR_VALUE    0x1
#define APU__AINACTS__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: dbgl1rstdisable
// Disable the automatic invalidation of the L1 data cache at processor reset:
// 0 Enable automatic invalidation of L1 data cache on reset.
// 1 Disable automatic invalidation of L1 data cache on reset.
// This signal is sampled only during processor reset.
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dbgl1rstdisable : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} APU__DBGL1RSTDISABLE__ACC_T;

#define APU__DBGL1RSTDISABLE__ADDR (APU__BASE_ADDR + 0x008ULL)
#define APU__DBGL1RSTDISABLE__NUM  0x1

#define APU__DBGL1RSTDISABLE__DBGL1RSTDISABLE__SHIFT    0
#define APU__DBGL1RSTDISABLE__RESERVED_31_1__SHIFT    1

#define APU__DBGL1RSTDISABLE__DBGL1RSTDISABLE__MASK    0x00000001
#define APU__DBGL1RSTDISABLE__RESERVED_31_1__MASK    0xfffffffe

#define APU__DBGL1RSTDISABLE__DBGL1RSTDISABLE__POR_VALUE    0x0
#define APU__DBGL1RSTDISABLE__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pmuevent0
// Core 0 PMU event bus
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pmuevent0 : 30;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} APU__PMUEVENT0__ACC_T;

#define APU__PMUEVENT0__ADDR (APU__BASE_ADDR + 0x00CULL)
#define APU__PMUEVENT0__NUM  0x1

#define APU__PMUEVENT0__PMUEVENT0__SHIFT    0
#define APU__PMUEVENT0__RESERVED_31_30__SHIFT    30

#define APU__PMUEVENT0__PMUEVENT0__MASK    0x3fffffff
#define APU__PMUEVENT0__RESERVED_31_30__MASK    0xc0000000

#define APU__PMUEVENT0__PMUEVENT0__POR_VALUE    0x0
#define APU__PMUEVENT0__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: pmuevent1
// Core 1 PMU event bus
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pmuevent1 : 30;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} APU__PMUEVENT1__ACC_T;

#define APU__PMUEVENT1__ADDR (APU__BASE_ADDR + 0x010ULL)
#define APU__PMUEVENT1__NUM  0x1

#define APU__PMUEVENT1__PMUEVENT1__SHIFT    0
#define APU__PMUEVENT1__RESERVED_31_30__SHIFT    30

#define APU__PMUEVENT1__PMUEVENT1__MASK    0x3fffffff
#define APU__PMUEVENT1__RESERVED_31_30__MASK    0xc0000000

#define APU__PMUEVENT1__PMUEVENT1__POR_VALUE    0x0
#define APU__PMUEVENT1__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: apu_rst
// apu reset register
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned core_rst_n : 1;
        unsigned dbg_rst_n : 1;
        unsigned l2_rst_n : 1;
        unsigned scs_rst_n : 1;
        unsigned sgic_rst_n : 1;
        unsigned sgic_axi_rst_n : 1;
        unsigned cdbgrstreg_cdbgrst_en : 1;
        unsigned dbgrstreg_en : 1;
        unsigned warmrstreq_en : 1;
        unsigned reserved_31_9 : 23;
    };
    unsigned reg;
} APU__APU_RST__ACC_T;

#define APU__APU_RST__ADDR (APU__BASE_ADDR + 0x014ULL)
#define APU__APU_RST__NUM  0x1

#define APU__APU_RST__CORE_RST_N__SHIFT    0
#define APU__APU_RST__DBG_RST_N__SHIFT    1
#define APU__APU_RST__L2_RST_N__SHIFT    2
#define APU__APU_RST__SCS_RST_N__SHIFT    3
#define APU__APU_RST__SGIC_RST_N__SHIFT    4
#define APU__APU_RST__SGIC_AXI_RST_N__SHIFT    5
#define APU__APU_RST__CDBGRSTREG_CDBGRST_EN__SHIFT    6
#define APU__APU_RST__DBGRSTREG_EN__SHIFT    7
#define APU__APU_RST__WARMRSTREQ_EN__SHIFT    8
#define APU__APU_RST__RESERVED_31_9__SHIFT    9

#define APU__APU_RST__CORE_RST_N__MASK    0x00000001
#define APU__APU_RST__DBG_RST_N__MASK    0x00000002
#define APU__APU_RST__L2_RST_N__MASK    0x00000004
#define APU__APU_RST__SCS_RST_N__MASK    0x00000008
#define APU__APU_RST__SGIC_RST_N__MASK    0x00000010
#define APU__APU_RST__SGIC_AXI_RST_N__MASK    0x00000020
#define APU__APU_RST__CDBGRSTREG_CDBGRST_EN__MASK    0x00000040
#define APU__APU_RST__DBGRSTREG_EN__MASK    0x00000080
#define APU__APU_RST__WARMRSTREQ_EN__MASK    0x00000100
#define APU__APU_RST__RESERVED_31_9__MASK    0xfffffe00

#define APU__APU_RST__CORE_RST_N__POR_VALUE    0x80000000
#define APU__APU_RST__DBG_RST_N__POR_VALUE    0x80000000
#define APU__APU_RST__L2_RST_N__POR_VALUE    0x80000000
#define APU__APU_RST__SCS_RST_N__POR_VALUE    0x80000000
#define APU__APU_RST__SGIC_RST_N__POR_VALUE    0x80000000
#define APU__APU_RST__SGIC_AXI_RST_N__POR_VALUE    0x80000000
#define APU__APU_RST__CDBGRSTREG_CDBGRST_EN__POR_VALUE    0x80000000
#define APU__APU_RST__DBGRSTREG_EN__POR_VALUE    0x80000000
#define APU__APU_RST__WARMRSTREQ_EN__POR_VALUE    0x80000000
#define APU__APU_RST__RESERVED_31_9__POR_VALUE    0x0



#define CRP__BASE_ADDR 0xF8801000ULL

///////////////////////////////////////////////////////
// Register: CPU6X_DIV1_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu6x_div1_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU6X_DIV1_PARA__ACC_T;

#define CRP__CPU6X_DIV1_PARA__ADDR (CRP__BASE_ADDR + 0x000ULL)
#define CRP__CPU6X_DIV1_PARA__NUM  0x1

#define CRP__CPU6X_DIV1_PARA__CPU6X_DIV1_PARA__SHIFT    0
#define CRP__CPU6X_DIV1_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU6X_DIV1_PARA__CPU6X_DIV1_PARA__MASK    0x00ffffff
#define CRP__CPU6X_DIV1_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU6X_DIV1_PARA__CPU6X_DIV1_PARA__POR_VALUE    0xFFFFFF
#define CRP__CPU6X_DIV1_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPU6X_DIV3_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu6x_div3_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU6X_DIV3_PARA__ACC_T;

#define CRP__CPU6X_DIV3_PARA__ADDR (CRP__BASE_ADDR + 0x004ULL)
#define CRP__CPU6X_DIV3_PARA__NUM  0x1

#define CRP__CPU6X_DIV3_PARA__CPU6X_DIV3_PARA__SHIFT    0
#define CRP__CPU6X_DIV3_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU6X_DIV3_PARA__CPU6X_DIV3_PARA__MASK    0x00ffffff
#define CRP__CPU6X_DIV3_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU6X_DIV3_PARA__CPU6X_DIV3_PARA__POR_VALUE    0x249249
#define CRP__CPU6X_DIV3_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPU6X_DIV6_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu6x_div6_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU6X_DIV6_PARA__ACC_T;

#define CRP__CPU6X_DIV6_PARA__ADDR (CRP__BASE_ADDR + 0x008ULL)
#define CRP__CPU6X_DIV6_PARA__NUM  0x1

#define CRP__CPU6X_DIV6_PARA__CPU6X_DIV6_PARA__SHIFT    0
#define CRP__CPU6X_DIV6_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU6X_DIV6_PARA__CPU6X_DIV6_PARA__MASK    0x00ffffff
#define CRP__CPU6X_DIV6_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU6X_DIV6_PARA__CPU6X_DIV6_PARA__POR_VALUE    0x041041
#define CRP__CPU6X_DIV6_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPU4X_DIV1_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu4x_div1_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU4X_DIV1_PARA__ACC_T;

#define CRP__CPU4X_DIV1_PARA__ADDR (CRP__BASE_ADDR + 0x010ULL)
#define CRP__CPU4X_DIV1_PARA__NUM  0x1

#define CRP__CPU4X_DIV1_PARA__CPU4X_DIV1_PARA__SHIFT    0
#define CRP__CPU4X_DIV1_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU4X_DIV1_PARA__CPU4X_DIV1_PARA__MASK    0x00ffffff
#define CRP__CPU4X_DIV1_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU4X_DIV1_PARA__CPU4X_DIV1_PARA__POR_VALUE    0x555555
#define CRP__CPU4X_DIV1_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPU4X_DIV2_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu4x_div2_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU4X_DIV2_PARA__ACC_T;

#define CRP__CPU4X_DIV2_PARA__ADDR (CRP__BASE_ADDR + 0x014ULL)
#define CRP__CPU4X_DIV2_PARA__NUM  0x1

#define CRP__CPU4X_DIV2_PARA__CPU4X_DIV2_PARA__SHIFT    0
#define CRP__CPU4X_DIV2_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU4X_DIV2_PARA__CPU4X_DIV2_PARA__MASK    0x00ffffff
#define CRP__CPU4X_DIV2_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU4X_DIV2_PARA__CPU4X_DIV2_PARA__POR_VALUE    0xFFFFFF
#define CRP__CPU4X_DIV2_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPU4X_DIV4_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu4x_div4_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU4X_DIV4_PARA__ACC_T;

#define CRP__CPU4X_DIV4_PARA__ADDR (CRP__BASE_ADDR + 0x018ULL)
#define CRP__CPU4X_DIV4_PARA__NUM  0x1

#define CRP__CPU4X_DIV4_PARA__CPU4X_DIV4_PARA__SHIFT    0
#define CRP__CPU4X_DIV4_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU4X_DIV4_PARA__CPU4X_DIV4_PARA__MASK    0x00ffffff
#define CRP__CPU4X_DIV4_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU4X_DIV4_PARA__CPU4X_DIV4_PARA__POR_VALUE    0x555555
#define CRP__CPU4X_DIV4_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPU4X3X_DIVN_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu4x_divn_para : 24;
        unsigned reserved_31_24 : 8;
    };
    unsigned reg;
} CRP__CPU4X3X_DIVN_PARA__ACC_T;

#define CRP__CPU4X3X_DIVN_PARA__ADDR (CRP__BASE_ADDR + 0x01CULL)
#define CRP__CPU4X3X_DIVN_PARA__NUM  0x1

#define CRP__CPU4X3X_DIVN_PARA__CPU4X_DIVN_PARA__SHIFT    0
#define CRP__CPU4X3X_DIVN_PARA__RESERVED_31_24__SHIFT    24

#define CRP__CPU4X3X_DIVN_PARA__CPU4X_DIVN_PARA__MASK    0x00ffffff
#define CRP__CPU4X3X_DIVN_PARA__RESERVED_31_24__MASK    0xff000000

#define CRP__CPU4X3X_DIVN_PARA__CPU4X_DIVN_PARA__POR_VALUE    0x010101
#define CRP__CPU4X3X_DIVN_PARA__RESERVED_31_24__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: IO400_DIV2_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned io400_div2_para : 32;
    };
    unsigned reg;
} CRP__IO400_DIV2_PARA__ACC_T;

#define CRP__IO400_DIV2_PARA__ADDR (CRP__BASE_ADDR + 0x020ULL)
#define CRP__IO400_DIV2_PARA__NUM  0x1

#define CRP__IO400_DIV2_PARA__IO400_DIV2_PARA__SHIFT    0

#define CRP__IO400_DIV2_PARA__IO400_DIV2_PARA__MASK    0xffffffff

#define CRP__IO400_DIV2_PARA__IO400_DIV2_PARA__POR_VALUE    0x55555555


///////////////////////////////////////////////////////
// Register: IO400_DIV4_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned io400_div4_para : 32;
    };
    unsigned reg;
} CRP__IO400_DIV4_PARA__ACC_T;

#define CRP__IO400_DIV4_PARA__ADDR (CRP__BASE_ADDR + 0x024ULL)
#define CRP__IO400_DIV4_PARA__NUM  0x1

#define CRP__IO400_DIV4_PARA__IO400_DIV4_PARA__SHIFT    0

#define CRP__IO400_DIV4_PARA__IO400_DIV4_PARA__MASK    0xffffffff

#define CRP__IO400_DIV4_PARA__IO400_DIV4_PARA__POR_VALUE    0x11111111


///////////////////////////////////////////////////////
// Register: IO400_DIV8_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned io400_div8_para : 32;
    };
    unsigned reg;
} CRP__IO400_DIV8_PARA__ACC_T;

#define CRP__IO400_DIV8_PARA__ADDR (CRP__BASE_ADDR + 0x028ULL)
#define CRP__IO400_DIV8_PARA__NUM  0x1

#define CRP__IO400_DIV8_PARA__IO400_DIV8_PARA__SHIFT    0

#define CRP__IO400_DIV8_PARA__IO400_DIV8_PARA__MASK    0xffffffff

#define CRP__IO400_DIV8_PARA__IO400_DIV8_PARA__POR_VALUE    0x01010101


///////////////////////////////////////////////////////
// Register: IO400_DIV16_PARA
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned io400_div16_para : 32;
    };
    unsigned reg;
} CRP__IO400_DIV16_PARA__ACC_T;

#define CRP__IO400_DIV16_PARA__ADDR (CRP__BASE_ADDR + 0x02CULL)
#define CRP__IO400_DIV16_PARA__NUM  0x1

#define CRP__IO400_DIV16_PARA__IO400_DIV16_PARA__SHIFT    0

#define CRP__IO400_DIV16_PARA__IO400_DIV16_PARA__MASK    0xffffffff

#define CRP__IO400_DIV16_PARA__IO400_DIV16_PARA__POR_VALUE    0x00010001


///////////////////////////////////////////////////////
// Register: CLK_SEL
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned cpu6x4x_sel : 1;
        unsigned reserved_1 : 1;
        unsigned io333_200_sel : 1;
        unsigned canclk_sel : 1;
        unsigned slow_sel : 1;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} CRP__CLK_SEL__ACC_T;

#define CRP__CLK_SEL__ADDR (CRP__BASE_ADDR + 0x040ULL)
#define CRP__CLK_SEL__NUM  0x1

#define CRP__CLK_SEL__CPU6X4X_SEL__SHIFT    0
#define CRP__CLK_SEL__RESERVED_1__SHIFT    1
#define CRP__CLK_SEL__IO333_200_SEL__SHIFT    2
#define CRP__CLK_SEL__CANCLK_SEL__SHIFT    3
#define CRP__CLK_SEL__SLOW_SEL__SHIFT    4
#define CRP__CLK_SEL__RESERVED_31_5__SHIFT    5

#define CRP__CLK_SEL__CPU6X4X_SEL__MASK    0x00000001
#define CRP__CLK_SEL__RESERVED_1__MASK    0x00000002
#define CRP__CLK_SEL__IO333_200_SEL__MASK    0x00000004
#define CRP__CLK_SEL__CANCLK_SEL__MASK    0x00000008
#define CRP__CLK_SEL__SLOW_SEL__MASK    0x00000010
#define CRP__CLK_SEL__RESERVED_31_5__MASK    0xffffffe0

#define CRP__CLK_SEL__CPU6X4X_SEL__POR_VALUE    0x0
#define CRP__CLK_SEL__RESERVED_1__POR_VALUE    0x0
#define CRP__CLK_SEL__IO333_200_SEL__POR_VALUE    0x0
#define CRP__CLK_SEL__CANCLK_SEL__POR_VALUE    0x0
#define CRP__CLK_SEL__SLOW_SEL__POR_VALUE    0x0
#define CRP__CLK_SEL__RESERVED_31_5__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RST_RECORD
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rst_record : 32;
    };
    unsigned reg;
} CRP__RST_RECORD__ACC_T;

#define CRP__RST_RECORD__ADDR (CRP__BASE_ADDR + 0x060ULL)
#define CRP__RST_RECORD__NUM  0x1

#define CRP__RST_RECORD__RST_RECORD__SHIFT    0

#define CRP__RST_RECORD__RST_RECORD__MASK    0xffffffff

#define CRP__RST_RECORD__RST_RECORD__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: GLOBAL_SRST_N
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned glb_srst_n : 1;
        unsigned reserved_31_1 : 31;
    };
    unsigned reg;
} CRP__GLOBAL_SRST_N__ACC_T;

#define CRP__GLOBAL_SRST_N__ADDR (CRP__BASE_ADDR + 0x06CULL)
#define CRP__GLOBAL_SRST_N__NUM  0x1

#define CRP__GLOBAL_SRST_N__GLB_SRST_N__SHIFT    0
#define CRP__GLOBAL_SRST_N__RESERVED_31_1__SHIFT    1

#define CRP__GLOBAL_SRST_N__GLB_SRST_N__MASK    0x00000001
#define CRP__GLOBAL_SRST_N__RESERVED_31_1__MASK    0xfffffffe

#define CRP__GLOBAL_SRST_N__GLB_SRST_N__POR_VALUE    0x1
#define CRP__GLOBAL_SRST_N__RESERVED_31_1__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SRST_CTRL0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned apu_core_pulse_srst_n : 2;
        unsigned reserved_3_2 : 2;
        unsigned apu_core_srst_n : 2;
        unsigned reserved_7_6 : 2;
        unsigned apu_acp_srst_n : 1;
        unsigned gic_srst_n : 1;
        unsigned reserved_31_9 : 22;
    };
    unsigned reg;
} CRP__SRST_CTRL0__ACC_T;

#define CRP__SRST_CTRL0__ADDR (CRP__BASE_ADDR + 0x070ULL)
#define CRP__SRST_CTRL0__NUM  0x1

#define CRP__SRST_CTRL0__APU_CORE_PULSE_SRST_N__SHIFT    0
#define CRP__SRST_CTRL0__RESERVED_3_2__SHIFT    2
#define CRP__SRST_CTRL0__APU_CORE_SRST_N__SHIFT    4
#define CRP__SRST_CTRL0__RESERVED_7_6__SHIFT    6
#define CRP__SRST_CTRL0__APU_ACP_SRST_N__SHIFT    8
#define CRP__SRST_CTRL0__GIC_SRST_N__SHIFT    9
#define CRP__SRST_CTRL0__RESERVED_31_9__SHIFT    10

#define CRP__SRST_CTRL0__APU_CORE_PULSE_SRST_N__MASK    0x00000003
#define CRP__SRST_CTRL0__RESERVED_3_2__MASK    0x0000000c
#define CRP__SRST_CTRL0__APU_CORE_SRST_N__MASK    0x00000030
#define CRP__SRST_CTRL0__RESERVED_7_6__MASK    0x000000c0
#define CRP__SRST_CTRL0__APU_ACP_SRST_N__MASK    0x00000100
#define CRP__SRST_CTRL0__GIC_SRST_N__MASK    0x00000200
#define CRP__SRST_CTRL0__RESERVED_31_9__MASK    0xfffffc00

#define CRP__SRST_CTRL0__APU_CORE_PULSE_SRST_N__POR_VALUE    0xc0000000
#define CRP__SRST_CTRL0__RESERVED_3_2__POR_VALUE    0x0
#define CRP__SRST_CTRL0__APU_CORE_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL0__RESERVED_7_6__POR_VALUE    0x0
#define CRP__SRST_CTRL0__APU_ACP_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL0__GIC_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL0__RESERVED_31_9__POR_VALUE    0x000000


///////////////////////////////////////////////////////
// Register: SRST_CTRL1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rpu_pulse_srst_n : 1;
        unsigned reserved_1 : 1;
        unsigned rpu_srst_n : 1;
        unsigned reserved_3 : 1;
        unsigned ocm_srst_n : 1;
        unsigned qspi_srst_n : 1;
        unsigned smc_srst_n : 1;
        unsigned wdt_srst_n : 1;
        unsigned dmac_axi_srst_n : 1;
        unsigned dmac_ahb_srst_n : 1;
        unsigned reserved_11_10 : 2;
        unsigned npu_srst_n : 1;
        unsigned jpu_srst_n : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} CRP__SRST_CTRL1__ACC_T;

#define CRP__SRST_CTRL1__ADDR (CRP__BASE_ADDR + 0x074ULL)
#define CRP__SRST_CTRL1__NUM  0x1

#define CRP__SRST_CTRL1__RPU_PULSE_SRST_N__SHIFT    0
#define CRP__SRST_CTRL1__RESERVED_1__SHIFT    1
#define CRP__SRST_CTRL1__RPU_SRST_N__SHIFT    2
#define CRP__SRST_CTRL1__RESERVED_3__SHIFT    3
#define CRP__SRST_CTRL1__OCM_SRST_N__SHIFT    4
#define CRP__SRST_CTRL1__QSPI_SRST_N__SHIFT    5
#define CRP__SRST_CTRL1__SMC_SRST_N__SHIFT    6
#define CRP__SRST_CTRL1__WDT_SRST_N__SHIFT    7
#define CRP__SRST_CTRL1__DMAC_AXI_SRST_N__SHIFT    8
#define CRP__SRST_CTRL1__DMAC_AHB_SRST_N__SHIFT    9
#define CRP__SRST_CTRL1__RESERVED_11_10__SHIFT    10
#define CRP__SRST_CTRL1__NPU_SRST_N__SHIFT    12
#define CRP__SRST_CTRL1__JPU_SRST_N__SHIFT    13
#define CRP__SRST_CTRL1__RESERVED_31_14__SHIFT    14

#define CRP__SRST_CTRL1__RPU_PULSE_SRST_N__MASK    0x00000001
#define CRP__SRST_CTRL1__RESERVED_1__MASK    0x00000002
#define CRP__SRST_CTRL1__RPU_SRST_N__MASK    0x00000004
#define CRP__SRST_CTRL1__RESERVED_3__MASK    0x00000008
#define CRP__SRST_CTRL1__OCM_SRST_N__MASK    0x00000010
#define CRP__SRST_CTRL1__QSPI_SRST_N__MASK    0x00000020
#define CRP__SRST_CTRL1__SMC_SRST_N__MASK    0x00000040
#define CRP__SRST_CTRL1__WDT_SRST_N__MASK    0x00000080
#define CRP__SRST_CTRL1__DMAC_AXI_SRST_N__MASK    0x00000100
#define CRP__SRST_CTRL1__DMAC_AHB_SRST_N__MASK    0x00000200
#define CRP__SRST_CTRL1__RESERVED_11_10__MASK    0x00000c00
#define CRP__SRST_CTRL1__NPU_SRST_N__MASK    0x00001000
#define CRP__SRST_CTRL1__JPU_SRST_N__MASK    0x00002000
#define CRP__SRST_CTRL1__RESERVED_31_14__MASK    0xffffc000

#define CRP__SRST_CTRL1__RPU_PULSE_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__RESERVED_1__POR_VALUE    0x0
#define CRP__SRST_CTRL1__RPU_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL1__RESERVED_3__POR_VALUE    0x0
#define CRP__SRST_CTRL1__OCM_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__QSPI_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__SMC_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__WDT_SRST_N__POR_VALUE    0x1
#define CRP__SRST_CTRL1__DMAC_AXI_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__DMAC_AHB_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__RESERVED_11_10__POR_VALUE    0x0
#define CRP__SRST_CTRL1__NPU_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__JPU_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL1__RESERVED_31_14__POR_VALUE    0x00000


///////////////////////////////////////////////////////
// Register: SRST_CTRL2
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned nic_hp0_srst_n : 1;
        unsigned nic_hp1_srst_n : 1;
        unsigned reserved_3_2 : 2;
        unsigned nic_gp0m_srst_n : 1;
        unsigned nic_gp1m_srst_n : 1;
        unsigned reserved_7_6 : 2;
        unsigned gpio_srst_n : 1;
        unsigned reserved_11_9 : 3;
        unsigned ipc_srst_n : 1;
        unsigned reserved_31_13 : 19;
    };
    unsigned reg;
} CRP__SRST_CTRL2__ACC_T;

#define CRP__SRST_CTRL2__ADDR (CRP__BASE_ADDR + 0x078ULL)
#define CRP__SRST_CTRL2__NUM  0x1

#define CRP__SRST_CTRL2__NIC_HP0_SRST_N__SHIFT    0
#define CRP__SRST_CTRL2__NIC_HP1_SRST_N__SHIFT    1
#define CRP__SRST_CTRL2__RESERVED_3_2__SHIFT    2
#define CRP__SRST_CTRL2__NIC_GP0M_SRST_N__SHIFT    4
#define CRP__SRST_CTRL2__NIC_GP1M_SRST_N__SHIFT    5
#define CRP__SRST_CTRL2__RESERVED_7_6__SHIFT    6
#define CRP__SRST_CTRL2__GPIO_SRST_N__SHIFT    8
#define CRP__SRST_CTRL2__RESERVED_11_9__SHIFT    9
#define CRP__SRST_CTRL2__IPC_SRST_N__SHIFT    12
#define CRP__SRST_CTRL2__RESERVED_31_13__SHIFT    13

#define CRP__SRST_CTRL2__NIC_HP0_SRST_N__MASK    0x00000001
#define CRP__SRST_CTRL2__NIC_HP1_SRST_N__MASK    0x00000002
#define CRP__SRST_CTRL2__RESERVED_3_2__MASK    0x0000000c
#define CRP__SRST_CTRL2__NIC_GP0M_SRST_N__MASK    0x00000010
#define CRP__SRST_CTRL2__NIC_GP1M_SRST_N__MASK    0x00000020
#define CRP__SRST_CTRL2__RESERVED_7_6__MASK    0x000000c0
#define CRP__SRST_CTRL2__GPIO_SRST_N__MASK    0x00000100
#define CRP__SRST_CTRL2__RESERVED_11_9__MASK    0x00000e00
#define CRP__SRST_CTRL2__IPC_SRST_N__MASK    0x00001000
#define CRP__SRST_CTRL2__RESERVED_31_13__MASK    0xffffe000

#define CRP__SRST_CTRL2__NIC_HP0_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL2__NIC_HP1_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL2__RESERVED_3_2__POR_VALUE    0x0
#define CRP__SRST_CTRL2__NIC_GP0M_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL2__NIC_GP1M_SRST_N__POR_VALUE    0x0
#define CRP__SRST_CTRL2__RESERVED_7_6__POR_VALUE    0x0
#define CRP__SRST_CTRL2__GPIO_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL2__RESERVED_11_9__POR_VALUE    0x0
#define CRP__SRST_CTRL2__IPC_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL2__RESERVED_31_13__POR_VALUE    0x000000


///////////////////////////////////////////////////////
// Register: SRST_CTRL3
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned usb0_srst_n : 1;
        unsigned usb1_srst_n : 1;
        unsigned reserved_3_2 : 2;
        unsigned gbe0_srst_n : 1;
        unsigned gbe1_srst_n : 1;
        unsigned reserved_7_6 : 2;
        unsigned sdio0_srst_n : 1;
        unsigned sdio1_srst_n : 1;
        unsigned reserved_11_10 : 2;
        unsigned uart0_srst_n : 1;
        unsigned uart1_srst_n : 1;
        unsigned reserved_15_14 : 2;
        unsigned spi0_srst_n : 1;
        unsigned spi1_srst_n : 1;
        unsigned reserved_19_18 : 2;
        unsigned can0_srst_n : 1;
        unsigned can1_srst_n : 1;
        unsigned reserved_23_22 : 2;
        unsigned ttc0_srst_n : 1;
        unsigned ttc1_srst_n : 1;
        unsigned reserved_27_26 : 2;
        unsigned i2c0_srst_n : 1;
        unsigned i2c1_srst_n : 1;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} CRP__SRST_CTRL3__ACC_T;

#define CRP__SRST_CTRL3__ADDR (CRP__BASE_ADDR + 0x07CULL)
#define CRP__SRST_CTRL3__NUM  0x1

#define CRP__SRST_CTRL3__USB0_SRST_N__SHIFT    0
#define CRP__SRST_CTRL3__USB1_SRST_N__SHIFT    1
#define CRP__SRST_CTRL3__RESERVED_3_2__SHIFT    2
#define CRP__SRST_CTRL3__GBE0_SRST_N__SHIFT    4
#define CRP__SRST_CTRL3__GBE1_SRST_N__SHIFT    5
#define CRP__SRST_CTRL3__RESERVED_7_6__SHIFT    6
#define CRP__SRST_CTRL3__SDIO0_SRST_N__SHIFT    8
#define CRP__SRST_CTRL3__SDIO1_SRST_N__SHIFT    9
#define CRP__SRST_CTRL3__RESERVED_11_10__SHIFT    10
#define CRP__SRST_CTRL3__UART0_SRST_N__SHIFT    12
#define CRP__SRST_CTRL3__UART1_SRST_N__SHIFT    13
#define CRP__SRST_CTRL3__RESERVED_15_14__SHIFT    14
#define CRP__SRST_CTRL3__SPI0_SRST_N__SHIFT    16
#define CRP__SRST_CTRL3__SPI1_SRST_N__SHIFT    17
#define CRP__SRST_CTRL3__RESERVED_19_18__SHIFT    18
#define CRP__SRST_CTRL3__CAN0_SRST_N__SHIFT    20
#define CRP__SRST_CTRL3__CAN1_SRST_N__SHIFT    21
#define CRP__SRST_CTRL3__RESERVED_23_22__SHIFT    22
#define CRP__SRST_CTRL3__TTC0_SRST_N__SHIFT    24
#define CRP__SRST_CTRL3__TTC1_SRST_N__SHIFT    25
#define CRP__SRST_CTRL3__RESERVED_27_26__SHIFT    26
#define CRP__SRST_CTRL3__I2C0_SRST_N__SHIFT    28
#define CRP__SRST_CTRL3__I2C1_SRST_N__SHIFT    29
#define CRP__SRST_CTRL3__RESERVED_31_30__SHIFT    30

#define CRP__SRST_CTRL3__USB0_SRST_N__MASK    0x00000001
#define CRP__SRST_CTRL3__USB1_SRST_N__MASK    0x00000002
#define CRP__SRST_CTRL3__RESERVED_3_2__MASK    0x0000000c
#define CRP__SRST_CTRL3__GBE0_SRST_N__MASK    0x00000010
#define CRP__SRST_CTRL3__GBE1_SRST_N__MASK    0x00000020
#define CRP__SRST_CTRL3__RESERVED_7_6__MASK    0x000000c0
#define CRP__SRST_CTRL3__SDIO0_SRST_N__MASK    0x00000100
#define CRP__SRST_CTRL3__SDIO1_SRST_N__MASK    0x00000200
#define CRP__SRST_CTRL3__RESERVED_11_10__MASK    0x00000c00
#define CRP__SRST_CTRL3__UART0_SRST_N__MASK    0x00001000
#define CRP__SRST_CTRL3__UART1_SRST_N__MASK    0x00002000
#define CRP__SRST_CTRL3__RESERVED_15_14__MASK    0x0000c000
#define CRP__SRST_CTRL3__SPI0_SRST_N__MASK    0x00010000
#define CRP__SRST_CTRL3__SPI1_SRST_N__MASK    0x00020000
#define CRP__SRST_CTRL3__RESERVED_19_18__MASK    0x000c0000
#define CRP__SRST_CTRL3__CAN0_SRST_N__MASK    0x00100000
#define CRP__SRST_CTRL3__CAN1_SRST_N__MASK    0x00200000
#define CRP__SRST_CTRL3__RESERVED_23_22__MASK    0x00c00000
#define CRP__SRST_CTRL3__TTC0_SRST_N__MASK    0x01000000
#define CRP__SRST_CTRL3__TTC1_SRST_N__MASK    0x02000000
#define CRP__SRST_CTRL3__RESERVED_27_26__MASK    0x0c000000
#define CRP__SRST_CTRL3__I2C0_SRST_N__MASK    0x10000000
#define CRP__SRST_CTRL3__I2C1_SRST_N__MASK    0x20000000
#define CRP__SRST_CTRL3__RESERVED_31_30__MASK    0xc0000000

#define CRP__SRST_CTRL3__USB0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__USB1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_3_2__POR_VALUE    0x0
#define CRP__SRST_CTRL3__GBE0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__GBE1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_7_6__POR_VALUE    0x0
#define CRP__SRST_CTRL3__SDIO0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__SDIO1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_11_10__POR_VALUE    0x0
#define CRP__SRST_CTRL3__UART0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__UART1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_15_14__POR_VALUE    0x0
#define CRP__SRST_CTRL3__SPI0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__SPI1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_19_18__POR_VALUE    0x0
#define CRP__SRST_CTRL3__CAN0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__CAN1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_23_22__POR_VALUE    0x0
#define CRP__SRST_CTRL3__TTC0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__TTC1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_27_26__POR_VALUE    0x0
#define CRP__SRST_CTRL3__I2C0_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__I2C1_SRST_N__POR_VALUE    0x80000000
#define CRP__SRST_CTRL3__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl0_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL0__ACC_T;

#define CRP__CPUPLL_CTRL0__ADDR (CRP__BASE_ADDR + 0x100ULL)
#define CRP__CPUPLL_CTRL0__NUM  0x1

#define CRP__CPUPLL_CTRL0__CTRL0_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL0__CTRL0_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL0__CTRL0_CPUPLL__POR_VALUE    0x00030000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl1_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL1__ACC_T;

#define CRP__CPUPLL_CTRL1__ADDR (CRP__BASE_ADDR + 0x104ULL)
#define CRP__CPUPLL_CTRL1__NUM  0x1

#define CRP__CPUPLL_CTRL1__CTRL1_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL1__CTRL1_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL1__CTRL1_CPUPLL__POR_VALUE    0x00002400


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL2
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl2_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL2__ACC_T;

#define CRP__CPUPLL_CTRL2__ADDR (CRP__BASE_ADDR + 0x108ULL)
#define CRP__CPUPLL_CTRL2__NUM  0x1

#define CRP__CPUPLL_CTRL2__CTRL2_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL2__CTRL2_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL2__CTRL2_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL3
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl3_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL3__ACC_T;

#define CRP__CPUPLL_CTRL3__ADDR (CRP__BASE_ADDR + 0x10CULL)
#define CRP__CPUPLL_CTRL3__NUM  0x1

#define CRP__CPUPLL_CTRL3__CTRL3_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL3__CTRL3_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL3__CTRL3_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL4
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl4_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL4__ACC_T;

#define CRP__CPUPLL_CTRL4__ADDR (CRP__BASE_ADDR + 0x110ULL)
#define CRP__CPUPLL_CTRL4__NUM  0x1

#define CRP__CPUPLL_CTRL4__CTRL4_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL4__CTRL4_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL4__CTRL4_CPUPLL__POR_VALUE    0x00002b7f


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL5
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl5_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL5__ACC_T;

#define CRP__CPUPLL_CTRL5__ADDR (CRP__BASE_ADDR + 0x114ULL)
#define CRP__CPUPLL_CTRL5__NUM  0x1

#define CRP__CPUPLL_CTRL5__CTRL5_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL5__CTRL5_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL5__CTRL5_CPUPLL__POR_VALUE    0x00177f00


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL6
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl6_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL6__ACC_T;

#define CRP__CPUPLL_CTRL6__ADDR (CRP__BASE_ADDR + 0x118ULL)
#define CRP__CPUPLL_CTRL6__NUM  0x1

#define CRP__CPUPLL_CTRL6__CTRL6_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL6__CTRL6_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL6__CTRL6_CPUPLL__POR_VALUE    0x00001111


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL7
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl7_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL7__ACC_T;

#define CRP__CPUPLL_CTRL7__ADDR (CRP__BASE_ADDR + 0x11CULL)
#define CRP__CPUPLL_CTRL7__NUM  0x1

#define CRP__CPUPLL_CTRL7__CTRL7_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL7__CTRL7_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL7__CTRL7_CPUPLL__POR_VALUE    0x000000ff


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL8
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl8_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL8__ACC_T;

#define CRP__CPUPLL_CTRL8__ADDR (CRP__BASE_ADDR + 0x120ULL)
#define CRP__CPUPLL_CTRL8__NUM  0x1

#define CRP__CPUPLL_CTRL8__CTRL8_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL8__CTRL8_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL8__CTRL8_CPUPLL__POR_VALUE    0x350f0f01


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL9
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl9_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL9__ACC_T;

#define CRP__CPUPLL_CTRL9__ADDR (CRP__BASE_ADDR + 0x124ULL)
#define CRP__CPUPLL_CTRL9__NUM  0x1

#define CRP__CPUPLL_CTRL9__CTRL9_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL9__CTRL9_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL9__CTRL9_CPUPLL__POR_VALUE    0x07311e5f


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL10
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl10_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL10__ACC_T;

#define CRP__CPUPLL_CTRL10__ADDR (CRP__BASE_ADDR + 0x128ULL)
#define CRP__CPUPLL_CTRL10__NUM  0x1

#define CRP__CPUPLL_CTRL10__CTRL10_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL10__CTRL10_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL10__CTRL10_CPUPLL__POR_VALUE    0x33130000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL11
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl11_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL11__ACC_T;

#define CRP__CPUPLL_CTRL11__ADDR (CRP__BASE_ADDR + 0x12CULL)
#define CRP__CPUPLL_CTRL11__NUM  0x1

#define CRP__CPUPLL_CTRL11__CTRL11_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL11__CTRL11_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL11__CTRL11_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL12
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl12_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL12__ACC_T;

#define CRP__CPUPLL_CTRL12__ADDR (CRP__BASE_ADDR + 0x130ULL)
#define CRP__CPUPLL_CTRL12__NUM  0x1

#define CRP__CPUPLL_CTRL12__CTRL12_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL12__CTRL12_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL12__CTRL12_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL13
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl13_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL13__ACC_T;

#define CRP__CPUPLL_CTRL13__ADDR (CRP__BASE_ADDR + 0x134ULL)
#define CRP__CPUPLL_CTRL13__NUM  0x1

#define CRP__CPUPLL_CTRL13__CTRL13_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL13__CTRL13_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL13__CTRL13_CPUPLL__POR_VALUE    0x03400000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL14
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl14_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL14__ACC_T;

#define CRP__CPUPLL_CTRL14__ADDR (CRP__BASE_ADDR + 0x138ULL)
#define CRP__CPUPLL_CTRL14__NUM  0x1

#define CRP__CPUPLL_CTRL14__CTRL14_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL14__CTRL14_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL14__CTRL14_CPUPLL__POR_VALUE    0x00000200


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL15
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl15_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL15__ACC_T;

#define CRP__CPUPLL_CTRL15__ADDR (CRP__BASE_ADDR + 0x13CULL)
#define CRP__CPUPLL_CTRL15__NUM  0x1

#define CRP__CPUPLL_CTRL15__CTRL15_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL15__CTRL15_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL15__CTRL15_CPUPLL__POR_VALUE    0x00077f00


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL16
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl16_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL16__ACC_T;

#define CRP__CPUPLL_CTRL16__ADDR (CRP__BASE_ADDR + 0x140ULL)
#define CRP__CPUPLL_CTRL16__NUM  0x1

#define CRP__CPUPLL_CTRL16__CTRL16_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL16__CTRL16_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL16__CTRL16_CPUPLL__POR_VALUE    0x00007f7f


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL17
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl17_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL17__ACC_T;

#define CRP__CPUPLL_CTRL17__ADDR (CRP__BASE_ADDR + 0x144ULL)
#define CRP__CPUPLL_CTRL17__NUM  0x1

#define CRP__CPUPLL_CTRL17__CTRL17_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL17__CTRL17_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL17__CTRL17_CPUPLL__POR_VALUE    0x00007f7f


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL18
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl18_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL18__ACC_T;

#define CRP__CPUPLL_CTRL18__ADDR (CRP__BASE_ADDR + 0x148ULL)
#define CRP__CPUPLL_CTRL18__NUM  0x1

#define CRP__CPUPLL_CTRL18__CTRL18_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL18__CTRL18_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL18__CTRL18_CPUPLL__POR_VALUE    0x01000001


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL19
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl19_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL19__ACC_T;

#define CRP__CPUPLL_CTRL19__ADDR (CRP__BASE_ADDR + 0x14CULL)
#define CRP__CPUPLL_CTRL19__NUM  0x1

#define CRP__CPUPLL_CTRL19__CTRL19_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL19__CTRL19_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL19__CTRL19_CPUPLL__POR_VALUE    0x02000002


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL20
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl20_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL20__ACC_T;

#define CRP__CPUPLL_CTRL20__ADDR (CRP__BASE_ADDR + 0x150ULL)
#define CRP__CPUPLL_CTRL20__NUM  0x1

#define CRP__CPUPLL_CTRL20__CTRL20_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL20__CTRL20_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL20__CTRL20_CPUPLL__POR_VALUE    0x03010002


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL21
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl21_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL21__ACC_T;

#define CRP__CPUPLL_CTRL21__ADDR (CRP__BASE_ADDR + 0x154ULL)
#define CRP__CPUPLL_CTRL21__NUM  0x1

#define CRP__CPUPLL_CTRL21__CTRL21_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL21__CTRL21_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL21__CTRL21_CPUPLL__POR_VALUE    0x7f000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL22
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl22_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL22__ACC_T;

#define CRP__CPUPLL_CTRL22__ADDR (CRP__BASE_ADDR + 0x158ULL)
#define CRP__CPUPLL_CTRL22__NUM  0x1

#define CRP__CPUPLL_CTRL22__CTRL22_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL22__CTRL22_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL22__CTRL22_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL23
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl23_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL23__ACC_T;

#define CRP__CPUPLL_CTRL23__ADDR (CRP__BASE_ADDR + 0x15CULL)
#define CRP__CPUPLL_CTRL23__NUM  0x1

#define CRP__CPUPLL_CTRL23__CTRL23_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL23__CTRL23_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL23__CTRL23_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL24
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl24_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL24__ACC_T;

#define CRP__CPUPLL_CTRL24__ADDR (CRP__BASE_ADDR + 0x160ULL)
#define CRP__CPUPLL_CTRL24__NUM  0x1

#define CRP__CPUPLL_CTRL24__CTRL24_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL24__CTRL24_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL24__CTRL24_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL25
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl25_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL25__ACC_T;

#define CRP__CPUPLL_CTRL25__ADDR (CRP__BASE_ADDR + 0x164ULL)
#define CRP__CPUPLL_CTRL25__NUM  0x1

#define CRP__CPUPLL_CTRL25__CTRL25_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL25__CTRL25_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL25__CTRL25_CPUPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CPUPLL_CTRL26
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl26_cpupll : 32;
    };
    unsigned reg;
} CRP__CPUPLL_CTRL26__ACC_T;

#define CRP__CPUPLL_CTRL26__ADDR (CRP__BASE_ADDR + 0x168ULL)
#define CRP__CPUPLL_CTRL26__NUM  0x1

#define CRP__CPUPLL_CTRL26__CTRL26_CPUPLL__SHIFT    0

#define CRP__CPUPLL_CTRL26__CTRL26_CPUPLL__MASK    0xffffffff

#define CRP__CPUPLL_CTRL26__CTRL26_CPUPLL__POR_VALUE    0x00000011


///////////////////////////////////////////////////////
// Register: CPUPLL_STATE0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned state0_cpupll : 5;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} CRP__CPUPLL_STATE0__ACC_T;

#define CRP__CPUPLL_STATE0__ADDR (CRP__BASE_ADDR + 0x180ULL)
#define CRP__CPUPLL_STATE0__NUM  0x1

#define CRP__CPUPLL_STATE0__STATE0_CPUPLL__SHIFT    0
#define CRP__CPUPLL_STATE0__RESERVED_31_5__SHIFT    5

#define CRP__CPUPLL_STATE0__STATE0_CPUPLL__MASK    0x0000001f
#define CRP__CPUPLL_STATE0__RESERVED_31_5__MASK    0xffffffe0

#define CRP__CPUPLL_STATE0__STATE0_CPUPLL__POR_VALUE    0x00
#define CRP__CPUPLL_STATE0__RESERVED_31_5__POR_VALUE    0x0000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl0_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL0__ACC_T;

#define CRP__IOPLL_CTRL0__ADDR (CRP__BASE_ADDR + 0x200ULL)
#define CRP__IOPLL_CTRL0__NUM  0x1

#define CRP__IOPLL_CTRL0__CTRL0_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL0__CTRL0_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL0__CTRL0_IOPLL__POR_VALUE    0x00030000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl1_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL1__ACC_T;

#define CRP__IOPLL_CTRL1__ADDR (CRP__BASE_ADDR + 0x204ULL)
#define CRP__IOPLL_CTRL1__NUM  0x1

#define CRP__IOPLL_CTRL1__CTRL1_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL1__CTRL1_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL1__CTRL1_IOPLL__POR_VALUE    0x00002400


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL2
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl2_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL2__ACC_T;

#define CRP__IOPLL_CTRL2__ADDR (CRP__BASE_ADDR + 0x208ULL)
#define CRP__IOPLL_CTRL2__NUM  0x1

#define CRP__IOPLL_CTRL2__CTRL2_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL2__CTRL2_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL2__CTRL2_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL3
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl3_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL3__ACC_T;

#define CRP__IOPLL_CTRL3__ADDR (CRP__BASE_ADDR + 0x20CULL)
#define CRP__IOPLL_CTRL3__NUM  0x1

#define CRP__IOPLL_CTRL3__CTRL3_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL3__CTRL3_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL3__CTRL3_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL4
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl4_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL4__ACC_T;

#define CRP__IOPLL_CTRL4__ADDR (CRP__BASE_ADDR + 0x210ULL)
#define CRP__IOPLL_CTRL4__NUM  0x1

#define CRP__IOPLL_CTRL4__CTRL4_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL4__CTRL4_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL4__CTRL4_IOPLL__POR_VALUE    0x00002b7f


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL5
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl5_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL5__ACC_T;

#define CRP__IOPLL_CTRL5__ADDR (CRP__BASE_ADDR + 0x214ULL)
#define CRP__IOPLL_CTRL5__NUM  0x1

#define CRP__IOPLL_CTRL5__CTRL5_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL5__CTRL5_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL5__CTRL5_IOPLL__POR_VALUE    0x00177f00


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL6
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl6_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL6__ACC_T;

#define CRP__IOPLL_CTRL6__ADDR (CRP__BASE_ADDR + 0x218ULL)
#define CRP__IOPLL_CTRL6__NUM  0x1

#define CRP__IOPLL_CTRL6__CTRL6_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL6__CTRL6_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL6__CTRL6_IOPLL__POR_VALUE    0x00001111


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL7
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl7_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL7__ACC_T;

#define CRP__IOPLL_CTRL7__ADDR (CRP__BASE_ADDR + 0x21CULL)
#define CRP__IOPLL_CTRL7__NUM  0x1

#define CRP__IOPLL_CTRL7__CTRL7_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL7__CTRL7_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL7__CTRL7_IOPLL__POR_VALUE    0x000000ff


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL8
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl8_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL8__ACC_T;

#define CRP__IOPLL_CTRL8__ADDR (CRP__BASE_ADDR + 0x220ULL)
#define CRP__IOPLL_CTRL8__NUM  0x1

#define CRP__IOPLL_CTRL8__CTRL8_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL8__CTRL8_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL8__CTRL8_IOPLL__POR_VALUE    0x350f0f01


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL9
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl9_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL9__ACC_T;

#define CRP__IOPLL_CTRL9__ADDR (CRP__BASE_ADDR + 0x224ULL)
#define CRP__IOPLL_CTRL9__NUM  0x1

#define CRP__IOPLL_CTRL9__CTRL9_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL9__CTRL9_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL9__CTRL9_IOPLL__POR_VALUE    0x07311e4f


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL10
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl10_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL10__ACC_T;

#define CRP__IOPLL_CTRL10__ADDR (CRP__BASE_ADDR + 0x228ULL)
#define CRP__IOPLL_CTRL10__NUM  0x1

#define CRP__IOPLL_CTRL10__CTRL10_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL10__CTRL10_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL10__CTRL10_IOPLL__POR_VALUE    0x33130000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL11
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl11_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL11__ACC_T;

#define CRP__IOPLL_CTRL11__ADDR (CRP__BASE_ADDR + 0x22CULL)
#define CRP__IOPLL_CTRL11__NUM  0x1

#define CRP__IOPLL_CTRL11__CTRL11_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL11__CTRL11_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL11__CTRL11_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL12
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl12_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL12__ACC_T;

#define CRP__IOPLL_CTRL12__ADDR (CRP__BASE_ADDR + 0x230ULL)
#define CRP__IOPLL_CTRL12__NUM  0x1

#define CRP__IOPLL_CTRL12__CTRL12_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL12__CTRL12_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL12__CTRL12_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL13
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl13_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL13__ACC_T;

#define CRP__IOPLL_CTRL13__ADDR (CRP__BASE_ADDR + 0x234ULL)
#define CRP__IOPLL_CTRL13__NUM  0x1

#define CRP__IOPLL_CTRL13__CTRL13_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL13__CTRL13_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL13__CTRL13_IOPLL__POR_VALUE    0x03400000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL14
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl14_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL14__ACC_T;

#define CRP__IOPLL_CTRL14__ADDR (CRP__BASE_ADDR + 0x238ULL)
#define CRP__IOPLL_CTRL14__NUM  0x1

#define CRP__IOPLL_CTRL14__CTRL14_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL14__CTRL14_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL14__CTRL14_IOPLL__POR_VALUE    0x00000200


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL15
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl15_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL15__ACC_T;

#define CRP__IOPLL_CTRL15__ADDR (CRP__BASE_ADDR + 0x23CULL)
#define CRP__IOPLL_CTRL15__NUM  0x1

#define CRP__IOPLL_CTRL15__CTRL15_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL15__CTRL15_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL15__CTRL15_IOPLL__POR_VALUE    0x000f7f00


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL16
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl16_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL16__ACC_T;

#define CRP__IOPLL_CTRL16__ADDR (CRP__BASE_ADDR + 0x240ULL)
#define CRP__IOPLL_CTRL16__NUM  0x1

#define CRP__IOPLL_CTRL16__CTRL16_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL16__CTRL16_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL16__CTRL16_IOPLL__POR_VALUE    0x00007f7f


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL17
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl17_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL17__ACC_T;

#define CRP__IOPLL_CTRL17__ADDR (CRP__BASE_ADDR + 0x244ULL)
#define CRP__IOPLL_CTRL17__NUM  0x1

#define CRP__IOPLL_CTRL17__CTRL17_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL17__CTRL17_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL17__CTRL17_IOPLL__POR_VALUE    0x00007f7f


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL18
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl18_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL18__ACC_T;

#define CRP__IOPLL_CTRL18__ADDR (CRP__BASE_ADDR + 0x248ULL)
#define CRP__IOPLL_CTRL18__NUM  0x1

#define CRP__IOPLL_CTRL18__CTRL18_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL18__CTRL18_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL18__CTRL18_IOPLL__POR_VALUE    0x03000002


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL19
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl19_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL19__ACC_T;

#define CRP__IOPLL_CTRL19__ADDR (CRP__BASE_ADDR + 0x24CULL)
#define CRP__IOPLL_CTRL19__NUM  0x1

#define CRP__IOPLL_CTRL19__CTRL19_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL19__CTRL19_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL19__CTRL19_IOPLL__POR_VALUE    0x04000003


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL20
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl20_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL20__ACC_T;

#define CRP__IOPLL_CTRL20__ADDR (CRP__BASE_ADDR + 0x250ULL)
#define CRP__IOPLL_CTRL20__NUM  0x1

#define CRP__IOPLL_CTRL20__CTRL20_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL20__CTRL20_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL20__CTRL20_IOPLL__POR_VALUE    0x05010003


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL21
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl21_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL21__ACC_T;

#define CRP__IOPLL_CTRL21__ADDR (CRP__BASE_ADDR + 0x254ULL)
#define CRP__IOPLL_CTRL21__NUM  0x1

#define CRP__IOPLL_CTRL21__CTRL21_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL21__CTRL21_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL21__CTRL21_IOPLL__POR_VALUE    0x1800000D


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL22
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl22_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL22__ACC_T;

#define CRP__IOPLL_CTRL22__ADDR (CRP__BASE_ADDR + 0x258ULL)
#define CRP__IOPLL_CTRL22__NUM  0x1

#define CRP__IOPLL_CTRL22__CTRL22_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL22__CTRL22_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL22__CTRL22_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL23
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl23_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL23__ACC_T;

#define CRP__IOPLL_CTRL23__ADDR (CRP__BASE_ADDR + 0x25CULL)
#define CRP__IOPLL_CTRL23__NUM  0x1

#define CRP__IOPLL_CTRL23__CTRL23_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL23__CTRL23_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL23__CTRL23_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL24
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl24_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL24__ACC_T;

#define CRP__IOPLL_CTRL24__ADDR (CRP__BASE_ADDR + 0x260ULL)
#define CRP__IOPLL_CTRL24__NUM  0x1

#define CRP__IOPLL_CTRL24__CTRL24_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL24__CTRL24_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL24__CTRL24_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL25
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl25_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL25__ACC_T;

#define CRP__IOPLL_CTRL25__ADDR (CRP__BASE_ADDR + 0x264ULL)
#define CRP__IOPLL_CTRL25__NUM  0x1

#define CRP__IOPLL_CTRL25__CTRL25_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL25__CTRL25_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL25__CTRL25_IOPLL__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: IOPLL_CTRL26
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl26_iopll : 32;
    };
    unsigned reg;
} CRP__IOPLL_CTRL26__ACC_T;

#define CRP__IOPLL_CTRL26__ADDR (CRP__BASE_ADDR + 0x268ULL)
#define CRP__IOPLL_CTRL26__NUM  0x1

#define CRP__IOPLL_CTRL26__CTRL26_IOPLL__SHIFT    0

#define CRP__IOPLL_CTRL26__CTRL26_IOPLL__MASK    0xffffffff

#define CRP__IOPLL_CTRL26__CTRL26_IOPLL__POR_VALUE    0x00000011


///////////////////////////////////////////////////////
// Register: IOPLL_STATE0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned state0_iopll : 5;
        unsigned reserved_31_5 : 27;
    };
    unsigned reg;
} CRP__IOPLL_STATE0__ACC_T;

#define CRP__IOPLL_STATE0__ADDR (CRP__BASE_ADDR + 0x280ULL)
#define CRP__IOPLL_STATE0__NUM  0x1

#define CRP__IOPLL_STATE0__STATE0_IOPLL__SHIFT    0
#define CRP__IOPLL_STATE0__RESERVED_31_5__SHIFT    5

#define CRP__IOPLL_STATE0__STATE0_IOPLL__MASK    0x0000001f
#define CRP__IOPLL_STATE0__RESERVED_31_5__MASK    0xffffffe0

#define CRP__IOPLL_STATE0__STATE0_IOPLL__POR_VALUE    0x00
#define CRP__IOPLL_STATE0__RESERVED_31_5__POR_VALUE    0x0000000



#define LOCK__BASE_ADDR 0xF8807000ULL

///////////////////////////////////////////////////////
// Register: CFG_LOCK0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lock_usb0 : 1;
        unsigned lock_usb1 : 1;
        unsigned reserved_3_2 : 2;
        unsigned lock_gbe0 : 1;
        unsigned lock_gbe1 : 1;
        unsigned reserved_7_6 : 2;
        unsigned lock_sdio0 : 1;
        unsigned lock_sdio1 : 1;
        unsigned reserved_11_10 : 2;
        unsigned lock_uart0 : 1;
        unsigned lock_uart1 : 1;
        unsigned reserved_15_14 : 2;
        unsigned lock_spi0 : 1;
        unsigned lock_spi1 : 1;
        unsigned reserved_19_18 : 2;
        unsigned lock_can0 : 1;
        unsigned lock_can1 : 1;
        unsigned reserved_23_22 : 2;
        unsigned lock_ttc0 : 1;
        unsigned lock_ttc1 : 1;
        unsigned reserved_27_26 : 2;
        unsigned lock_i2c0 : 1;
        unsigned lock_i2c1 : 1;
        unsigned reserved_31_30 : 2;
    };
    unsigned reg;
} LOCK__CFG_LOCK0__ACC_T;

#define LOCK__CFG_LOCK0__ADDR (LOCK__BASE_ADDR + 0x000ULL)
#define LOCK__CFG_LOCK0__NUM  0x1

#define LOCK__CFG_LOCK0__LOCK_USB0__SHIFT    0
#define LOCK__CFG_LOCK0__LOCK_USB1__SHIFT    1
#define LOCK__CFG_LOCK0__RESERVED_3_2__SHIFT    2
#define LOCK__CFG_LOCK0__LOCK_GBE0__SHIFT    4
#define LOCK__CFG_LOCK0__LOCK_GBE1__SHIFT    5
#define LOCK__CFG_LOCK0__RESERVED_7_6__SHIFT    6
#define LOCK__CFG_LOCK0__LOCK_SDIO0__SHIFT    8
#define LOCK__CFG_LOCK0__LOCK_SDIO1__SHIFT    9
#define LOCK__CFG_LOCK0__RESERVED_11_10__SHIFT    10
#define LOCK__CFG_LOCK0__LOCK_UART0__SHIFT    12
#define LOCK__CFG_LOCK0__LOCK_UART1__SHIFT    13
#define LOCK__CFG_LOCK0__RESERVED_15_14__SHIFT    14
#define LOCK__CFG_LOCK0__LOCK_SPI0__SHIFT    16
#define LOCK__CFG_LOCK0__LOCK_SPI1__SHIFT    17
#define LOCK__CFG_LOCK0__RESERVED_19_18__SHIFT    18
#define LOCK__CFG_LOCK0__LOCK_CAN0__SHIFT    20
#define LOCK__CFG_LOCK0__LOCK_CAN1__SHIFT    21
#define LOCK__CFG_LOCK0__RESERVED_23_22__SHIFT    22
#define LOCK__CFG_LOCK0__LOCK_TTC0__SHIFT    24
#define LOCK__CFG_LOCK0__LOCK_TTC1__SHIFT    25
#define LOCK__CFG_LOCK0__RESERVED_27_26__SHIFT    26
#define LOCK__CFG_LOCK0__LOCK_I2C0__SHIFT    28
#define LOCK__CFG_LOCK0__LOCK_I2C1__SHIFT    29
#define LOCK__CFG_LOCK0__RESERVED_31_30__SHIFT    30

#define LOCK__CFG_LOCK0__LOCK_USB0__MASK    0x00000001
#define LOCK__CFG_LOCK0__LOCK_USB1__MASK    0x00000002
#define LOCK__CFG_LOCK0__RESERVED_3_2__MASK    0x0000000c
#define LOCK__CFG_LOCK0__LOCK_GBE0__MASK    0x00000010
#define LOCK__CFG_LOCK0__LOCK_GBE1__MASK    0x00000020
#define LOCK__CFG_LOCK0__RESERVED_7_6__MASK    0x000000c0
#define LOCK__CFG_LOCK0__LOCK_SDIO0__MASK    0x00000100
#define LOCK__CFG_LOCK0__LOCK_SDIO1__MASK    0x00000200
#define LOCK__CFG_LOCK0__RESERVED_11_10__MASK    0x00000c00
#define LOCK__CFG_LOCK0__LOCK_UART0__MASK    0x00001000
#define LOCK__CFG_LOCK0__LOCK_UART1__MASK    0x00002000
#define LOCK__CFG_LOCK0__RESERVED_15_14__MASK    0x0000c000
#define LOCK__CFG_LOCK0__LOCK_SPI0__MASK    0x00010000
#define LOCK__CFG_LOCK0__LOCK_SPI1__MASK    0x00020000
#define LOCK__CFG_LOCK0__RESERVED_19_18__MASK    0x000c0000
#define LOCK__CFG_LOCK0__LOCK_CAN0__MASK    0x00100000
#define LOCK__CFG_LOCK0__LOCK_CAN1__MASK    0x00200000
#define LOCK__CFG_LOCK0__RESERVED_23_22__MASK    0x00c00000
#define LOCK__CFG_LOCK0__LOCK_TTC0__MASK    0x01000000
#define LOCK__CFG_LOCK0__LOCK_TTC1__MASK    0x02000000
#define LOCK__CFG_LOCK0__RESERVED_27_26__MASK    0x0c000000
#define LOCK__CFG_LOCK0__LOCK_I2C0__MASK    0x10000000
#define LOCK__CFG_LOCK0__LOCK_I2C1__MASK    0x20000000
#define LOCK__CFG_LOCK0__RESERVED_31_30__MASK    0xc0000000

#define LOCK__CFG_LOCK0__LOCK_USB0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_USB1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_3_2__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_GBE0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_GBE1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_7_6__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_SDIO0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_SDIO1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_11_10__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_UART0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_UART1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_15_14__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_SPI0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_SPI1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_19_18__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_CAN0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_CAN1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_23_22__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_TTC0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_TTC1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_27_26__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_I2C0__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__LOCK_I2C1__POR_VALUE    0x0
#define LOCK__CFG_LOCK0__RESERVED_31_30__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: CFG_LOCK1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned lock_wdt : 1;
        unsigned lock_smc : 1;
        unsigned lock_qspi : 1;
        unsigned lock_gpio : 1;
        unsigned lock_dmac_axi : 1;
        unsigned lock_dmac_ahb : 1;
        unsigned lock_ipc : 1;
        unsigned lock_jpu : 1;
        unsigned reserved_27_8 : 20;
        unsigned lock_top_s : 1;
        unsigned lock_apu : 1;
        unsigned lock_crp : 1;
        unsigned lock_top_ns : 1;
    };
    unsigned reg;
} LOCK__CFG_LOCK1__ACC_T;

#define LOCK__CFG_LOCK1__ADDR (LOCK__BASE_ADDR + 0x004ULL)
#define LOCK__CFG_LOCK1__NUM  0x1

#define LOCK__CFG_LOCK1__LOCK_WDT__SHIFT    0
#define LOCK__CFG_LOCK1__LOCK_SMC__SHIFT    1
#define LOCK__CFG_LOCK1__LOCK_QSPI__SHIFT    2
#define LOCK__CFG_LOCK1__LOCK_GPIO__SHIFT    3
#define LOCK__CFG_LOCK1__LOCK_DMAC_AXI__SHIFT    4
#define LOCK__CFG_LOCK1__LOCK_DMAC_AHB__SHIFT    5
#define LOCK__CFG_LOCK1__LOCK_IPC__SHIFT    6
#define LOCK__CFG_LOCK1__LOCK_JPU__SHIFT    7
#define LOCK__CFG_LOCK1__RESERVED_27_8__SHIFT    8
#define LOCK__CFG_LOCK1__LOCK_TOP_S__SHIFT    28
#define LOCK__CFG_LOCK1__LOCK_APU__SHIFT    29
#define LOCK__CFG_LOCK1__LOCK_CRP__SHIFT    30
#define LOCK__CFG_LOCK1__LOCK_TOP_NS__SHIFT    31

#define LOCK__CFG_LOCK1__LOCK_WDT__MASK    0x00000001
#define LOCK__CFG_LOCK1__LOCK_SMC__MASK    0x00000002
#define LOCK__CFG_LOCK1__LOCK_QSPI__MASK    0x00000004
#define LOCK__CFG_LOCK1__LOCK_GPIO__MASK    0x00000008
#define LOCK__CFG_LOCK1__LOCK_DMAC_AXI__MASK    0x00000010
#define LOCK__CFG_LOCK1__LOCK_DMAC_AHB__MASK    0x00000020
#define LOCK__CFG_LOCK1__LOCK_IPC__MASK    0x00000040
#define LOCK__CFG_LOCK1__LOCK_JPU__MASK    0x00000080
#define LOCK__CFG_LOCK1__RESERVED_27_8__MASK    0x0fffff00
#define LOCK__CFG_LOCK1__LOCK_TOP_S__MASK    0x10000000
#define LOCK__CFG_LOCK1__LOCK_APU__MASK    0x20000000
#define LOCK__CFG_LOCK1__LOCK_CRP__MASK    0x40000000
#define LOCK__CFG_LOCK1__LOCK_TOP_NS__MASK    0x80000000

#define LOCK__CFG_LOCK1__LOCK_WDT__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_SMC__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_QSPI__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_GPIO__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_DMAC_AXI__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_DMAC_AHB__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_IPC__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_JPU__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__RESERVED_27_8__POR_VALUE    0x000000
#define LOCK__CFG_LOCK1__LOCK_TOP_S__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_APU__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_CRP__POR_VALUE    0x0
#define LOCK__CFG_LOCK1__LOCK_TOP_NS__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: RWL0_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwl0_reserved : 32;
    };
    unsigned reg;
} LOCK__RWL0_RESERVED__ACC_T;

#define LOCK__RWL0_RESERVED__ADDR (LOCK__BASE_ADDR + 0x010ULL)
#define LOCK__RWL0_RESERVED__NUM  0x1

#define LOCK__RWL0_RESERVED__RWL0_RESERVED__SHIFT    0

#define LOCK__RWL0_RESERVED__RWL0_RESERVED__MASK    0xffffffff

#define LOCK__RWL0_RESERVED__RWL0_RESERVED__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: RWL1_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwl1_reserved : 32;
    };
    unsigned reg;
} LOCK__RWL1_RESERVED__ACC_T;

#define LOCK__RWL1_RESERVED__ADDR (LOCK__BASE_ADDR + 0x014ULL)
#define LOCK__RWL1_RESERVED__NUM  0x1

#define LOCK__RWL1_RESERVED__RWL1_RESERVED__SHIFT    0

#define LOCK__RWL1_RESERVED__RWL1_RESERVED__MASK    0xffffffff

#define LOCK__RWL1_RESERVED__RWL1_RESERVED__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: RWH0_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwh0_reserved : 32;
    };
    unsigned reg;
} LOCK__RWH0_RESERVED__ACC_T;

#define LOCK__RWH0_RESERVED__ADDR (LOCK__BASE_ADDR + 0x018ULL)
#define LOCK__RWH0_RESERVED__NUM  0x1

#define LOCK__RWH0_RESERVED__RWH0_RESERVED__SHIFT    0

#define LOCK__RWH0_RESERVED__RWH0_RESERVED__MASK    0xffffffff

#define LOCK__RWH0_RESERVED__RWH0_RESERVED__POR_VALUE    0xffffffff


///////////////////////////////////////////////////////
// Register: RWH1_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwh1_reserved : 32;
    };
    unsigned reg;
} LOCK__RWH1_RESERVED__ACC_T;

#define LOCK__RWH1_RESERVED__ADDR (LOCK__BASE_ADDR + 0x01CULL)
#define LOCK__RWH1_RESERVED__NUM  0x1

#define LOCK__RWH1_RESERVED__RWH1_RESERVED__SHIFT    0

#define LOCK__RWH1_RESERVED__RWH1_RESERVED__MASK    0xffffffff

#define LOCK__RWH1_RESERVED__RWH1_RESERVED__POR_VALUE    0xffffffff



#define TOP_NS__BASE_ADDR 0xF8800000ULL

///////////////////////////////////////////////////////
// Register: CHIPID
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned chipid : 32;
    };
    unsigned reg;
} TOP_NS__CHIPID__ACC_T;

#define TOP_NS__CHIPID__ADDR (TOP_NS__BASE_ADDR + 0x000ULL)
#define TOP_NS__CHIPID__NUM  0x1

#define TOP_NS__CHIPID__CHIPID__SHIFT    0

#define TOP_NS__CHIPID__CHIPID__MASK    0xffffffff

#define TOP_NS__CHIPID__CHIPID__POR_VALUE    0x000A9000


///////////////////////////////////////////////////////
// Register: PAD_LOCK
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned pin_por_lock : 32;
    };
    unsigned reg;
} TOP_NS__PAD_LOCK__ACC_T;

#define TOP_NS__PAD_LOCK__ADDR (TOP_NS__BASE_ADDR + 0x004ULL)
#define TOP_NS__PAD_LOCK__NUM  0x1

#define TOP_NS__PAD_LOCK__PIN_POR_LOCK__SHIFT    0

#define TOP_NS__PAD_LOCK__PIN_POR_LOCK__MASK    0xffffffff

#define TOP_NS__PAD_LOCK__PIN_POR_LOCK__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: RWL0_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwl0_reserved : 32;
    };
    unsigned reg;
} TOP_NS__RWL0_RESERVED__ACC_T;

#define TOP_NS__RWL0_RESERVED__ADDR (TOP_NS__BASE_ADDR + 0x010ULL)
#define TOP_NS__RWL0_RESERVED__NUM  0x1

#define TOP_NS__RWL0_RESERVED__RWL0_RESERVED__SHIFT    0

#define TOP_NS__RWL0_RESERVED__RWL0_RESERVED__MASK    0xffffffff

#define TOP_NS__RWL0_RESERVED__RWL0_RESERVED__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: RWL1_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwl1_reserved : 32;
    };
    unsigned reg;
} TOP_NS__RWL1_RESERVED__ACC_T;

#define TOP_NS__RWL1_RESERVED__ADDR (TOP_NS__BASE_ADDR + 0x014ULL)
#define TOP_NS__RWL1_RESERVED__NUM  0x1

#define TOP_NS__RWL1_RESERVED__RWL1_RESERVED__SHIFT    0

#define TOP_NS__RWL1_RESERVED__RWL1_RESERVED__MASK    0xffffffff

#define TOP_NS__RWL1_RESERVED__RWL1_RESERVED__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: RWH_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rwh_reserved : 32;
    };
    unsigned reg;
} TOP_NS__RWH_RESERVED__ACC_T;

#define TOP_NS__RWH_RESERVED__ADDR (TOP_NS__BASE_ADDR + 0x018ULL)
#define TOP_NS__RWH_RESERVED__NUM  0x1

#define TOP_NS__RWH_RESERVED__RWH_RESERVED__SHIFT    0

#define TOP_NS__RWH_RESERVED__RWH_RESERVED__MASK    0xffffffff

#define TOP_NS__RWH_RESERVED__RWH_RESERVED__POR_VALUE    0xFFFFFFFF


///////////////////////////////////////////////////////
// Register: RO_RESERVED
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ro_reserved : 32;
    };
    unsigned reg;
} TOP_NS__RO_RESERVED__ACC_T;

#define TOP_NS__RO_RESERVED__ADDR (TOP_NS__BASE_ADDR + 0x01CULL)
#define TOP_NS__RO_RESERVED__NUM  0x1

#define TOP_NS__RO_RESERVED__RO_RESERVED__SHIFT    0

#define TOP_NS__RO_RESERVED__RO_RESERVED__MASK    0xffffffff

#define TOP_NS__RO_RESERVED__RO_RESERVED__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: POWER_MODE
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned power_mode : 6;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TOP_NS__POWER_MODE__ACC_T;

#define TOP_NS__POWER_MODE__ADDR (TOP_NS__BASE_ADDR + 0x030ULL)
#define TOP_NS__POWER_MODE__NUM  0x1

#define TOP_NS__POWER_MODE__POWER_MODE__SHIFT    0
#define TOP_NS__POWER_MODE__RESERVED_31_6__SHIFT    6

#define TOP_NS__POWER_MODE__POWER_MODE__MASK    0x0000003f
#define TOP_NS__POWER_MODE__RESERVED_31_6__MASK    0xffffffc0

#define TOP_NS__POWER_MODE__POWER_MODE__POR_VALUE    0x0
#define TOP_NS__POWER_MODE__RESERVED_31_6__POR_VALUE    0x0000000


///////////////////////////////////////////////////////
// Register: TPARA_TP_CPU4X3X
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tpara_tp_cpu4x3x : 32;
    };
    unsigned reg;
} TOP_NS__TPARA_TP_CPU4X3X__ACC_T;

#define TOP_NS__TPARA_TP_CPU4X3X__ADDR (TOP_NS__BASE_ADDR + 0x040ULL)
#define TOP_NS__TPARA_TP_CPU4X3X__NUM  0x1

#define TOP_NS__TPARA_TP_CPU4X3X__TPARA_TP_CPU4X3X__SHIFT    0

#define TOP_NS__TPARA_TP_CPU4X3X__TPARA_TP_CPU4X3X__MASK    0xffffffff

#define TOP_NS__TPARA_TP_CPU4X3X__TPARA_TP_CPU4X3X__POR_VALUE    0x00000311


///////////////////////////////////////////////////////
// Register: TPARA_TP_CPU2X
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tpara_tp_cpu2x : 32;
    };
    unsigned reg;
} TOP_NS__TPARA_TP_CPU2X__ACC_T;

#define TOP_NS__TPARA_TP_CPU2X__ADDR (TOP_NS__BASE_ADDR + 0x044ULL)
#define TOP_NS__TPARA_TP_CPU2X__NUM  0x1

#define TOP_NS__TPARA_TP_CPU2X__TPARA_TP_CPU2X__SHIFT    0

#define TOP_NS__TPARA_TP_CPU2X__TPARA_TP_CPU2X__MASK    0xffffffff

#define TOP_NS__TPARA_TP_CPU2X__TPARA_TP_CPU2X__POR_VALUE    0x00000311


///////////////////////////////////////////////////////
// Register: TPARA_SP_CPU4X3X
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tpara_sp_cpu4x3x : 32;
    };
    unsigned reg;
} TOP_NS__TPARA_SP_CPU4X3X__ACC_T;

#define TOP_NS__TPARA_SP_CPU4X3X__ADDR (TOP_NS__BASE_ADDR + 0x060ULL)
#define TOP_NS__TPARA_SP_CPU4X3X__NUM  0x1

#define TOP_NS__TPARA_SP_CPU4X3X__TPARA_SP_CPU4X3X__SHIFT    0

#define TOP_NS__TPARA_SP_CPU4X3X__TPARA_SP_CPU4X3X__MASK    0xffffffff

#define TOP_NS__TPARA_SP_CPU4X3X__TPARA_SP_CPU4X3X__POR_VALUE    0x00000001


///////////////////////////////////////////////////////
// Register: TPARA_SP_CPU2X
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tpara_sp_cpu2x : 32;
    };
    unsigned reg;
} TOP_NS__TPARA_SP_CPU2X__ACC_T;

#define TOP_NS__TPARA_SP_CPU2X__ADDR (TOP_NS__BASE_ADDR + 0x064ULL)
#define TOP_NS__TPARA_SP_CPU2X__NUM  0x1

#define TOP_NS__TPARA_SP_CPU2X__TPARA_SP_CPU2X__SHIFT    0

#define TOP_NS__TPARA_SP_CPU2X__TPARA_SP_CPU2X__MASK    0xffffffff

#define TOP_NS__TPARA_SP_CPU2X__TPARA_SP_CPU2X__POR_VALUE    0x00000001


///////////////////////////////////////////////////////
// Register: TPARA_SP_CPU1X
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned tpara_sp_cpu1x : 32;
    };
    unsigned reg;
} TOP_NS__TPARA_SP_CPU1X__ACC_T;

#define TOP_NS__TPARA_SP_CPU1X__ADDR (TOP_NS__BASE_ADDR + 0x068ULL)
#define TOP_NS__TPARA_SP_CPU1X__NUM  0x1

#define TOP_NS__TPARA_SP_CPU1X__TPARA_SP_CPU1X__SHIFT    0

#define TOP_NS__TPARA_SP_CPU1X__TPARA_SP_CPU1X__MASK    0xffffffff

#define TOP_NS__TPARA_SP_CPU1X__TPARA_SP_CPU1X__POR_VALUE    0x00000001


///////////////////////////////////////////////////////
// Register: CFG_DBGM_SEL
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dbgm_sel_top : 8;
        unsigned dbgm_sel_dmac_ahb : 4;
        unsigned reserved_31_12 : 20;
    };
    unsigned reg;
} TOP_NS__CFG_DBGM_SEL__ACC_T;

#define TOP_NS__CFG_DBGM_SEL__ADDR (TOP_NS__BASE_ADDR + 0x100ULL)
#define TOP_NS__CFG_DBGM_SEL__NUM  0x1

#define TOP_NS__CFG_DBGM_SEL__DBGM_SEL_TOP__SHIFT    0
#define TOP_NS__CFG_DBGM_SEL__DBGM_SEL_DMAC_AHB__SHIFT    8
#define TOP_NS__CFG_DBGM_SEL__RESERVED_31_12__SHIFT    12

#define TOP_NS__CFG_DBGM_SEL__DBGM_SEL_TOP__MASK    0x000000ff
#define TOP_NS__CFG_DBGM_SEL__DBGM_SEL_DMAC_AHB__MASK    0x00000f00
#define TOP_NS__CFG_DBGM_SEL__RESERVED_31_12__MASK    0xfffff000

#define TOP_NS__CFG_DBGM_SEL__DBGM_SEL_TOP__POR_VALUE    0x00
#define TOP_NS__CFG_DBGM_SEL__DBGM_SEL_DMAC_AHB__POR_VALUE    0x0
#define TOP_NS__CFG_DBGM_SEL__RESERVED_31_12__POR_VALUE    0x00000


///////////////////////////////////////////////////////
// Register: CFG_DBGM_STATE
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned dbgm_state : 32;
    };
    unsigned reg;
} TOP_NS__CFG_DBGM_STATE__ACC_T;

#define TOP_NS__CFG_DBGM_STATE__ADDR (TOP_NS__BASE_ADDR + 0x104ULL)
#define TOP_NS__CFG_DBGM_STATE__NUM  0x1

#define TOP_NS__CFG_DBGM_STATE__DBGM_STATE__SHIFT    0

#define TOP_NS__CFG_DBGM_STATE__DBGM_STATE__MASK    0xffffffff

#define TOP_NS__CFG_DBGM_STATE__DBGM_STATE__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_USB0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_usb0 : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_USB0__ACC_T;

#define TOP_NS__CFG_CTRL_USB0__ADDR (TOP_NS__BASE_ADDR + 0x130ULL)
#define TOP_NS__CFG_CTRL_USB0__NUM  0x1

#define TOP_NS__CFG_CTRL_USB0__CTRL_USB0__SHIFT    0

#define TOP_NS__CFG_CTRL_USB0__CTRL_USB0__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_USB0__CTRL_USB0__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_USB1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_usb1 : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_USB1__ACC_T;

#define TOP_NS__CFG_CTRL_USB1__ADDR (TOP_NS__BASE_ADDR + 0x134ULL)
#define TOP_NS__CFG_CTRL_USB1__NUM  0x1

#define TOP_NS__CFG_CTRL_USB1__CTRL_USB1__SHIFT    0

#define TOP_NS__CFG_CTRL_USB1__CTRL_USB1__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_USB1__CTRL_USB1__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_GBE0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_gbe0 : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_GBE0__ACC_T;

#define TOP_NS__CFG_CTRL_GBE0__ADDR (TOP_NS__BASE_ADDR + 0x140ULL)
#define TOP_NS__CFG_CTRL_GBE0__NUM  0x1

#define TOP_NS__CFG_CTRL_GBE0__CTRL_GBE0__SHIFT    0

#define TOP_NS__CFG_CTRL_GBE0__CTRL_GBE0__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_GBE0__CTRL_GBE0__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_GBE1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_gbe1 : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_GBE1__ACC_T;

#define TOP_NS__CFG_CTRL_GBE1__ADDR (TOP_NS__BASE_ADDR + 0x144ULL)
#define TOP_NS__CFG_CTRL_GBE1__NUM  0x1

#define TOP_NS__CFG_CTRL_GBE1__CTRL_GBE1__SHIFT    0

#define TOP_NS__CFG_CTRL_GBE1__CTRL_GBE1__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_GBE1__CTRL_GBE1__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_SDIO0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_sdio0 : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_SDIO0__ACC_T;

#define TOP_NS__CFG_CTRL_SDIO0__ADDR (TOP_NS__BASE_ADDR + 0x150ULL)
#define TOP_NS__CFG_CTRL_SDIO0__NUM  0x1

#define TOP_NS__CFG_CTRL_SDIO0__CTRL_SDIO0__SHIFT    0

#define TOP_NS__CFG_CTRL_SDIO0__CTRL_SDIO0__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_SDIO0__CTRL_SDIO0__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_SDIO1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_sdio1 : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_SDIO1__ACC_T;

#define TOP_NS__CFG_CTRL_SDIO1__ADDR (TOP_NS__BASE_ADDR + 0x154ULL)
#define TOP_NS__CFG_CTRL_SDIO1__NUM  0x1

#define TOP_NS__CFG_CTRL_SDIO1__CTRL_SDIO1__SHIFT    0

#define TOP_NS__CFG_CTRL_SDIO1__CTRL_SDIO1__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_SDIO1__CTRL_SDIO1__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_SPI
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_spi0 : 8;
        unsigned ctrl_spi1 : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_SPI__ACC_T;

#define TOP_NS__CFG_CTRL_SPI__ADDR (TOP_NS__BASE_ADDR + 0x160ULL)
#define TOP_NS__CFG_CTRL_SPI__NUM  0x1

#define TOP_NS__CFG_CTRL_SPI__CTRL_SPI0__SHIFT    0
#define TOP_NS__CFG_CTRL_SPI__CTRL_SPI1__SHIFT    8
#define TOP_NS__CFG_CTRL_SPI__RESERVED_31_16__SHIFT    16

#define TOP_NS__CFG_CTRL_SPI__CTRL_SPI0__MASK    0x000000ff
#define TOP_NS__CFG_CTRL_SPI__CTRL_SPI1__MASK    0x0000ff00
#define TOP_NS__CFG_CTRL_SPI__RESERVED_31_16__MASK    0xffff0000

#define TOP_NS__CFG_CTRL_SPI__CTRL_SPI0__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_SPI__CTRL_SPI1__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_SPI__RESERVED_31_16__POR_VALUE    0x0000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_CAN
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_can0 : 8;
        unsigned ctrl_can1 : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_CAN__ACC_T;

#define TOP_NS__CFG_CTRL_CAN__ADDR (TOP_NS__BASE_ADDR + 0x164ULL)
#define TOP_NS__CFG_CTRL_CAN__NUM  0x1

#define TOP_NS__CFG_CTRL_CAN__CTRL_CAN0__SHIFT    0
#define TOP_NS__CFG_CTRL_CAN__CTRL_CAN1__SHIFT    8
#define TOP_NS__CFG_CTRL_CAN__RESERVED_31_16__SHIFT    16

#define TOP_NS__CFG_CTRL_CAN__CTRL_CAN0__MASK    0x000000ff
#define TOP_NS__CFG_CTRL_CAN__CTRL_CAN1__MASK    0x0000ff00
#define TOP_NS__CFG_CTRL_CAN__RESERVED_31_16__MASK    0xffff0000

#define TOP_NS__CFG_CTRL_CAN__CTRL_CAN0__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_CAN__CTRL_CAN1__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_CAN__RESERVED_31_16__POR_VALUE    0x0000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_WDT
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_wdt : 8;
        unsigned ctrl_smc : 8;
        unsigned reserved_31_16 : 16;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_WDT__ACC_T;

#define TOP_NS__CFG_CTRL_WDT__ADDR (TOP_NS__BASE_ADDR + 0x168ULL)
#define TOP_NS__CFG_CTRL_WDT__NUM  0x1

#define TOP_NS__CFG_CTRL_WDT__CTRL_WDT__SHIFT    0
#define TOP_NS__CFG_CTRL_WDT__CTRL_SMC__SHIFT    8
#define TOP_NS__CFG_CTRL_WDT__RESERVED_31_16__SHIFT    16

#define TOP_NS__CFG_CTRL_WDT__CTRL_WDT__MASK    0x000000ff
#define TOP_NS__CFG_CTRL_WDT__CTRL_SMC__MASK    0x0000ff00
#define TOP_NS__CFG_CTRL_WDT__RESERVED_31_16__MASK    0xffff0000

#define TOP_NS__CFG_CTRL_WDT__CTRL_WDT__POR_VALUE    0x01
#define TOP_NS__CFG_CTRL_WDT__CTRL_SMC__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_WDT__RESERVED_31_16__POR_VALUE    0x000000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_rpu_reset_vector_h
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rpu_reset_vector_h : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_H__ACC_T;

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_H__ADDR (TOP_NS__BASE_ADDR + 0x170ULL)
#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_H__NUM  0x1

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_H__RPU_RESET_VECTOR_H__SHIFT    0

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_H__RPU_RESET_VECTOR_H__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_H__RPU_RESET_VECTOR_H__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_rpu_reset_vector_l
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rpu_reset_vector_l : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_L__ACC_T;

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_L__ADDR (TOP_NS__BASE_ADDR + 0x174ULL)
#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_L__NUM  0x1

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_L__RPU_RESET_VECTOR_L__SHIFT    0

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_L__RPU_RESET_VECTOR_L__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_RPU_RESET_VECTOR_L__RPU_RESET_VECTOR_L__POR_VALUE    0x61000000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_rpu
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_rpu : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_RPU__ACC_T;

#define TOP_NS__CFG_CTRL_RPU__ADDR (TOP_NS__BASE_ADDR + 0x178ULL)
#define TOP_NS__CFG_CTRL_RPU__NUM  0x1

#define TOP_NS__CFG_CTRL_RPU__CTRL_RPU__SHIFT    0

#define TOP_NS__CFG_CTRL_RPU__CTRL_RPU__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_RPU__CTRL_RPU__POR_VALUE    0x00001A00


///////////////////////////////////////////////////////
// Register: STATE_RPU
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned state_rpu : 32;
    };
    unsigned reg;
} TOP_NS__STATE_RPU__ACC_T;

#define TOP_NS__STATE_RPU__ADDR (TOP_NS__BASE_ADDR + 0x17CULL)
#define TOP_NS__STATE_RPU__NUM  0x1

#define TOP_NS__STATE_RPU__STATE_RPU__SHIFT    0

#define TOP_NS__STATE_RPU__STATE_RPU__MASK    0xffffffff

#define TOP_NS__STATE_RPU__STATE_RPU__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_apu0_reset_vector_h
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rvbaraddr0_h : 6;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__ACC_T;

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__ADDR (TOP_NS__BASE_ADDR + 0x180ULL)
#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__NUM  0x1

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__RVBARADDR0_H__SHIFT    0
#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__RESERVED_31_6__SHIFT    6

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__RVBARADDR0_H__MASK    0x0000003f
#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__RESERVED_31_6__MASK    0xffffffc0

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__RVBARADDR0_H__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_H__RESERVED_31_6__POR_VALUE    0x0000000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_apu0_reset_vector_l
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rvbaraddr0_l : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_L__ACC_T;

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_L__ADDR (TOP_NS__BASE_ADDR + 0x184ULL)
#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_L__NUM  0x1

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_L__RVBARADDR0_L__SHIFT    0

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_L__RVBARADDR0_L__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_APU0_RESET_VECTOR_L__RVBARADDR0_L__POR_VALUE    0x18400000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_apu1_reset_vector_h
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rvbaraddr1_h : 6;
        unsigned reserved_31_6 : 26;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__ACC_T;

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__ADDR (TOP_NS__BASE_ADDR + 0x188ULL)
#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__NUM  0x1

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__RVBARADDR1_H__SHIFT    0
#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__RESERVED_31_6__SHIFT    6

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__RVBARADDR1_H__MASK    0x0000003f
#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__RESERVED_31_6__MASK    0xffffffc0

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__RVBARADDR1_H__POR_VALUE    0x00
#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_H__RESERVED_31_6__POR_VALUE    0x0000000


///////////////////////////////////////////////////////
// Register: cfg_ctrl_apu1_reset_vector_l
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned rvbaraddr1_l : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_L__ACC_T;

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_L__ADDR (TOP_NS__BASE_ADDR + 0x18CULL)
#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_L__NUM  0x1

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_L__RVBARADDR1_L__SHIFT    0

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_L__RVBARADDR1_L__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_APU1_RESET_VECTOR_L__RVBARADDR1_L__POR_VALUE    0x18400000


///////////////////////////////////////////////////////
// Register: CFG_CTRL0_DMAC_AXI
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl0_dmac_axi : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL0_DMAC_AXI__ACC_T;

#define TOP_NS__CFG_CTRL0_DMAC_AXI__ADDR (TOP_NS__BASE_ADDR + 0x1A0ULL)
#define TOP_NS__CFG_CTRL0_DMAC_AXI__NUM  0x1

#define TOP_NS__CFG_CTRL0_DMAC_AXI__CTRL0_DMAC_AXI__SHIFT    0

#define TOP_NS__CFG_CTRL0_DMAC_AXI__CTRL0_DMAC_AXI__MASK    0xffffffff

#define TOP_NS__CFG_CTRL0_DMAC_AXI__CTRL0_DMAC_AXI__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL1_DMAC_AXI
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl1_dmac_axi : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL1_DMAC_AXI__ACC_T;

#define TOP_NS__CFG_CTRL1_DMAC_AXI__ADDR (TOP_NS__BASE_ADDR + 0x1A4ULL)
#define TOP_NS__CFG_CTRL1_DMAC_AXI__NUM  0x1

#define TOP_NS__CFG_CTRL1_DMAC_AXI__CTRL1_DMAC_AXI__SHIFT    0

#define TOP_NS__CFG_CTRL1_DMAC_AXI__CTRL1_DMAC_AXI__MASK    0xffffffff

#define TOP_NS__CFG_CTRL1_DMAC_AXI__CTRL1_DMAC_AXI__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_DMAC_AHB
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_dmac_ahb : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_DMAC_AHB__ACC_T;

#define TOP_NS__CFG_CTRL_DMAC_AHB__ADDR (TOP_NS__BASE_ADDR + 0x1B0ULL)
#define TOP_NS__CFG_CTRL_DMAC_AHB__NUM  0x1

#define TOP_NS__CFG_CTRL_DMAC_AHB__CTRL_DMAC_AHB__SHIFT    0

#define TOP_NS__CFG_CTRL_DMAC_AHB__CTRL_DMAC_AHB__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_DMAC_AHB__CTRL_DMAC_AHB__POR_VALUE    0x00000000


///////////////////////////////////////////////////////
// Register: CFG_CTRL_JPU
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned ctrl_jpu : 32;
    };
    unsigned reg;
} TOP_NS__CFG_CTRL_JPU__ACC_T;

#define TOP_NS__CFG_CTRL_JPU__ADDR (TOP_NS__BASE_ADDR + 0x1B4ULL)
#define TOP_NS__CFG_CTRL_JPU__NUM  0x1

#define TOP_NS__CFG_CTRL_JPU__CTRL_JPU__SHIFT    0

#define TOP_NS__CFG_CTRL_JPU__CTRL_JPU__MASK    0xffffffff

#define TOP_NS__CFG_CTRL_JPU__CTRL_JPU__POR_VALUE    0x00000000



#define TOP_S__BASE_ADDR 0xF8806000ULL

///////////////////////////////////////////////////////
// Register: ERR_HW_EN0_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned err_hw_en_ddr_ecc : 1;
        unsigned err_hw_en_ocm_ecc : 1;
        unsigned err_hw_en_rpu_fatal : 1;
        unsigned err_hw_en_rpu_norm : 1;
        unsigned err_hw_en_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned err_hw_en_vcc0 : 1;
        unsigned err_hw_en_vcc1 : 1;
        unsigned err_hw_en_vcc2 : 1;
        unsigned err_hw_en_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned err_hw_en_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned err_hw_en_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned err_hw_en_pl0 : 1;
        unsigned err_hw_en_pl1 : 1;
        unsigned err_hw_en_pl2 : 1;
        unsigned err_hw_en_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__ERR_HW_EN0_SET__ACC_T;

#define TOP_S__ERR_HW_EN0_SET__ADDR (TOP_S__BASE_ADDR + 0x000ULL)
#define TOP_S__ERR_HW_EN0_SET__NUM  0x1

#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_DDR_ECC__SHIFT    0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_OCM_ECC__SHIFT    1
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_RPU_FATAL__SHIFT    2
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_RPU_NORM__SHIFT    3
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_TEMP_OV__SHIFT    4
#define TOP_S__ERR_HW_EN0_SET__RESERVED_7_5__SHIFT    5
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC0__SHIFT    8
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC1__SHIFT    9
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC2__SHIFT    10
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC3__SHIFT    11
#define TOP_S__ERR_HW_EN0_SET__RESERVED_17_12__SHIFT    12
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_CLK_DETEC__SHIFT    18
#define TOP_S__ERR_HW_EN0_SET__RESERVED_19__SHIFT    19
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_BUS_TIMEOUT__SHIFT    20
#define TOP_S__ERR_HW_EN0_SET__RESERVED_23_21__SHIFT    21
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL0__SHIFT    24
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL1__SHIFT    25
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL2__SHIFT    26
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL3__SHIFT    27
#define TOP_S__ERR_HW_EN0_SET__RESERVED_31_28__SHIFT    28

#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_DDR_ECC__MASK    0x00000001
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_OCM_ECC__MASK    0x00000002
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_RPU_FATAL__MASK    0x00000004
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_RPU_NORM__MASK    0x00000008
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_TEMP_OV__MASK    0x00000010
#define TOP_S__ERR_HW_EN0_SET__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC0__MASK    0x00000100
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC1__MASK    0x00000200
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC2__MASK    0x00000400
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC3__MASK    0x00000800
#define TOP_S__ERR_HW_EN0_SET__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_CLK_DETEC__MASK    0x00040000
#define TOP_S__ERR_HW_EN0_SET__RESERVED_19__MASK    0x00080000
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__ERR_HW_EN0_SET__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL0__MASK    0x01000000
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL1__MASK    0x02000000
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL2__MASK    0x04000000
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL3__MASK    0x08000000
#define TOP_S__ERR_HW_EN0_SET__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_DDR_ECC__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_OCM_ECC__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_RPU_NORM__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_TEMP_OV__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC0__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC1__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC2__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_VCC3__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__RESERVED_19__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL0__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL1__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL2__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__ERR_HW_EN_PL3__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_SET__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERR_HW_EN0_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned err_hw_en_ddr_ecc : 1;
        unsigned err_hw_en_ocm_ecc : 1;
        unsigned err_hw_en_rpu_fatal : 1;
        unsigned err_hw_en_rpu_norm : 1;
        unsigned err_hw_en_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned err_hw_en_vcc0 : 1;
        unsigned err_hw_en_vcc1 : 1;
        unsigned err_hw_en_vcc2 : 1;
        unsigned err_hw_en_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned err_hw_en_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned err_hw_en_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned err_hw_en_pl0 : 1;
        unsigned err_hw_en_pl1 : 1;
        unsigned err_hw_en_pl2 : 1;
        unsigned err_hw_en_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__ERR_HW_EN0_CLR__ACC_T;

#define TOP_S__ERR_HW_EN0_CLR__ADDR (TOP_S__BASE_ADDR + 0x004ULL)
#define TOP_S__ERR_HW_EN0_CLR__NUM  0x1

#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_DDR_ECC__SHIFT    0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_OCM_ECC__SHIFT    1
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_RPU_FATAL__SHIFT    2
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_RPU_NORM__SHIFT    3
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_TEMP_OV__SHIFT    4
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_7_5__SHIFT    5
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC0__SHIFT    8
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC1__SHIFT    9
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC2__SHIFT    10
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC3__SHIFT    11
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_17_12__SHIFT    12
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_CLK_DETEC__SHIFT    18
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_19__SHIFT    19
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_BUS_TIMEOUT__SHIFT    20
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_23_21__SHIFT    21
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL0__SHIFT    24
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL1__SHIFT    25
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL2__SHIFT    26
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL3__SHIFT    27
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_31_28__SHIFT    28

#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_DDR_ECC__MASK    0x00000001
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_OCM_ECC__MASK    0x00000002
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_RPU_FATAL__MASK    0x00000004
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_RPU_NORM__MASK    0x00000008
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_TEMP_OV__MASK    0x00000010
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC0__MASK    0x00000100
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC1__MASK    0x00000200
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC2__MASK    0x00000400
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC3__MASK    0x00000800
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_CLK_DETEC__MASK    0x00040000
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_19__MASK    0x00080000
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL0__MASK    0x01000000
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL1__MASK    0x02000000
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL2__MASK    0x04000000
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL3__MASK    0x08000000
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_DDR_ECC__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_OCM_ECC__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_RPU_NORM__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_TEMP_OV__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC0__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC1__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC2__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_VCC3__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_19__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL0__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL1__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL2__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__ERR_HW_EN_PL3__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN0_CLR__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERR_HW_EN1_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned err_hw_en_pll0_lock : 1;
        unsigned err_hw_en_pll1_lock : 1;
        unsigned err_hw_en_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned err_hw_en_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned err_hw_en_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__ERR_HW_EN1_SET__ACC_T;

#define TOP_S__ERR_HW_EN1_SET__ADDR (TOP_S__BASE_ADDR + 0x008ULL)
#define TOP_S__ERR_HW_EN1_SET__NUM  0x1

#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL0_LOCK__SHIFT    0
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL1_LOCK__SHIFT    1
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL2_LOCK__SHIFT    2
#define TOP_S__ERR_HW_EN1_SET__RESERVED_7_3__SHIFT    3
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_CSU__SHIFT    8
#define TOP_S__ERR_HW_EN1_SET__RESERVED_12_9__SHIFT    9
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_CSU_BOOT__SHIFT    13
#define TOP_S__ERR_HW_EN1_SET__RESERVED_31_14__SHIFT    14

#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL0_LOCK__MASK    0x00000001
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL1_LOCK__MASK    0x00000002
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL2_LOCK__MASK    0x00000004
#define TOP_S__ERR_HW_EN1_SET__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_CSU__MASK    0x00000100
#define TOP_S__ERR_HW_EN1_SET__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_CSU_BOOT__MASK    0x00002000
#define TOP_S__ERR_HW_EN1_SET__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_CSU__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__ERR_HW_EN_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_SET__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: ERR_HW_EN1_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned err_hw_en_pll0_lock : 1;
        unsigned err_hw_en_pll1_lock : 1;
        unsigned err_hw_en_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned err_hw_en_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned err_hw_en_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__ERR_HW_EN1_CLR__ACC_T;

#define TOP_S__ERR_HW_EN1_CLR__ADDR (TOP_S__BASE_ADDR + 0x00CULL)
#define TOP_S__ERR_HW_EN1_CLR__NUM  0x1

#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL0_LOCK__SHIFT    0
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL1_LOCK__SHIFT    1
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL2_LOCK__SHIFT    2
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_7_3__SHIFT    3
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_CSU__SHIFT    8
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_12_9__SHIFT    9
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_CSU_BOOT__SHIFT    13
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_31_14__SHIFT    14

#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL0_LOCK__MASK    0x00000001
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL1_LOCK__MASK    0x00000002
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL2_LOCK__MASK    0x00000004
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_CSU__MASK    0x00000100
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_CSU_BOOT__MASK    0x00002000
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_CSU__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__ERR_HW_EN_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__ERR_HW_EN1_CLR__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_EN0_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en_ddr_ecc : 1;
        unsigned int_en_ocm_ecc : 1;
        unsigned int_en_rpu_fatal : 1;
        unsigned int_en_rpu_norm : 1;
        unsigned int_en_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_en_vcc0 : 1;
        unsigned int_en_vcc1 : 1;
        unsigned int_en_vcc2 : 1;
        unsigned int_en_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_en_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_en_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_en_pl0 : 1;
        unsigned int_en_pl1 : 1;
        unsigned int_en_pl2 : 1;
        unsigned int_en_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_EN0_SET__ACC_T;

#define TOP_S__INT_EN0_SET__ADDR (TOP_S__BASE_ADDR + 0x010ULL)
#define TOP_S__INT_EN0_SET__NUM  0x1

#define TOP_S__INT_EN0_SET__INT_EN_DDR_ECC__SHIFT    0
#define TOP_S__INT_EN0_SET__INT_EN_OCM_ECC__SHIFT    1
#define TOP_S__INT_EN0_SET__INT_EN_RPU_FATAL__SHIFT    2
#define TOP_S__INT_EN0_SET__INT_EN_RPU_NORM__SHIFT    3
#define TOP_S__INT_EN0_SET__INT_EN_TEMP_OV__SHIFT    4
#define TOP_S__INT_EN0_SET__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_EN0_SET__INT_EN_VCC0__SHIFT    8
#define TOP_S__INT_EN0_SET__INT_EN_VCC1__SHIFT    9
#define TOP_S__INT_EN0_SET__INT_EN_VCC2__SHIFT    10
#define TOP_S__INT_EN0_SET__INT_EN_VCC3__SHIFT    11
#define TOP_S__INT_EN0_SET__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_EN0_SET__INT_EN_CLK_DETEC__SHIFT    18
#define TOP_S__INT_EN0_SET__RESERVED_19__SHIFT    19
#define TOP_S__INT_EN0_SET__INT_EN_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_EN0_SET__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_EN0_SET__INT_EN_PL0__SHIFT    24
#define TOP_S__INT_EN0_SET__INT_EN_PL1__SHIFT    25
#define TOP_S__INT_EN0_SET__INT_EN_PL2__SHIFT    26
#define TOP_S__INT_EN0_SET__INT_EN_PL3__SHIFT    27
#define TOP_S__INT_EN0_SET__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_EN0_SET__INT_EN_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_EN0_SET__INT_EN_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_EN0_SET__INT_EN_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_EN0_SET__INT_EN_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_EN0_SET__INT_EN_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_EN0_SET__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_EN0_SET__INT_EN_VCC0__MASK    0x00000100
#define TOP_S__INT_EN0_SET__INT_EN_VCC1__MASK    0x00000200
#define TOP_S__INT_EN0_SET__INT_EN_VCC2__MASK    0x00000400
#define TOP_S__INT_EN0_SET__INT_EN_VCC3__MASK    0x00000800
#define TOP_S__INT_EN0_SET__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_EN0_SET__INT_EN_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_EN0_SET__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_EN0_SET__INT_EN_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_EN0_SET__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_EN0_SET__INT_EN_PL0__MASK    0x01000000
#define TOP_S__INT_EN0_SET__INT_EN_PL1__MASK    0x02000000
#define TOP_S__INT_EN0_SET__INT_EN_PL2__MASK    0x04000000
#define TOP_S__INT_EN0_SET__INT_EN_PL3__MASK    0x08000000
#define TOP_S__INT_EN0_SET__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_EN0_SET__INT_EN_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_VCC0__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_VCC1__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_VCC2__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_VCC3__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_PL0__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_PL1__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_PL2__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__INT_EN_PL3__POR_VALUE    0x0
#define TOP_S__INT_EN0_SET__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_EN0_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en_ddr_ecc : 1;
        unsigned int_en_ocm_ecc : 1;
        unsigned int_en_rpu_fatal : 1;
        unsigned int_en_rpu_norm : 1;
        unsigned int_en_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_en_vcc0 : 1;
        unsigned int_en_vcc1 : 1;
        unsigned int_en_vcc2 : 1;
        unsigned int_en_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_en_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_en_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_en_pl0 : 1;
        unsigned int_en_pl1 : 1;
        unsigned int_en_pl2 : 1;
        unsigned int_en_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_EN0_CLR__ACC_T;

#define TOP_S__INT_EN0_CLR__ADDR (TOP_S__BASE_ADDR + 0x014ULL)
#define TOP_S__INT_EN0_CLR__NUM  0x1

#define TOP_S__INT_EN0_CLR__INT_EN_DDR_ECC__SHIFT    0
#define TOP_S__INT_EN0_CLR__INT_EN_OCM_ECC__SHIFT    1
#define TOP_S__INT_EN0_CLR__INT_EN_RPU_FATAL__SHIFT    2
#define TOP_S__INT_EN0_CLR__INT_EN_RPU_NORM__SHIFT    3
#define TOP_S__INT_EN0_CLR__INT_EN_TEMP_OV__SHIFT    4
#define TOP_S__INT_EN0_CLR__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_EN0_CLR__INT_EN_VCC0__SHIFT    8
#define TOP_S__INT_EN0_CLR__INT_EN_VCC1__SHIFT    9
#define TOP_S__INT_EN0_CLR__INT_EN_VCC2__SHIFT    10
#define TOP_S__INT_EN0_CLR__INT_EN_VCC3__SHIFT    11
#define TOP_S__INT_EN0_CLR__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_EN0_CLR__INT_EN_CLK_DETEC__SHIFT    18
#define TOP_S__INT_EN0_CLR__RESERVED_19__SHIFT    19
#define TOP_S__INT_EN0_CLR__INT_EN_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_EN0_CLR__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_EN0_CLR__INT_EN_PL0__SHIFT    24
#define TOP_S__INT_EN0_CLR__INT_EN_PL1__SHIFT    25
#define TOP_S__INT_EN0_CLR__INT_EN_PL2__SHIFT    26
#define TOP_S__INT_EN0_CLR__INT_EN_PL3__SHIFT    27
#define TOP_S__INT_EN0_CLR__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_EN0_CLR__INT_EN_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_EN0_CLR__INT_EN_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_EN0_CLR__INT_EN_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_EN0_CLR__INT_EN_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_EN0_CLR__INT_EN_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_EN0_CLR__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_EN0_CLR__INT_EN_VCC0__MASK    0x00000100
#define TOP_S__INT_EN0_CLR__INT_EN_VCC1__MASK    0x00000200
#define TOP_S__INT_EN0_CLR__INT_EN_VCC2__MASK    0x00000400
#define TOP_S__INT_EN0_CLR__INT_EN_VCC3__MASK    0x00000800
#define TOP_S__INT_EN0_CLR__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_EN0_CLR__INT_EN_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_EN0_CLR__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_EN0_CLR__INT_EN_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_EN0_CLR__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_EN0_CLR__INT_EN_PL0__MASK    0x01000000
#define TOP_S__INT_EN0_CLR__INT_EN_PL1__MASK    0x02000000
#define TOP_S__INT_EN0_CLR__INT_EN_PL2__MASK    0x04000000
#define TOP_S__INT_EN0_CLR__INT_EN_PL3__MASK    0x08000000
#define TOP_S__INT_EN0_CLR__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_EN0_CLR__INT_EN_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_VCC0__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_VCC1__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_VCC2__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_VCC3__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_PL0__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_PL1__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_PL2__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__INT_EN_PL3__POR_VALUE    0x0
#define TOP_S__INT_EN0_CLR__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_EN1_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en_pll0_lock : 1;
        unsigned int_en_pll1_lock : 1;
        unsigned int_en_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_en_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_en_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_EN1_SET__ACC_T;

#define TOP_S__INT_EN1_SET__ADDR (TOP_S__BASE_ADDR + 0x018ULL)
#define TOP_S__INT_EN1_SET__NUM  0x1

#define TOP_S__INT_EN1_SET__INT_EN_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_EN1_SET__INT_EN_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_EN1_SET__INT_EN_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_EN1_SET__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_EN1_SET__INT_EN_CSU__SHIFT    8
#define TOP_S__INT_EN1_SET__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_EN1_SET__INT_EN_CSU_BOOT__SHIFT    13
#define TOP_S__INT_EN1_SET__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_EN1_SET__INT_EN_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_EN1_SET__INT_EN_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_EN1_SET__INT_EN_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_EN1_SET__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_EN1_SET__INT_EN_CSU__MASK    0x00000100
#define TOP_S__INT_EN1_SET__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_EN1_SET__INT_EN_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_EN1_SET__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_EN1_SET__INT_EN_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__INT_EN_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__INT_EN_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__INT_EN_CSU__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__INT_EN_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_EN1_SET__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_EN1_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_en_pll0_lock : 1;
        unsigned int_en_pll1_lock : 1;
        unsigned int_en_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_en_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_en_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_EN1_CLR__ACC_T;

#define TOP_S__INT_EN1_CLR__ADDR (TOP_S__BASE_ADDR + 0x01CULL)
#define TOP_S__INT_EN1_CLR__NUM  0x1

#define TOP_S__INT_EN1_CLR__INT_EN_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_EN1_CLR__INT_EN_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_EN1_CLR__INT_EN_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_EN1_CLR__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_EN1_CLR__INT_EN_CSU__SHIFT    8
#define TOP_S__INT_EN1_CLR__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_EN1_CLR__INT_EN_CSU_BOOT__SHIFT    13
#define TOP_S__INT_EN1_CLR__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_EN1_CLR__INT_EN_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_EN1_CLR__INT_EN_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_EN1_CLR__INT_EN_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_EN1_CLR__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_EN1_CLR__INT_EN_CSU__MASK    0x00000100
#define TOP_S__INT_EN1_CLR__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_EN1_CLR__INT_EN_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_EN1_CLR__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_EN1_CLR__INT_EN_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__INT_EN_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__INT_EN_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__INT_EN_CSU__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__INT_EN_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_EN1_CLR__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_MSK0_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_msk_ddr_ecc : 1;
        unsigned int_msk_ocm_ecc : 1;
        unsigned int_msk_rpu_fatal : 1;
        unsigned int_msk_rpu_norm : 1;
        unsigned int_msk_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_msk_vcc0 : 1;
        unsigned int_msk_vcc1 : 1;
        unsigned int_msk_vcc2 : 1;
        unsigned int_msk_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_msk_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_msk_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_msk_pl0 : 1;
        unsigned int_msk_pl1 : 1;
        unsigned int_msk_pl2 : 1;
        unsigned int_msk_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_MSK0_SET__ACC_T;

#define TOP_S__INT_MSK0_SET__ADDR (TOP_S__BASE_ADDR + 0x020ULL)
#define TOP_S__INT_MSK0_SET__NUM  0x1

#define TOP_S__INT_MSK0_SET__INT_MSK_DDR_ECC__SHIFT    0
#define TOP_S__INT_MSK0_SET__INT_MSK_OCM_ECC__SHIFT    1
#define TOP_S__INT_MSK0_SET__INT_MSK_RPU_FATAL__SHIFT    2
#define TOP_S__INT_MSK0_SET__INT_MSK_RPU_NORM__SHIFT    3
#define TOP_S__INT_MSK0_SET__INT_MSK_TEMP_OV__SHIFT    4
#define TOP_S__INT_MSK0_SET__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC0__SHIFT    8
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC1__SHIFT    9
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC2__SHIFT    10
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC3__SHIFT    11
#define TOP_S__INT_MSK0_SET__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_MSK0_SET__INT_MSK_CLK_DETEC__SHIFT    18
#define TOP_S__INT_MSK0_SET__RESERVED_19__SHIFT    19
#define TOP_S__INT_MSK0_SET__INT_MSK_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_MSK0_SET__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_MSK0_SET__INT_MSK_PL0__SHIFT    24
#define TOP_S__INT_MSK0_SET__INT_MSK_PL1__SHIFT    25
#define TOP_S__INT_MSK0_SET__INT_MSK_PL2__SHIFT    26
#define TOP_S__INT_MSK0_SET__INT_MSK_PL3__SHIFT    27
#define TOP_S__INT_MSK0_SET__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_MSK0_SET__INT_MSK_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_MSK0_SET__INT_MSK_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_MSK0_SET__INT_MSK_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_MSK0_SET__INT_MSK_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_MSK0_SET__INT_MSK_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_MSK0_SET__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC0__MASK    0x00000100
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC1__MASK    0x00000200
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC2__MASK    0x00000400
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC3__MASK    0x00000800
#define TOP_S__INT_MSK0_SET__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_MSK0_SET__INT_MSK_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_MSK0_SET__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_MSK0_SET__INT_MSK_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_MSK0_SET__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_MSK0_SET__INT_MSK_PL0__MASK    0x01000000
#define TOP_S__INT_MSK0_SET__INT_MSK_PL1__MASK    0x02000000
#define TOP_S__INT_MSK0_SET__INT_MSK_PL2__MASK    0x04000000
#define TOP_S__INT_MSK0_SET__INT_MSK_PL3__MASK    0x08000000
#define TOP_S__INT_MSK0_SET__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_MSK0_SET__INT_MSK_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC0__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC1__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC2__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_VCC3__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_PL0__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_PL1__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_PL2__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__INT_MSK_PL3__POR_VALUE    0x0
#define TOP_S__INT_MSK0_SET__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_MSK0_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_msk_ddr_ecc : 1;
        unsigned int_msk_ocm_ecc : 1;
        unsigned int_msk_rpu_fatal : 1;
        unsigned int_msk_rpu_norm : 1;
        unsigned int_msk_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_msk_vcc0 : 1;
        unsigned int_msk_vcc1 : 1;
        unsigned int_msk_vcc2 : 1;
        unsigned int_msk_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_msk_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_msk_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_msk_pl0 : 1;
        unsigned int_msk_pl1 : 1;
        unsigned int_msk_pl2 : 1;
        unsigned int_msk_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_MSK0_CLR__ACC_T;

#define TOP_S__INT_MSK0_CLR__ADDR (TOP_S__BASE_ADDR + 0x024ULL)
#define TOP_S__INT_MSK0_CLR__NUM  0x1

#define TOP_S__INT_MSK0_CLR__INT_MSK_DDR_ECC__SHIFT    0
#define TOP_S__INT_MSK0_CLR__INT_MSK_OCM_ECC__SHIFT    1
#define TOP_S__INT_MSK0_CLR__INT_MSK_RPU_FATAL__SHIFT    2
#define TOP_S__INT_MSK0_CLR__INT_MSK_RPU_NORM__SHIFT    3
#define TOP_S__INT_MSK0_CLR__INT_MSK_TEMP_OV__SHIFT    4
#define TOP_S__INT_MSK0_CLR__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC0__SHIFT    8
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC1__SHIFT    9
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC2__SHIFT    10
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC3__SHIFT    11
#define TOP_S__INT_MSK0_CLR__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_MSK0_CLR__INT_MSK_CLK_DETEC__SHIFT    18
#define TOP_S__INT_MSK0_CLR__RESERVED_19__SHIFT    19
#define TOP_S__INT_MSK0_CLR__INT_MSK_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_MSK0_CLR__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL0__SHIFT    24
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL1__SHIFT    25
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL2__SHIFT    26
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL3__SHIFT    27
#define TOP_S__INT_MSK0_CLR__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_MSK0_CLR__INT_MSK_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_MSK0_CLR__INT_MSK_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_MSK0_CLR__INT_MSK_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_MSK0_CLR__INT_MSK_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_MSK0_CLR__INT_MSK_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_MSK0_CLR__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC0__MASK    0x00000100
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC1__MASK    0x00000200
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC2__MASK    0x00000400
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC3__MASK    0x00000800
#define TOP_S__INT_MSK0_CLR__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_MSK0_CLR__INT_MSK_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_MSK0_CLR__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_MSK0_CLR__INT_MSK_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_MSK0_CLR__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL0__MASK    0x01000000
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL1__MASK    0x02000000
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL2__MASK    0x04000000
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL3__MASK    0x08000000
#define TOP_S__INT_MSK0_CLR__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_MSK0_CLR__INT_MSK_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC0__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC1__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC2__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_VCC3__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL0__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL1__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL2__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__INT_MSK_PL3__POR_VALUE    0x0
#define TOP_S__INT_MSK0_CLR__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_MSK1_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_msk_pll0_lock : 1;
        unsigned int_msk_pll1_lock : 1;
        unsigned int_msk_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_msk_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_msk_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_MSK1_SET__ACC_T;

#define TOP_S__INT_MSK1_SET__ADDR (TOP_S__BASE_ADDR + 0x028ULL)
#define TOP_S__INT_MSK1_SET__NUM  0x1

#define TOP_S__INT_MSK1_SET__INT_MSK_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_MSK1_SET__INT_MSK_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_MSK1_SET__INT_MSK_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_MSK1_SET__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_MSK1_SET__INT_MSK_CSU__SHIFT    8
#define TOP_S__INT_MSK1_SET__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_MSK1_SET__INT_MSK_CSU_BOOT__SHIFT    13
#define TOP_S__INT_MSK1_SET__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_MSK1_SET__INT_MSK_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_MSK1_SET__INT_MSK_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_MSK1_SET__INT_MSK_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_MSK1_SET__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_MSK1_SET__INT_MSK_CSU__MASK    0x00000100
#define TOP_S__INT_MSK1_SET__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_MSK1_SET__INT_MSK_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_MSK1_SET__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_MSK1_SET__INT_MSK_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__INT_MSK_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__INT_MSK_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__INT_MSK_CSU__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__INT_MSK_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_MSK1_SET__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_MSK1_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_msk_pll0_lock : 1;
        unsigned int_msk_pll1_lock : 1;
        unsigned int_msk_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_msk_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_msk_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_MSK1_CLR__ACC_T;

#define TOP_S__INT_MSK1_CLR__ADDR (TOP_S__BASE_ADDR + 0x02CULL)
#define TOP_S__INT_MSK1_CLR__NUM  0x1

#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_MSK1_CLR__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_MSK1_CLR__INT_MSK_CSU__SHIFT    8
#define TOP_S__INT_MSK1_CLR__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_MSK1_CLR__INT_MSK_CSU_BOOT__SHIFT    13
#define TOP_S__INT_MSK1_CLR__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_MSK1_CLR__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_MSK1_CLR__INT_MSK_CSU__MASK    0x00000100
#define TOP_S__INT_MSK1_CLR__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_MSK1_CLR__INT_MSK_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_MSK1_CLR__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__INT_MSK_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__INT_MSK_CSU__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__INT_MSK_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_MSK1_CLR__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_CLR0_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_clr_ddr_ecc : 1;
        unsigned int_clr_ocm_ecc : 1;
        unsigned int_clr_rpu_fatal : 1;
        unsigned int_clr_rpu_norm : 1;
        unsigned int_clr_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_clr_vcc0 : 1;
        unsigned int_clr_vcc1 : 1;
        unsigned int_clr_vcc2 : 1;
        unsigned int_clr_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_clr_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_clr_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_clr_pl0 : 1;
        unsigned int_clr_pl1 : 1;
        unsigned int_clr_pl2 : 1;
        unsigned int_clr_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_CLR0_SET__ACC_T;

#define TOP_S__INT_CLR0_SET__ADDR (TOP_S__BASE_ADDR + 0x030ULL)
#define TOP_S__INT_CLR0_SET__NUM  0x1

#define TOP_S__INT_CLR0_SET__INT_CLR_DDR_ECC__SHIFT    0
#define TOP_S__INT_CLR0_SET__INT_CLR_OCM_ECC__SHIFT    1
#define TOP_S__INT_CLR0_SET__INT_CLR_RPU_FATAL__SHIFT    2
#define TOP_S__INT_CLR0_SET__INT_CLR_RPU_NORM__SHIFT    3
#define TOP_S__INT_CLR0_SET__INT_CLR_TEMP_OV__SHIFT    4
#define TOP_S__INT_CLR0_SET__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC0__SHIFT    8
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC1__SHIFT    9
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC2__SHIFT    10
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC3__SHIFT    11
#define TOP_S__INT_CLR0_SET__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_CLR0_SET__INT_CLR_CLK_DETEC__SHIFT    18
#define TOP_S__INT_CLR0_SET__RESERVED_19__SHIFT    19
#define TOP_S__INT_CLR0_SET__INT_CLR_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_CLR0_SET__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_CLR0_SET__INT_CLR_PL0__SHIFT    24
#define TOP_S__INT_CLR0_SET__INT_CLR_PL1__SHIFT    25
#define TOP_S__INT_CLR0_SET__INT_CLR_PL2__SHIFT    26
#define TOP_S__INT_CLR0_SET__INT_CLR_PL3__SHIFT    27
#define TOP_S__INT_CLR0_SET__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_CLR0_SET__INT_CLR_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_CLR0_SET__INT_CLR_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_CLR0_SET__INT_CLR_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_CLR0_SET__INT_CLR_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_CLR0_SET__INT_CLR_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_CLR0_SET__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC0__MASK    0x00000100
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC1__MASK    0x00000200
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC2__MASK    0x00000400
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC3__MASK    0x00000800
#define TOP_S__INT_CLR0_SET__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_CLR0_SET__INT_CLR_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_CLR0_SET__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_CLR0_SET__INT_CLR_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_CLR0_SET__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_CLR0_SET__INT_CLR_PL0__MASK    0x01000000
#define TOP_S__INT_CLR0_SET__INT_CLR_PL1__MASK    0x02000000
#define TOP_S__INT_CLR0_SET__INT_CLR_PL2__MASK    0x04000000
#define TOP_S__INT_CLR0_SET__INT_CLR_PL3__MASK    0x08000000
#define TOP_S__INT_CLR0_SET__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_CLR0_SET__INT_CLR_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC0__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC1__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC2__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_VCC3__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_PL0__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_PL1__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_PL2__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__INT_CLR_PL3__POR_VALUE    0x0
#define TOP_S__INT_CLR0_SET__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_CLR0_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_clr_ddr_ecc : 1;
        unsigned int_clr_ocm_ecc : 1;
        unsigned int_clr_rpu_fatal : 1;
        unsigned int_clr_rpu_norm : 1;
        unsigned int_clr_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_clr_vcc0 : 1;
        unsigned int_clr_vcc1 : 1;
        unsigned int_clr_vcc2 : 1;
        unsigned int_clr_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_clr_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_clr_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_clr_pl0 : 1;
        unsigned int_clr_pl1 : 1;
        unsigned int_clr_pl2 : 1;
        unsigned int_clr_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_CLR0_CLR__ACC_T;

#define TOP_S__INT_CLR0_CLR__ADDR (TOP_S__BASE_ADDR + 0x034ULL)
#define TOP_S__INT_CLR0_CLR__NUM  0x1

#define TOP_S__INT_CLR0_CLR__INT_CLR_DDR_ECC__SHIFT    0
#define TOP_S__INT_CLR0_CLR__INT_CLR_OCM_ECC__SHIFT    1
#define TOP_S__INT_CLR0_CLR__INT_CLR_RPU_FATAL__SHIFT    2
#define TOP_S__INT_CLR0_CLR__INT_CLR_RPU_NORM__SHIFT    3
#define TOP_S__INT_CLR0_CLR__INT_CLR_TEMP_OV__SHIFT    4
#define TOP_S__INT_CLR0_CLR__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC0__SHIFT    8
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC1__SHIFT    9
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC2__SHIFT    10
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC3__SHIFT    11
#define TOP_S__INT_CLR0_CLR__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_CLR0_CLR__INT_CLR_CLK_DETEC__SHIFT    18
#define TOP_S__INT_CLR0_CLR__RESERVED_19__SHIFT    19
#define TOP_S__INT_CLR0_CLR__INT_CLR_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_CLR0_CLR__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL0__SHIFT    24
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL1__SHIFT    25
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL2__SHIFT    26
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL3__SHIFT    27
#define TOP_S__INT_CLR0_CLR__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_CLR0_CLR__INT_CLR_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_CLR0_CLR__INT_CLR_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_CLR0_CLR__INT_CLR_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_CLR0_CLR__INT_CLR_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_CLR0_CLR__INT_CLR_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_CLR0_CLR__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC0__MASK    0x00000100
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC1__MASK    0x00000200
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC2__MASK    0x00000400
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC3__MASK    0x00000800
#define TOP_S__INT_CLR0_CLR__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_CLR0_CLR__INT_CLR_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_CLR0_CLR__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_CLR0_CLR__INT_CLR_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_CLR0_CLR__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL0__MASK    0x01000000
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL1__MASK    0x02000000
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL2__MASK    0x04000000
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL3__MASK    0x08000000
#define TOP_S__INT_CLR0_CLR__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_CLR0_CLR__INT_CLR_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC0__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC1__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC2__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_VCC3__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL0__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL1__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL2__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__INT_CLR_PL3__POR_VALUE    0x0
#define TOP_S__INT_CLR0_CLR__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_CLR1_SET
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_clr_pll0_lock : 1;
        unsigned int_clr_pll1_lock : 1;
        unsigned int_clr_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_clr_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_clr_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_CLR1_SET__ACC_T;

#define TOP_S__INT_CLR1_SET__ADDR (TOP_S__BASE_ADDR + 0x038ULL)
#define TOP_S__INT_CLR1_SET__NUM  0x1

#define TOP_S__INT_CLR1_SET__INT_CLR_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_CLR1_SET__INT_CLR_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_CLR1_SET__INT_CLR_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_CLR1_SET__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_CLR1_SET__INT_CLR_CSU__SHIFT    8
#define TOP_S__INT_CLR1_SET__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_CLR1_SET__INT_CLR_CSU_BOOT__SHIFT    13
#define TOP_S__INT_CLR1_SET__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_CLR1_SET__INT_CLR_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_CLR1_SET__INT_CLR_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_CLR1_SET__INT_CLR_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_CLR1_SET__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_CLR1_SET__INT_CLR_CSU__MASK    0x00000100
#define TOP_S__INT_CLR1_SET__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_CLR1_SET__INT_CLR_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_CLR1_SET__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_CLR1_SET__INT_CLR_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__INT_CLR_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__INT_CLR_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__INT_CLR_CSU__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__INT_CLR_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_CLR1_SET__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_CLR1_CLR
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_clr_pll0_lock : 1;
        unsigned int_clr_pll1_lock : 1;
        unsigned int_clr_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_clr_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_clr_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_CLR1_CLR__ACC_T;

#define TOP_S__INT_CLR1_CLR__ADDR (TOP_S__BASE_ADDR + 0x03CULL)
#define TOP_S__INT_CLR1_CLR__NUM  0x1

#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_CLR1_CLR__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_CLR1_CLR__INT_CLR_CSU__SHIFT    8
#define TOP_S__INT_CLR1_CLR__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_CLR1_CLR__INT_CLR_CSU_BOOT__SHIFT    13
#define TOP_S__INT_CLR1_CLR__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_CLR1_CLR__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_CLR1_CLR__INT_CLR_CSU__MASK    0x00000100
#define TOP_S__INT_CLR1_CLR__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_CLR1_CLR__INT_CLR_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_CLR1_CLR__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__INT_CLR_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__INT_CLR_CSU__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__INT_CLR_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_CLR1_CLR__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_STATE0
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_ddr_ecc : 1;
        unsigned int_ocm_ecc : 1;
        unsigned int_rpu_fatal : 1;
        unsigned int_rpu_norm : 1;
        unsigned int_temp_ov : 1;
        unsigned reserved_7_5 : 3;
        unsigned int_vcc0 : 1;
        unsigned int_vcc1 : 1;
        unsigned int_vcc2 : 1;
        unsigned int_vcc3 : 1;
        unsigned reserved_17_12 : 6;
        unsigned int_clk_detec : 1;
        unsigned reserved_19 : 1;
        unsigned int_bus_timeout : 1;
        unsigned reserved_23_21 : 3;
        unsigned int_pl0 : 1;
        unsigned int_pl1 : 1;
        unsigned int_pl2 : 1;
        unsigned int_pl3 : 1;
        unsigned reserved_31_28 : 4;
    };
    unsigned reg;
} TOP_S__INT_STATE0__ACC_T;

#define TOP_S__INT_STATE0__ADDR (TOP_S__BASE_ADDR + 0x040ULL)
#define TOP_S__INT_STATE0__NUM  0x1

#define TOP_S__INT_STATE0__INT_DDR_ECC__SHIFT    0
#define TOP_S__INT_STATE0__INT_OCM_ECC__SHIFT    1
#define TOP_S__INT_STATE0__INT_RPU_FATAL__SHIFT    2
#define TOP_S__INT_STATE0__INT_RPU_NORM__SHIFT    3
#define TOP_S__INT_STATE0__INT_TEMP_OV__SHIFT    4
#define TOP_S__INT_STATE0__RESERVED_7_5__SHIFT    5
#define TOP_S__INT_STATE0__INT_VCC0__SHIFT    8
#define TOP_S__INT_STATE0__INT_VCC1__SHIFT    9
#define TOP_S__INT_STATE0__INT_VCC2__SHIFT    10
#define TOP_S__INT_STATE0__INT_VCC3__SHIFT    11
#define TOP_S__INT_STATE0__RESERVED_17_12__SHIFT    12
#define TOP_S__INT_STATE0__INT_CLK_DETEC__SHIFT    18
#define TOP_S__INT_STATE0__RESERVED_19__SHIFT    19
#define TOP_S__INT_STATE0__INT_BUS_TIMEOUT__SHIFT    20
#define TOP_S__INT_STATE0__RESERVED_23_21__SHIFT    21
#define TOP_S__INT_STATE0__INT_PL0__SHIFT    24
#define TOP_S__INT_STATE0__INT_PL1__SHIFT    25
#define TOP_S__INT_STATE0__INT_PL2__SHIFT    26
#define TOP_S__INT_STATE0__INT_PL3__SHIFT    27
#define TOP_S__INT_STATE0__RESERVED_31_28__SHIFT    28

#define TOP_S__INT_STATE0__INT_DDR_ECC__MASK    0x00000001
#define TOP_S__INT_STATE0__INT_OCM_ECC__MASK    0x00000002
#define TOP_S__INT_STATE0__INT_RPU_FATAL__MASK    0x00000004
#define TOP_S__INT_STATE0__INT_RPU_NORM__MASK    0x00000008
#define TOP_S__INT_STATE0__INT_TEMP_OV__MASK    0x00000010
#define TOP_S__INT_STATE0__RESERVED_7_5__MASK    0x000000e0
#define TOP_S__INT_STATE0__INT_VCC0__MASK    0x00000100
#define TOP_S__INT_STATE0__INT_VCC1__MASK    0x00000200
#define TOP_S__INT_STATE0__INT_VCC2__MASK    0x00000400
#define TOP_S__INT_STATE0__INT_VCC3__MASK    0x00000800
#define TOP_S__INT_STATE0__RESERVED_17_12__MASK    0x0003f000
#define TOP_S__INT_STATE0__INT_CLK_DETEC__MASK    0x00040000
#define TOP_S__INT_STATE0__RESERVED_19__MASK    0x00080000
#define TOP_S__INT_STATE0__INT_BUS_TIMEOUT__MASK    0x00100000
#define TOP_S__INT_STATE0__RESERVED_23_21__MASK    0x00e00000
#define TOP_S__INT_STATE0__INT_PL0__MASK    0x01000000
#define TOP_S__INT_STATE0__INT_PL1__MASK    0x02000000
#define TOP_S__INT_STATE0__INT_PL2__MASK    0x04000000
#define TOP_S__INT_STATE0__INT_PL3__MASK    0x08000000
#define TOP_S__INT_STATE0__RESERVED_31_28__MASK    0xf0000000

#define TOP_S__INT_STATE0__INT_DDR_ECC__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_OCM_ECC__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_RPU_FATAL__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_RPU_NORM__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_TEMP_OV__POR_VALUE    0x0
#define TOP_S__INT_STATE0__RESERVED_7_5__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_VCC0__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_VCC1__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_VCC2__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_VCC3__POR_VALUE    0x0
#define TOP_S__INT_STATE0__RESERVED_17_12__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_CLK_DETEC__POR_VALUE    0x0
#define TOP_S__INT_STATE0__RESERVED_19__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_BUS_TIMEOUT__POR_VALUE    0x0
#define TOP_S__INT_STATE0__RESERVED_23_21__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_PL0__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_PL1__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_PL2__POR_VALUE    0x0
#define TOP_S__INT_STATE0__INT_PL3__POR_VALUE    0x0
#define TOP_S__INT_STATE0__RESERVED_31_28__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: INT_STATE1
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned int_pll0_lock : 1;
        unsigned int_pll1_lock : 1;
        unsigned int_pll2_lock : 1;
        unsigned reserved_7_3 : 5;
        unsigned int_csu : 1;
        unsigned reserved_12_9 : 4;
        unsigned int_csu_boot : 1;
        unsigned reserved_31_14 : 18;
    };
    unsigned reg;
} TOP_S__INT_STATE1__ACC_T;

#define TOP_S__INT_STATE1__ADDR (TOP_S__BASE_ADDR + 0x044ULL)
#define TOP_S__INT_STATE1__NUM  0x1

#define TOP_S__INT_STATE1__INT_PLL0_LOCK__SHIFT    0
#define TOP_S__INT_STATE1__INT_PLL1_LOCK__SHIFT    1
#define TOP_S__INT_STATE1__INT_PLL2_LOCK__SHIFT    2
#define TOP_S__INT_STATE1__RESERVED_7_3__SHIFT    3
#define TOP_S__INT_STATE1__INT_CSU__SHIFT    8
#define TOP_S__INT_STATE1__RESERVED_12_9__SHIFT    9
#define TOP_S__INT_STATE1__INT_CSU_BOOT__SHIFT    13
#define TOP_S__INT_STATE1__RESERVED_31_14__SHIFT    14

#define TOP_S__INT_STATE1__INT_PLL0_LOCK__MASK    0x00000001
#define TOP_S__INT_STATE1__INT_PLL1_LOCK__MASK    0x00000002
#define TOP_S__INT_STATE1__INT_PLL2_LOCK__MASK    0x00000004
#define TOP_S__INT_STATE1__RESERVED_7_3__MASK    0x000000f8
#define TOP_S__INT_STATE1__INT_CSU__MASK    0x00000100
#define TOP_S__INT_STATE1__RESERVED_12_9__MASK    0x00001e00
#define TOP_S__INT_STATE1__INT_CSU_BOOT__MASK    0x00002000
#define TOP_S__INT_STATE1__RESERVED_31_14__MASK    0xffffc000

#define TOP_S__INT_STATE1__INT_PLL0_LOCK__POR_VALUE    0x0
#define TOP_S__INT_STATE1__INT_PLL1_LOCK__POR_VALUE    0x0
#define TOP_S__INT_STATE1__INT_PLL2_LOCK__POR_VALUE    0x0
#define TOP_S__INT_STATE1__RESERVED_7_3__POR_VALUE    0x0
#define TOP_S__INT_STATE1__INT_CSU__POR_VALUE    0x0
#define TOP_S__INT_STATE1__RESERVED_12_9__POR_VALUE    0x0
#define TOP_S__INT_STATE1__INT_CSU_BOOT__POR_VALUE    0x0
#define TOP_S__INT_STATE1__RESERVED_31_14__POR_VALUE    0x0


///////////////////////////////////////////////////////
// Register: SW_PMU_SHACK
// 
///////////////////////////////////////////////////////

typedef union {
    struct {
        unsigned proc_done : 1;
        unsigned fiq_ack : 1;
        unsigned hdrstcnt_clr : 1;
        unsigned reserved_31_3 : 29;
    };
    unsigned reg;
} TOP_S__SW_PMU_SHACK__ACC_T;

#define TOP_S__SW_PMU_SHACK__ADDR (TOP_S__BASE_ADDR + 0x080ULL)
#define TOP_S__SW_PMU_SHACK__NUM  0x1

#define TOP_S__SW_PMU_SHACK__PROC_DONE__SHIFT    0
#define TOP_S__SW_PMU_SHACK__FIQ_ACK__SHIFT    1
#define TOP_S__SW_PMU_SHACK__HDRSTCNT_CLR__SHIFT    2
#define TOP_S__SW_PMU_SHACK__RESERVED_31_3__SHIFT    3

#define TOP_S__SW_PMU_SHACK__PROC_DONE__MASK    0x00000001
#define TOP_S__SW_PMU_SHACK__FIQ_ACK__MASK    0x00000002
#define TOP_S__SW_PMU_SHACK__HDRSTCNT_CLR__MASK    0x00000004
#define TOP_S__SW_PMU_SHACK__RESERVED_31_3__MASK    0xfffffff8

#define TOP_S__SW_PMU_SHACK__PROC_DONE__POR_VALUE    0x0
#define TOP_S__SW_PMU_SHACK__FIQ_ACK__POR_VALUE    0x0
#define TOP_S__SW_PMU_SHACK__HDRSTCNT_CLR__POR_VALUE    0x0
#define TOP_S__SW_PMU_SHACK__RESERVED_31_3__POR_VALUE    0x0


