

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Mon Oct 16 16:10:31 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       test
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  476581|  476581|  476581|  476581|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop  |  476580|  476580|       705|          -|          -|   676|    no    |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        | + W_Row_Loop        |      19|      19|         8|          6|          1|     3|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 8
  * Pipeline-1: initiation interval (II) = 6, depth = 8
  * Pipeline-2: initiation interval (II) = 6, depth = 8
  * Pipeline-3: initiation interval (II) = 6, depth = 8
  * Pipeline-4: initiation interval (II) = 6, depth = 8
  * Pipeline-5: initiation interval (II) = 6, depth = 8
  * Pipeline-6: initiation interval (II) = 6, depth = 8
  * Pipeline-7: initiation interval (II) = 6, depth = 8
  * Pipeline-8: initiation interval (II) = 6, depth = 8
  * Pipeline-9: initiation interval (II) = 6, depth = 8
  * Pipeline-10: initiation interval (II) = 6, depth = 8
  * Pipeline-11: initiation interval (II) = 6, depth = 8
  * Pipeline-12: initiation interval (II) = 6, depth = 8
  * Pipeline-13: initiation interval (II) = 6, depth = 8
  * Pipeline-14: initiation interval (II) = 6, depth = 8
  * Pipeline-15: initiation interval (II) = 6, depth = 8
  * Pipeline-16: initiation interval (II) = 6, depth = 8
  * Pipeline-17: initiation interval (II) = 6, depth = 8
  * Pipeline-18: initiation interval (II) = 6, depth = 8
  * Pipeline-19: initiation interval (II) = 6, depth = 8
  * Pipeline-20: initiation interval (II) = 6, depth = 8
  * Pipeline-21: initiation interval (II) = 6, depth = 8
  * Pipeline-22: initiation interval (II) = 6, depth = 8
  * Pipeline-23: initiation interval (II) = 6, depth = 8
  * Pipeline-24: initiation interval (II) = 6, depth = 8
  * Pipeline-25: initiation interval (II) = 6, depth = 8
  * Pipeline-26: initiation interval (II) = 6, depth = 8
  * Pipeline-27: initiation interval (II) = 6, depth = 8
  * Pipeline-28: initiation interval (II) = 6, depth = 8
  * Pipeline-29: initiation interval (II) = 6, depth = 8
  * Pipeline-30: initiation interval (II) = 6, depth = 8
  * Pipeline-31: initiation interval (II) = 6, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 322
* Pipeline : 32
  Pipeline-0 : II = 6, D = 8, States = { 3 4 5 6 7 8 9 10 }
  Pipeline-1 : II = 6, D = 8, States = { 13 14 15 16 17 18 19 20 }
  Pipeline-2 : II = 6, D = 8, States = { 23 24 25 26 27 28 29 30 }
  Pipeline-3 : II = 6, D = 8, States = { 33 34 35 36 37 38 39 40 }
  Pipeline-4 : II = 6, D = 8, States = { 43 44 45 46 47 48 49 50 }
  Pipeline-5 : II = 6, D = 8, States = { 53 54 55 56 57 58 59 60 }
  Pipeline-6 : II = 6, D = 8, States = { 63 64 65 66 67 68 69 70 }
  Pipeline-7 : II = 6, D = 8, States = { 73 74 75 76 77 78 79 80 }
  Pipeline-8 : II = 6, D = 8, States = { 83 84 85 86 87 88 89 90 }
  Pipeline-9 : II = 6, D = 8, States = { 93 94 95 96 97 98 99 100 }
  Pipeline-10 : II = 6, D = 8, States = { 103 104 105 106 107 108 109 110 }
  Pipeline-11 : II = 6, D = 8, States = { 113 114 115 116 117 118 119 120 }
  Pipeline-12 : II = 6, D = 8, States = { 123 124 125 126 127 128 129 130 }
  Pipeline-13 : II = 6, D = 8, States = { 133 134 135 136 137 138 139 140 }
  Pipeline-14 : II = 6, D = 8, States = { 143 144 145 146 147 148 149 150 }
  Pipeline-15 : II = 6, D = 8, States = { 153 154 155 156 157 158 159 160 }
  Pipeline-16 : II = 6, D = 8, States = { 163 164 165 166 167 168 169 170 }
  Pipeline-17 : II = 6, D = 8, States = { 173 174 175 176 177 178 179 180 }
  Pipeline-18 : II = 6, D = 8, States = { 183 184 185 186 187 188 189 190 }
  Pipeline-19 : II = 6, D = 8, States = { 193 194 195 196 197 198 199 200 }
  Pipeline-20 : II = 6, D = 8, States = { 203 204 205 206 207 208 209 210 }
  Pipeline-21 : II = 6, D = 8, States = { 213 214 215 216 217 218 219 220 }
  Pipeline-22 : II = 6, D = 8, States = { 223 224 225 226 227 228 229 230 }
  Pipeline-23 : II = 6, D = 8, States = { 233 234 235 236 237 238 239 240 }
  Pipeline-24 : II = 6, D = 8, States = { 243 244 245 246 247 248 249 250 }
  Pipeline-25 : II = 6, D = 8, States = { 253 254 255 256 257 258 259 260 }
  Pipeline-26 : II = 6, D = 8, States = { 263 264 265 266 267 268 269 270 }
  Pipeline-27 : II = 6, D = 8, States = { 273 274 275 276 277 278 279 280 }
  Pipeline-28 : II = 6, D = 8, States = { 283 284 285 286 287 288 289 290 }
  Pipeline-29 : II = 6, D = 8, States = { 293 294 295 296 297 298 299 300 }
  Pipeline-30 : II = 6, D = 8, States = { 303 304 305 306 307 308 309 310 }
  Pipeline-31 : II = 6, D = 8, States = { 313 314 315 316 317 318 319 320 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 11 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 21 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 13 
21 --> 22 
22 --> 23 
23 --> 31 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 23 
31 --> 32 
32 --> 33 
33 --> 41 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 33 
41 --> 42 
42 --> 43 
43 --> 51 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 43 
51 --> 52 
52 --> 53 
53 --> 61 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 53 
61 --> 62 
62 --> 63 
63 --> 71 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 63 
71 --> 72 
72 --> 73 
73 --> 81 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 73 
81 --> 82 
82 --> 83 
83 --> 91 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 83 
91 --> 92 
92 --> 93 
93 --> 101 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 93 
101 --> 102 
102 --> 103 
103 --> 111 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 103 
111 --> 112 
112 --> 113 
113 --> 121 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 113 
121 --> 122 
122 --> 123 
123 --> 131 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 123 
131 --> 132 
132 --> 133 
133 --> 141 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 133 
141 --> 142 
142 --> 143 
143 --> 151 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 143 
151 --> 152 
152 --> 153 
153 --> 161 154 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 153 
161 --> 162 
162 --> 163 
163 --> 171 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 169 
169 --> 170 
170 --> 163 
171 --> 172 
172 --> 173 
173 --> 181 174 
174 --> 175 
175 --> 176 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 173 
181 --> 182 
182 --> 183 
183 --> 191 184 
184 --> 185 
185 --> 186 
186 --> 187 
187 --> 188 
188 --> 189 
189 --> 190 
190 --> 183 
191 --> 192 
192 --> 193 
193 --> 201 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 200 
200 --> 193 
201 --> 202 
202 --> 203 
203 --> 211 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 203 
211 --> 212 
212 --> 213 
213 --> 221 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 213 
221 --> 222 
222 --> 223 
223 --> 231 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 223 
231 --> 232 
232 --> 233 
233 --> 241 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 233 
241 --> 242 
242 --> 243 
243 --> 251 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 249 
249 --> 250 
250 --> 243 
251 --> 252 
252 --> 253 
253 --> 261 254 
254 --> 255 
255 --> 256 
256 --> 257 
257 --> 258 
258 --> 259 
259 --> 260 
260 --> 253 
261 --> 262 
262 --> 263 
263 --> 271 264 
264 --> 265 
265 --> 266 
266 --> 267 
267 --> 268 
268 --> 269 
269 --> 270 
270 --> 263 
271 --> 272 
272 --> 273 
273 --> 281 274 
274 --> 275 
275 --> 276 
276 --> 277 
277 --> 278 
278 --> 279 
279 --> 280 
280 --> 273 
281 --> 282 
282 --> 283 
283 --> 291 284 
284 --> 285 
285 --> 286 
286 --> 287 
287 --> 288 
288 --> 289 
289 --> 290 
290 --> 283 
291 --> 292 
292 --> 293 
293 --> 301 294 
294 --> 295 
295 --> 296 
296 --> 297 
297 --> 298 
298 --> 299 
299 --> 300 
300 --> 293 
301 --> 302 
302 --> 303 
303 --> 311 304 
304 --> 305 
305 --> 306 
306 --> 307 
307 --> 308 
308 --> 309 
309 --> 310 
310 --> 303 
311 --> 312 
312 --> 313 
313 --> 321 314 
314 --> 315 
315 --> 316 
316 --> 317 
317 --> 318 
318 --> 319 
319 --> 320 
320 --> 313 
321 --> 322 
322 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %conv_input) nounwind, !map !7"   --->   Operation 323 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 324 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 325 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (1.76ns)   --->   "br label %1" [conv/conv_1.cpp:8]   --->   Operation 326 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 9.37>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [conv/conv_1.cpp:8]   --->   Operation 327 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln35_1, %Filter1_Loop_end ]" [conv/conv_1.cpp:35]   --->   Operation 328 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %c, %Filter1_Loop_end ]"   --->   Operation 329 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.77ns)   --->   "%icmp_ln8 = icmp eq i10 %indvar_flatten, -348" [conv/conv_1.cpp:8]   --->   Operation 330 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %indvar_flatten, 1" [conv/conv_1.cpp:8]   --->   Operation 331 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %34, label %Filter1_Loop_begin" [conv/conv_1.cpp:8]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv/conv_1.cpp:8]   --->   Operation 333 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @Row_Loop_Col_Loop_st)"   --->   Operation 334 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676) nounwind"   --->   Operation 335 'speclooptripcount' 'empty_99' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv/conv_1.cpp:11]   --->   Operation 336 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (1.21ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i5 0, i5 %c_0" [conv/conv_1.cpp:35]   --->   Operation 337 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (1.21ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [conv/conv_1.cpp:35]   --->   Operation 338 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln35_1 to i10" [conv/conv_1.cpp:35]   --->   Operation 339 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 340 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %zext_ln35, 26" [conv/conv_1.cpp:35]   --->   Operation 340 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv_1.cpp:12]   --->   Operation 341 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i5 %select_ln35 to i11" [conv/conv_1.cpp:35]   --->   Operation 342 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35 to i10" [conv/conv_1.cpp:35]   --->   Operation 343 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 344 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, %zext_ln35_2" [conv/conv_1.cpp:35]   --->   Operation 344 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv/conv_1.cpp:35]   --->   Operation 345 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i15 %tmp to i64" [conv/conv_1.cpp:35]   --->   Operation 346 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv_1.cpp:35]   --->   Operation 347 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%or_ln35_31 = or i15 %tmp, 1" [conv/conv_1.cpp:35]   --->   Operation 348 'or' 'or_ln35_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%or_ln = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_31)" [conv/conv_1.cpp:35]   --->   Operation 349 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i16 %or_ln to i64" [conv/conv_1.cpp:35]   --->   Operation 350 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv_1.cpp:35]   --->   Operation 351 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns)   --->   "%or_ln35 = or i15 %tmp, 2" [conv/conv_1.cpp:35]   --->   Operation 352 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln35_1 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35)" [conv/conv_1.cpp:35]   --->   Operation 353 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i16 %or_ln35_1 to i64" [conv/conv_1.cpp:35]   --->   Operation 354 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv_1.cpp:35]   --->   Operation 355 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln35_32 = or i15 %tmp, 3" [conv/conv_1.cpp:35]   --->   Operation 356 'or' 'or_ln35_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%or_ln35_2 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_32)" [conv/conv_1.cpp:35]   --->   Operation 357 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %or_ln35_2 to i64" [conv/conv_1.cpp:35]   --->   Operation 358 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [conv/conv_1.cpp:35]   --->   Operation 359 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%or_ln35_33 = or i15 %tmp, 4" [conv/conv_1.cpp:35]   --->   Operation 360 'or' 'or_ln35_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln35_3 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_33)" [conv/conv_1.cpp:35]   --->   Operation 361 'bitconcatenate' 'or_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i16 %or_ln35_3 to i64" [conv/conv_1.cpp:35]   --->   Operation 362 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv_1.cpp:35]   --->   Operation 363 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%or_ln35_34 = or i15 %tmp, 5" [conv/conv_1.cpp:35]   --->   Operation 364 'or' 'or_ln35_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln35_4 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_34)" [conv/conv_1.cpp:35]   --->   Operation 365 'bitconcatenate' 'or_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i16 %or_ln35_4 to i64" [conv/conv_1.cpp:35]   --->   Operation 366 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_8" [conv/conv_1.cpp:35]   --->   Operation 367 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln35_35 = or i15 %tmp, 6" [conv/conv_1.cpp:35]   --->   Operation 368 'or' 'or_ln35_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%or_ln35_5 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_35)" [conv/conv_1.cpp:35]   --->   Operation 369 'bitconcatenate' 'or_ln35_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i16 %or_ln35_5 to i64" [conv/conv_1.cpp:35]   --->   Operation 370 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv/conv_1.cpp:35]   --->   Operation 371 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%or_ln35_36 = or i15 %tmp, 7" [conv/conv_1.cpp:35]   --->   Operation 372 'or' 'or_ln35_36' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%or_ln35_6 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_36)" [conv/conv_1.cpp:35]   --->   Operation 373 'bitconcatenate' 'or_ln35_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i16 %or_ln35_6 to i64" [conv/conv_1.cpp:35]   --->   Operation 374 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv/conv_1.cpp:35]   --->   Operation 375 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%or_ln35_37 = or i15 %tmp, 8" [conv/conv_1.cpp:35]   --->   Operation 376 'or' 'or_ln35_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%or_ln35_7 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_37)" [conv/conv_1.cpp:35]   --->   Operation 377 'bitconcatenate' 'or_ln35_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i16 %or_ln35_7 to i64" [conv/conv_1.cpp:35]   --->   Operation 378 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv_1.cpp:35]   --->   Operation 379 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln35_38 = or i15 %tmp, 9" [conv/conv_1.cpp:35]   --->   Operation 380 'or' 'or_ln35_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%or_ln35_8 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_38)" [conv/conv_1.cpp:35]   --->   Operation 381 'bitconcatenate' 'or_ln35_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i16 %or_ln35_8 to i64" [conv/conv_1.cpp:35]   --->   Operation 382 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv/conv_1.cpp:35]   --->   Operation 383 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%or_ln35_39 = or i15 %tmp, 10" [conv/conv_1.cpp:35]   --->   Operation 384 'or' 'or_ln35_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%or_ln35_9 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_39)" [conv/conv_1.cpp:35]   --->   Operation 385 'bitconcatenate' 'or_ln35_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i16 %or_ln35_9 to i64" [conv/conv_1.cpp:35]   --->   Operation 386 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [conv/conv_1.cpp:35]   --->   Operation 387 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%or_ln35_40 = or i15 %tmp, 11" [conv/conv_1.cpp:35]   --->   Operation 388 'or' 'or_ln35_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln35_s = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_40)" [conv/conv_1.cpp:35]   --->   Operation 389 'bitconcatenate' 'or_ln35_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i16 %or_ln35_s to i64" [conv/conv_1.cpp:35]   --->   Operation 390 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_14" [conv/conv_1.cpp:35]   --->   Operation 391 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln35_41 = or i15 %tmp, 12" [conv/conv_1.cpp:35]   --->   Operation 392 'or' 'or_ln35_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%or_ln35_10 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_41)" [conv/conv_1.cpp:35]   --->   Operation 393 'bitconcatenate' 'or_ln35_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i16 %or_ln35_10 to i64" [conv/conv_1.cpp:35]   --->   Operation 394 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv_1.cpp:35]   --->   Operation 395 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns)   --->   "%or_ln35_42 = or i15 %tmp, 13" [conv/conv_1.cpp:35]   --->   Operation 396 'or' 'or_ln35_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%or_ln35_11 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_42)" [conv/conv_1.cpp:35]   --->   Operation 397 'bitconcatenate' 'or_ln35_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i16 %or_ln35_11 to i64" [conv/conv_1.cpp:35]   --->   Operation 398 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_16" [conv/conv_1.cpp:35]   --->   Operation 399 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%or_ln35_43 = or i15 %tmp, 14" [conv/conv_1.cpp:35]   --->   Operation 400 'or' 'or_ln35_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln35_12 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_43)" [conv/conv_1.cpp:35]   --->   Operation 401 'bitconcatenate' 'or_ln35_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln35_17 = zext i16 %or_ln35_12 to i64" [conv/conv_1.cpp:35]   --->   Operation 402 'zext' 'zext_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_17" [conv/conv_1.cpp:35]   --->   Operation 403 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln35_44 = or i15 %tmp, 15" [conv/conv_1.cpp:35]   --->   Operation 404 'or' 'or_ln35_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%or_ln35_13 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_44)" [conv/conv_1.cpp:35]   --->   Operation 405 'bitconcatenate' 'or_ln35_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln35_18 = zext i16 %or_ln35_13 to i64" [conv/conv_1.cpp:35]   --->   Operation 406 'zext' 'zext_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_18" [conv/conv_1.cpp:35]   --->   Operation 407 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%or_ln35_45 = or i15 %tmp, 16" [conv/conv_1.cpp:35]   --->   Operation 408 'or' 'or_ln35_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln35_14 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_45)" [conv/conv_1.cpp:35]   --->   Operation 409 'bitconcatenate' 'or_ln35_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln35_19 = zext i16 %or_ln35_14 to i64" [conv/conv_1.cpp:35]   --->   Operation 410 'zext' 'zext_ln35_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_19" [conv/conv_1.cpp:35]   --->   Operation 411 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%or_ln35_46 = or i15 %tmp, 17" [conv/conv_1.cpp:35]   --->   Operation 412 'or' 'or_ln35_46' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln35_15 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_46)" [conv/conv_1.cpp:35]   --->   Operation 413 'bitconcatenate' 'or_ln35_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln35_20 = zext i16 %or_ln35_15 to i64" [conv/conv_1.cpp:35]   --->   Operation 414 'zext' 'zext_ln35_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_20" [conv/conv_1.cpp:35]   --->   Operation 415 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%or_ln35_47 = or i15 %tmp, 18" [conv/conv_1.cpp:35]   --->   Operation 416 'or' 'or_ln35_47' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln35_16 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_47)" [conv/conv_1.cpp:35]   --->   Operation 417 'bitconcatenate' 'or_ln35_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln35_21 = zext i16 %or_ln35_16 to i64" [conv/conv_1.cpp:35]   --->   Operation 418 'zext' 'zext_ln35_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_21" [conv/conv_1.cpp:35]   --->   Operation 419 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%or_ln35_48 = or i15 %tmp, 19" [conv/conv_1.cpp:35]   --->   Operation 420 'or' 'or_ln35_48' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%or_ln35_17 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_48)" [conv/conv_1.cpp:35]   --->   Operation 421 'bitconcatenate' 'or_ln35_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln35_22 = zext i16 %or_ln35_17 to i64" [conv/conv_1.cpp:35]   --->   Operation 422 'zext' 'zext_ln35_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_22" [conv/conv_1.cpp:35]   --->   Operation 423 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%or_ln35_49 = or i15 %tmp, 20" [conv/conv_1.cpp:35]   --->   Operation 424 'or' 'or_ln35_49' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln35_18 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_49)" [conv/conv_1.cpp:35]   --->   Operation 425 'bitconcatenate' 'or_ln35_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln35_23 = zext i16 %or_ln35_18 to i64" [conv/conv_1.cpp:35]   --->   Operation 426 'zext' 'zext_ln35_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_23" [conv/conv_1.cpp:35]   --->   Operation 427 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln35_50 = or i15 %tmp, 21" [conv/conv_1.cpp:35]   --->   Operation 428 'or' 'or_ln35_50' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%or_ln35_19 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_50)" [conv/conv_1.cpp:35]   --->   Operation 429 'bitconcatenate' 'or_ln35_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln35_24 = zext i16 %or_ln35_19 to i64" [conv/conv_1.cpp:35]   --->   Operation 430 'zext' 'zext_ln35_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_24" [conv/conv_1.cpp:35]   --->   Operation 431 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%or_ln35_51 = or i15 %tmp, 22" [conv/conv_1.cpp:35]   --->   Operation 432 'or' 'or_ln35_51' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%or_ln35_20 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_51)" [conv/conv_1.cpp:35]   --->   Operation 433 'bitconcatenate' 'or_ln35_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln35_25 = zext i16 %or_ln35_20 to i64" [conv/conv_1.cpp:35]   --->   Operation 434 'zext' 'zext_ln35_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_25" [conv/conv_1.cpp:35]   --->   Operation 435 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%or_ln35_52 = or i15 %tmp, 23" [conv/conv_1.cpp:35]   --->   Operation 436 'or' 'or_ln35_52' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln35_21 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_52)" [conv/conv_1.cpp:35]   --->   Operation 437 'bitconcatenate' 'or_ln35_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln35_26 = zext i16 %or_ln35_21 to i64" [conv/conv_1.cpp:35]   --->   Operation 438 'zext' 'zext_ln35_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_26" [conv/conv_1.cpp:35]   --->   Operation 439 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln35_53 = or i15 %tmp, 24" [conv/conv_1.cpp:35]   --->   Operation 440 'or' 'or_ln35_53' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%or_ln35_22 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_53)" [conv/conv_1.cpp:35]   --->   Operation 441 'bitconcatenate' 'or_ln35_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln35_27 = zext i16 %or_ln35_22 to i64" [conv/conv_1.cpp:35]   --->   Operation 442 'zext' 'zext_ln35_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_27" [conv/conv_1.cpp:35]   --->   Operation 443 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%or_ln35_54 = or i15 %tmp, 25" [conv/conv_1.cpp:35]   --->   Operation 444 'or' 'or_ln35_54' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%or_ln35_23 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_54)" [conv/conv_1.cpp:35]   --->   Operation 445 'bitconcatenate' 'or_ln35_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln35_28 = zext i16 %or_ln35_23 to i64" [conv/conv_1.cpp:35]   --->   Operation 446 'zext' 'zext_ln35_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_28" [conv/conv_1.cpp:35]   --->   Operation 447 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%or_ln35_55 = or i15 %tmp, 26" [conv/conv_1.cpp:35]   --->   Operation 448 'or' 'or_ln35_55' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln35_24 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_55)" [conv/conv_1.cpp:35]   --->   Operation 449 'bitconcatenate' 'or_ln35_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln35_29 = zext i16 %or_ln35_24 to i64" [conv/conv_1.cpp:35]   --->   Operation 450 'zext' 'zext_ln35_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%conv_out_addr_26 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_29" [conv/conv_1.cpp:35]   --->   Operation 451 'getelementptr' 'conv_out_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%or_ln35_56 = or i15 %tmp, 27" [conv/conv_1.cpp:35]   --->   Operation 452 'or' 'or_ln35_56' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%or_ln35_25 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_56)" [conv/conv_1.cpp:35]   --->   Operation 453 'bitconcatenate' 'or_ln35_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln35_30 = zext i16 %or_ln35_25 to i64" [conv/conv_1.cpp:35]   --->   Operation 454 'zext' 'zext_ln35_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%conv_out_addr_27 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_30" [conv/conv_1.cpp:35]   --->   Operation 455 'getelementptr' 'conv_out_addr_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%or_ln35_57 = or i15 %tmp, 28" [conv/conv_1.cpp:35]   --->   Operation 456 'or' 'or_ln35_57' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%or_ln35_26 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_57)" [conv/conv_1.cpp:35]   --->   Operation 457 'bitconcatenate' 'or_ln35_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln35_31 = zext i16 %or_ln35_26 to i64" [conv/conv_1.cpp:35]   --->   Operation 458 'zext' 'zext_ln35_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%conv_out_addr_28 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_31" [conv/conv_1.cpp:35]   --->   Operation 459 'getelementptr' 'conv_out_addr_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%or_ln35_58 = or i15 %tmp, 29" [conv/conv_1.cpp:35]   --->   Operation 460 'or' 'or_ln35_58' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%or_ln35_27 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_58)" [conv/conv_1.cpp:35]   --->   Operation 461 'bitconcatenate' 'or_ln35_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln35_32 = zext i16 %or_ln35_27 to i64" [conv/conv_1.cpp:35]   --->   Operation 462 'zext' 'zext_ln35_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%conv_out_addr_29 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_32" [conv/conv_1.cpp:35]   --->   Operation 463 'getelementptr' 'conv_out_addr_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%or_ln35_59 = or i15 %tmp, 30" [conv/conv_1.cpp:35]   --->   Operation 464 'or' 'or_ln35_59' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln35_28 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_59)" [conv/conv_1.cpp:35]   --->   Operation 465 'bitconcatenate' 'or_ln35_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln35_33 = zext i16 %or_ln35_28 to i64" [conv/conv_1.cpp:35]   --->   Operation 466 'zext' 'zext_ln35_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%conv_out_addr_30 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_33" [conv/conv_1.cpp:35]   --->   Operation 467 'getelementptr' 'conv_out_addr_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%or_ln35_60 = or i15 %tmp, 31" [conv/conv_1.cpp:35]   --->   Operation 468 'or' 'or_ln35_60' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%or_ln35_29 = call i16 @_ssdm_op_BitConcatenate.i16.i1.i15(i1 false, i15 %or_ln35_60)" [conv/conv_1.cpp:35]   --->   Operation 469 'bitconcatenate' 'or_ln35_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln35_34 = zext i16 %or_ln35_29 to i64" [conv/conv_1.cpp:35]   --->   Operation 470 'zext' 'zext_ln35_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%conv_out_addr_31 = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_34" [conv/conv_1.cpp:35]   --->   Operation 471 'getelementptr' 'conv_out_addr_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 472 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (1.78ns)   --->   "%c = add i5 %select_ln35, 1" [conv/conv_1.cpp:26]   --->   Operation 473 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %c to i11" [conv/conv_1.cpp:26]   --->   Operation 474 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (1.78ns)   --->   "%add_ln26_32 = add i5 %select_ln35, 2" [conv/conv_1.cpp:26]   --->   Operation 475 'add' 'add_ln26_32' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln18_32 = zext i5 %add_ln26_32 to i11" [conv/conv_1.cpp:18]   --->   Operation 476 'zext' 'zext_ln18_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (1.76ns)   --->   "br label %2" [conv/conv_1.cpp:18]   --->   Operation 477 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "ret void" [conv/conv_1.cpp:42]   --->   Operation 478 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.40>
ST_3 : Operation 479 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %add_ln18, %W_Row_Loop ]" [conv/conv_1.cpp:18]   --->   Operation 479 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_3_0_2, %W_Row_Loop ]" [conv/conv_1.cpp:26]   --->   Operation 480 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv_1.cpp:18]   --->   Operation 481 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 482 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 483 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv_1.cpp:18]   --->   Operation 483 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop, label %W_Row_Loop" [conv/conv_1.cpp:18]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i5" [conv/conv_1.cpp:18]   --->   Operation 485 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 486 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_225 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 487 'bitconcatenate' 'tmp_225' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i10 %tmp_225 to i11" [conv/conv_1.cpp:26]   --->   Operation 488 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_226 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 489 'bitconcatenate' 'tmp_226' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i7 %tmp_226 to i11" [conv/conv_1.cpp:26]   --->   Operation 490 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 491 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i11 %zext_ln26_1, %zext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 491 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (1.63ns)   --->   "%add_ln26_34 = add i11 %sub_ln26, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 492 'add' 'add_ln26_34' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_34 to i64" [conv/conv_1.cpp:26]   --->   Operation 493 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26" [conv/conv_1.cpp:26]   --->   Operation 494 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (1.63ns)   --->   "%add_ln26_35 = add i11 %sub_ln26, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 495 'add' 'add_ln26_35' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %add_ln26_35 to i64" [conv/conv_1.cpp:26]   --->   Operation 496 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%conv_input_addr_1 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_1" [conv/conv_1.cpp:26]   --->   Operation 497 'getelementptr' 'conv_input_addr_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 498 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 498 'load' 'conv_input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_3 : Operation 499 [2/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 499 'load' 'conv_input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 500 [1/1] (1.63ns)   --->   "%add_ln26_36 = add i11 %sub_ln26, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 500 'add' 'add_ln26_36' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i11 %add_ln26_36 to i64" [conv/conv_1.cpp:26]   --->   Operation 501 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 502 [1/1] (0.00ns)   --->   "%conv_input_addr_2 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_2" [conv/conv_1.cpp:26]   --->   Operation 502 'getelementptr' 'conv_input_addr_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 503 [1/1] (1.77ns)   --->   "%tmp_5 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F889AB940000000, float 0x3FC0872780000000, float 0x3FD58DB860000000, i2 %wr_0_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 503 'mux' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv/conv_1.cpp:26]   --->   Operation 504 'load' 'conv_input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 505 [2/2] (12.3ns)   --->   "%tmp_11 = fmul float %tmp_5, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 505 'fmul' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/2] (3.25ns)   --->   "%conv_input_load_1 = load float* %conv_input_addr_1, align 4" [conv/conv_1.cpp:26]   --->   Operation 506 'load' 'conv_input_load_1' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_4 : Operation 507 [2/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 507 'load' 'conv_input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 5 <SV = 4> <Delay = 34.9>
ST_5 : Operation 508 [1/2] (12.3ns)   --->   "%tmp_11 = fmul float %tmp_5, %conv_input_load" [conv/conv_1.cpp:26]   --->   Operation 508 'fmul' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 509 [2/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_0_0, %tmp_11" [conv/conv_1.cpp:26]   --->   Operation 509 'fadd' 'w_sum_32' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 510 [1/1] (1.77ns)   --->   "%tmp_6 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD602DFA0000000, float 0xBFC1B9FA40000000, float 0x3FD5719200000000, i2 %wr_0_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 510 'mux' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 511 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %tmp_6, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 511 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 512 [1/2] (3.25ns)   --->   "%conv_input_load_2 = load float* %conv_input_addr_2, align 4" [conv/conv_1.cpp:26]   --->   Operation 512 'load' 'conv_input_load_2' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 6 <SV = 5> <Delay = 22.5>
ST_6 : Operation 513 [1/2] (22.5ns)   --->   "%w_sum_32 = fadd float %w_sum_0_0, %tmp_11" [conv/conv_1.cpp:26]   --->   Operation 513 'fadd' 'w_sum_32' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 514 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %tmp_6, %conv_input_load_1" [conv/conv_1.cpp:26]   --->   Operation 514 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 515 [1/1] (1.77ns)   --->   "%tmp_7 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDA0F1700000000, float 0xBFB9C803E0000000, float 0x3FCA8EE620000000, i2 %wr_0_0) nounwind" [conv/conv_1.cpp:26]   --->   Operation 515 'mux' 'tmp_7' <Predicate = (!icmp_ln18)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 516 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %tmp_7, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 516 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 517 [2/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_32, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 517 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 518 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %tmp_7, %conv_input_load_2" [conv/conv_1.cpp:26]   --->   Operation 518 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 22.5>
ST_8 : Operation 519 [1/2] (22.5ns)   --->   "%w_sum_3_0_1 = fadd float %w_sum_32, %tmp_1_0_1" [conv/conv_1.cpp:26]   --->   Operation 519 'fadd' 'w_sum_3_0_1' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 520 [2/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 520 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 521 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 521 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 522 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 523 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 523 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 524 [1/2] (22.5ns)   --->   "%w_sum_3_0_2 = fadd float %w_sum_3_0_1, %tmp_1_0_2" [conv/conv_1.cpp:26]   --->   Operation 524 'fadd' 'w_sum_3_0_2' <Predicate = (!icmp_ln18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 525 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv/conv_1.cpp:30]   --->   Operation 525 'specregionend' 'empty_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_10 : Operation 526 [1/1] (0.00ns)   --->   "br label %2" [conv/conv_1.cpp:18]   --->   Operation 526 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 11 <SV = 3> <Delay = 22.5>
ST_11 : Operation 527 [2/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFA606D500000000" [conv/conv_1.cpp:31]   --->   Operation 527 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 528 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 33.5>
ST_12 : Operation 529 [1/2] (22.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFA606D500000000" [conv/conv_1.cpp:31]   --->   Operation 529 'fadd' 'w_sum_s' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 530 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv_1.cpp:34]   --->   Operation 530 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 531 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 531 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv_1.cpp:34]   --->   Operation 532 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 533 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_2, -1" [conv/conv_1.cpp:34]   --->   Operation 533 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 534 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv_1.cpp:34]   --->   Operation 534 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv_1.cpp:34]   --->   Operation 535 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 536 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 536 'fcmp' 'tmp_3' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_3" [conv/conv_1.cpp:34]   --->   Operation 537 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 538 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 538 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 539 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv_1.cpp:35]   --->   Operation 539 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_1) nounwind" [conv/conv_1.cpp:39]   --->   Operation 540 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 541 [1/1] (1.76ns)   --->   "br label %3" [conv/conv_1.cpp:18]   --->   Operation 541 'br' <Predicate = true> <Delay = 1.76>

State 13 <SV = 5> <Delay = 8.40>
ST_13 : Operation 542 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter1_Loop ], [ %add_ln18_1, %W_Row_Loop1 ]" [conv/conv_1.cpp:18]   --->   Operation 542 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 543 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter1_Loop ], [ %w_sum_3_1_2, %W_Row_Loop1 ]" [conv/conv_1.cpp:26]   --->   Operation 543 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 544 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv_1.cpp:18]   --->   Operation 544 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 545 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 545 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 546 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv/conv_1.cpp:18]   --->   Operation 546 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 547 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter1_Loop1, label %W_Row_Loop1" [conv/conv_1.cpp:18]   --->   Operation 547 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i5" [conv/conv_1.cpp:18]   --->   Operation 548 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 549 [1/1] (1.78ns)   --->   "%add_ln26_33 = add i5 %zext_ln18_1, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 549 'add' 'add_ln26_33' <Predicate = (!icmp_ln18_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_227 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_33, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 550 'bitconcatenate' 'tmp_227' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 551 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i10 %tmp_227 to i11" [conv/conv_1.cpp:26]   --->   Operation 551 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_228 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_33, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 552 'bitconcatenate' 'tmp_228' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i7 %tmp_228 to i11" [conv/conv_1.cpp:26]   --->   Operation 553 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 554 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_3, %zext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 554 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 555 [1/1] (1.63ns)   --->   "%add_ln26_37 = add i11 %sub_ln26_1, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 555 'add' 'add_ln26_37' <Predicate = (!icmp_ln18_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i11 %add_ln26_37 to i64" [conv/conv_1.cpp:26]   --->   Operation 556 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 557 [1/1] (0.00ns)   --->   "%conv_input_addr_3 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_3" [conv/conv_1.cpp:26]   --->   Operation 557 'getelementptr' 'conv_input_addr_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 558 [1/1] (1.63ns)   --->   "%add_ln26_38 = add i11 %sub_ln26_1, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 558 'add' 'add_ln26_38' <Predicate = (!icmp_ln18_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i11 %add_ln26_38 to i64" [conv/conv_1.cpp:26]   --->   Operation 559 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%conv_input_addr_4 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_4" [conv/conv_1.cpp:26]   --->   Operation 560 'getelementptr' 'conv_input_addr_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_13 : Operation 561 [2/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 561 'load' 'conv_input_load_3' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 562 [2/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 562 'load' 'conv_input_load_4' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 14 <SV = 6> <Delay = 15.6>
ST_14 : Operation 563 [1/1] (1.63ns)   --->   "%add_ln26_39 = add i11 %sub_ln26_1, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 563 'add' 'add_ln26_39' <Predicate = (!icmp_ln18_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i11 %add_ln26_39 to i64" [conv/conv_1.cpp:26]   --->   Operation 564 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_14 : Operation 565 [1/1] (0.00ns)   --->   "%conv_input_addr_5 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_5" [conv/conv_1.cpp:26]   --->   Operation 565 'getelementptr' 'conv_input_addr_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_14 : Operation 566 [1/1] (1.77ns)   --->   "%tmp_13 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDB02CEC0000000, float 0xBFB6592FA0000000, float 0x3FD87FA8E0000000, i2 %wr_0_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 566 'mux' 'tmp_13' <Predicate = (!icmp_ln18_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 567 [1/2] (3.25ns)   --->   "%conv_input_load_3 = load float* %conv_input_addr_3, align 4" [conv/conv_1.cpp:26]   --->   Operation 567 'load' 'conv_input_load_3' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 568 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %tmp_13, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 568 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 569 [1/2] (3.25ns)   --->   "%conv_input_load_4 = load float* %conv_input_addr_4, align 4" [conv/conv_1.cpp:26]   --->   Operation 569 'load' 'conv_input_load_4' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_14 : Operation 570 [2/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 570 'load' 'conv_input_load_5' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 15 <SV = 7> <Delay = 34.9>
ST_15 : Operation 571 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %tmp_13, %conv_input_load_3" [conv/conv_1.cpp:26]   --->   Operation 571 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln18_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [2/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_0_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 572 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 573 [1/1] (1.77ns)   --->   "%tmp_14 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD7385200000000, float 0x3FD1EDB800000000, float 0x3FC306C9C0000000, i2 %wr_0_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 573 'mux' 'tmp_14' <Predicate = (!icmp_ln18_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 574 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %tmp_14, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 574 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 575 [1/2] (3.25ns)   --->   "%conv_input_load_5 = load float* %conv_input_addr_5, align 4" [conv/conv_1.cpp:26]   --->   Operation 575 'load' 'conv_input_load_5' <Predicate = (!icmp_ln18_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 16 <SV = 8> <Delay = 22.5>
ST_16 : Operation 576 [1/2] (22.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_0_1, %tmp_1_1" [conv/conv_1.cpp:26]   --->   Operation 576 'fadd' 'w_sum_3_1' <Predicate = (!icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 577 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %tmp_14, %conv_input_load_4" [conv/conv_1.cpp:26]   --->   Operation 577 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln18_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [1/1] (1.77ns)   --->   "%tmp_15 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCB42AA40000000, float 0x3FD5746840000000, float 0xBF9CBC99A0000000, i2 %wr_0_1) nounwind" [conv/conv_1.cpp:26]   --->   Operation 578 'mux' 'tmp_15' <Predicate = (!icmp_ln18_1)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %tmp_15, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 579 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln18_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 9> <Delay = 22.5>
ST_17 : Operation 580 [2/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 580 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 581 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %tmp_15, %conv_input_load_5" [conv/conv_1.cpp:26]   --->   Operation 581 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln18_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 10> <Delay = 22.5>
ST_18 : Operation 582 [1/2] (22.5ns)   --->   "%w_sum_3_1_1 = fadd float %w_sum_3_1, %tmp_1_1_1" [conv/conv_1.cpp:26]   --->   Operation 582 'fadd' 'w_sum_3_1_1' <Predicate = (!icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 11> <Delay = 22.5>
ST_19 : Operation 583 [2/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 583 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 12> <Delay = 22.5>
ST_20 : Operation 584 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 584 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 585 'specregionbegin' 'tmp_12' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 586 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 586 'specpipeline' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 587 [1/2] (22.5ns)   --->   "%w_sum_3_1_2 = fadd float %w_sum_3_1_1, %tmp_1_1_2" [conv/conv_1.cpp:26]   --->   Operation 587 'fadd' 'w_sum_3_1_2' <Predicate = (!icmp_ln18_1)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 588 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_12) nounwind" [conv/conv_1.cpp:30]   --->   Operation 588 'specregionend' 'empty_8' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_20 : Operation 589 [1/1] (0.00ns)   --->   "br label %3" [conv/conv_1.cpp:18]   --->   Operation 589 'br' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>

State 21 <SV = 6> <Delay = 22.5>
ST_21 : Operation 590 [2/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFA0957EE0000000" [conv/conv_1.cpp:31]   --->   Operation 590 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 591 'specregionbegin' 'tmp_10' <Predicate = true> <Delay = 0.00>

State 22 <SV = 7> <Delay = 33.5>
ST_22 : Operation 592 [1/2] (22.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFA0957EE0000000" [conv/conv_1.cpp:31]   --->   Operation 592 'fadd' 'w_sum_1' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv_1.cpp:34]   --->   Operation 593 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 594 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv_1.cpp:34]   --->   Operation 595 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 596 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_8, -1" [conv/conv_1.cpp:34]   --->   Operation 596 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 597 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv_1.cpp:34]   --->   Operation 597 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv_1.cpp:34]   --->   Operation 598 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 599 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 599 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_9" [conv/conv_1.cpp:34]   --->   Operation 600 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 601 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 601 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 602 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv_1.cpp:35]   --->   Operation 602 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_22 : Operation 603 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_s) nounwind" [conv/conv_1.cpp:39]   --->   Operation 603 'specregionend' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 604 [1/1] (1.76ns)   --->   "br label %4" [conv/conv_1.cpp:18]   --->   Operation 604 'br' <Predicate = true> <Delay = 1.76>

State 23 <SV = 8> <Delay = 8.40>
ST_23 : Operation 605 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter1_Loop1 ], [ %add_ln18_2, %W_Row_Loop2 ]" [conv/conv_1.cpp:18]   --->   Operation 605 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 606 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter1_Loop1 ], [ %w_sum_3_2_2, %W_Row_Loop2 ]" [conv/conv_1.cpp:26]   --->   Operation 606 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 607 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv_1.cpp:18]   --->   Operation 607 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 608 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 608 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 609 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv/conv_1.cpp:18]   --->   Operation 609 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 610 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter1_Loop2, label %W_Row_Loop2" [conv/conv_1.cpp:18]   --->   Operation 610 'br' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 611 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i5" [conv/conv_1.cpp:18]   --->   Operation 611 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 612 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %zext_ln18_2, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 612 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 613 [1/1] (0.00ns)   --->   "%tmp_229 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_2, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 613 'bitconcatenate' 'tmp_229' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i10 %tmp_229 to i11" [conv/conv_1.cpp:26]   --->   Operation 614 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_230 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_2, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 615 'bitconcatenate' 'tmp_230' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i7 %tmp_230 to i11" [conv/conv_1.cpp:26]   --->   Operation 616 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 617 [1/1] (1.73ns)   --->   "%sub_ln26_2 = sub i11 %zext_ln26_5, %zext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 617 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 618 [1/1] (1.63ns)   --->   "%add_ln26_40 = add i11 %sub_ln26_2, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 618 'add' 'add_ln26_40' <Predicate = (!icmp_ln18_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i11 %add_ln26_40 to i64" [conv/conv_1.cpp:26]   --->   Operation 619 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 620 [1/1] (0.00ns)   --->   "%conv_input_addr_6 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_6" [conv/conv_1.cpp:26]   --->   Operation 620 'getelementptr' 'conv_input_addr_6' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 621 [1/1] (1.63ns)   --->   "%add_ln26_41 = add i11 %sub_ln26_2, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 621 'add' 'add_ln26_41' <Predicate = (!icmp_ln18_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 622 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i11 %add_ln26_41 to i64" [conv/conv_1.cpp:26]   --->   Operation 622 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 623 [1/1] (0.00ns)   --->   "%conv_input_addr_7 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_7" [conv/conv_1.cpp:26]   --->   Operation 623 'getelementptr' 'conv_input_addr_7' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_23 : Operation 624 [2/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 624 'load' 'conv_input_load_6' <Predicate = (!icmp_ln18_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_23 : Operation 625 [2/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 625 'load' 'conv_input_load_7' <Predicate = (!icmp_ln18_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 24 <SV = 9> <Delay = 15.6>
ST_24 : Operation 626 [1/1] (1.63ns)   --->   "%add_ln26_42 = add i11 %sub_ln26_2, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 626 'add' 'add_ln26_42' <Predicate = (!icmp_ln18_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i11 %add_ln26_42 to i64" [conv/conv_1.cpp:26]   --->   Operation 627 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_24 : Operation 628 [1/1] (0.00ns)   --->   "%conv_input_addr_8 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 628 'getelementptr' 'conv_input_addr_8' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_24 : Operation 629 [1/1] (1.77ns)   --->   "%tmp_20 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB81743A0000000, float 0xBFB6342640000000, float 0xBFB7947F80000000, i2 %wr_0_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 629 'mux' 'tmp_20' <Predicate = (!icmp_ln18_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 630 [1/2] (3.25ns)   --->   "%conv_input_load_6 = load float* %conv_input_addr_6, align 4" [conv/conv_1.cpp:26]   --->   Operation 630 'load' 'conv_input_load_6' <Predicate = (!icmp_ln18_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 631 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %tmp_20, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 631 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 632 [1/2] (3.25ns)   --->   "%conv_input_load_7 = load float* %conv_input_addr_7, align 4" [conv/conv_1.cpp:26]   --->   Operation 632 'load' 'conv_input_load_7' <Predicate = (!icmp_ln18_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_24 : Operation 633 [2/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 633 'load' 'conv_input_load_8' <Predicate = (!icmp_ln18_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 25 <SV = 10> <Delay = 34.9>
ST_25 : Operation 634 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %tmp_20, %conv_input_load_6" [conv/conv_1.cpp:26]   --->   Operation 634 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln18_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 635 [2/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_0_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 635 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 636 [1/1] (1.77ns)   --->   "%tmp_21 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCB557FE0000000, float 0x3FCE556820000000, float 0x3FD1428FA0000000, i2 %wr_0_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 636 'mux' 'tmp_21' <Predicate = (!icmp_ln18_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 637 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %tmp_21, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 637 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 638 [1/2] (3.25ns)   --->   "%conv_input_load_8 = load float* %conv_input_addr_8, align 4" [conv/conv_1.cpp:26]   --->   Operation 638 'load' 'conv_input_load_8' <Predicate = (!icmp_ln18_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 26 <SV = 11> <Delay = 22.5>
ST_26 : Operation 639 [1/2] (22.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_0_2, %tmp_1_2" [conv/conv_1.cpp:26]   --->   Operation 639 'fadd' 'w_sum_3_2' <Predicate = (!icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 640 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %tmp_21, %conv_input_load_7" [conv/conv_1.cpp:26]   --->   Operation 640 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln18_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 641 [1/1] (1.77ns)   --->   "%tmp_22 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCF7D00E0000000, float 0xBFC7B96680000000, float 0x3FB42FC960000000, i2 %wr_0_2) nounwind" [conv/conv_1.cpp:26]   --->   Operation 641 'mux' 'tmp_22' <Predicate = (!icmp_ln18_2)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 642 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %tmp_22, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 642 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln18_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 12> <Delay = 22.5>
ST_27 : Operation 643 [2/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 643 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 644 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %tmp_22, %conv_input_load_8" [conv/conv_1.cpp:26]   --->   Operation 644 'fmul' 'tmp_1_2_2' <Predicate = (!icmp_ln18_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 13> <Delay = 22.5>
ST_28 : Operation 645 [1/2] (22.5ns)   --->   "%w_sum_3_2_1 = fadd float %w_sum_3_2, %tmp_1_2_1" [conv/conv_1.cpp:26]   --->   Operation 645 'fadd' 'w_sum_3_2_1' <Predicate = (!icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 14> <Delay = 22.5>
ST_29 : Operation 646 [2/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 646 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 15> <Delay = 22.5>
ST_30 : Operation 647 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 647 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 648 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 649 'specpipeline' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 650 [1/2] (22.5ns)   --->   "%w_sum_3_2_2 = fadd float %w_sum_3_2_1, %tmp_1_2_2" [conv/conv_1.cpp:26]   --->   Operation 650 'fadd' 'w_sum_3_2_2' <Predicate = (!icmp_ln18_2)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 651 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_19) nounwind" [conv/conv_1.cpp:30]   --->   Operation 651 'specregionend' 'empty_11' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 652 [1/1] (0.00ns)   --->   "br label %4" [conv/conv_1.cpp:18]   --->   Operation 652 'br' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>

State 31 <SV = 9> <Delay = 22.5>
ST_31 : Operation 653 [2/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFC7A9DEA0000000" [conv/conv_1.cpp:31]   --->   Operation 653 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 654 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>

State 32 <SV = 10> <Delay = 33.5>
ST_32 : Operation 655 [1/2] (22.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFC7A9DEA0000000" [conv/conv_1.cpp:31]   --->   Operation 655 'fadd' 'w_sum_2' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 656 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv_1.cpp:34]   --->   Operation 656 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 657 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 658 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv_1.cpp:34]   --->   Operation 658 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 659 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_16, -1" [conv/conv_1.cpp:34]   --->   Operation 659 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 660 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv_1.cpp:34]   --->   Operation 660 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv_1.cpp:34]   --->   Operation 661 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 662 [1/1] (6.78ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 662 'fcmp' 'tmp_17' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_17" [conv/conv_1.cpp:34]   --->   Operation 663 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 664 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 664 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 665 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv_1.cpp:35]   --->   Operation 665 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_32 : Operation 666 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_10) nounwind" [conv/conv_1.cpp:39]   --->   Operation 666 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 667 [1/1] (1.76ns)   --->   "br label %5" [conv/conv_1.cpp:18]   --->   Operation 667 'br' <Predicate = true> <Delay = 1.76>

State 33 <SV = 11> <Delay = 8.40>
ST_33 : Operation 668 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter1_Loop2 ], [ %add_ln18_3, %W_Row_Loop3 ]" [conv/conv_1.cpp:18]   --->   Operation 668 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 669 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter1_Loop2 ], [ %w_sum_3_3_2, %W_Row_Loop3 ]" [conv/conv_1.cpp:26]   --->   Operation 669 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 670 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv_1.cpp:18]   --->   Operation 670 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 671 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 671 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 672 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv/conv_1.cpp:18]   --->   Operation 672 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 673 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter1_Loop3, label %W_Row_Loop3" [conv/conv_1.cpp:18]   --->   Operation 673 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i5" [conv/conv_1.cpp:18]   --->   Operation 674 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 675 [1/1] (1.78ns)   --->   "%add_ln26_3 = add i5 %zext_ln18_3, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 675 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_231 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_3, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 676 'bitconcatenate' 'tmp_231' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i10 %tmp_231 to i11" [conv/conv_1.cpp:26]   --->   Operation 677 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 678 [1/1] (0.00ns)   --->   "%tmp_232 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_3, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 678 'bitconcatenate' 'tmp_232' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i7 %tmp_232 to i11" [conv/conv_1.cpp:26]   --->   Operation 679 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 680 [1/1] (1.73ns)   --->   "%sub_ln26_3 = sub i11 %zext_ln26_7, %zext_ln26_8" [conv/conv_1.cpp:26]   --->   Operation 680 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 681 [1/1] (1.63ns)   --->   "%add_ln26_43 = add i11 %sub_ln26_3, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 681 'add' 'add_ln26_43' <Predicate = (!icmp_ln18_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 682 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i11 %add_ln26_43 to i64" [conv/conv_1.cpp:26]   --->   Operation 682 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 683 [1/1] (0.00ns)   --->   "%conv_input_addr_9 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_9" [conv/conv_1.cpp:26]   --->   Operation 683 'getelementptr' 'conv_input_addr_9' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 684 [1/1] (1.63ns)   --->   "%add_ln26_44 = add i11 %sub_ln26_3, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 684 'add' 'add_ln26_44' <Predicate = (!icmp_ln18_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i11 %add_ln26_44 to i64" [conv/conv_1.cpp:26]   --->   Operation 685 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 686 [1/1] (0.00ns)   --->   "%conv_input_addr_10 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 686 'getelementptr' 'conv_input_addr_10' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_33 : Operation 687 [2/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 687 'load' 'conv_input_load_9' <Predicate = (!icmp_ln18_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_33 : Operation 688 [2/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 688 'load' 'conv_input_load_10' <Predicate = (!icmp_ln18_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 34 <SV = 12> <Delay = 15.6>
ST_34 : Operation 689 [1/1] (1.63ns)   --->   "%add_ln26_45 = add i11 %sub_ln26_3, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 689 'add' 'add_ln26_45' <Predicate = (!icmp_ln18_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 690 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i11 %add_ln26_45 to i64" [conv/conv_1.cpp:26]   --->   Operation 690 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_34 : Operation 691 [1/1] (0.00ns)   --->   "%conv_input_addr_11 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_11" [conv/conv_1.cpp:26]   --->   Operation 691 'getelementptr' 'conv_input_addr_11' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_34 : Operation 692 [1/1] (1.77ns)   --->   "%tmp_27 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAB501A20000000, float 0xBFCA669900000000, float 0xBFE1435A20000000, i2 %wr_0_3) nounwind" [conv/conv_1.cpp:26]   --->   Operation 692 'mux' 'tmp_27' <Predicate = (!icmp_ln18_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 693 [1/2] (3.25ns)   --->   "%conv_input_load_9 = load float* %conv_input_addr_9, align 4" [conv/conv_1.cpp:26]   --->   Operation 693 'load' 'conv_input_load_9' <Predicate = (!icmp_ln18_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_34 : Operation 694 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %tmp_27, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 694 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln18_3)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 695 [1/2] (3.25ns)   --->   "%conv_input_load_10 = load float* %conv_input_addr_10, align 4" [conv/conv_1.cpp:26]   --->   Operation 695 'load' 'conv_input_load_10' <Predicate = (!icmp_ln18_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_34 : Operation 696 [2/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 696 'load' 'conv_input_load_11' <Predicate = (!icmp_ln18_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 35 <SV = 13> <Delay = 34.9>
ST_35 : Operation 697 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %tmp_27, %conv_input_load_9" [conv/conv_1.cpp:26]   --->   Operation 697 'fmul' 'tmp_1_3' <Predicate = (!icmp_ln18_3)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 698 [2/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_0_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 698 'fadd' 'w_sum_3_3' <Predicate = (!icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 699 [1/1] (1.77ns)   --->   "%tmp_28 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD61E7F80000000, float 0xBFA2589A40000000, float 0xBFE3AD5460000000, i2 %wr_0_3) nounwind" [conv/conv_1.cpp:26]   --->   Operation 699 'mux' 'tmp_28' <Predicate = (!icmp_ln18_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 700 [2/2] (12.3ns)   --->   "%tmp_1_3_1 = fmul float %tmp_28, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 700 'fmul' 'tmp_1_3_1' <Predicate = (!icmp_ln18_3)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 701 [1/2] (3.25ns)   --->   "%conv_input_load_11 = load float* %conv_input_addr_11, align 4" [conv/conv_1.cpp:26]   --->   Operation 701 'load' 'conv_input_load_11' <Predicate = (!icmp_ln18_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 36 <SV = 14> <Delay = 22.5>
ST_36 : Operation 702 [1/2] (22.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_0_3, %tmp_1_3" [conv/conv_1.cpp:26]   --->   Operation 702 'fadd' 'w_sum_3_3' <Predicate = (!icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 703 [1/2] (12.3ns)   --->   "%tmp_1_3_1 = fmul float %tmp_28, %conv_input_load_10" [conv/conv_1.cpp:26]   --->   Operation 703 'fmul' 'tmp_1_3_1' <Predicate = (!icmp_ln18_3)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 704 [1/1] (1.77ns)   --->   "%tmp_29 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FDA3D0980000000, float 0xBF6BB018E0000000, float 0xBFD2968BC0000000, i2 %wr_0_3) nounwind" [conv/conv_1.cpp:26]   --->   Operation 704 'mux' 'tmp_29' <Predicate = (!icmp_ln18_3)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 705 [2/2] (12.3ns)   --->   "%tmp_1_3_2 = fmul float %tmp_29, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 705 'fmul' 'tmp_1_3_2' <Predicate = (!icmp_ln18_3)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 15> <Delay = 22.5>
ST_37 : Operation 706 [2/2] (22.5ns)   --->   "%w_sum_3_3_1 = fadd float %w_sum_3_3, %tmp_1_3_1" [conv/conv_1.cpp:26]   --->   Operation 706 'fadd' 'w_sum_3_3_1' <Predicate = (!icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 707 [1/2] (12.3ns)   --->   "%tmp_1_3_2 = fmul float %tmp_29, %conv_input_load_11" [conv/conv_1.cpp:26]   --->   Operation 707 'fmul' 'tmp_1_3_2' <Predicate = (!icmp_ln18_3)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 16> <Delay = 22.5>
ST_38 : Operation 708 [1/2] (22.5ns)   --->   "%w_sum_3_3_1 = fadd float %w_sum_3_3, %tmp_1_3_1" [conv/conv_1.cpp:26]   --->   Operation 708 'fadd' 'w_sum_3_3_1' <Predicate = (!icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 17> <Delay = 22.5>
ST_39 : Operation 709 [2/2] (22.5ns)   --->   "%w_sum_3_3_2 = fadd float %w_sum_3_3_1, %tmp_1_3_2" [conv/conv_1.cpp:26]   --->   Operation 709 'fadd' 'w_sum_3_3_2' <Predicate = (!icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 18> <Delay = 22.5>
ST_40 : Operation 710 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 710 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_40 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 711 'specregionbegin' 'tmp_26' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_40 : Operation 712 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 712 'specpipeline' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_40 : Operation 713 [1/2] (22.5ns)   --->   "%w_sum_3_3_2 = fadd float %w_sum_3_3_1, %tmp_1_3_2" [conv/conv_1.cpp:26]   --->   Operation 713 'fadd' 'w_sum_3_3_2' <Predicate = (!icmp_ln18_3)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 714 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_26) nounwind" [conv/conv_1.cpp:30]   --->   Operation 714 'specregionend' 'empty_14' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_40 : Operation 715 [1/1] (0.00ns)   --->   "br label %5" [conv/conv_1.cpp:18]   --->   Operation 715 'br' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>

State 41 <SV = 12> <Delay = 22.5>
ST_41 : Operation 716 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, 0x3FB1930280000000" [conv/conv_1.cpp:31]   --->   Operation 716 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 717 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 717 'specregionbegin' 'tmp_25' <Predicate = true> <Delay = 0.00>

State 42 <SV = 13> <Delay = 33.5>
ST_42 : Operation 718 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_0_3, 0x3FB1930280000000" [conv/conv_1.cpp:31]   --->   Operation 718 'fadd' 'w_sum_3' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 719 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_3 to i32" [conv/conv_1.cpp:34]   --->   Operation 719 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 720 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 721 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv_1.cpp:34]   --->   Operation 721 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 722 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_23, -1" [conv/conv_1.cpp:34]   --->   Operation 722 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 723 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv_1.cpp:34]   --->   Operation 723 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv_1.cpp:34]   --->   Operation 724 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 725 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %w_sum_3, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 725 'fcmp' 'tmp_24' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_24" [conv/conv_1.cpp:34]   --->   Operation 726 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 727 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_3, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 727 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 728 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv_1.cpp:35]   --->   Operation 728 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_42 : Operation 729 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_18) nounwind" [conv/conv_1.cpp:39]   --->   Operation 729 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 730 [1/1] (1.76ns)   --->   "br label %6" [conv/conv_1.cpp:18]   --->   Operation 730 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 14> <Delay = 8.40>
ST_43 : Operation 731 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter1_Loop3 ], [ %add_ln18_4, %W_Row_Loop4 ]" [conv/conv_1.cpp:18]   --->   Operation 731 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 732 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter1_Loop3 ], [ %w_sum_3_4_2, %W_Row_Loop4 ]" [conv/conv_1.cpp:26]   --->   Operation 732 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 733 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv_1.cpp:18]   --->   Operation 733 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 734 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 734 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 735 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv/conv_1.cpp:18]   --->   Operation 735 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 736 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter1_Loop4, label %W_Row_Loop4" [conv/conv_1.cpp:18]   --->   Operation 736 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i5" [conv/conv_1.cpp:18]   --->   Operation 737 'zext' 'zext_ln18_4' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 738 [1/1] (1.78ns)   --->   "%add_ln26_4 = add i5 %zext_ln18_4, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 738 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_233 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_4, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 739 'bitconcatenate' 'tmp_233' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i10 %tmp_233 to i11" [conv/conv_1.cpp:26]   --->   Operation 740 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_234 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_4, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 741 'bitconcatenate' 'tmp_234' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i7 %tmp_234 to i11" [conv/conv_1.cpp:26]   --->   Operation 742 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 743 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i11 %zext_ln26_9, %zext_ln26_10" [conv/conv_1.cpp:26]   --->   Operation 743 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 744 [1/1] (1.63ns)   --->   "%add_ln26_46 = add i11 %sub_ln26_4, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 744 'add' 'add_ln26_46' <Predicate = (!icmp_ln18_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 745 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i11 %add_ln26_46 to i64" [conv/conv_1.cpp:26]   --->   Operation 745 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 746 [1/1] (0.00ns)   --->   "%conv_input_addr_12 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 746 'getelementptr' 'conv_input_addr_12' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 747 [1/1] (1.63ns)   --->   "%add_ln26_47 = add i11 %sub_ln26_4, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 747 'add' 'add_ln26_47' <Predicate = (!icmp_ln18_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i11 %add_ln26_47 to i64" [conv/conv_1.cpp:26]   --->   Operation 748 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 749 [1/1] (0.00ns)   --->   "%conv_input_addr_13 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_13" [conv/conv_1.cpp:26]   --->   Operation 749 'getelementptr' 'conv_input_addr_13' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_43 : Operation 750 [2/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 750 'load' 'conv_input_load_12' <Predicate = (!icmp_ln18_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_43 : Operation 751 [2/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 751 'load' 'conv_input_load_13' <Predicate = (!icmp_ln18_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 44 <SV = 15> <Delay = 15.6>
ST_44 : Operation 752 [1/1] (1.63ns)   --->   "%add_ln26_48 = add i11 %sub_ln26_4, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 752 'add' 'add_ln26_48' <Predicate = (!icmp_ln18_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i11 %add_ln26_48 to i64" [conv/conv_1.cpp:26]   --->   Operation 753 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_44 : Operation 754 [1/1] (0.00ns)   --->   "%conv_input_addr_14 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 754 'getelementptr' 'conv_input_addr_14' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_44 : Operation 755 [1/1] (1.77ns)   --->   "%tmp_34 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAC9DED40000000, float 0x3F795E5B40000000, float 0x3FC4B7D040000000, i2 %wr_0_4) nounwind" [conv/conv_1.cpp:26]   --->   Operation 755 'mux' 'tmp_34' <Predicate = (!icmp_ln18_4)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 756 [1/2] (3.25ns)   --->   "%conv_input_load_12 = load float* %conv_input_addr_12, align 4" [conv/conv_1.cpp:26]   --->   Operation 756 'load' 'conv_input_load_12' <Predicate = (!icmp_ln18_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_44 : Operation 757 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %tmp_34, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 757 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln18_4)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 758 [1/2] (3.25ns)   --->   "%conv_input_load_13 = load float* %conv_input_addr_13, align 4" [conv/conv_1.cpp:26]   --->   Operation 758 'load' 'conv_input_load_13' <Predicate = (!icmp_ln18_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_44 : Operation 759 [2/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 759 'load' 'conv_input_load_14' <Predicate = (!icmp_ln18_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 45 <SV = 16> <Delay = 34.9>
ST_45 : Operation 760 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %tmp_34, %conv_input_load_12" [conv/conv_1.cpp:26]   --->   Operation 760 'fmul' 'tmp_1_4' <Predicate = (!icmp_ln18_4)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 761 [2/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_0_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 761 'fadd' 'w_sum_3_4' <Predicate = (!icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 762 [1/1] (1.77ns)   --->   "%tmp_35 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC1BC68A0000000, float 0x3FB95BB460000000, float 0xBFC03F8940000000, i2 %wr_0_4) nounwind" [conv/conv_1.cpp:26]   --->   Operation 762 'mux' 'tmp_35' <Predicate = (!icmp_ln18_4)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 763 [2/2] (12.3ns)   --->   "%tmp_1_4_1 = fmul float %tmp_35, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 763 'fmul' 'tmp_1_4_1' <Predicate = (!icmp_ln18_4)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 764 [1/2] (3.25ns)   --->   "%conv_input_load_14 = load float* %conv_input_addr_14, align 4" [conv/conv_1.cpp:26]   --->   Operation 764 'load' 'conv_input_load_14' <Predicate = (!icmp_ln18_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 46 <SV = 17> <Delay = 22.5>
ST_46 : Operation 765 [1/2] (22.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_0_4, %tmp_1_4" [conv/conv_1.cpp:26]   --->   Operation 765 'fadd' 'w_sum_3_4' <Predicate = (!icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 766 [1/2] (12.3ns)   --->   "%tmp_1_4_1 = fmul float %tmp_35, %conv_input_load_13" [conv/conv_1.cpp:26]   --->   Operation 766 'fmul' 'tmp_1_4_1' <Predicate = (!icmp_ln18_4)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 767 [1/1] (1.77ns)   --->   "%tmp_36 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBDD6B500000000, float 0x3F942DB2E0000000, float 0x3FB8312FA0000000, i2 %wr_0_4) nounwind" [conv/conv_1.cpp:26]   --->   Operation 767 'mux' 'tmp_36' <Predicate = (!icmp_ln18_4)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 768 [2/2] (12.3ns)   --->   "%tmp_1_4_2 = fmul float %tmp_36, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 768 'fmul' 'tmp_1_4_2' <Predicate = (!icmp_ln18_4)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 18> <Delay = 22.5>
ST_47 : Operation 769 [2/2] (22.5ns)   --->   "%w_sum_3_4_1 = fadd float %w_sum_3_4, %tmp_1_4_1" [conv/conv_1.cpp:26]   --->   Operation 769 'fadd' 'w_sum_3_4_1' <Predicate = (!icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 770 [1/2] (12.3ns)   --->   "%tmp_1_4_2 = fmul float %tmp_36, %conv_input_load_14" [conv/conv_1.cpp:26]   --->   Operation 770 'fmul' 'tmp_1_4_2' <Predicate = (!icmp_ln18_4)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 19> <Delay = 22.5>
ST_48 : Operation 771 [1/2] (22.5ns)   --->   "%w_sum_3_4_1 = fadd float %w_sum_3_4, %tmp_1_4_1" [conv/conv_1.cpp:26]   --->   Operation 771 'fadd' 'w_sum_3_4_1' <Predicate = (!icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 20> <Delay = 22.5>
ST_49 : Operation 772 [2/2] (22.5ns)   --->   "%w_sum_3_4_2 = fadd float %w_sum_3_4_1, %tmp_1_4_2" [conv/conv_1.cpp:26]   --->   Operation 772 'fadd' 'w_sum_3_4_2' <Predicate = (!icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 21> <Delay = 22.5>
ST_50 : Operation 773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 773 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_50 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 774 'specregionbegin' 'tmp_33' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_50 : Operation 775 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 775 'specpipeline' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_50 : Operation 776 [1/2] (22.5ns)   --->   "%w_sum_3_4_2 = fadd float %w_sum_3_4_1, %tmp_1_4_2" [conv/conv_1.cpp:26]   --->   Operation 776 'fadd' 'w_sum_3_4_2' <Predicate = (!icmp_ln18_4)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 777 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_33) nounwind" [conv/conv_1.cpp:30]   --->   Operation 777 'specregionend' 'empty_17' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_50 : Operation 778 [1/1] (0.00ns)   --->   "br label %6" [conv/conv_1.cpp:18]   --->   Operation 778 'br' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>

State 51 <SV = 15> <Delay = 22.5>
ST_51 : Operation 779 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFB3203580000000" [conv/conv_1.cpp:31]   --->   Operation 779 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 780 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 780 'specregionbegin' 'tmp_32' <Predicate = true> <Delay = 0.00>

State 52 <SV = 16> <Delay = 33.5>
ST_52 : Operation 781 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFB3203580000000" [conv/conv_1.cpp:31]   --->   Operation 781 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv_1.cpp:34]   --->   Operation 782 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 783 [1/1] (0.00ns)   --->   "%tmp_30 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 783 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv_1.cpp:34]   --->   Operation 784 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 785 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_30, -1" [conv/conv_1.cpp:34]   --->   Operation 785 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 786 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv_1.cpp:34]   --->   Operation 786 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv_1.cpp:34]   --->   Operation 787 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 788 [1/1] (6.78ns)   --->   "%tmp_31 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 788 'fcmp' 'tmp_31' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_31" [conv/conv_1.cpp:34]   --->   Operation 789 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 790 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 790 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 791 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv_1.cpp:35]   --->   Operation 791 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_52 : Operation 792 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_25) nounwind" [conv/conv_1.cpp:39]   --->   Operation 792 'specregionend' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 793 [1/1] (1.76ns)   --->   "br label %7" [conv/conv_1.cpp:18]   --->   Operation 793 'br' <Predicate = true> <Delay = 1.76>

State 53 <SV = 17> <Delay = 8.40>
ST_53 : Operation 794 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter1_Loop4 ], [ %add_ln18_5, %W_Row_Loop5 ]" [conv/conv_1.cpp:18]   --->   Operation 794 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 795 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter1_Loop4 ], [ %w_sum_3_5_2, %W_Row_Loop5 ]" [conv/conv_1.cpp:26]   --->   Operation 795 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 796 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv_1.cpp:18]   --->   Operation 796 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 797 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 797 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 798 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv/conv_1.cpp:18]   --->   Operation 798 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 799 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter1_Loop5, label %W_Row_Loop5" [conv/conv_1.cpp:18]   --->   Operation 799 'br' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i5" [conv/conv_1.cpp:18]   --->   Operation 800 'zext' 'zext_ln18_5' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 801 [1/1] (1.78ns)   --->   "%add_ln26_5 = add i5 %zext_ln18_5, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 801 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_235 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_5, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 802 'bitconcatenate' 'tmp_235' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %tmp_235 to i11" [conv/conv_1.cpp:26]   --->   Operation 803 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_236 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_5, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 804 'bitconcatenate' 'tmp_236' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i7 %tmp_236 to i11" [conv/conv_1.cpp:26]   --->   Operation 805 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 806 [1/1] (1.73ns)   --->   "%sub_ln26_5 = sub i11 %zext_ln26_11, %zext_ln26_12" [conv/conv_1.cpp:26]   --->   Operation 806 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 807 [1/1] (1.63ns)   --->   "%add_ln26_49 = add i11 %sub_ln26_5, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 807 'add' 'add_ln26_49' <Predicate = (!icmp_ln18_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i11 %add_ln26_49 to i64" [conv/conv_1.cpp:26]   --->   Operation 808 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 809 [1/1] (0.00ns)   --->   "%conv_input_addr_15 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_15" [conv/conv_1.cpp:26]   --->   Operation 809 'getelementptr' 'conv_input_addr_15' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 810 [1/1] (1.63ns)   --->   "%add_ln26_50 = add i11 %sub_ln26_5, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 810 'add' 'add_ln26_50' <Predicate = (!icmp_ln18_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln26_16 = sext i11 %add_ln26_50 to i64" [conv/conv_1.cpp:26]   --->   Operation 811 'sext' 'sext_ln26_16' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 812 [1/1] (0.00ns)   --->   "%conv_input_addr_16 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 812 'getelementptr' 'conv_input_addr_16' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_53 : Operation 813 [2/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 813 'load' 'conv_input_load_15' <Predicate = (!icmp_ln18_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_53 : Operation 814 [2/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 814 'load' 'conv_input_load_16' <Predicate = (!icmp_ln18_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 54 <SV = 18> <Delay = 15.6>
ST_54 : Operation 815 [1/1] (1.63ns)   --->   "%add_ln26_51 = add i11 %sub_ln26_5, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 815 'add' 'add_ln26_51' <Predicate = (!icmp_ln18_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln26_17 = sext i11 %add_ln26_51 to i64" [conv/conv_1.cpp:26]   --->   Operation 816 'sext' 'sext_ln26_17' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_54 : Operation 817 [1/1] (0.00ns)   --->   "%conv_input_addr_17 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_17" [conv/conv_1.cpp:26]   --->   Operation 817 'getelementptr' 'conv_input_addr_17' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_54 : Operation 818 [1/1] (1.77ns)   --->   "%tmp_41 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE2C95900000000, float 0x3FD17EADE0000000, float 0x3FD6F83220000000, i2 %wr_0_5) nounwind" [conv/conv_1.cpp:26]   --->   Operation 818 'mux' 'tmp_41' <Predicate = (!icmp_ln18_5)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 819 [1/2] (3.25ns)   --->   "%conv_input_load_15 = load float* %conv_input_addr_15, align 4" [conv/conv_1.cpp:26]   --->   Operation 819 'load' 'conv_input_load_15' <Predicate = (!icmp_ln18_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_54 : Operation 820 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %tmp_41, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 820 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln18_5)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 821 [1/2] (3.25ns)   --->   "%conv_input_load_16 = load float* %conv_input_addr_16, align 4" [conv/conv_1.cpp:26]   --->   Operation 821 'load' 'conv_input_load_16' <Predicate = (!icmp_ln18_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_54 : Operation 822 [2/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 822 'load' 'conv_input_load_17' <Predicate = (!icmp_ln18_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 55 <SV = 19> <Delay = 34.9>
ST_55 : Operation 823 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %tmp_41, %conv_input_load_15" [conv/conv_1.cpp:26]   --->   Operation 823 'fmul' 'tmp_1_5' <Predicate = (!icmp_ln18_5)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 824 [2/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_0_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 824 'fadd' 'w_sum_3_5' <Predicate = (!icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 825 [1/1] (1.77ns)   --->   "%tmp_42 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFE27B7FA0000000, float 0xBFAC6CC3C0000000, float 0x3FC707BEE0000000, i2 %wr_0_5) nounwind" [conv/conv_1.cpp:26]   --->   Operation 825 'mux' 'tmp_42' <Predicate = (!icmp_ln18_5)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 826 [2/2] (12.3ns)   --->   "%tmp_1_5_1 = fmul float %tmp_42, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 826 'fmul' 'tmp_1_5_1' <Predicate = (!icmp_ln18_5)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 827 [1/2] (3.25ns)   --->   "%conv_input_load_17 = load float* %conv_input_addr_17, align 4" [conv/conv_1.cpp:26]   --->   Operation 827 'load' 'conv_input_load_17' <Predicate = (!icmp_ln18_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 56 <SV = 20> <Delay = 22.5>
ST_56 : Operation 828 [1/2] (22.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_0_5, %tmp_1_5" [conv/conv_1.cpp:26]   --->   Operation 828 'fadd' 'w_sum_3_5' <Predicate = (!icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 829 [1/2] (12.3ns)   --->   "%tmp_1_5_1 = fmul float %tmp_42, %conv_input_load_16" [conv/conv_1.cpp:26]   --->   Operation 829 'fmul' 'tmp_1_5_1' <Predicate = (!icmp_ln18_5)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 830 [1/1] (1.77ns)   --->   "%tmp_43 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC583DC40000000, float 0xBFE107AA20000000, float 0x3FC84CA5E0000000, i2 %wr_0_5) nounwind" [conv/conv_1.cpp:26]   --->   Operation 830 'mux' 'tmp_43' <Predicate = (!icmp_ln18_5)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 831 [2/2] (12.3ns)   --->   "%tmp_1_5_2 = fmul float %tmp_43, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 831 'fmul' 'tmp_1_5_2' <Predicate = (!icmp_ln18_5)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 21> <Delay = 22.5>
ST_57 : Operation 832 [2/2] (22.5ns)   --->   "%w_sum_3_5_1 = fadd float %w_sum_3_5, %tmp_1_5_1" [conv/conv_1.cpp:26]   --->   Operation 832 'fadd' 'w_sum_3_5_1' <Predicate = (!icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 833 [1/2] (12.3ns)   --->   "%tmp_1_5_2 = fmul float %tmp_43, %conv_input_load_17" [conv/conv_1.cpp:26]   --->   Operation 833 'fmul' 'tmp_1_5_2' <Predicate = (!icmp_ln18_5)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 22> <Delay = 22.5>
ST_58 : Operation 834 [1/2] (22.5ns)   --->   "%w_sum_3_5_1 = fadd float %w_sum_3_5, %tmp_1_5_1" [conv/conv_1.cpp:26]   --->   Operation 834 'fadd' 'w_sum_3_5_1' <Predicate = (!icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 23> <Delay = 22.5>
ST_59 : Operation 835 [2/2] (22.5ns)   --->   "%w_sum_3_5_2 = fadd float %w_sum_3_5_1, %tmp_1_5_2" [conv/conv_1.cpp:26]   --->   Operation 835 'fadd' 'w_sum_3_5_2' <Predicate = (!icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 24> <Delay = 22.5>
ST_60 : Operation 836 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 836 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_60 : Operation 837 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 837 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_60 : Operation 838 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 838 'specpipeline' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_60 : Operation 839 [1/2] (22.5ns)   --->   "%w_sum_3_5_2 = fadd float %w_sum_3_5_1, %tmp_1_5_2" [conv/conv_1.cpp:26]   --->   Operation 839 'fadd' 'w_sum_3_5_2' <Predicate = (!icmp_ln18_5)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 840 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_40) nounwind" [conv/conv_1.cpp:30]   --->   Operation 840 'specregionend' 'empty_20' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_60 : Operation 841 [1/1] (0.00ns)   --->   "br label %7" [conv/conv_1.cpp:18]   --->   Operation 841 'br' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>

State 61 <SV = 18> <Delay = 22.5>
ST_61 : Operation 842 [2/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0x3FC043B6E0000000" [conv/conv_1.cpp:31]   --->   Operation 842 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 843 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 843 'specregionbegin' 'tmp_39' <Predicate = true> <Delay = 0.00>

State 62 <SV = 19> <Delay = 33.5>
ST_62 : Operation 844 [1/2] (22.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0x3FC043B6E0000000" [conv/conv_1.cpp:31]   --->   Operation 844 'fadd' 'w_sum_5' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 845 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv_1.cpp:34]   --->   Operation 845 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 846 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 847 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv_1.cpp:34]   --->   Operation 847 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 848 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_37, -1" [conv/conv_1.cpp:34]   --->   Operation 848 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 849 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv_1.cpp:34]   --->   Operation 849 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv_1.cpp:34]   --->   Operation 850 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 851 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 851 'fcmp' 'tmp_38' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_38" [conv/conv_1.cpp:34]   --->   Operation 852 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 853 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 853 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 854 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv_1.cpp:35]   --->   Operation 854 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_62 : Operation 855 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_32) nounwind" [conv/conv_1.cpp:39]   --->   Operation 855 'specregionend' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 856 [1/1] (1.76ns)   --->   "br label %8" [conv/conv_1.cpp:18]   --->   Operation 856 'br' <Predicate = true> <Delay = 1.76>

State 63 <SV = 20> <Delay = 8.40>
ST_63 : Operation 857 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter1_Loop5 ], [ %add_ln18_6, %W_Row_Loop6 ]" [conv/conv_1.cpp:18]   --->   Operation 857 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 858 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter1_Loop5 ], [ %w_sum_3_6_2, %W_Row_Loop6 ]" [conv/conv_1.cpp:26]   --->   Operation 858 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 859 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv_1.cpp:18]   --->   Operation 859 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 860 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 860 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 861 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv/conv_1.cpp:18]   --->   Operation 861 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 862 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter1_Loop6, label %W_Row_Loop6" [conv/conv_1.cpp:18]   --->   Operation 862 'br' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i5" [conv/conv_1.cpp:18]   --->   Operation 863 'zext' 'zext_ln18_6' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 864 [1/1] (1.78ns)   --->   "%add_ln26_6 = add i5 %zext_ln18_6, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 864 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_237 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_6, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 865 'bitconcatenate' 'tmp_237' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 866 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i10 %tmp_237 to i11" [conv/conv_1.cpp:26]   --->   Operation 866 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_238 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_6, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 867 'bitconcatenate' 'tmp_238' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i7 %tmp_238 to i11" [conv/conv_1.cpp:26]   --->   Operation 868 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 869 [1/1] (1.73ns)   --->   "%sub_ln26_6 = sub i11 %zext_ln26_13, %zext_ln26_14" [conv/conv_1.cpp:26]   --->   Operation 869 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 870 [1/1] (1.63ns)   --->   "%add_ln26_52 = add i11 %sub_ln26_6, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 870 'add' 'add_ln26_52' <Predicate = (!icmp_ln18_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln26_18 = sext i11 %add_ln26_52 to i64" [conv/conv_1.cpp:26]   --->   Operation 871 'sext' 'sext_ln26_18' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 872 [1/1] (0.00ns)   --->   "%conv_input_addr_18 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 872 'getelementptr' 'conv_input_addr_18' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 873 [1/1] (1.63ns)   --->   "%add_ln26_53 = add i11 %sub_ln26_6, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 873 'add' 'add_ln26_53' <Predicate = (!icmp_ln18_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln26_19 = sext i11 %add_ln26_53 to i64" [conv/conv_1.cpp:26]   --->   Operation 874 'sext' 'sext_ln26_19' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 875 [1/1] (0.00ns)   --->   "%conv_input_addr_19 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_19" [conv/conv_1.cpp:26]   --->   Operation 875 'getelementptr' 'conv_input_addr_19' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_63 : Operation 876 [2/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 876 'load' 'conv_input_load_18' <Predicate = (!icmp_ln18_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_63 : Operation 877 [2/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 877 'load' 'conv_input_load_19' <Predicate = (!icmp_ln18_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 64 <SV = 21> <Delay = 15.6>
ST_64 : Operation 878 [1/1] (1.63ns)   --->   "%add_ln26_54 = add i11 %sub_ln26_6, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 878 'add' 'add_ln26_54' <Predicate = (!icmp_ln18_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 879 [1/1] (0.00ns)   --->   "%sext_ln26_20 = sext i11 %add_ln26_54 to i64" [conv/conv_1.cpp:26]   --->   Operation 879 'sext' 'sext_ln26_20' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_64 : Operation 880 [1/1] (0.00ns)   --->   "%conv_input_addr_20 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 880 'getelementptr' 'conv_input_addr_20' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_64 : Operation 881 [1/1] (1.77ns)   --->   "%tmp_48 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFAE285680000000, float 0x3F7A128720000000, float 0xBFA9F8B920000000, i2 %wr_0_6) nounwind" [conv/conv_1.cpp:26]   --->   Operation 881 'mux' 'tmp_48' <Predicate = (!icmp_ln18_6)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 882 [1/2] (3.25ns)   --->   "%conv_input_load_18 = load float* %conv_input_addr_18, align 4" [conv/conv_1.cpp:26]   --->   Operation 882 'load' 'conv_input_load_18' <Predicate = (!icmp_ln18_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_64 : Operation 883 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %tmp_48, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 883 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln18_6)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 884 [1/2] (3.25ns)   --->   "%conv_input_load_19 = load float* %conv_input_addr_19, align 4" [conv/conv_1.cpp:26]   --->   Operation 884 'load' 'conv_input_load_19' <Predicate = (!icmp_ln18_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_64 : Operation 885 [2/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 885 'load' 'conv_input_load_20' <Predicate = (!icmp_ln18_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 65 <SV = 22> <Delay = 34.9>
ST_65 : Operation 886 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %tmp_48, %conv_input_load_18" [conv/conv_1.cpp:26]   --->   Operation 886 'fmul' 'tmp_1_6' <Predicate = (!icmp_ln18_6)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 887 [2/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_0_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 887 'fadd' 'w_sum_3_6' <Predicate = (!icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 888 [1/1] (1.77ns)   --->   "%tmp_49 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC2738420000000, float 0x3FA32468A0000000, float 0xBFC390F820000000, i2 %wr_0_6) nounwind" [conv/conv_1.cpp:26]   --->   Operation 888 'mux' 'tmp_49' <Predicate = (!icmp_ln18_6)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 889 [2/2] (12.3ns)   --->   "%tmp_1_6_1 = fmul float %tmp_49, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 889 'fmul' 'tmp_1_6_1' <Predicate = (!icmp_ln18_6)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 890 [1/2] (3.25ns)   --->   "%conv_input_load_20 = load float* %conv_input_addr_20, align 4" [conv/conv_1.cpp:26]   --->   Operation 890 'load' 'conv_input_load_20' <Predicate = (!icmp_ln18_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 66 <SV = 23> <Delay = 22.5>
ST_66 : Operation 891 [1/2] (22.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_0_6, %tmp_1_6" [conv/conv_1.cpp:26]   --->   Operation 891 'fadd' 'w_sum_3_6' <Predicate = (!icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 892 [1/2] (12.3ns)   --->   "%tmp_1_6_1 = fmul float %tmp_49, %conv_input_load_19" [conv/conv_1.cpp:26]   --->   Operation 892 'fmul' 'tmp_1_6_1' <Predicate = (!icmp_ln18_6)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 893 [1/1] (1.77ns)   --->   "%tmp_50 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD0A27900000000, float 0x3FCD94E080000000, float 0x3F7C95C3C0000000, i2 %wr_0_6) nounwind" [conv/conv_1.cpp:26]   --->   Operation 893 'mux' 'tmp_50' <Predicate = (!icmp_ln18_6)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 894 [2/2] (12.3ns)   --->   "%tmp_1_6_2 = fmul float %tmp_50, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 894 'fmul' 'tmp_1_6_2' <Predicate = (!icmp_ln18_6)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 24> <Delay = 22.5>
ST_67 : Operation 895 [2/2] (22.5ns)   --->   "%w_sum_3_6_1 = fadd float %w_sum_3_6, %tmp_1_6_1" [conv/conv_1.cpp:26]   --->   Operation 895 'fadd' 'w_sum_3_6_1' <Predicate = (!icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 896 [1/2] (12.3ns)   --->   "%tmp_1_6_2 = fmul float %tmp_50, %conv_input_load_20" [conv/conv_1.cpp:26]   --->   Operation 896 'fmul' 'tmp_1_6_2' <Predicate = (!icmp_ln18_6)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 25> <Delay = 22.5>
ST_68 : Operation 897 [1/2] (22.5ns)   --->   "%w_sum_3_6_1 = fadd float %w_sum_3_6, %tmp_1_6_1" [conv/conv_1.cpp:26]   --->   Operation 897 'fadd' 'w_sum_3_6_1' <Predicate = (!icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 26> <Delay = 22.5>
ST_69 : Operation 898 [2/2] (22.5ns)   --->   "%w_sum_3_6_2 = fadd float %w_sum_3_6_1, %tmp_1_6_2" [conv/conv_1.cpp:26]   --->   Operation 898 'fadd' 'w_sum_3_6_2' <Predicate = (!icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 27> <Delay = 22.5>
ST_70 : Operation 899 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 899 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_70 : Operation 900 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 900 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_70 : Operation 901 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 901 'specpipeline' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_70 : Operation 902 [1/2] (22.5ns)   --->   "%w_sum_3_6_2 = fadd float %w_sum_3_6_1, %tmp_1_6_2" [conv/conv_1.cpp:26]   --->   Operation 902 'fadd' 'w_sum_3_6_2' <Predicate = (!icmp_ln18_6)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 903 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_47) nounwind" [conv/conv_1.cpp:30]   --->   Operation 903 'specregionend' 'empty_23' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_70 : Operation 904 [1/1] (0.00ns)   --->   "br label %8" [conv/conv_1.cpp:18]   --->   Operation 904 'br' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>

State 71 <SV = 21> <Delay = 22.5>
ST_71 : Operation 905 [2/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBF93D40860000000" [conv/conv_1.cpp:31]   --->   Operation 905 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 906 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 906 'specregionbegin' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 72 <SV = 22> <Delay = 33.5>
ST_72 : Operation 907 [1/2] (22.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBF93D40860000000" [conv/conv_1.cpp:31]   --->   Operation 907 'fadd' 'w_sum_6' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 908 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv_1.cpp:34]   --->   Operation 908 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 909 [1/1] (0.00ns)   --->   "%tmp_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 909 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 910 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv_1.cpp:34]   --->   Operation 910 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 911 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_44, -1" [conv/conv_1.cpp:34]   --->   Operation 911 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 912 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv_1.cpp:34]   --->   Operation 912 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv_1.cpp:34]   --->   Operation 913 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 914 [1/1] (6.78ns)   --->   "%tmp_45 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 914 'fcmp' 'tmp_45' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_45" [conv/conv_1.cpp:34]   --->   Operation 915 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 916 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 916 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 917 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv_1.cpp:35]   --->   Operation 917 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_72 : Operation 918 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_39) nounwind" [conv/conv_1.cpp:39]   --->   Operation 918 'specregionend' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 919 [1/1] (1.76ns)   --->   "br label %9" [conv/conv_1.cpp:18]   --->   Operation 919 'br' <Predicate = true> <Delay = 1.76>

State 73 <SV = 23> <Delay = 8.40>
ST_73 : Operation 920 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter1_Loop6 ], [ %add_ln18_7, %W_Row_Loop7 ]" [conv/conv_1.cpp:18]   --->   Operation 920 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 921 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter1_Loop6 ], [ %w_sum_3_7_2, %W_Row_Loop7 ]" [conv/conv_1.cpp:26]   --->   Operation 921 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 922 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv_1.cpp:18]   --->   Operation 922 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 923 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 923 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 924 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv/conv_1.cpp:18]   --->   Operation 924 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 925 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter1_Loop7, label %W_Row_Loop7" [conv/conv_1.cpp:18]   --->   Operation 925 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i5" [conv/conv_1.cpp:18]   --->   Operation 926 'zext' 'zext_ln18_7' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 927 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln18_7, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 927 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 928 [1/1] (0.00ns)   --->   "%tmp_239 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 928 'bitconcatenate' 'tmp_239' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i10 %tmp_239 to i11" [conv/conv_1.cpp:26]   --->   Operation 929 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 930 [1/1] (0.00ns)   --->   "%tmp_240 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_7, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 930 'bitconcatenate' 'tmp_240' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i7 %tmp_240 to i11" [conv/conv_1.cpp:26]   --->   Operation 931 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 932 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i11 %zext_ln26_15, %zext_ln26_16" [conv/conv_1.cpp:26]   --->   Operation 932 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 933 [1/1] (1.63ns)   --->   "%add_ln26_55 = add i11 %sub_ln26_7, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 933 'add' 'add_ln26_55' <Predicate = (!icmp_ln18_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln26_21 = sext i11 %add_ln26_55 to i64" [conv/conv_1.cpp:26]   --->   Operation 934 'sext' 'sext_ln26_21' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 935 [1/1] (0.00ns)   --->   "%conv_input_addr_21 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_21" [conv/conv_1.cpp:26]   --->   Operation 935 'getelementptr' 'conv_input_addr_21' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 936 [1/1] (1.63ns)   --->   "%add_ln26_56 = add i11 %sub_ln26_7, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 936 'add' 'add_ln26_56' <Predicate = (!icmp_ln18_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln26_22 = sext i11 %add_ln26_56 to i64" [conv/conv_1.cpp:26]   --->   Operation 937 'sext' 'sext_ln26_22' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 938 [1/1] (0.00ns)   --->   "%conv_input_addr_22 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 938 'getelementptr' 'conv_input_addr_22' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_73 : Operation 939 [2/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 939 'load' 'conv_input_load_21' <Predicate = (!icmp_ln18_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_73 : Operation 940 [2/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 940 'load' 'conv_input_load_22' <Predicate = (!icmp_ln18_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 74 <SV = 24> <Delay = 15.6>
ST_74 : Operation 941 [1/1] (1.63ns)   --->   "%add_ln26_57 = add i11 %sub_ln26_7, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 941 'add' 'add_ln26_57' <Predicate = (!icmp_ln18_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln26_23 = sext i11 %add_ln26_57 to i64" [conv/conv_1.cpp:26]   --->   Operation 942 'sext' 'sext_ln26_23' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_74 : Operation 943 [1/1] (0.00ns)   --->   "%conv_input_addr_23 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_23" [conv/conv_1.cpp:26]   --->   Operation 943 'getelementptr' 'conv_input_addr_23' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_74 : Operation 944 [1/1] (1.77ns)   --->   "%tmp_55 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCE1A7820000000, float 0x3F81774400000000, float 0xBFD6E37680000000, i2 %wr_0_7) nounwind" [conv/conv_1.cpp:26]   --->   Operation 944 'mux' 'tmp_55' <Predicate = (!icmp_ln18_7)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 945 [1/2] (3.25ns)   --->   "%conv_input_load_21 = load float* %conv_input_addr_21, align 4" [conv/conv_1.cpp:26]   --->   Operation 945 'load' 'conv_input_load_21' <Predicate = (!icmp_ln18_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_74 : Operation 946 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %tmp_55, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 946 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln18_7)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 947 [1/2] (3.25ns)   --->   "%conv_input_load_22 = load float* %conv_input_addr_22, align 4" [conv/conv_1.cpp:26]   --->   Operation 947 'load' 'conv_input_load_22' <Predicate = (!icmp_ln18_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_74 : Operation 948 [2/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 948 'load' 'conv_input_load_23' <Predicate = (!icmp_ln18_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 75 <SV = 25> <Delay = 34.9>
ST_75 : Operation 949 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %tmp_55, %conv_input_load_21" [conv/conv_1.cpp:26]   --->   Operation 949 'fmul' 'tmp_1_7' <Predicate = (!icmp_ln18_7)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 950 [2/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_0_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 950 'fadd' 'w_sum_3_7' <Predicate = (!icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 951 [1/1] (1.77ns)   --->   "%tmp_56 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB7913A00000000, float 0x3FD3349D60000000, float 0xBFD7085B20000000, i2 %wr_0_7) nounwind" [conv/conv_1.cpp:26]   --->   Operation 951 'mux' 'tmp_56' <Predicate = (!icmp_ln18_7)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 952 [2/2] (12.3ns)   --->   "%tmp_1_7_1 = fmul float %tmp_56, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 952 'fmul' 'tmp_1_7_1' <Predicate = (!icmp_ln18_7)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 953 [1/2] (3.25ns)   --->   "%conv_input_load_23 = load float* %conv_input_addr_23, align 4" [conv/conv_1.cpp:26]   --->   Operation 953 'load' 'conv_input_load_23' <Predicate = (!icmp_ln18_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 76 <SV = 26> <Delay = 22.5>
ST_76 : Operation 954 [1/2] (22.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_0_7, %tmp_1_7" [conv/conv_1.cpp:26]   --->   Operation 954 'fadd' 'w_sum_3_7' <Predicate = (!icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 955 [1/2] (12.3ns)   --->   "%tmp_1_7_1 = fmul float %tmp_56, %conv_input_load_22" [conv/conv_1.cpp:26]   --->   Operation 955 'fmul' 'tmp_1_7_1' <Predicate = (!icmp_ln18_7)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 956 [1/1] (1.77ns)   --->   "%tmp_57 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F79A1B4E0000000, float 0x3FD28EE1E0000000, float 0xBFC3F480A0000000, i2 %wr_0_7) nounwind" [conv/conv_1.cpp:26]   --->   Operation 956 'mux' 'tmp_57' <Predicate = (!icmp_ln18_7)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 957 [2/2] (12.3ns)   --->   "%tmp_1_7_2 = fmul float %tmp_57, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 957 'fmul' 'tmp_1_7_2' <Predicate = (!icmp_ln18_7)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 27> <Delay = 22.5>
ST_77 : Operation 958 [2/2] (22.5ns)   --->   "%w_sum_3_7_1 = fadd float %w_sum_3_7, %tmp_1_7_1" [conv/conv_1.cpp:26]   --->   Operation 958 'fadd' 'w_sum_3_7_1' <Predicate = (!icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 959 [1/2] (12.3ns)   --->   "%tmp_1_7_2 = fmul float %tmp_57, %conv_input_load_23" [conv/conv_1.cpp:26]   --->   Operation 959 'fmul' 'tmp_1_7_2' <Predicate = (!icmp_ln18_7)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 28> <Delay = 22.5>
ST_78 : Operation 960 [1/2] (22.5ns)   --->   "%w_sum_3_7_1 = fadd float %w_sum_3_7, %tmp_1_7_1" [conv/conv_1.cpp:26]   --->   Operation 960 'fadd' 'w_sum_3_7_1' <Predicate = (!icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 29> <Delay = 22.5>
ST_79 : Operation 961 [2/2] (22.5ns)   --->   "%w_sum_3_7_2 = fadd float %w_sum_3_7_1, %tmp_1_7_2" [conv/conv_1.cpp:26]   --->   Operation 961 'fadd' 'w_sum_3_7_2' <Predicate = (!icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 30> <Delay = 22.5>
ST_80 : Operation 962 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 962 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_80 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 963 'specregionbegin' 'tmp_54' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_80 : Operation 964 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 964 'specpipeline' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_80 : Operation 965 [1/2] (22.5ns)   --->   "%w_sum_3_7_2 = fadd float %w_sum_3_7_1, %tmp_1_7_2" [conv/conv_1.cpp:26]   --->   Operation 965 'fadd' 'w_sum_3_7_2' <Predicate = (!icmp_ln18_7)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 966 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_54) nounwind" [conv/conv_1.cpp:30]   --->   Operation 966 'specregionend' 'empty_26' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_80 : Operation 967 [1/1] (0.00ns)   --->   "br label %9" [conv/conv_1.cpp:18]   --->   Operation 967 'br' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>

State 81 <SV = 24> <Delay = 22.5>
ST_81 : Operation 968 [2/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFA6EEE320000000" [conv/conv_1.cpp:31]   --->   Operation 968 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 969 'specregionbegin' 'tmp_53' <Predicate = true> <Delay = 0.00>

State 82 <SV = 25> <Delay = 33.5>
ST_82 : Operation 970 [1/2] (22.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFA6EEE320000000" [conv/conv_1.cpp:31]   --->   Operation 970 'fadd' 'w_sum_7' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 971 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv_1.cpp:34]   --->   Operation 971 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 972 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv_1.cpp:34]   --->   Operation 973 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 974 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_51, -1" [conv/conv_1.cpp:34]   --->   Operation 974 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 975 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv_1.cpp:34]   --->   Operation 975 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv_1.cpp:34]   --->   Operation 976 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 977 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 977 'fcmp' 'tmp_52' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_52" [conv/conv_1.cpp:34]   --->   Operation 978 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 979 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 979 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_82 : Operation 980 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv_1.cpp:35]   --->   Operation 980 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_82 : Operation 981 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_46) nounwind" [conv/conv_1.cpp:39]   --->   Operation 981 'specregionend' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 982 [1/1] (1.76ns)   --->   "br label %10" [conv/conv_1.cpp:18]   --->   Operation 982 'br' <Predicate = true> <Delay = 1.76>

State 83 <SV = 26> <Delay = 8.40>
ST_83 : Operation 983 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter1_Loop7 ], [ %add_ln18_8, %W_Row_Loop8 ]" [conv/conv_1.cpp:18]   --->   Operation 983 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 984 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter1_Loop7 ], [ %w_sum_3_8_2, %W_Row_Loop8 ]" [conv/conv_1.cpp:26]   --->   Operation 984 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 985 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv_1.cpp:18]   --->   Operation 985 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 986 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 986 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 987 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv/conv_1.cpp:18]   --->   Operation 987 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 988 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter1_Loop8, label %W_Row_Loop8" [conv/conv_1.cpp:18]   --->   Operation 988 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i5" [conv/conv_1.cpp:18]   --->   Operation 989 'zext' 'zext_ln18_8' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 990 [1/1] (1.78ns)   --->   "%add_ln26_8 = add i5 %zext_ln18_8, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 990 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 991 [1/1] (0.00ns)   --->   "%tmp_241 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_8, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 991 'bitconcatenate' 'tmp_241' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 992 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i10 %tmp_241 to i11" [conv/conv_1.cpp:26]   --->   Operation 992 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_242 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_8, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 993 'bitconcatenate' 'tmp_242' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i7 %tmp_242 to i11" [conv/conv_1.cpp:26]   --->   Operation 994 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 995 [1/1] (1.73ns)   --->   "%sub_ln26_8 = sub i11 %zext_ln26_17, %zext_ln26_18" [conv/conv_1.cpp:26]   --->   Operation 995 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 996 [1/1] (1.63ns)   --->   "%add_ln26_58 = add i11 %sub_ln26_8, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 996 'add' 'add_ln26_58' <Predicate = (!icmp_ln18_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 997 [1/1] (0.00ns)   --->   "%sext_ln26_24 = sext i11 %add_ln26_58 to i64" [conv/conv_1.cpp:26]   --->   Operation 997 'sext' 'sext_ln26_24' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 998 [1/1] (0.00ns)   --->   "%conv_input_addr_24 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 998 'getelementptr' 'conv_input_addr_24' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 999 [1/1] (1.63ns)   --->   "%add_ln26_59 = add i11 %sub_ln26_8, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 999 'add' 'add_ln26_59' <Predicate = (!icmp_ln18_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln26_25 = sext i11 %add_ln26_59 to i64" [conv/conv_1.cpp:26]   --->   Operation 1000 'sext' 'sext_ln26_25' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 1001 [1/1] (0.00ns)   --->   "%conv_input_addr_25 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_25" [conv/conv_1.cpp:26]   --->   Operation 1001 'getelementptr' 'conv_input_addr_25' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_83 : Operation 1002 [2/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 1002 'load' 'conv_input_load_24' <Predicate = (!icmp_ln18_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_83 : Operation 1003 [2/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 1003 'load' 'conv_input_load_25' <Predicate = (!icmp_ln18_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 84 <SV = 27> <Delay = 15.6>
ST_84 : Operation 1004 [1/1] (1.63ns)   --->   "%add_ln26_60 = add i11 %sub_ln26_8, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1004 'add' 'add_ln26_60' <Predicate = (!icmp_ln18_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln26_26 = sext i11 %add_ln26_60 to i64" [conv/conv_1.cpp:26]   --->   Operation 1005 'sext' 'sext_ln26_26' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_84 : Operation 1006 [1/1] (0.00ns)   --->   "%conv_input_addr_26 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1006 'getelementptr' 'conv_input_addr_26' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_84 : Operation 1007 [1/1] (1.77ns)   --->   "%tmp_62 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD41A76E0000000, float 0x3FD1C398A0000000, float 0xBFC05C3080000000, i2 %wr_0_8) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1007 'mux' 'tmp_62' <Predicate = (!icmp_ln18_8)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1008 [1/2] (3.25ns)   --->   "%conv_input_load_24 = load float* %conv_input_addr_24, align 4" [conv/conv_1.cpp:26]   --->   Operation 1008 'load' 'conv_input_load_24' <Predicate = (!icmp_ln18_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_84 : Operation 1009 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %tmp_62, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 1009 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln18_8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1010 [1/2] (3.25ns)   --->   "%conv_input_load_25 = load float* %conv_input_addr_25, align 4" [conv/conv_1.cpp:26]   --->   Operation 1010 'load' 'conv_input_load_25' <Predicate = (!icmp_ln18_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_84 : Operation 1011 [2/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv/conv_1.cpp:26]   --->   Operation 1011 'load' 'conv_input_load_26' <Predicate = (!icmp_ln18_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 85 <SV = 28> <Delay = 34.9>
ST_85 : Operation 1012 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %tmp_62, %conv_input_load_24" [conv/conv_1.cpp:26]   --->   Operation 1012 'fmul' 'tmp_1_8' <Predicate = (!icmp_ln18_8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1013 [2/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_0_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 1013 'fadd' 'w_sum_3_8' <Predicate = (!icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1014 [1/1] (1.77ns)   --->   "%tmp_63 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC6788580000000, float 0x3FC2486EE0000000, float 0xBFD875DA60000000, i2 %wr_0_8) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1014 'mux' 'tmp_63' <Predicate = (!icmp_ln18_8)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1015 [2/2] (12.3ns)   --->   "%tmp_1_8_1 = fmul float %tmp_63, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 1015 'fmul' 'tmp_1_8_1' <Predicate = (!icmp_ln18_8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 1016 [1/2] (3.25ns)   --->   "%conv_input_load_26 = load float* %conv_input_addr_26, align 4" [conv/conv_1.cpp:26]   --->   Operation 1016 'load' 'conv_input_load_26' <Predicate = (!icmp_ln18_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 86 <SV = 29> <Delay = 22.5>
ST_86 : Operation 1017 [1/2] (22.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_0_8, %tmp_1_8" [conv/conv_1.cpp:26]   --->   Operation 1017 'fadd' 'w_sum_3_8' <Predicate = (!icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1018 [1/2] (12.3ns)   --->   "%tmp_1_8_1 = fmul float %tmp_63, %conv_input_load_25" [conv/conv_1.cpp:26]   --->   Operation 1018 'fmul' 'tmp_1_8_1' <Predicate = (!icmp_ln18_8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1019 [1/1] (1.77ns)   --->   "%tmp_64 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC702AB80000000, float 0xBFD43D23A0000000, float 0xBFD3C525C0000000, i2 %wr_0_8) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1019 'mux' 'tmp_64' <Predicate = (!icmp_ln18_8)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1020 [2/2] (12.3ns)   --->   "%tmp_1_8_2 = fmul float %tmp_64, %conv_input_load_26" [conv/conv_1.cpp:26]   --->   Operation 1020 'fmul' 'tmp_1_8_2' <Predicate = (!icmp_ln18_8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 30> <Delay = 22.5>
ST_87 : Operation 1021 [2/2] (22.5ns)   --->   "%w_sum_3_8_1 = fadd float %w_sum_3_8, %tmp_1_8_1" [conv/conv_1.cpp:26]   --->   Operation 1021 'fadd' 'w_sum_3_8_1' <Predicate = (!icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1022 [1/2] (12.3ns)   --->   "%tmp_1_8_2 = fmul float %tmp_64, %conv_input_load_26" [conv/conv_1.cpp:26]   --->   Operation 1022 'fmul' 'tmp_1_8_2' <Predicate = (!icmp_ln18_8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 31> <Delay = 22.5>
ST_88 : Operation 1023 [1/2] (22.5ns)   --->   "%w_sum_3_8_1 = fadd float %w_sum_3_8, %tmp_1_8_1" [conv/conv_1.cpp:26]   --->   Operation 1023 'fadd' 'w_sum_3_8_1' <Predicate = (!icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 32> <Delay = 22.5>
ST_89 : Operation 1024 [2/2] (22.5ns)   --->   "%w_sum_3_8_2 = fadd float %w_sum_3_8_1, %tmp_1_8_2" [conv/conv_1.cpp:26]   --->   Operation 1024 'fadd' 'w_sum_3_8_2' <Predicate = (!icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 33> <Delay = 22.5>
ST_90 : Operation 1025 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1025 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_90 : Operation 1026 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1026 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_90 : Operation 1027 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1027 'specpipeline' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_90 : Operation 1028 [1/2] (22.5ns)   --->   "%w_sum_3_8_2 = fadd float %w_sum_3_8_1, %tmp_1_8_2" [conv/conv_1.cpp:26]   --->   Operation 1028 'fadd' 'w_sum_3_8_2' <Predicate = (!icmp_ln18_8)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1029 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_61) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1029 'specregionend' 'empty_29' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_90 : Operation 1030 [1/1] (0.00ns)   --->   "br label %10" [conv/conv_1.cpp:18]   --->   Operation 1030 'br' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>

State 91 <SV = 27> <Delay = 22.5>
ST_91 : Operation 1031 [2/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBF98F2B2E0000000" [conv/conv_1.cpp:31]   --->   Operation 1031 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1032 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1032 'specregionbegin' 'tmp_60' <Predicate = true> <Delay = 0.00>

State 92 <SV = 28> <Delay = 33.5>
ST_92 : Operation 1033 [1/2] (22.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBF98F2B2E0000000" [conv/conv_1.cpp:31]   --->   Operation 1033 'fadd' 'w_sum_8' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1034 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv_1.cpp:34]   --->   Operation 1034 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1035 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv_1.cpp:34]   --->   Operation 1036 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1037 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_58, -1" [conv/conv_1.cpp:34]   --->   Operation 1037 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1038 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv_1.cpp:34]   --->   Operation 1038 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1039 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv_1.cpp:34]   --->   Operation 1039 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1040 [1/1] (6.78ns)   --->   "%tmp_59 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1040 'fcmp' 'tmp_59' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_59" [conv/conv_1.cpp:34]   --->   Operation 1041 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1042 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1042 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1043 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv_1.cpp:35]   --->   Operation 1043 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_92 : Operation 1044 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_53) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1044 'specregionend' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1045 [1/1] (1.76ns)   --->   "br label %11" [conv/conv_1.cpp:18]   --->   Operation 1045 'br' <Predicate = true> <Delay = 1.76>

State 93 <SV = 29> <Delay = 8.40>
ST_93 : Operation 1046 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter1_Loop8 ], [ %add_ln18_9, %W_Row_Loop9 ]" [conv/conv_1.cpp:18]   --->   Operation 1046 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1047 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter1_Loop8 ], [ %w_sum_3_9_2, %W_Row_Loop9 ]" [conv/conv_1.cpp:26]   --->   Operation 1047 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1048 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv_1.cpp:18]   --->   Operation 1048 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1049 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1049 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1050 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv/conv_1.cpp:18]   --->   Operation 1050 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1051 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter1_Loop9, label %W_Row_Loop9" [conv/conv_1.cpp:18]   --->   Operation 1051 'br' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1052 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i5" [conv/conv_1.cpp:18]   --->   Operation 1052 'zext' 'zext_ln18_9' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1053 [1/1] (1.78ns)   --->   "%add_ln26_9 = add i5 %zext_ln18_9, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1053 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1054 [1/1] (0.00ns)   --->   "%tmp_243 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_9, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1054 'bitconcatenate' 'tmp_243' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1055 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i10 %tmp_243 to i11" [conv/conv_1.cpp:26]   --->   Operation 1055 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1056 [1/1] (0.00ns)   --->   "%tmp_244 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_9, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1056 'bitconcatenate' 'tmp_244' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1057 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i7 %tmp_244 to i11" [conv/conv_1.cpp:26]   --->   Operation 1057 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1058 [1/1] (1.73ns)   --->   "%sub_ln26_9 = sub i11 %zext_ln26_19, %zext_ln26_20" [conv/conv_1.cpp:26]   --->   Operation 1058 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1059 [1/1] (1.63ns)   --->   "%add_ln26_61 = add i11 %sub_ln26_9, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1059 'add' 'add_ln26_61' <Predicate = (!icmp_ln18_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln26_27 = sext i11 %add_ln26_61 to i64" [conv/conv_1.cpp:26]   --->   Operation 1060 'sext' 'sext_ln26_27' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1061 [1/1] (0.00ns)   --->   "%conv_input_addr_27 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_27" [conv/conv_1.cpp:26]   --->   Operation 1061 'getelementptr' 'conv_input_addr_27' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1062 [1/1] (1.63ns)   --->   "%add_ln26_62 = add i11 %sub_ln26_9, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1062 'add' 'add_ln26_62' <Predicate = (!icmp_ln18_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln26_28 = sext i11 %add_ln26_62 to i64" [conv/conv_1.cpp:26]   --->   Operation 1063 'sext' 'sext_ln26_28' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1064 [1/1] (0.00ns)   --->   "%conv_input_addr_28 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1064 'getelementptr' 'conv_input_addr_28' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_93 : Operation 1065 [2/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv/conv_1.cpp:26]   --->   Operation 1065 'load' 'conv_input_load_27' <Predicate = (!icmp_ln18_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_93 : Operation 1066 [2/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv/conv_1.cpp:26]   --->   Operation 1066 'load' 'conv_input_load_28' <Predicate = (!icmp_ln18_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 94 <SV = 30> <Delay = 15.6>
ST_94 : Operation 1067 [1/1] (1.63ns)   --->   "%add_ln26_63 = add i11 %sub_ln26_9, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1067 'add' 'add_ln26_63' <Predicate = (!icmp_ln18_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln26_29 = sext i11 %add_ln26_63 to i64" [conv/conv_1.cpp:26]   --->   Operation 1068 'sext' 'sext_ln26_29' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_94 : Operation 1069 [1/1] (0.00ns)   --->   "%conv_input_addr_29 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_29" [conv/conv_1.cpp:26]   --->   Operation 1069 'getelementptr' 'conv_input_addr_29' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_94 : Operation 1070 [1/1] (1.77ns)   --->   "%tmp_69 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAB073140000000, float 0x3FC8BE13A0000000, float 0x3FCEA7B420000000, i2 %wr_0_9) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1070 'mux' 'tmp_69' <Predicate = (!icmp_ln18_9)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1071 [1/2] (3.25ns)   --->   "%conv_input_load_27 = load float* %conv_input_addr_27, align 4" [conv/conv_1.cpp:26]   --->   Operation 1071 'load' 'conv_input_load_27' <Predicate = (!icmp_ln18_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_94 : Operation 1072 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %tmp_69, %conv_input_load_27" [conv/conv_1.cpp:26]   --->   Operation 1072 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln18_9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1073 [1/2] (3.25ns)   --->   "%conv_input_load_28 = load float* %conv_input_addr_28, align 4" [conv/conv_1.cpp:26]   --->   Operation 1073 'load' 'conv_input_load_28' <Predicate = (!icmp_ln18_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_94 : Operation 1074 [2/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv/conv_1.cpp:26]   --->   Operation 1074 'load' 'conv_input_load_29' <Predicate = (!icmp_ln18_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 95 <SV = 31> <Delay = 34.9>
ST_95 : Operation 1075 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %tmp_69, %conv_input_load_27" [conv/conv_1.cpp:26]   --->   Operation 1075 'fmul' 'tmp_1_9' <Predicate = (!icmp_ln18_9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1076 [2/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_0_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1076 'fadd' 'w_sum_3_9' <Predicate = (!icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1077 [1/1] (1.77ns)   --->   "%tmp_70 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB11C70A0000000, float 0x3FC5774960000000, float 0xBFAF1692E0000000, i2 %wr_0_9) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1077 'mux' 'tmp_70' <Predicate = (!icmp_ln18_9)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1078 [2/2] (12.3ns)   --->   "%tmp_1_9_1 = fmul float %tmp_70, %conv_input_load_28" [conv/conv_1.cpp:26]   --->   Operation 1078 'fmul' 'tmp_1_9_1' <Predicate = (!icmp_ln18_9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1079 [1/2] (3.25ns)   --->   "%conv_input_load_29 = load float* %conv_input_addr_29, align 4" [conv/conv_1.cpp:26]   --->   Operation 1079 'load' 'conv_input_load_29' <Predicate = (!icmp_ln18_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 96 <SV = 32> <Delay = 22.5>
ST_96 : Operation 1080 [1/2] (22.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_0_9, %tmp_1_9" [conv/conv_1.cpp:26]   --->   Operation 1080 'fadd' 'w_sum_3_9' <Predicate = (!icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1081 [1/2] (12.3ns)   --->   "%tmp_1_9_1 = fmul float %tmp_70, %conv_input_load_28" [conv/conv_1.cpp:26]   --->   Operation 1081 'fmul' 'tmp_1_9_1' <Predicate = (!icmp_ln18_9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1082 [1/1] (1.77ns)   --->   "%tmp_71 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBA8035A0000000, float 0xBFD0B9AEE0000000, float 0xBFCE8477A0000000, i2 %wr_0_9) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1082 'mux' 'tmp_71' <Predicate = (!icmp_ln18_9)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1083 [2/2] (12.3ns)   --->   "%tmp_1_9_2 = fmul float %tmp_71, %conv_input_load_29" [conv/conv_1.cpp:26]   --->   Operation 1083 'fmul' 'tmp_1_9_2' <Predicate = (!icmp_ln18_9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 33> <Delay = 22.5>
ST_97 : Operation 1084 [2/2] (22.5ns)   --->   "%w_sum_3_9_1 = fadd float %w_sum_3_9, %tmp_1_9_1" [conv/conv_1.cpp:26]   --->   Operation 1084 'fadd' 'w_sum_3_9_1' <Predicate = (!icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1085 [1/2] (12.3ns)   --->   "%tmp_1_9_2 = fmul float %tmp_71, %conv_input_load_29" [conv/conv_1.cpp:26]   --->   Operation 1085 'fmul' 'tmp_1_9_2' <Predicate = (!icmp_ln18_9)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 34> <Delay = 22.5>
ST_98 : Operation 1086 [1/2] (22.5ns)   --->   "%w_sum_3_9_1 = fadd float %w_sum_3_9, %tmp_1_9_1" [conv/conv_1.cpp:26]   --->   Operation 1086 'fadd' 'w_sum_3_9_1' <Predicate = (!icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 35> <Delay = 22.5>
ST_99 : Operation 1087 [2/2] (22.5ns)   --->   "%w_sum_3_9_2 = fadd float %w_sum_3_9_1, %tmp_1_9_2" [conv/conv_1.cpp:26]   --->   Operation 1087 'fadd' 'w_sum_3_9_2' <Predicate = (!icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 36> <Delay = 22.5>
ST_100 : Operation 1088 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1088 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_100 : Operation 1089 [1/1] (0.00ns)   --->   "%tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1089 'specregionbegin' 'tmp_68' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_100 : Operation 1090 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1090 'specpipeline' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_100 : Operation 1091 [1/2] (22.5ns)   --->   "%w_sum_3_9_2 = fadd float %w_sum_3_9_1, %tmp_1_9_2" [conv/conv_1.cpp:26]   --->   Operation 1091 'fadd' 'w_sum_3_9_2' <Predicate = (!icmp_ln18_9)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1092 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_68) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1092 'specregionend' 'empty_32' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_100 : Operation 1093 [1/1] (0.00ns)   --->   "br label %11" [conv/conv_1.cpp:18]   --->   Operation 1093 'br' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>

State 101 <SV = 30> <Delay = 22.5>
ST_101 : Operation 1094 [2/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0xBFA6A166C0000000" [conv/conv_1.cpp:31]   --->   Operation 1094 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1095 'specregionbegin' 'tmp_67' <Predicate = true> <Delay = 0.00>

State 102 <SV = 31> <Delay = 33.5>
ST_102 : Operation 1096 [1/2] (22.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0xBFA6A166C0000000" [conv/conv_1.cpp:31]   --->   Operation 1096 'fadd' 'w_sum_9' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1097 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv_1.cpp:34]   --->   Operation 1097 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1098 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv_1.cpp:34]   --->   Operation 1099 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1100 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_65, -1" [conv/conv_1.cpp:34]   --->   Operation 1100 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1101 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv_1.cpp:34]   --->   Operation 1101 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv_1.cpp:34]   --->   Operation 1102 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1103 [1/1] (6.78ns)   --->   "%tmp_66 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1103 'fcmp' 'tmp_66' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_66" [conv/conv_1.cpp:34]   --->   Operation 1104 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 1105 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1105 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_102 : Operation 1106 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv_1.cpp:35]   --->   Operation 1106 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_102 : Operation 1107 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_60) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1107 'specregionend' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1108 [1/1] (1.76ns)   --->   "br label %12" [conv/conv_1.cpp:18]   --->   Operation 1108 'br' <Predicate = true> <Delay = 1.76>

State 103 <SV = 32> <Delay = 8.40>
ST_103 : Operation 1109 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter1_Loop9 ], [ %add_ln18_10, %W_Row_Loop10 ]" [conv/conv_1.cpp:18]   --->   Operation 1109 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1110 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter1_Loop9 ], [ %w_sum_3_10_2, %W_Row_Loop10 ]" [conv/conv_1.cpp:26]   --->   Operation 1110 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1111 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv_1.cpp:18]   --->   Operation 1111 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1112 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1112 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1113 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv/conv_1.cpp:18]   --->   Operation 1113 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter1_Loop10, label %W_Row_Loop10" [conv/conv_1.cpp:18]   --->   Operation 1114 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1115 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i5" [conv/conv_1.cpp:18]   --->   Operation 1115 'zext' 'zext_ln18_10' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1116 [1/1] (1.78ns)   --->   "%add_ln26_10 = add i5 %zext_ln18_10, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1116 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1117 [1/1] (0.00ns)   --->   "%tmp_245 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_10, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1117 'bitconcatenate' 'tmp_245' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i10 %tmp_245 to i11" [conv/conv_1.cpp:26]   --->   Operation 1118 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1119 [1/1] (0.00ns)   --->   "%tmp_246 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_10, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1119 'bitconcatenate' 'tmp_246' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i7 %tmp_246 to i11" [conv/conv_1.cpp:26]   --->   Operation 1120 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1121 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i11 %zext_ln26_21, %zext_ln26_22" [conv/conv_1.cpp:26]   --->   Operation 1121 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1122 [1/1] (1.63ns)   --->   "%add_ln26_64 = add i11 %sub_ln26_10, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1122 'add' 'add_ln26_64' <Predicate = (!icmp_ln18_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln26_30 = sext i11 %add_ln26_64 to i64" [conv/conv_1.cpp:26]   --->   Operation 1123 'sext' 'sext_ln26_30' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1124 [1/1] (0.00ns)   --->   "%conv_input_addr_30 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1124 'getelementptr' 'conv_input_addr_30' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1125 [1/1] (1.63ns)   --->   "%add_ln26_65 = add i11 %sub_ln26_10, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1125 'add' 'add_ln26_65' <Predicate = (!icmp_ln18_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln26_31 = sext i11 %add_ln26_65 to i64" [conv/conv_1.cpp:26]   --->   Operation 1126 'sext' 'sext_ln26_31' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1127 [1/1] (0.00ns)   --->   "%conv_input_addr_31 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_31" [conv/conv_1.cpp:26]   --->   Operation 1127 'getelementptr' 'conv_input_addr_31' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_103 : Operation 1128 [2/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv/conv_1.cpp:26]   --->   Operation 1128 'load' 'conv_input_load_30' <Predicate = (!icmp_ln18_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_103 : Operation 1129 [2/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv/conv_1.cpp:26]   --->   Operation 1129 'load' 'conv_input_load_31' <Predicate = (!icmp_ln18_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 104 <SV = 33> <Delay = 15.6>
ST_104 : Operation 1130 [1/1] (1.63ns)   --->   "%add_ln26_66 = add i11 %sub_ln26_10, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1130 'add' 'add_ln26_66' <Predicate = (!icmp_ln18_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln26_32 = sext i11 %add_ln26_66 to i64" [conv/conv_1.cpp:26]   --->   Operation 1131 'sext' 'sext_ln26_32' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_104 : Operation 1132 [1/1] (0.00ns)   --->   "%conv_input_addr_32 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1132 'getelementptr' 'conv_input_addr_32' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_104 : Operation 1133 [1/1] (1.77ns)   --->   "%tmp_76 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F87388F00000000, float 0xBFCED97C60000000, float 0xBFD777ACA0000000, i2 %wr_0_10) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1133 'mux' 'tmp_76' <Predicate = (!icmp_ln18_10)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1134 [1/2] (3.25ns)   --->   "%conv_input_load_30 = load float* %conv_input_addr_30, align 4" [conv/conv_1.cpp:26]   --->   Operation 1134 'load' 'conv_input_load_30' <Predicate = (!icmp_ln18_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_104 : Operation 1135 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %tmp_76, %conv_input_load_30" [conv/conv_1.cpp:26]   --->   Operation 1135 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln18_10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1136 [1/2] (3.25ns)   --->   "%conv_input_load_31 = load float* %conv_input_addr_31, align 4" [conv/conv_1.cpp:26]   --->   Operation 1136 'load' 'conv_input_load_31' <Predicate = (!icmp_ln18_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_104 : Operation 1137 [2/2] (3.25ns)   --->   "%conv_input_load_32 = load float* %conv_input_addr_32, align 4" [conv/conv_1.cpp:26]   --->   Operation 1137 'load' 'conv_input_load_32' <Predicate = (!icmp_ln18_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 105 <SV = 34> <Delay = 34.9>
ST_105 : Operation 1138 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %tmp_76, %conv_input_load_30" [conv/conv_1.cpp:26]   --->   Operation 1138 'fmul' 'tmp_1_s' <Predicate = (!icmp_ln18_10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1139 [2/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_0_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1139 'fadd' 'w_sum_3_s' <Predicate = (!icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1140 [1/1] (1.77ns)   --->   "%tmp_77 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCCDDE460000000, float 0x3FC05937A0000000, float 0x3FB763E9A0000000, i2 %wr_0_10) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1140 'mux' 'tmp_77' <Predicate = (!icmp_ln18_10)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1141 [2/2] (12.3ns)   --->   "%tmp_1_10_1 = fmul float %tmp_77, %conv_input_load_31" [conv/conv_1.cpp:26]   --->   Operation 1141 'fmul' 'tmp_1_10_1' <Predicate = (!icmp_ln18_10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1142 [1/2] (3.25ns)   --->   "%conv_input_load_32 = load float* %conv_input_addr_32, align 4" [conv/conv_1.cpp:26]   --->   Operation 1142 'load' 'conv_input_load_32' <Predicate = (!icmp_ln18_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 106 <SV = 35> <Delay = 22.5>
ST_106 : Operation 1143 [1/2] (22.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_0_10, %tmp_1_s" [conv/conv_1.cpp:26]   --->   Operation 1143 'fadd' 'w_sum_3_s' <Predicate = (!icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1144 [1/2] (12.3ns)   --->   "%tmp_1_10_1 = fmul float %tmp_77, %conv_input_load_31" [conv/conv_1.cpp:26]   --->   Operation 1144 'fmul' 'tmp_1_10_1' <Predicate = (!icmp_ln18_10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1145 [1/1] (1.77ns)   --->   "%tmp_78 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA8EBA360000000, float 0x3FA4681C80000000, float 0x3FC8236E40000000, i2 %wr_0_10) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1145 'mux' 'tmp_78' <Predicate = (!icmp_ln18_10)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1146 [2/2] (12.3ns)   --->   "%tmp_1_10_2 = fmul float %tmp_78, %conv_input_load_32" [conv/conv_1.cpp:26]   --->   Operation 1146 'fmul' 'tmp_1_10_2' <Predicate = (!icmp_ln18_10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 36> <Delay = 22.5>
ST_107 : Operation 1147 [2/2] (22.5ns)   --->   "%w_sum_3_10_1 = fadd float %w_sum_3_s, %tmp_1_10_1" [conv/conv_1.cpp:26]   --->   Operation 1147 'fadd' 'w_sum_3_10_1' <Predicate = (!icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1148 [1/2] (12.3ns)   --->   "%tmp_1_10_2 = fmul float %tmp_78, %conv_input_load_32" [conv/conv_1.cpp:26]   --->   Operation 1148 'fmul' 'tmp_1_10_2' <Predicate = (!icmp_ln18_10)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 37> <Delay = 22.5>
ST_108 : Operation 1149 [1/2] (22.5ns)   --->   "%w_sum_3_10_1 = fadd float %w_sum_3_s, %tmp_1_10_1" [conv/conv_1.cpp:26]   --->   Operation 1149 'fadd' 'w_sum_3_10_1' <Predicate = (!icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 38> <Delay = 22.5>
ST_109 : Operation 1150 [2/2] (22.5ns)   --->   "%w_sum_3_10_2 = fadd float %w_sum_3_10_1, %tmp_1_10_2" [conv/conv_1.cpp:26]   --->   Operation 1150 'fadd' 'w_sum_3_10_2' <Predicate = (!icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 39> <Delay = 22.5>
ST_110 : Operation 1151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1151 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_110 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1152 'specregionbegin' 'tmp_75' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_110 : Operation 1153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1153 'specpipeline' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_110 : Operation 1154 [1/2] (22.5ns)   --->   "%w_sum_3_10_2 = fadd float %w_sum_3_10_1, %tmp_1_10_2" [conv/conv_1.cpp:26]   --->   Operation 1154 'fadd' 'w_sum_3_10_2' <Predicate = (!icmp_ln18_10)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1155 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_75) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1155 'specregionend' 'empty_35' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_110 : Operation 1156 [1/1] (0.00ns)   --->   "br label %12" [conv/conv_1.cpp:18]   --->   Operation 1156 'br' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>

State 111 <SV = 33> <Delay = 22.5>
ST_111 : Operation 1157 [2/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBF91C96320000000" [conv/conv_1.cpp:31]   --->   Operation 1157 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1158 [1/1] (0.00ns)   --->   "%tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1158 'specregionbegin' 'tmp_74' <Predicate = true> <Delay = 0.00>

State 112 <SV = 34> <Delay = 33.5>
ST_112 : Operation 1159 [1/2] (22.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBF91C96320000000" [conv/conv_1.cpp:31]   --->   Operation 1159 'fadd' 'w_sum_10' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1160 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv_1.cpp:34]   --->   Operation 1160 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1161 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1161 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv_1.cpp:34]   --->   Operation 1162 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1163 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_72, -1" [conv/conv_1.cpp:34]   --->   Operation 1163 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1164 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv_1.cpp:34]   --->   Operation 1164 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1165 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv_1.cpp:34]   --->   Operation 1165 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1166 [1/1] (6.78ns)   --->   "%tmp_73 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1166 'fcmp' 'tmp_73' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_73" [conv/conv_1.cpp:34]   --->   Operation 1167 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 1168 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1168 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_112 : Operation 1169 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv_1.cpp:35]   --->   Operation 1169 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_112 : Operation 1170 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_67) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1170 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1171 [1/1] (1.76ns)   --->   "br label %13" [conv/conv_1.cpp:18]   --->   Operation 1171 'br' <Predicate = true> <Delay = 1.76>

State 113 <SV = 35> <Delay = 8.40>
ST_113 : Operation 1172 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter1_Loop10 ], [ %add_ln18_11, %W_Row_Loop11 ]" [conv/conv_1.cpp:18]   --->   Operation 1172 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1173 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter1_Loop10 ], [ %w_sum_3_11_2, %W_Row_Loop11 ]" [conv/conv_1.cpp:26]   --->   Operation 1173 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1174 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv/conv_1.cpp:18]   --->   Operation 1174 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1175 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1175 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1176 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_11, 1" [conv/conv_1.cpp:18]   --->   Operation 1176 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1177 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter1_Loop11, label %W_Row_Loop11" [conv/conv_1.cpp:18]   --->   Operation 1177 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1178 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_11 to i5" [conv/conv_1.cpp:18]   --->   Operation 1178 'zext' 'zext_ln18_11' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1179 [1/1] (1.78ns)   --->   "%add_ln26_11 = add i5 %zext_ln18_11, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1179 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_247 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_11, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1180 'bitconcatenate' 'tmp_247' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1181 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i10 %tmp_247 to i11" [conv/conv_1.cpp:26]   --->   Operation 1181 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1182 [1/1] (0.00ns)   --->   "%tmp_248 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_11, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1182 'bitconcatenate' 'tmp_248' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1183 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i7 %tmp_248 to i11" [conv/conv_1.cpp:26]   --->   Operation 1183 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1184 [1/1] (1.73ns)   --->   "%sub_ln26_11 = sub i11 %zext_ln26_23, %zext_ln26_24" [conv/conv_1.cpp:26]   --->   Operation 1184 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1185 [1/1] (1.63ns)   --->   "%add_ln26_67 = add i11 %sub_ln26_11, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1185 'add' 'add_ln26_67' <Predicate = (!icmp_ln18_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln26_33 = sext i11 %add_ln26_67 to i64" [conv/conv_1.cpp:26]   --->   Operation 1186 'sext' 'sext_ln26_33' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1187 [1/1] (0.00ns)   --->   "%conv_input_addr_33 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_33" [conv/conv_1.cpp:26]   --->   Operation 1187 'getelementptr' 'conv_input_addr_33' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1188 [1/1] (1.63ns)   --->   "%add_ln26_68 = add i11 %sub_ln26_11, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1188 'add' 'add_ln26_68' <Predicate = (!icmp_ln18_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln26_34 = sext i11 %add_ln26_68 to i64" [conv/conv_1.cpp:26]   --->   Operation 1189 'sext' 'sext_ln26_34' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1190 [1/1] (0.00ns)   --->   "%conv_input_addr_34 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1190 'getelementptr' 'conv_input_addr_34' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_113 : Operation 1191 [2/2] (3.25ns)   --->   "%conv_input_load_33 = load float* %conv_input_addr_33, align 4" [conv/conv_1.cpp:26]   --->   Operation 1191 'load' 'conv_input_load_33' <Predicate = (!icmp_ln18_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_113 : Operation 1192 [2/2] (3.25ns)   --->   "%conv_input_load_34 = load float* %conv_input_addr_34, align 4" [conv/conv_1.cpp:26]   --->   Operation 1192 'load' 'conv_input_load_34' <Predicate = (!icmp_ln18_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 114 <SV = 36> <Delay = 15.6>
ST_114 : Operation 1193 [1/1] (1.63ns)   --->   "%add_ln26_69 = add i11 %sub_ln26_11, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1193 'add' 'add_ln26_69' <Predicate = (!icmp_ln18_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln26_35 = sext i11 %add_ln26_69 to i64" [conv/conv_1.cpp:26]   --->   Operation 1194 'sext' 'sext_ln26_35' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_114 : Operation 1195 [1/1] (0.00ns)   --->   "%conv_input_addr_35 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_35" [conv/conv_1.cpp:26]   --->   Operation 1195 'getelementptr' 'conv_input_addr_35' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_114 : Operation 1196 [1/1] (1.77ns)   --->   "%tmp_83 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCE9A1A00000000, float 0x3FC7D51B40000000, float 0xBFE27F3FE0000000, i2 %wr_0_11) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1196 'mux' 'tmp_83' <Predicate = (!icmp_ln18_11)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1197 [1/2] (3.25ns)   --->   "%conv_input_load_33 = load float* %conv_input_addr_33, align 4" [conv/conv_1.cpp:26]   --->   Operation 1197 'load' 'conv_input_load_33' <Predicate = (!icmp_ln18_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_114 : Operation 1198 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %tmp_83, %conv_input_load_33" [conv/conv_1.cpp:26]   --->   Operation 1198 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln18_11)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 1199 [1/2] (3.25ns)   --->   "%conv_input_load_34 = load float* %conv_input_addr_34, align 4" [conv/conv_1.cpp:26]   --->   Operation 1199 'load' 'conv_input_load_34' <Predicate = (!icmp_ln18_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_114 : Operation 1200 [2/2] (3.25ns)   --->   "%conv_input_load_35 = load float* %conv_input_addr_35, align 4" [conv/conv_1.cpp:26]   --->   Operation 1200 'load' 'conv_input_load_35' <Predicate = (!icmp_ln18_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 115 <SV = 37> <Delay = 34.9>
ST_115 : Operation 1201 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %tmp_83, %conv_input_load_33" [conv/conv_1.cpp:26]   --->   Operation 1201 'fmul' 'tmp_1_10' <Predicate = (!icmp_ln18_11)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1202 [2/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_0_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1202 'fadd' 'w_sum_3_10' <Predicate = (!icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1203 [1/1] (1.77ns)   --->   "%tmp_84 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD1E491C0000000, float 0x3FB4F45620000000, float 0xBFE3474BE0000000, i2 %wr_0_11) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1203 'mux' 'tmp_84' <Predicate = (!icmp_ln18_11)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1204 [2/2] (12.3ns)   --->   "%tmp_1_11_1 = fmul float %tmp_84, %conv_input_load_34" [conv/conv_1.cpp:26]   --->   Operation 1204 'fmul' 'tmp_1_11_1' <Predicate = (!icmp_ln18_11)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 1205 [1/2] (3.25ns)   --->   "%conv_input_load_35 = load float* %conv_input_addr_35, align 4" [conv/conv_1.cpp:26]   --->   Operation 1205 'load' 'conv_input_load_35' <Predicate = (!icmp_ln18_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 116 <SV = 38> <Delay = 22.5>
ST_116 : Operation 1206 [1/2] (22.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_0_11, %tmp_1_10" [conv/conv_1.cpp:26]   --->   Operation 1206 'fadd' 'w_sum_3_10' <Predicate = (!icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1207 [1/2] (12.3ns)   --->   "%tmp_1_11_1 = fmul float %tmp_84, %conv_input_load_34" [conv/conv_1.cpp:26]   --->   Operation 1207 'fmul' 'tmp_1_11_1' <Predicate = (!icmp_ln18_11)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1208 [1/1] (1.77ns)   --->   "%tmp_85 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF8AD52BC0000000, float 0xBFCC3D6E60000000, float 0xBFDEC18E40000000, i2 %wr_0_11) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1208 'mux' 'tmp_85' <Predicate = (!icmp_ln18_11)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1209 [2/2] (12.3ns)   --->   "%tmp_1_11_2 = fmul float %tmp_85, %conv_input_load_35" [conv/conv_1.cpp:26]   --->   Operation 1209 'fmul' 'tmp_1_11_2' <Predicate = (!icmp_ln18_11)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 39> <Delay = 22.5>
ST_117 : Operation 1210 [2/2] (22.5ns)   --->   "%w_sum_3_11_1 = fadd float %w_sum_3_10, %tmp_1_11_1" [conv/conv_1.cpp:26]   --->   Operation 1210 'fadd' 'w_sum_3_11_1' <Predicate = (!icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1211 [1/2] (12.3ns)   --->   "%tmp_1_11_2 = fmul float %tmp_85, %conv_input_load_35" [conv/conv_1.cpp:26]   --->   Operation 1211 'fmul' 'tmp_1_11_2' <Predicate = (!icmp_ln18_11)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 40> <Delay = 22.5>
ST_118 : Operation 1212 [1/2] (22.5ns)   --->   "%w_sum_3_11_1 = fadd float %w_sum_3_10, %tmp_1_11_1" [conv/conv_1.cpp:26]   --->   Operation 1212 'fadd' 'w_sum_3_11_1' <Predicate = (!icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 41> <Delay = 22.5>
ST_119 : Operation 1213 [2/2] (22.5ns)   --->   "%w_sum_3_11_2 = fadd float %w_sum_3_11_1, %tmp_1_11_2" [conv/conv_1.cpp:26]   --->   Operation 1213 'fadd' 'w_sum_3_11_2' <Predicate = (!icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 42> <Delay = 22.5>
ST_120 : Operation 1214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1214 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_120 : Operation 1215 [1/1] (0.00ns)   --->   "%tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1215 'specregionbegin' 'tmp_82' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_120 : Operation 1216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1216 'specpipeline' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_120 : Operation 1217 [1/2] (22.5ns)   --->   "%w_sum_3_11_2 = fadd float %w_sum_3_11_1, %tmp_1_11_2" [conv/conv_1.cpp:26]   --->   Operation 1217 'fadd' 'w_sum_3_11_2' <Predicate = (!icmp_ln18_11)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1218 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_82) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1218 'specregionend' 'empty_38' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_120 : Operation 1219 [1/1] (0.00ns)   --->   "br label %13" [conv/conv_1.cpp:18]   --->   Operation 1219 'br' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>

State 121 <SV = 36> <Delay = 22.5>
ST_121 : Operation 1220 [2/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0x3FC2724A40000000" [conv/conv_1.cpp:31]   --->   Operation 1220 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1221 [1/1] (0.00ns)   --->   "%tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1221 'specregionbegin' 'tmp_81' <Predicate = true> <Delay = 0.00>

State 122 <SV = 37> <Delay = 33.5>
ST_122 : Operation 1222 [1/2] (22.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0x3FC2724A40000000" [conv/conv_1.cpp:31]   --->   Operation 1222 'fadd' 'w_sum_11' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1223 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv/conv_1.cpp:34]   --->   Operation 1223 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1224 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1224 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv/conv_1.cpp:34]   --->   Operation 1225 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1226 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_79, -1" [conv/conv_1.cpp:34]   --->   Operation 1226 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1227 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv/conv_1.cpp:34]   --->   Operation 1227 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv/conv_1.cpp:34]   --->   Operation 1228 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1229 [1/1] (6.78ns)   --->   "%tmp_80 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1229 'fcmp' 'tmp_80' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_80" [conv/conv_1.cpp:34]   --->   Operation 1230 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1231 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1231 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_122 : Operation 1232 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv/conv_1.cpp:35]   --->   Operation 1232 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_122 : Operation 1233 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_74) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1233 'specregionend' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1234 [1/1] (1.76ns)   --->   "br label %14" [conv/conv_1.cpp:18]   --->   Operation 1234 'br' <Predicate = true> <Delay = 1.76>

State 123 <SV = 38> <Delay = 8.40>
ST_123 : Operation 1235 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter1_Loop11 ], [ %add_ln18_12, %W_Row_Loop12 ]" [conv/conv_1.cpp:18]   --->   Operation 1235 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1236 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter1_Loop11 ], [ %w_sum_3_12_2, %W_Row_Loop12 ]" [conv/conv_1.cpp:26]   --->   Operation 1236 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1237 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv/conv_1.cpp:18]   --->   Operation 1237 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1238 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1238 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1239 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_12, 1" [conv/conv_1.cpp:18]   --->   Operation 1239 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1240 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter1_Loop12, label %W_Row_Loop12" [conv/conv_1.cpp:18]   --->   Operation 1240 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_12 to i5" [conv/conv_1.cpp:18]   --->   Operation 1241 'zext' 'zext_ln18_12' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1242 [1/1] (1.78ns)   --->   "%add_ln26_12 = add i5 %zext_ln18_12, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1242 'add' 'add_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_249 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_12, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1243 'bitconcatenate' 'tmp_249' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i10 %tmp_249 to i11" [conv/conv_1.cpp:26]   --->   Operation 1244 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1245 [1/1] (0.00ns)   --->   "%tmp_250 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_12, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1245 'bitconcatenate' 'tmp_250' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1246 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i7 %tmp_250 to i11" [conv/conv_1.cpp:26]   --->   Operation 1246 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1247 [1/1] (1.73ns)   --->   "%sub_ln26_12 = sub i11 %zext_ln26_25, %zext_ln26_26" [conv/conv_1.cpp:26]   --->   Operation 1247 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1248 [1/1] (1.63ns)   --->   "%add_ln26_70 = add i11 %sub_ln26_12, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1248 'add' 'add_ln26_70' <Predicate = (!icmp_ln18_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln26_36 = sext i11 %add_ln26_70 to i64" [conv/conv_1.cpp:26]   --->   Operation 1249 'sext' 'sext_ln26_36' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1250 [1/1] (0.00ns)   --->   "%conv_input_addr_36 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1250 'getelementptr' 'conv_input_addr_36' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1251 [1/1] (1.63ns)   --->   "%add_ln26_71 = add i11 %sub_ln26_12, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1251 'add' 'add_ln26_71' <Predicate = (!icmp_ln18_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1252 [1/1] (0.00ns)   --->   "%sext_ln26_37 = sext i11 %add_ln26_71 to i64" [conv/conv_1.cpp:26]   --->   Operation 1252 'sext' 'sext_ln26_37' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1253 [1/1] (0.00ns)   --->   "%conv_input_addr_37 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_37" [conv/conv_1.cpp:26]   --->   Operation 1253 'getelementptr' 'conv_input_addr_37' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_123 : Operation 1254 [2/2] (3.25ns)   --->   "%conv_input_load_36 = load float* %conv_input_addr_36, align 4" [conv/conv_1.cpp:26]   --->   Operation 1254 'load' 'conv_input_load_36' <Predicate = (!icmp_ln18_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_123 : Operation 1255 [2/2] (3.25ns)   --->   "%conv_input_load_37 = load float* %conv_input_addr_37, align 4" [conv/conv_1.cpp:26]   --->   Operation 1255 'load' 'conv_input_load_37' <Predicate = (!icmp_ln18_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 124 <SV = 39> <Delay = 15.6>
ST_124 : Operation 1256 [1/1] (1.63ns)   --->   "%add_ln26_72 = add i11 %sub_ln26_12, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1256 'add' 'add_ln26_72' <Predicate = (!icmp_ln18_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln26_38 = sext i11 %add_ln26_72 to i64" [conv/conv_1.cpp:26]   --->   Operation 1257 'sext' 'sext_ln26_38' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_124 : Operation 1258 [1/1] (0.00ns)   --->   "%conv_input_addr_38 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1258 'getelementptr' 'conv_input_addr_38' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_124 : Operation 1259 [1/1] (1.77ns)   --->   "%tmp_90 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD7F331A0000000, float 0x3FD0EC4BC0000000, float 0x3FC7215220000000, i2 %wr_0_12) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1259 'mux' 'tmp_90' <Predicate = (!icmp_ln18_12)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1260 [1/2] (3.25ns)   --->   "%conv_input_load_36 = load float* %conv_input_addr_36, align 4" [conv/conv_1.cpp:26]   --->   Operation 1260 'load' 'conv_input_load_36' <Predicate = (!icmp_ln18_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_124 : Operation 1261 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %tmp_90, %conv_input_load_36" [conv/conv_1.cpp:26]   --->   Operation 1261 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln18_12)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 1262 [1/2] (3.25ns)   --->   "%conv_input_load_37 = load float* %conv_input_addr_37, align 4" [conv/conv_1.cpp:26]   --->   Operation 1262 'load' 'conv_input_load_37' <Predicate = (!icmp_ln18_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_124 : Operation 1263 [2/2] (3.25ns)   --->   "%conv_input_load_38 = load float* %conv_input_addr_38, align 4" [conv/conv_1.cpp:26]   --->   Operation 1263 'load' 'conv_input_load_38' <Predicate = (!icmp_ln18_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 125 <SV = 40> <Delay = 34.9>
ST_125 : Operation 1264 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %tmp_90, %conv_input_load_36" [conv/conv_1.cpp:26]   --->   Operation 1264 'fmul' 'tmp_1_11' <Predicate = (!icmp_ln18_12)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1265 [2/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_0_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1265 'fadd' 'w_sum_3_11' <Predicate = (!icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1266 [1/1] (1.77ns)   --->   "%tmp_91 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FDA0059C0000000, float 0x3FA5D337C0000000, float 0xBFD891D000000000, i2 %wr_0_12) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1266 'mux' 'tmp_91' <Predicate = (!icmp_ln18_12)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1267 [2/2] (12.3ns)   --->   "%tmp_1_12_1 = fmul float %tmp_91, %conv_input_load_37" [conv/conv_1.cpp:26]   --->   Operation 1267 'fmul' 'tmp_1_12_1' <Predicate = (!icmp_ln18_12)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1268 [1/2] (3.25ns)   --->   "%conv_input_load_38 = load float* %conv_input_addr_38, align 4" [conv/conv_1.cpp:26]   --->   Operation 1268 'load' 'conv_input_load_38' <Predicate = (!icmp_ln18_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 126 <SV = 41> <Delay = 22.5>
ST_126 : Operation 1269 [1/2] (22.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_0_12, %tmp_1_11" [conv/conv_1.cpp:26]   --->   Operation 1269 'fadd' 'w_sum_3_11' <Predicate = (!icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1270 [1/2] (12.3ns)   --->   "%tmp_1_12_1 = fmul float %tmp_91, %conv_input_load_37" [conv/conv_1.cpp:26]   --->   Operation 1270 'fmul' 'tmp_1_12_1' <Predicate = (!icmp_ln18_12)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1271 [1/1] (1.77ns)   --->   "%tmp_92 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFB385A380000000, float 0xBFE2CCCC00000000, float 0xBFD530D640000000, i2 %wr_0_12) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1271 'mux' 'tmp_92' <Predicate = (!icmp_ln18_12)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 1272 [2/2] (12.3ns)   --->   "%tmp_1_12_2 = fmul float %tmp_92, %conv_input_load_38" [conv/conv_1.cpp:26]   --->   Operation 1272 'fmul' 'tmp_1_12_2' <Predicate = (!icmp_ln18_12)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 42> <Delay = 22.5>
ST_127 : Operation 1273 [2/2] (22.5ns)   --->   "%w_sum_3_12_1 = fadd float %w_sum_3_11, %tmp_1_12_1" [conv/conv_1.cpp:26]   --->   Operation 1273 'fadd' 'w_sum_3_12_1' <Predicate = (!icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1274 [1/2] (12.3ns)   --->   "%tmp_1_12_2 = fmul float %tmp_92, %conv_input_load_38" [conv/conv_1.cpp:26]   --->   Operation 1274 'fmul' 'tmp_1_12_2' <Predicate = (!icmp_ln18_12)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 43> <Delay = 22.5>
ST_128 : Operation 1275 [1/2] (22.5ns)   --->   "%w_sum_3_12_1 = fadd float %w_sum_3_11, %tmp_1_12_1" [conv/conv_1.cpp:26]   --->   Operation 1275 'fadd' 'w_sum_3_12_1' <Predicate = (!icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 44> <Delay = 22.5>
ST_129 : Operation 1276 [2/2] (22.5ns)   --->   "%w_sum_3_12_2 = fadd float %w_sum_3_12_1, %tmp_1_12_2" [conv/conv_1.cpp:26]   --->   Operation 1276 'fadd' 'w_sum_3_12_2' <Predicate = (!icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 45> <Delay = 22.5>
ST_130 : Operation 1277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1277 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_130 : Operation 1278 [1/1] (0.00ns)   --->   "%tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1278 'specregionbegin' 'tmp_89' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_130 : Operation 1279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1279 'specpipeline' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_130 : Operation 1280 [1/2] (22.5ns)   --->   "%w_sum_3_12_2 = fadd float %w_sum_3_12_1, %tmp_1_12_2" [conv/conv_1.cpp:26]   --->   Operation 1280 'fadd' 'w_sum_3_12_2' <Predicate = (!icmp_ln18_12)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1281 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_89) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1281 'specregionend' 'empty_41' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_130 : Operation 1282 [1/1] (0.00ns)   --->   "br label %14" [conv/conv_1.cpp:18]   --->   Operation 1282 'br' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>

State 131 <SV = 39> <Delay = 22.5>
ST_131 : Operation 1283 [2/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBF8C32E340000000" [conv/conv_1.cpp:31]   --->   Operation 1283 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 1284 [1/1] (0.00ns)   --->   "%tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1284 'specregionbegin' 'tmp_88' <Predicate = true> <Delay = 0.00>

State 132 <SV = 40> <Delay = 33.5>
ST_132 : Operation 1285 [1/2] (22.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBF8C32E340000000" [conv/conv_1.cpp:31]   --->   Operation 1285 'fadd' 'w_sum_12' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1286 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv/conv_1.cpp:34]   --->   Operation 1286 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1287 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv/conv_1.cpp:34]   --->   Operation 1288 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1289 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_86, -1" [conv/conv_1.cpp:34]   --->   Operation 1289 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1290 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv/conv_1.cpp:34]   --->   Operation 1290 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv/conv_1.cpp:34]   --->   Operation 1291 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1292 [1/1] (6.78ns)   --->   "%tmp_87 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1292 'fcmp' 'tmp_87' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_87" [conv/conv_1.cpp:34]   --->   Operation 1293 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1294 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1294 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_132 : Operation 1295 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv/conv_1.cpp:35]   --->   Operation 1295 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_132 : Operation 1296 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_81) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1296 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1297 [1/1] (1.76ns)   --->   "br label %15" [conv/conv_1.cpp:18]   --->   Operation 1297 'br' <Predicate = true> <Delay = 1.76>

State 133 <SV = 41> <Delay = 8.40>
ST_133 : Operation 1298 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter1_Loop12 ], [ %add_ln18_13, %W_Row_Loop13 ]" [conv/conv_1.cpp:18]   --->   Operation 1298 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1299 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter1_Loop12 ], [ %w_sum_3_13_2, %W_Row_Loop13 ]" [conv/conv_1.cpp:26]   --->   Operation 1299 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1300 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv/conv_1.cpp:18]   --->   Operation 1300 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1301 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1301 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1302 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_13, 1" [conv/conv_1.cpp:18]   --->   Operation 1302 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1303 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter1_Loop13, label %W_Row_Loop13" [conv/conv_1.cpp:18]   --->   Operation 1303 'br' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1304 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_13 to i5" [conv/conv_1.cpp:18]   --->   Operation 1304 'zext' 'zext_ln18_13' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1305 [1/1] (1.78ns)   --->   "%add_ln26_13 = add i5 %zext_ln18_13, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1305 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1306 [1/1] (0.00ns)   --->   "%tmp_251 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_13, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1306 'bitconcatenate' 'tmp_251' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1307 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i10 %tmp_251 to i11" [conv/conv_1.cpp:26]   --->   Operation 1307 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_252 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_13, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1308 'bitconcatenate' 'tmp_252' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i7 %tmp_252 to i11" [conv/conv_1.cpp:26]   --->   Operation 1309 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1310 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i11 %zext_ln26_27, %zext_ln26_28" [conv/conv_1.cpp:26]   --->   Operation 1310 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1311 [1/1] (1.63ns)   --->   "%add_ln26_73 = add i11 %sub_ln26_13, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1311 'add' 'add_ln26_73' <Predicate = (!icmp_ln18_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln26_39 = sext i11 %add_ln26_73 to i64" [conv/conv_1.cpp:26]   --->   Operation 1312 'sext' 'sext_ln26_39' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1313 [1/1] (0.00ns)   --->   "%conv_input_addr_39 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_39" [conv/conv_1.cpp:26]   --->   Operation 1313 'getelementptr' 'conv_input_addr_39' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1314 [1/1] (1.63ns)   --->   "%add_ln26_74 = add i11 %sub_ln26_13, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1314 'add' 'add_ln26_74' <Predicate = (!icmp_ln18_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1315 [1/1] (0.00ns)   --->   "%sext_ln26_40 = sext i11 %add_ln26_74 to i64" [conv/conv_1.cpp:26]   --->   Operation 1315 'sext' 'sext_ln26_40' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1316 [1/1] (0.00ns)   --->   "%conv_input_addr_40 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 1316 'getelementptr' 'conv_input_addr_40' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_133 : Operation 1317 [2/2] (3.25ns)   --->   "%conv_input_load_39 = load float* %conv_input_addr_39, align 4" [conv/conv_1.cpp:26]   --->   Operation 1317 'load' 'conv_input_load_39' <Predicate = (!icmp_ln18_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_133 : Operation 1318 [2/2] (3.25ns)   --->   "%conv_input_load_40 = load float* %conv_input_addr_40, align 4" [conv/conv_1.cpp:26]   --->   Operation 1318 'load' 'conv_input_load_40' <Predicate = (!icmp_ln18_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 134 <SV = 42> <Delay = 15.6>
ST_134 : Operation 1319 [1/1] (1.63ns)   --->   "%add_ln26_75 = add i11 %sub_ln26_13, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1319 'add' 'add_ln26_75' <Predicate = (!icmp_ln18_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln26_41 = sext i11 %add_ln26_75 to i64" [conv/conv_1.cpp:26]   --->   Operation 1320 'sext' 'sext_ln26_41' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_134 : Operation 1321 [1/1] (0.00ns)   --->   "%conv_input_addr_41 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_41" [conv/conv_1.cpp:26]   --->   Operation 1321 'getelementptr' 'conv_input_addr_41' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_134 : Operation 1322 [1/1] (1.77ns)   --->   "%tmp_97 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB2678880000000, float 0x3FBD0F1CA0000000, float 0x3FB4933720000000, i2 %wr_0_13) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1322 'mux' 'tmp_97' <Predicate = (!icmp_ln18_13)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1323 [1/2] (3.25ns)   --->   "%conv_input_load_39 = load float* %conv_input_addr_39, align 4" [conv/conv_1.cpp:26]   --->   Operation 1323 'load' 'conv_input_load_39' <Predicate = (!icmp_ln18_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_134 : Operation 1324 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %tmp_97, %conv_input_load_39" [conv/conv_1.cpp:26]   --->   Operation 1324 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln18_13)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1325 [1/2] (3.25ns)   --->   "%conv_input_load_40 = load float* %conv_input_addr_40, align 4" [conv/conv_1.cpp:26]   --->   Operation 1325 'load' 'conv_input_load_40' <Predicate = (!icmp_ln18_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_134 : Operation 1326 [2/2] (3.25ns)   --->   "%conv_input_load_41 = load float* %conv_input_addr_41, align 4" [conv/conv_1.cpp:26]   --->   Operation 1326 'load' 'conv_input_load_41' <Predicate = (!icmp_ln18_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 135 <SV = 43> <Delay = 34.9>
ST_135 : Operation 1327 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %tmp_97, %conv_input_load_39" [conv/conv_1.cpp:26]   --->   Operation 1327 'fmul' 'tmp_1_12' <Predicate = (!icmp_ln18_13)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1328 [2/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_0_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1328 'fadd' 'w_sum_3_12' <Predicate = (!icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1329 [1/1] (1.77ns)   --->   "%tmp_98 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA6670600000000, float 0x3FB4E04220000000, float 0x3FBC938320000000, i2 %wr_0_13) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1329 'mux' 'tmp_98' <Predicate = (!icmp_ln18_13)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1330 [2/2] (12.3ns)   --->   "%tmp_1_13_1 = fmul float %tmp_98, %conv_input_load_40" [conv/conv_1.cpp:26]   --->   Operation 1330 'fmul' 'tmp_1_13_1' <Predicate = (!icmp_ln18_13)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1331 [1/2] (3.25ns)   --->   "%conv_input_load_41 = load float* %conv_input_addr_41, align 4" [conv/conv_1.cpp:26]   --->   Operation 1331 'load' 'conv_input_load_41' <Predicate = (!icmp_ln18_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 136 <SV = 44> <Delay = 22.5>
ST_136 : Operation 1332 [1/2] (22.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_0_13, %tmp_1_12" [conv/conv_1.cpp:26]   --->   Operation 1332 'fadd' 'w_sum_3_12' <Predicate = (!icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1333 [1/2] (12.3ns)   --->   "%tmp_1_13_1 = fmul float %tmp_98, %conv_input_load_40" [conv/conv_1.cpp:26]   --->   Operation 1333 'fmul' 'tmp_1_13_1' <Predicate = (!icmp_ln18_13)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1334 [1/1] (1.77ns)   --->   "%tmp_99 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB49731C0000000, float 0x3FBED42280000000, float 0x3FC526C200000000, i2 %wr_0_13) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1334 'mux' 'tmp_99' <Predicate = (!icmp_ln18_13)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1335 [2/2] (12.3ns)   --->   "%tmp_1_13_2 = fmul float %tmp_99, %conv_input_load_41" [conv/conv_1.cpp:26]   --->   Operation 1335 'fmul' 'tmp_1_13_2' <Predicate = (!icmp_ln18_13)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 45> <Delay = 22.5>
ST_137 : Operation 1336 [2/2] (22.5ns)   --->   "%w_sum_3_13_1 = fadd float %w_sum_3_12, %tmp_1_13_1" [conv/conv_1.cpp:26]   --->   Operation 1336 'fadd' 'w_sum_3_13_1' <Predicate = (!icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_137 : Operation 1337 [1/2] (12.3ns)   --->   "%tmp_1_13_2 = fmul float %tmp_99, %conv_input_load_41" [conv/conv_1.cpp:26]   --->   Operation 1337 'fmul' 'tmp_1_13_2' <Predicate = (!icmp_ln18_13)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 46> <Delay = 22.5>
ST_138 : Operation 1338 [1/2] (22.5ns)   --->   "%w_sum_3_13_1 = fadd float %w_sum_3_12, %tmp_1_13_1" [conv/conv_1.cpp:26]   --->   Operation 1338 'fadd' 'w_sum_3_13_1' <Predicate = (!icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 47> <Delay = 22.5>
ST_139 : Operation 1339 [2/2] (22.5ns)   --->   "%w_sum_3_13_2 = fadd float %w_sum_3_13_1, %tmp_1_13_2" [conv/conv_1.cpp:26]   --->   Operation 1339 'fadd' 'w_sum_3_13_2' <Predicate = (!icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 48> <Delay = 22.5>
ST_140 : Operation 1340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1340 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_140 : Operation 1341 [1/1] (0.00ns)   --->   "%tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1341 'specregionbegin' 'tmp_96' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_140 : Operation 1342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1342 'specpipeline' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_140 : Operation 1343 [1/2] (22.5ns)   --->   "%w_sum_3_13_2 = fadd float %w_sum_3_13_1, %tmp_1_13_2" [conv/conv_1.cpp:26]   --->   Operation 1343 'fadd' 'w_sum_3_13_2' <Predicate = (!icmp_ln18_13)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 1344 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_96) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1344 'specregionend' 'empty_44' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_140 : Operation 1345 [1/1] (0.00ns)   --->   "br label %15" [conv/conv_1.cpp:18]   --->   Operation 1345 'br' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>

State 141 <SV = 42> <Delay = 22.5>
ST_141 : Operation 1346 [2/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0xBFAB69BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1346 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1347 [1/1] (0.00ns)   --->   "%tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1347 'specregionbegin' 'tmp_95' <Predicate = true> <Delay = 0.00>

State 142 <SV = 43> <Delay = 33.5>
ST_142 : Operation 1348 [1/2] (22.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0xBFAB69BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1348 'fadd' 'w_sum_13' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1349 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv/conv_1.cpp:34]   --->   Operation 1349 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1350 [1/1] (0.00ns)   --->   "%tmp_93 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1350 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv/conv_1.cpp:34]   --->   Operation 1351 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1352 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_93, -1" [conv/conv_1.cpp:34]   --->   Operation 1352 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1353 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv/conv_1.cpp:34]   --->   Operation 1353 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv/conv_1.cpp:34]   --->   Operation 1354 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1355 [1/1] (6.78ns)   --->   "%tmp_94 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1355 'fcmp' 'tmp_94' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_94" [conv/conv_1.cpp:34]   --->   Operation 1356 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1357 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1357 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_142 : Operation 1358 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv/conv_1.cpp:35]   --->   Operation 1358 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_142 : Operation 1359 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_88) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1359 'specregionend' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1360 [1/1] (1.76ns)   --->   "br label %16" [conv/conv_1.cpp:18]   --->   Operation 1360 'br' <Predicate = true> <Delay = 1.76>

State 143 <SV = 44> <Delay = 8.40>
ST_143 : Operation 1361 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter1_Loop13 ], [ %add_ln18_14, %W_Row_Loop14 ]" [conv/conv_1.cpp:18]   --->   Operation 1361 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1362 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter1_Loop13 ], [ %w_sum_3_14_2, %W_Row_Loop14 ]" [conv/conv_1.cpp:26]   --->   Operation 1362 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1363 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv/conv_1.cpp:18]   --->   Operation 1363 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1364 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1364 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1365 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_14, 1" [conv/conv_1.cpp:18]   --->   Operation 1365 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1366 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter1_Loop14, label %W_Row_Loop14" [conv/conv_1.cpp:18]   --->   Operation 1366 'br' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_14 to i5" [conv/conv_1.cpp:18]   --->   Operation 1367 'zext' 'zext_ln18_14' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1368 [1/1] (1.78ns)   --->   "%add_ln26_14 = add i5 %zext_ln18_14, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1368 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1369 [1/1] (0.00ns)   --->   "%tmp_253 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_14, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1369 'bitconcatenate' 'tmp_253' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1370 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i10 %tmp_253 to i11" [conv/conv_1.cpp:26]   --->   Operation 1370 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_254 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_14, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1371 'bitconcatenate' 'tmp_254' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i7 %tmp_254 to i11" [conv/conv_1.cpp:26]   --->   Operation 1372 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1373 [1/1] (1.73ns)   --->   "%sub_ln26_14 = sub i11 %zext_ln26_29, %zext_ln26_30" [conv/conv_1.cpp:26]   --->   Operation 1373 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1374 [1/1] (1.63ns)   --->   "%add_ln26_76 = add i11 %sub_ln26_14, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1374 'add' 'add_ln26_76' <Predicate = (!icmp_ln18_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln26_42 = sext i11 %add_ln26_76 to i64" [conv/conv_1.cpp:26]   --->   Operation 1375 'sext' 'sext_ln26_42' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1376 [1/1] (0.00ns)   --->   "%conv_input_addr_42 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 1376 'getelementptr' 'conv_input_addr_42' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1377 [1/1] (1.63ns)   --->   "%add_ln26_77 = add i11 %sub_ln26_14, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1377 'add' 'add_ln26_77' <Predicate = (!icmp_ln18_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln26_43 = sext i11 %add_ln26_77 to i64" [conv/conv_1.cpp:26]   --->   Operation 1378 'sext' 'sext_ln26_43' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1379 [1/1] (0.00ns)   --->   "%conv_input_addr_43 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_43" [conv/conv_1.cpp:26]   --->   Operation 1379 'getelementptr' 'conv_input_addr_43' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_143 : Operation 1380 [2/2] (3.25ns)   --->   "%conv_input_load_42 = load float* %conv_input_addr_42, align 4" [conv/conv_1.cpp:26]   --->   Operation 1380 'load' 'conv_input_load_42' <Predicate = (!icmp_ln18_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_143 : Operation 1381 [2/2] (3.25ns)   --->   "%conv_input_load_43 = load float* %conv_input_addr_43, align 4" [conv/conv_1.cpp:26]   --->   Operation 1381 'load' 'conv_input_load_43' <Predicate = (!icmp_ln18_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 144 <SV = 45> <Delay = 15.6>
ST_144 : Operation 1382 [1/1] (1.63ns)   --->   "%add_ln26_78 = add i11 %sub_ln26_14, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1382 'add' 'add_ln26_78' <Predicate = (!icmp_ln18_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln26_44 = sext i11 %add_ln26_78 to i64" [conv/conv_1.cpp:26]   --->   Operation 1383 'sext' 'sext_ln26_44' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_144 : Operation 1384 [1/1] (0.00ns)   --->   "%conv_input_addr_44 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 1384 'getelementptr' 'conv_input_addr_44' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_144 : Operation 1385 [1/1] (1.77ns)   --->   "%tmp_104 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBE8E2120000000, float 0x3FC113DCA0000000, float 0x3FBEF401A0000000, i2 %wr_0_14) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1385 'mux' 'tmp_104' <Predicate = (!icmp_ln18_14)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1386 [1/2] (3.25ns)   --->   "%conv_input_load_42 = load float* %conv_input_addr_42, align 4" [conv/conv_1.cpp:26]   --->   Operation 1386 'load' 'conv_input_load_42' <Predicate = (!icmp_ln18_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_144 : Operation 1387 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %tmp_104, %conv_input_load_42" [conv/conv_1.cpp:26]   --->   Operation 1387 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln18_14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1388 [1/2] (3.25ns)   --->   "%conv_input_load_43 = load float* %conv_input_addr_43, align 4" [conv/conv_1.cpp:26]   --->   Operation 1388 'load' 'conv_input_load_43' <Predicate = (!icmp_ln18_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_144 : Operation 1389 [2/2] (3.25ns)   --->   "%conv_input_load_44 = load float* %conv_input_addr_44, align 4" [conv/conv_1.cpp:26]   --->   Operation 1389 'load' 'conv_input_load_44' <Predicate = (!icmp_ln18_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 145 <SV = 46> <Delay = 34.9>
ST_145 : Operation 1390 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %tmp_104, %conv_input_load_42" [conv/conv_1.cpp:26]   --->   Operation 1390 'fmul' 'tmp_1_13' <Predicate = (!icmp_ln18_14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1391 [2/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_0_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1391 'fadd' 'w_sum_3_13' <Predicate = (!icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1392 [1/1] (1.77ns)   --->   "%tmp_105 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FAB180A80000000, float 0xBFC9695E00000000, float 0xBFBBFAD840000000, i2 %wr_0_14) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1392 'mux' 'tmp_105' <Predicate = (!icmp_ln18_14)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1393 [2/2] (12.3ns)   --->   "%tmp_1_14_1 = fmul float %tmp_105, %conv_input_load_43" [conv/conv_1.cpp:26]   --->   Operation 1393 'fmul' 'tmp_1_14_1' <Predicate = (!icmp_ln18_14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1394 [1/2] (3.25ns)   --->   "%conv_input_load_44 = load float* %conv_input_addr_44, align 4" [conv/conv_1.cpp:26]   --->   Operation 1394 'load' 'conv_input_load_44' <Predicate = (!icmp_ln18_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 146 <SV = 47> <Delay = 22.5>
ST_146 : Operation 1395 [1/2] (22.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_0_14, %tmp_1_13" [conv/conv_1.cpp:26]   --->   Operation 1395 'fadd' 'w_sum_3_13' <Predicate = (!icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1396 [1/2] (12.3ns)   --->   "%tmp_1_14_1 = fmul float %tmp_105, %conv_input_load_43" [conv/conv_1.cpp:26]   --->   Operation 1396 'fmul' 'tmp_1_14_1' <Predicate = (!icmp_ln18_14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1397 [1/1] (1.77ns)   --->   "%tmp_106 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCB721F80000000, float 0x3FBE3EF680000000, float 0x3F9838CF20000000, i2 %wr_0_14) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1397 'mux' 'tmp_106' <Predicate = (!icmp_ln18_14)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1398 [2/2] (12.3ns)   --->   "%tmp_1_14_2 = fmul float %tmp_106, %conv_input_load_44" [conv/conv_1.cpp:26]   --->   Operation 1398 'fmul' 'tmp_1_14_2' <Predicate = (!icmp_ln18_14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 48> <Delay = 22.5>
ST_147 : Operation 1399 [2/2] (22.5ns)   --->   "%w_sum_3_14_1 = fadd float %w_sum_3_13, %tmp_1_14_1" [conv/conv_1.cpp:26]   --->   Operation 1399 'fadd' 'w_sum_3_14_1' <Predicate = (!icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1400 [1/2] (12.3ns)   --->   "%tmp_1_14_2 = fmul float %tmp_106, %conv_input_load_44" [conv/conv_1.cpp:26]   --->   Operation 1400 'fmul' 'tmp_1_14_2' <Predicate = (!icmp_ln18_14)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 49> <Delay = 22.5>
ST_148 : Operation 1401 [1/2] (22.5ns)   --->   "%w_sum_3_14_1 = fadd float %w_sum_3_13, %tmp_1_14_1" [conv/conv_1.cpp:26]   --->   Operation 1401 'fadd' 'w_sum_3_14_1' <Predicate = (!icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 50> <Delay = 22.5>
ST_149 : Operation 1402 [2/2] (22.5ns)   --->   "%w_sum_3_14_2 = fadd float %w_sum_3_14_1, %tmp_1_14_2" [conv/conv_1.cpp:26]   --->   Operation 1402 'fadd' 'w_sum_3_14_2' <Predicate = (!icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 51> <Delay = 22.5>
ST_150 : Operation 1403 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1403 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_150 : Operation 1404 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1404 'specregionbegin' 'tmp_103' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_150 : Operation 1405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1405 'specpipeline' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_150 : Operation 1406 [1/2] (22.5ns)   --->   "%w_sum_3_14_2 = fadd float %w_sum_3_14_1, %tmp_1_14_2" [conv/conv_1.cpp:26]   --->   Operation 1406 'fadd' 'w_sum_3_14_2' <Predicate = (!icmp_ln18_14)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1407 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_103) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1407 'specregionend' 'empty_47' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_150 : Operation 1408 [1/1] (0.00ns)   --->   "br label %16" [conv/conv_1.cpp:18]   --->   Operation 1408 'br' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>

State 151 <SV = 45> <Delay = 22.5>
ST_151 : Operation 1409 [2/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0xBFB893B3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1409 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1410 [1/1] (0.00ns)   --->   "%tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1410 'specregionbegin' 'tmp_102' <Predicate = true> <Delay = 0.00>

State 152 <SV = 46> <Delay = 33.5>
ST_152 : Operation 1411 [1/2] (22.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0xBFB893B3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1411 'fadd' 'w_sum_14' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1412 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv/conv_1.cpp:34]   --->   Operation 1412 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1413 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1413 'partselect' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1414 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv/conv_1.cpp:34]   --->   Operation 1414 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1415 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_100, -1" [conv/conv_1.cpp:34]   --->   Operation 1415 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1416 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv/conv_1.cpp:34]   --->   Operation 1416 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv/conv_1.cpp:34]   --->   Operation 1417 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1418 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1418 'fcmp' 'tmp_101' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_101" [conv/conv_1.cpp:34]   --->   Operation 1419 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1420 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1420 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_152 : Operation 1421 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv/conv_1.cpp:35]   --->   Operation 1421 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_152 : Operation 1422 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_95) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1422 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1423 [1/1] (1.76ns)   --->   "br label %17" [conv/conv_1.cpp:18]   --->   Operation 1423 'br' <Predicate = true> <Delay = 1.76>

State 153 <SV = 47> <Delay = 8.40>
ST_153 : Operation 1424 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter1_Loop14 ], [ %add_ln18_15, %W_Row_Loop15 ]" [conv/conv_1.cpp:18]   --->   Operation 1424 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1425 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter1_Loop14 ], [ %w_sum_3_15_2, %W_Row_Loop15 ]" [conv/conv_1.cpp:26]   --->   Operation 1425 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1426 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv/conv_1.cpp:18]   --->   Operation 1426 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1427 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1427 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1428 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_15, 1" [conv/conv_1.cpp:18]   --->   Operation 1428 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1429 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter1_Loop15, label %W_Row_Loop15" [conv/conv_1.cpp:18]   --->   Operation 1429 'br' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 1430 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_15 to i5" [conv/conv_1.cpp:18]   --->   Operation 1430 'zext' 'zext_ln18_15' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1431 [1/1] (1.78ns)   --->   "%add_ln26_15 = add i5 %zext_ln18_15, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1431 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1432 [1/1] (0.00ns)   --->   "%tmp_255 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_15, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1432 'bitconcatenate' 'tmp_255' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i10 %tmp_255 to i11" [conv/conv_1.cpp:26]   --->   Operation 1433 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1434 [1/1] (0.00ns)   --->   "%tmp_256 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_15, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1434 'bitconcatenate' 'tmp_256' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1435 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i7 %tmp_256 to i11" [conv/conv_1.cpp:26]   --->   Operation 1435 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1436 [1/1] (1.73ns)   --->   "%sub_ln26_15 = sub i11 %zext_ln26_31, %zext_ln26_32" [conv/conv_1.cpp:26]   --->   Operation 1436 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1437 [1/1] (1.63ns)   --->   "%add_ln26_79 = add i11 %sub_ln26_15, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1437 'add' 'add_ln26_79' <Predicate = (!icmp_ln18_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1438 [1/1] (0.00ns)   --->   "%sext_ln26_45 = sext i11 %add_ln26_79 to i64" [conv/conv_1.cpp:26]   --->   Operation 1438 'sext' 'sext_ln26_45' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1439 [1/1] (0.00ns)   --->   "%conv_input_addr_45 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_45" [conv/conv_1.cpp:26]   --->   Operation 1439 'getelementptr' 'conv_input_addr_45' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1440 [1/1] (1.63ns)   --->   "%add_ln26_80 = add i11 %sub_ln26_15, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1440 'add' 'add_ln26_80' <Predicate = (!icmp_ln18_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 1441 [1/1] (0.00ns)   --->   "%sext_ln26_46 = sext i11 %add_ln26_80 to i64" [conv/conv_1.cpp:26]   --->   Operation 1441 'sext' 'sext_ln26_46' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1442 [1/1] (0.00ns)   --->   "%conv_input_addr_46 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 1442 'getelementptr' 'conv_input_addr_46' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_153 : Operation 1443 [2/2] (3.25ns)   --->   "%conv_input_load_45 = load float* %conv_input_addr_45, align 4" [conv/conv_1.cpp:26]   --->   Operation 1443 'load' 'conv_input_load_45' <Predicate = (!icmp_ln18_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_153 : Operation 1444 [2/2] (3.25ns)   --->   "%conv_input_load_46 = load float* %conv_input_addr_46, align 4" [conv/conv_1.cpp:26]   --->   Operation 1444 'load' 'conv_input_load_46' <Predicate = (!icmp_ln18_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 154 <SV = 48> <Delay = 15.6>
ST_154 : Operation 1445 [1/1] (1.63ns)   --->   "%add_ln26_81 = add i11 %sub_ln26_15, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1445 'add' 'add_ln26_81' <Predicate = (!icmp_ln18_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln26_47 = sext i11 %add_ln26_81 to i64" [conv/conv_1.cpp:26]   --->   Operation 1446 'sext' 'sext_ln26_47' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_154 : Operation 1447 [1/1] (0.00ns)   --->   "%conv_input_addr_47 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_47" [conv/conv_1.cpp:26]   --->   Operation 1447 'getelementptr' 'conv_input_addr_47' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_154 : Operation 1448 [1/1] (1.77ns)   --->   "%tmp_111 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA9AED2C0000000, float 0x3FD27325A0000000, float 0x3FCC120280000000, i2 %wr_0_15) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1448 'mux' 'tmp_111' <Predicate = (!icmp_ln18_15)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1449 [1/2] (3.25ns)   --->   "%conv_input_load_45 = load float* %conv_input_addr_45, align 4" [conv/conv_1.cpp:26]   --->   Operation 1449 'load' 'conv_input_load_45' <Predicate = (!icmp_ln18_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_154 : Operation 1450 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %tmp_111, %conv_input_load_45" [conv/conv_1.cpp:26]   --->   Operation 1450 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln18_15)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_154 : Operation 1451 [1/2] (3.25ns)   --->   "%conv_input_load_46 = load float* %conv_input_addr_46, align 4" [conv/conv_1.cpp:26]   --->   Operation 1451 'load' 'conv_input_load_46' <Predicate = (!icmp_ln18_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_154 : Operation 1452 [2/2] (3.25ns)   --->   "%conv_input_load_47 = load float* %conv_input_addr_47, align 4" [conv/conv_1.cpp:26]   --->   Operation 1452 'load' 'conv_input_load_47' <Predicate = (!icmp_ln18_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 155 <SV = 49> <Delay = 34.9>
ST_155 : Operation 1453 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %tmp_111, %conv_input_load_45" [conv/conv_1.cpp:26]   --->   Operation 1453 'fmul' 'tmp_1_14' <Predicate = (!icmp_ln18_15)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1454 [2/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_0_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1454 'fadd' 'w_sum_3_14' <Predicate = (!icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1455 [1/1] (1.77ns)   --->   "%tmp_114 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC37C2AC0000000, float 0xBF558CEDC0000000, float 0x3FD0DA60A0000000, i2 %wr_0_15) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1455 'mux' 'tmp_114' <Predicate = (!icmp_ln18_15)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1456 [2/2] (12.3ns)   --->   "%tmp_1_15_1 = fmul float %tmp_114, %conv_input_load_46" [conv/conv_1.cpp:26]   --->   Operation 1456 'fmul' 'tmp_1_15_1' <Predicate = (!icmp_ln18_15)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1457 [1/2] (3.25ns)   --->   "%conv_input_load_47 = load float* %conv_input_addr_47, align 4" [conv/conv_1.cpp:26]   --->   Operation 1457 'load' 'conv_input_load_47' <Predicate = (!icmp_ln18_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 156 <SV = 50> <Delay = 22.5>
ST_156 : Operation 1458 [1/2] (22.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_0_15, %tmp_1_14" [conv/conv_1.cpp:26]   --->   Operation 1458 'fadd' 'w_sum_3_14' <Predicate = (!icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1459 [1/2] (12.3ns)   --->   "%tmp_1_15_1 = fmul float %tmp_114, %conv_input_load_46" [conv/conv_1.cpp:26]   --->   Operation 1459 'fmul' 'tmp_1_15_1' <Predicate = (!icmp_ln18_15)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1460 [1/1] (1.77ns)   --->   "%tmp_115 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD2CA5240000000, float 0xBFDF667880000000, float 0xBFC9166700000000, i2 %wr_0_15) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1460 'mux' 'tmp_115' <Predicate = (!icmp_ln18_15)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 1461 [2/2] (12.3ns)   --->   "%tmp_1_15_2 = fmul float %tmp_115, %conv_input_load_47" [conv/conv_1.cpp:26]   --->   Operation 1461 'fmul' 'tmp_1_15_2' <Predicate = (!icmp_ln18_15)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 51> <Delay = 22.5>
ST_157 : Operation 1462 [2/2] (22.5ns)   --->   "%w_sum_3_15_1 = fadd float %w_sum_3_14, %tmp_1_15_1" [conv/conv_1.cpp:26]   --->   Operation 1462 'fadd' 'w_sum_3_15_1' <Predicate = (!icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 1463 [1/2] (12.3ns)   --->   "%tmp_1_15_2 = fmul float %tmp_115, %conv_input_load_47" [conv/conv_1.cpp:26]   --->   Operation 1463 'fmul' 'tmp_1_15_2' <Predicate = (!icmp_ln18_15)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 52> <Delay = 22.5>
ST_158 : Operation 1464 [1/2] (22.5ns)   --->   "%w_sum_3_15_1 = fadd float %w_sum_3_14, %tmp_1_15_1" [conv/conv_1.cpp:26]   --->   Operation 1464 'fadd' 'w_sum_3_15_1' <Predicate = (!icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 53> <Delay = 22.5>
ST_159 : Operation 1465 [2/2] (22.5ns)   --->   "%w_sum_3_15_2 = fadd float %w_sum_3_15_1, %tmp_1_15_2" [conv/conv_1.cpp:26]   --->   Operation 1465 'fadd' 'w_sum_3_15_2' <Predicate = (!icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 54> <Delay = 22.5>
ST_160 : Operation 1466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1466 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_160 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1467 'specregionbegin' 'tmp_108' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_160 : Operation 1468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1468 'specpipeline' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_160 : Operation 1469 [1/2] (22.5ns)   --->   "%w_sum_3_15_2 = fadd float %w_sum_3_15_1, %tmp_1_15_2" [conv/conv_1.cpp:26]   --->   Operation 1469 'fadd' 'w_sum_3_15_2' <Predicate = (!icmp_ln18_15)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1470 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_108) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1470 'specregionend' 'empty_50' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_160 : Operation 1471 [1/1] (0.00ns)   --->   "br label %17" [conv/conv_1.cpp:18]   --->   Operation 1471 'br' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>

State 161 <SV = 48> <Delay = 22.5>
ST_161 : Operation 1472 [2/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBF9B63F0E0000000" [conv/conv_1.cpp:31]   --->   Operation 1472 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1473 'specregionbegin' 'tmp_107' <Predicate = true> <Delay = 0.00>

State 162 <SV = 49> <Delay = 33.5>
ST_162 : Operation 1474 [1/2] (22.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBF9B63F0E0000000" [conv/conv_1.cpp:31]   --->   Operation 1474 'fadd' 'w_sum_15' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1475 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv/conv_1.cpp:34]   --->   Operation 1475 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1476 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1476 'partselect' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv/conv_1.cpp:34]   --->   Operation 1477 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1478 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_109, -1" [conv/conv_1.cpp:34]   --->   Operation 1478 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1479 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv/conv_1.cpp:34]   --->   Operation 1479 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv/conv_1.cpp:34]   --->   Operation 1480 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1481 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1481 'fcmp' 'tmp_110' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_110" [conv/conv_1.cpp:34]   --->   Operation 1482 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1483 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1483 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1484 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv/conv_1.cpp:35]   --->   Operation 1484 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_162 : Operation 1485 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_102) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1485 'specregionend' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1486 [1/1] (1.76ns)   --->   "br label %18" [conv/conv_1.cpp:18]   --->   Operation 1486 'br' <Predicate = true> <Delay = 1.76>

State 163 <SV = 50> <Delay = 8.40>
ST_163 : Operation 1487 [1/1] (0.00ns)   --->   "%wr_0_16 = phi i2 [ 0, %Filter1_Loop15 ], [ %add_ln18_16, %W_Row_Loop16 ]" [conv/conv_1.cpp:18]   --->   Operation 1487 'phi' 'wr_0_16' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1488 [1/1] (0.00ns)   --->   "%w_sum_0_16 = phi float [ 0.000000e+00, %Filter1_Loop15 ], [ %w_sum_3_16_2, %W_Row_Loop16 ]" [conv/conv_1.cpp:26]   --->   Operation 1488 'phi' 'w_sum_0_16' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1489 [1/1] (0.95ns)   --->   "%icmp_ln18_16 = icmp eq i2 %wr_0_16, -1" [conv/conv_1.cpp:18]   --->   Operation 1489 'icmp' 'icmp_ln18_16' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1490 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1490 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1491 [1/1] (1.56ns)   --->   "%add_ln18_16 = add i2 %wr_0_16, 1" [conv/conv_1.cpp:18]   --->   Operation 1491 'add' 'add_ln18_16' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1492 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_16, label %Filter1_Loop16, label %W_Row_Loop16" [conv/conv_1.cpp:18]   --->   Operation 1492 'br' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln18_16 = zext i2 %wr_0_16 to i5" [conv/conv_1.cpp:18]   --->   Operation 1493 'zext' 'zext_ln18_16' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1494 [1/1] (1.78ns)   --->   "%add_ln26_16 = add i5 %zext_ln18_16, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1494 'add' 'add_ln26_16' <Predicate = (!icmp_ln18_16)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1495 [1/1] (0.00ns)   --->   "%tmp_257 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_16, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1495 'bitconcatenate' 'tmp_257' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i10 %tmp_257 to i11" [conv/conv_1.cpp:26]   --->   Operation 1496 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_258 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_16, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1497 'bitconcatenate' 'tmp_258' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i7 %tmp_258 to i11" [conv/conv_1.cpp:26]   --->   Operation 1498 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1499 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i11 %zext_ln26_33, %zext_ln26_34" [conv/conv_1.cpp:26]   --->   Operation 1499 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1500 [1/1] (1.63ns)   --->   "%add_ln26_82 = add i11 %sub_ln26_16, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1500 'add' 'add_ln26_82' <Predicate = (!icmp_ln18_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln26_48 = sext i11 %add_ln26_82 to i64" [conv/conv_1.cpp:26]   --->   Operation 1501 'sext' 'sext_ln26_48' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1502 [1/1] (0.00ns)   --->   "%conv_input_addr_48 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_48" [conv/conv_1.cpp:26]   --->   Operation 1502 'getelementptr' 'conv_input_addr_48' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1503 [1/1] (1.63ns)   --->   "%add_ln26_83 = add i11 %sub_ln26_16, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1503 'add' 'add_ln26_83' <Predicate = (!icmp_ln18_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln26_49 = sext i11 %add_ln26_83 to i64" [conv/conv_1.cpp:26]   --->   Operation 1504 'sext' 'sext_ln26_49' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1505 [1/1] (0.00ns)   --->   "%conv_input_addr_49 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_49" [conv/conv_1.cpp:26]   --->   Operation 1505 'getelementptr' 'conv_input_addr_49' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_163 : Operation 1506 [2/2] (3.25ns)   --->   "%conv_input_load_48 = load float* %conv_input_addr_48, align 4" [conv/conv_1.cpp:26]   --->   Operation 1506 'load' 'conv_input_load_48' <Predicate = (!icmp_ln18_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_163 : Operation 1507 [2/2] (3.25ns)   --->   "%conv_input_load_49 = load float* %conv_input_addr_49, align 4" [conv/conv_1.cpp:26]   --->   Operation 1507 'load' 'conv_input_load_49' <Predicate = (!icmp_ln18_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 164 <SV = 51> <Delay = 15.6>
ST_164 : Operation 1508 [1/1] (1.63ns)   --->   "%add_ln26_84 = add i11 %sub_ln26_16, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1508 'add' 'add_ln26_84' <Predicate = (!icmp_ln18_16)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln26_50 = sext i11 %add_ln26_84 to i64" [conv/conv_1.cpp:26]   --->   Operation 1509 'sext' 'sext_ln26_50' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_164 : Operation 1510 [1/1] (0.00ns)   --->   "%conv_input_addr_50 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 1510 'getelementptr' 'conv_input_addr_50' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_164 : Operation 1511 [1/1] (1.77ns)   --->   "%tmp_120 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD1E86DA0000000, float 0x3FD5AD14C0000000, float 0x3FD8181220000000, i2 %wr_0_16) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1511 'mux' 'tmp_120' <Predicate = (!icmp_ln18_16)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1512 [1/2] (3.25ns)   --->   "%conv_input_load_48 = load float* %conv_input_addr_48, align 4" [conv/conv_1.cpp:26]   --->   Operation 1512 'load' 'conv_input_load_48' <Predicate = (!icmp_ln18_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_164 : Operation 1513 [2/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %tmp_120, %conv_input_load_48" [conv/conv_1.cpp:26]   --->   Operation 1513 'fmul' 'tmp_1_15' <Predicate = (!icmp_ln18_16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1514 [1/2] (3.25ns)   --->   "%conv_input_load_49 = load float* %conv_input_addr_49, align 4" [conv/conv_1.cpp:26]   --->   Operation 1514 'load' 'conv_input_load_49' <Predicate = (!icmp_ln18_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_164 : Operation 1515 [2/2] (3.25ns)   --->   "%conv_input_load_50 = load float* %conv_input_addr_50, align 4" [conv/conv_1.cpp:26]   --->   Operation 1515 'load' 'conv_input_load_50' <Predicate = (!icmp_ln18_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 165 <SV = 52> <Delay = 34.9>
ST_165 : Operation 1516 [1/2] (12.3ns)   --->   "%tmp_1_15 = fmul float %tmp_120, %conv_input_load_48" [conv/conv_1.cpp:26]   --->   Operation 1516 'fmul' 'tmp_1_15' <Predicate = (!icmp_ln18_16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1517 [2/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_0_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1517 'fadd' 'w_sum_3_15' <Predicate = (!icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1518 [1/1] (1.77ns)   --->   "%tmp_121 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCE5249E0000000, float 0xBFA6D517A0000000, float 0x3FD833A0C0000000, i2 %wr_0_16) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1518 'mux' 'tmp_121' <Predicate = (!icmp_ln18_16)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1519 [2/2] (12.3ns)   --->   "%tmp_1_16_1 = fmul float %tmp_121, %conv_input_load_49" [conv/conv_1.cpp:26]   --->   Operation 1519 'fmul' 'tmp_1_16_1' <Predicate = (!icmp_ln18_16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1520 [1/2] (3.25ns)   --->   "%conv_input_load_50 = load float* %conv_input_addr_50, align 4" [conv/conv_1.cpp:26]   --->   Operation 1520 'load' 'conv_input_load_50' <Predicate = (!icmp_ln18_16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 166 <SV = 53> <Delay = 22.5>
ST_166 : Operation 1521 [1/2] (22.5ns)   --->   "%w_sum_3_15 = fadd float %w_sum_0_16, %tmp_1_15" [conv/conv_1.cpp:26]   --->   Operation 1521 'fadd' 'w_sum_3_15' <Predicate = (!icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1522 [1/2] (12.3ns)   --->   "%tmp_1_16_1 = fmul float %tmp_121, %conv_input_load_49" [conv/conv_1.cpp:26]   --->   Operation 1522 'fmul' 'tmp_1_16_1' <Predicate = (!icmp_ln18_16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1523 [1/1] (1.77ns)   --->   "%tmp_124 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDCF44B00000000, float 0xBFE26384E0000000, float 0x3F9A706320000000, i2 %wr_0_16) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1523 'mux' 'tmp_124' <Predicate = (!icmp_ln18_16)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1524 [2/2] (12.3ns)   --->   "%tmp_1_16_2 = fmul float %tmp_124, %conv_input_load_50" [conv/conv_1.cpp:26]   --->   Operation 1524 'fmul' 'tmp_1_16_2' <Predicate = (!icmp_ln18_16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 54> <Delay = 22.5>
ST_167 : Operation 1525 [2/2] (22.5ns)   --->   "%w_sum_3_16_1 = fadd float %w_sum_3_15, %tmp_1_16_1" [conv/conv_1.cpp:26]   --->   Operation 1525 'fadd' 'w_sum_3_16_1' <Predicate = (!icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1526 [1/2] (12.3ns)   --->   "%tmp_1_16_2 = fmul float %tmp_124, %conv_input_load_50" [conv/conv_1.cpp:26]   --->   Operation 1526 'fmul' 'tmp_1_16_2' <Predicate = (!icmp_ln18_16)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 55> <Delay = 22.5>
ST_168 : Operation 1527 [1/2] (22.5ns)   --->   "%w_sum_3_16_1 = fadd float %w_sum_3_15, %tmp_1_16_1" [conv/conv_1.cpp:26]   --->   Operation 1527 'fadd' 'w_sum_3_16_1' <Predicate = (!icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 56> <Delay = 22.5>
ST_169 : Operation 1528 [2/2] (22.5ns)   --->   "%w_sum_3_16_2 = fadd float %w_sum_3_16_1, %tmp_1_16_2" [conv/conv_1.cpp:26]   --->   Operation 1528 'fadd' 'w_sum_3_16_2' <Predicate = (!icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 57> <Delay = 22.5>
ST_170 : Operation 1529 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1529 'specloopname' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_170 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1530 'specregionbegin' 'tmp_113' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_170 : Operation 1531 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1531 'specpipeline' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_170 : Operation 1532 [1/2] (22.5ns)   --->   "%w_sum_3_16_2 = fadd float %w_sum_3_16_1, %tmp_1_16_2" [conv/conv_1.cpp:26]   --->   Operation 1532 'fadd' 'w_sum_3_16_2' <Predicate = (!icmp_ln18_16)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 1533 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_113) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1533 'specregionend' 'empty_53' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>
ST_170 : Operation 1534 [1/1] (0.00ns)   --->   "br label %18" [conv/conv_1.cpp:18]   --->   Operation 1534 'br' <Predicate = (!icmp_ln18_16)> <Delay = 0.00>

State 171 <SV = 51> <Delay = 22.5>
ST_171 : Operation 1535 [2/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, 0xBFAB8DC3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1535 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1536 'specregionbegin' 'tmp_112' <Predicate = true> <Delay = 0.00>

State 172 <SV = 52> <Delay = 33.5>
ST_172 : Operation 1537 [1/2] (22.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_16, 0xBFAB8DC3C0000000" [conv/conv_1.cpp:31]   --->   Operation 1537 'fadd' 'w_sum_16' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1538 [1/1] (0.00ns)   --->   "%bitcast_ln34_16 = bitcast float %w_sum_16 to i32" [conv/conv_1.cpp:34]   --->   Operation 1538 'bitcast' 'bitcast_ln34_16' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1539 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_16, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1539 'partselect' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1540 [1/1] (0.00ns)   --->   "%trunc_ln34_16 = trunc i32 %bitcast_ln34_16 to i23" [conv/conv_1.cpp:34]   --->   Operation 1540 'trunc' 'trunc_ln34_16' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1541 [1/1] (1.55ns)   --->   "%icmp_ln34_32 = icmp ne i8 %tmp_116, -1" [conv/conv_1.cpp:34]   --->   Operation 1541 'icmp' 'icmp_ln34_32' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1542 [1/1] (2.44ns)   --->   "%icmp_ln34_33 = icmp eq i23 %trunc_ln34_16, 0" [conv/conv_1.cpp:34]   --->   Operation 1542 'icmp' 'icmp_ln34_33' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%or_ln34_16 = or i1 %icmp_ln34_33, %icmp_ln34_32" [conv/conv_1.cpp:34]   --->   Operation 1543 'or' 'or_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1544 [1/1] (6.78ns)   --->   "%tmp_119 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1544 'fcmp' 'tmp_119' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_16)   --->   "%and_ln34_16 = and i1 %or_ln34_16, %tmp_119" [conv/conv_1.cpp:34]   --->   Operation 1545 'and' 'and_ln34_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1546 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_16 = select i1 %and_ln34_16, float %w_sum_16, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1546 'select' 'select_ln34_16' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1547 [1/1] (3.25ns)   --->   "store float %select_ln34_16, float* %conv_out_addr_16, align 4" [conv/conv_1.cpp:35]   --->   Operation 1547 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_172 : Operation 1548 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_107) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1548 'specregionend' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1549 [1/1] (1.76ns)   --->   "br label %19" [conv/conv_1.cpp:18]   --->   Operation 1549 'br' <Predicate = true> <Delay = 1.76>

State 173 <SV = 53> <Delay = 8.40>
ST_173 : Operation 1550 [1/1] (0.00ns)   --->   "%wr_0_17 = phi i2 [ 0, %Filter1_Loop16 ], [ %add_ln18_17, %W_Row_Loop17 ]" [conv/conv_1.cpp:18]   --->   Operation 1550 'phi' 'wr_0_17' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1551 [1/1] (0.00ns)   --->   "%w_sum_0_17 = phi float [ 0.000000e+00, %Filter1_Loop16 ], [ %w_sum_3_17_2, %W_Row_Loop17 ]" [conv/conv_1.cpp:26]   --->   Operation 1551 'phi' 'w_sum_0_17' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1552 [1/1] (0.95ns)   --->   "%icmp_ln18_17 = icmp eq i2 %wr_0_17, -1" [conv/conv_1.cpp:18]   --->   Operation 1552 'icmp' 'icmp_ln18_17' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1553 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1553 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1554 [1/1] (1.56ns)   --->   "%add_ln18_17 = add i2 %wr_0_17, 1" [conv/conv_1.cpp:18]   --->   Operation 1554 'add' 'add_ln18_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1555 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_17, label %Filter1_Loop17, label %W_Row_Loop17" [conv/conv_1.cpp:18]   --->   Operation 1555 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1556 [1/1] (0.00ns)   --->   "%zext_ln18_17 = zext i2 %wr_0_17 to i5" [conv/conv_1.cpp:18]   --->   Operation 1556 'zext' 'zext_ln18_17' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1557 [1/1] (1.78ns)   --->   "%add_ln26_17 = add i5 %zext_ln18_17, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1557 'add' 'add_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_259 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_17, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1558 'bitconcatenate' 'tmp_259' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i10 %tmp_259 to i11" [conv/conv_1.cpp:26]   --->   Operation 1559 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1560 [1/1] (0.00ns)   --->   "%tmp_260 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_17, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1560 'bitconcatenate' 'tmp_260' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i7 %tmp_260 to i11" [conv/conv_1.cpp:26]   --->   Operation 1561 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1562 [1/1] (1.73ns)   --->   "%sub_ln26_17 = sub i11 %zext_ln26_35, %zext_ln26_36" [conv/conv_1.cpp:26]   --->   Operation 1562 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln18_17)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1563 [1/1] (1.63ns)   --->   "%add_ln26_85 = add i11 %sub_ln26_17, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1563 'add' 'add_ln26_85' <Predicate = (!icmp_ln18_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln26_51 = sext i11 %add_ln26_85 to i64" [conv/conv_1.cpp:26]   --->   Operation 1564 'sext' 'sext_ln26_51' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1565 [1/1] (0.00ns)   --->   "%conv_input_addr_51 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_51" [conv/conv_1.cpp:26]   --->   Operation 1565 'getelementptr' 'conv_input_addr_51' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1566 [1/1] (1.63ns)   --->   "%add_ln26_86 = add i11 %sub_ln26_17, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1566 'add' 'add_ln26_86' <Predicate = (!icmp_ln18_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln26_52 = sext i11 %add_ln26_86 to i64" [conv/conv_1.cpp:26]   --->   Operation 1567 'sext' 'sext_ln26_52' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1568 [1/1] (0.00ns)   --->   "%conv_input_addr_52 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_52" [conv/conv_1.cpp:26]   --->   Operation 1568 'getelementptr' 'conv_input_addr_52' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_173 : Operation 1569 [2/2] (3.25ns)   --->   "%conv_input_load_51 = load float* %conv_input_addr_51, align 4" [conv/conv_1.cpp:26]   --->   Operation 1569 'load' 'conv_input_load_51' <Predicate = (!icmp_ln18_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_173 : Operation 1570 [2/2] (3.25ns)   --->   "%conv_input_load_52 = load float* %conv_input_addr_52, align 4" [conv/conv_1.cpp:26]   --->   Operation 1570 'load' 'conv_input_load_52' <Predicate = (!icmp_ln18_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 174 <SV = 54> <Delay = 15.6>
ST_174 : Operation 1571 [1/1] (1.63ns)   --->   "%add_ln26_87 = add i11 %sub_ln26_17, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1571 'add' 'add_ln26_87' <Predicate = (!icmp_ln18_17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln26_53 = sext i11 %add_ln26_87 to i64" [conv/conv_1.cpp:26]   --->   Operation 1572 'sext' 'sext_ln26_53' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_174 : Operation 1573 [1/1] (0.00ns)   --->   "%conv_input_addr_53 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_53" [conv/conv_1.cpp:26]   --->   Operation 1573 'getelementptr' 'conv_input_addr_53' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_174 : Operation 1574 [1/1] (1.77ns)   --->   "%tmp_129 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB76A67A0000000, float 0xBFD11BEE40000000, float 0x3FD08A0160000000, i2 %wr_0_17) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1574 'mux' 'tmp_129' <Predicate = (!icmp_ln18_17)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1575 [1/2] (3.25ns)   --->   "%conv_input_load_51 = load float* %conv_input_addr_51, align 4" [conv/conv_1.cpp:26]   --->   Operation 1575 'load' 'conv_input_load_51' <Predicate = (!icmp_ln18_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_174 : Operation 1576 [2/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %tmp_129, %conv_input_load_51" [conv/conv_1.cpp:26]   --->   Operation 1576 'fmul' 'tmp_1_16' <Predicate = (!icmp_ln18_17)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1577 [1/2] (3.25ns)   --->   "%conv_input_load_52 = load float* %conv_input_addr_52, align 4" [conv/conv_1.cpp:26]   --->   Operation 1577 'load' 'conv_input_load_52' <Predicate = (!icmp_ln18_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_174 : Operation 1578 [2/2] (3.25ns)   --->   "%conv_input_load_53 = load float* %conv_input_addr_53, align 4" [conv/conv_1.cpp:26]   --->   Operation 1578 'load' 'conv_input_load_53' <Predicate = (!icmp_ln18_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 175 <SV = 55> <Delay = 34.9>
ST_175 : Operation 1579 [1/2] (12.3ns)   --->   "%tmp_1_16 = fmul float %tmp_129, %conv_input_load_51" [conv/conv_1.cpp:26]   --->   Operation 1579 'fmul' 'tmp_1_16' <Predicate = (!icmp_ln18_17)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1580 [2/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_0_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1580 'fadd' 'w_sum_3_16' <Predicate = (!icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1581 [1/1] (1.77ns)   --->   "%tmp_130 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDF49F700000000, float 0xBFA2D40A20000000, float 0x3FDBFDB4A0000000, i2 %wr_0_17) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1581 'mux' 'tmp_130' <Predicate = (!icmp_ln18_17)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1582 [2/2] (12.3ns)   --->   "%tmp_1_17_1 = fmul float %tmp_130, %conv_input_load_52" [conv/conv_1.cpp:26]   --->   Operation 1582 'fmul' 'tmp_1_17_1' <Predicate = (!icmp_ln18_17)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1583 [1/2] (3.25ns)   --->   "%conv_input_load_53 = load float* %conv_input_addr_53, align 4" [conv/conv_1.cpp:26]   --->   Operation 1583 'load' 'conv_input_load_53' <Predicate = (!icmp_ln18_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 176 <SV = 56> <Delay = 22.5>
ST_176 : Operation 1584 [1/2] (22.5ns)   --->   "%w_sum_3_16 = fadd float %w_sum_0_17, %tmp_1_16" [conv/conv_1.cpp:26]   --->   Operation 1584 'fadd' 'w_sum_3_16' <Predicate = (!icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1585 [1/2] (12.3ns)   --->   "%tmp_1_17_1 = fmul float %tmp_130, %conv_input_load_52" [conv/conv_1.cpp:26]   --->   Operation 1585 'fmul' 'tmp_1_17_1' <Predicate = (!icmp_ln18_17)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1586 [1/1] (1.77ns)   --->   "%tmp_131 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD7429EE0000000, float 0x3FD44A5B40000000, float 0x3FBA610320000000, i2 %wr_0_17) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1586 'mux' 'tmp_131' <Predicate = (!icmp_ln18_17)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 1587 [2/2] (12.3ns)   --->   "%tmp_1_17_2 = fmul float %tmp_131, %conv_input_load_53" [conv/conv_1.cpp:26]   --->   Operation 1587 'fmul' 'tmp_1_17_2' <Predicate = (!icmp_ln18_17)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 57> <Delay = 22.5>
ST_177 : Operation 1588 [2/2] (22.5ns)   --->   "%w_sum_3_17_1 = fadd float %w_sum_3_16, %tmp_1_17_1" [conv/conv_1.cpp:26]   --->   Operation 1588 'fadd' 'w_sum_3_17_1' <Predicate = (!icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_177 : Operation 1589 [1/2] (12.3ns)   --->   "%tmp_1_17_2 = fmul float %tmp_131, %conv_input_load_53" [conv/conv_1.cpp:26]   --->   Operation 1589 'fmul' 'tmp_1_17_2' <Predicate = (!icmp_ln18_17)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 58> <Delay = 22.5>
ST_178 : Operation 1590 [1/2] (22.5ns)   --->   "%w_sum_3_17_1 = fadd float %w_sum_3_16, %tmp_1_17_1" [conv/conv_1.cpp:26]   --->   Operation 1590 'fadd' 'w_sum_3_17_1' <Predicate = (!icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 59> <Delay = 22.5>
ST_179 : Operation 1591 [2/2] (22.5ns)   --->   "%w_sum_3_17_2 = fadd float %w_sum_3_17_1, %tmp_1_17_2" [conv/conv_1.cpp:26]   --->   Operation 1591 'fadd' 'w_sum_3_17_2' <Predicate = (!icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 60> <Delay = 22.5>
ST_180 : Operation 1592 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1592 'specloopname' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_180 : Operation 1593 [1/1] (0.00ns)   --->   "%tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1593 'specregionbegin' 'tmp_118' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_180 : Operation 1594 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1594 'specpipeline' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_180 : Operation 1595 [1/2] (22.5ns)   --->   "%w_sum_3_17_2 = fadd float %w_sum_3_17_1, %tmp_1_17_2" [conv/conv_1.cpp:26]   --->   Operation 1595 'fadd' 'w_sum_3_17_2' <Predicate = (!icmp_ln18_17)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 1596 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_118) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1596 'specregionend' 'empty_56' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>
ST_180 : Operation 1597 [1/1] (0.00ns)   --->   "br label %19" [conv/conv_1.cpp:18]   --->   Operation 1597 'br' <Predicate = (!icmp_ln18_17)> <Delay = 0.00>

State 181 <SV = 54> <Delay = 22.5>
ST_181 : Operation 1598 [2/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, 0xBF92624600000000" [conv/conv_1.cpp:31]   --->   Operation 1598 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1599 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1599 'specregionbegin' 'tmp_117' <Predicate = true> <Delay = 0.00>

State 182 <SV = 55> <Delay = 33.5>
ST_182 : Operation 1600 [1/2] (22.5ns)   --->   "%w_sum_17 = fadd float %w_sum_0_17, 0xBF92624600000000" [conv/conv_1.cpp:31]   --->   Operation 1600 'fadd' 'w_sum_17' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1601 [1/1] (0.00ns)   --->   "%bitcast_ln34_17 = bitcast float %w_sum_17 to i32" [conv/conv_1.cpp:34]   --->   Operation 1601 'bitcast' 'bitcast_ln34_17' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_17, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1602 'partselect' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln34_17 = trunc i32 %bitcast_ln34_17 to i23" [conv/conv_1.cpp:34]   --->   Operation 1603 'trunc' 'trunc_ln34_17' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1604 [1/1] (1.55ns)   --->   "%icmp_ln34_34 = icmp ne i8 %tmp_125, -1" [conv/conv_1.cpp:34]   --->   Operation 1604 'icmp' 'icmp_ln34_34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1605 [1/1] (2.44ns)   --->   "%icmp_ln34_35 = icmp eq i23 %trunc_ln34_17, 0" [conv/conv_1.cpp:34]   --->   Operation 1605 'icmp' 'icmp_ln34_35' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%or_ln34_17 = or i1 %icmp_ln34_35, %icmp_ln34_34" [conv/conv_1.cpp:34]   --->   Operation 1606 'or' 'or_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1607 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %w_sum_17, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1607 'fcmp' 'tmp_126' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_17)   --->   "%and_ln34_17 = and i1 %or_ln34_17, %tmp_126" [conv/conv_1.cpp:34]   --->   Operation 1608 'and' 'and_ln34_17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_182 : Operation 1609 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_17 = select i1 %and_ln34_17, float %w_sum_17, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1609 'select' 'select_ln34_17' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_182 : Operation 1610 [1/1] (3.25ns)   --->   "store float %select_ln34_17, float* %conv_out_addr_17, align 4" [conv/conv_1.cpp:35]   --->   Operation 1610 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_182 : Operation 1611 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_112) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1611 'specregionend' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_182 : Operation 1612 [1/1] (1.76ns)   --->   "br label %20" [conv/conv_1.cpp:18]   --->   Operation 1612 'br' <Predicate = true> <Delay = 1.76>

State 183 <SV = 56> <Delay = 8.40>
ST_183 : Operation 1613 [1/1] (0.00ns)   --->   "%wr_0_18 = phi i2 [ 0, %Filter1_Loop17 ], [ %add_ln18_18, %W_Row_Loop18 ]" [conv/conv_1.cpp:18]   --->   Operation 1613 'phi' 'wr_0_18' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1614 [1/1] (0.00ns)   --->   "%w_sum_0_18 = phi float [ 0.000000e+00, %Filter1_Loop17 ], [ %w_sum_3_18_2, %W_Row_Loop18 ]" [conv/conv_1.cpp:26]   --->   Operation 1614 'phi' 'w_sum_0_18' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1615 [1/1] (0.95ns)   --->   "%icmp_ln18_18 = icmp eq i2 %wr_0_18, -1" [conv/conv_1.cpp:18]   --->   Operation 1615 'icmp' 'icmp_ln18_18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1616 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1616 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1617 [1/1] (1.56ns)   --->   "%add_ln18_18 = add i2 %wr_0_18, 1" [conv/conv_1.cpp:18]   --->   Operation 1617 'add' 'add_ln18_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1618 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_18, label %Filter1_Loop18, label %W_Row_Loop18" [conv/conv_1.cpp:18]   --->   Operation 1618 'br' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln18_18 = zext i2 %wr_0_18 to i5" [conv/conv_1.cpp:18]   --->   Operation 1619 'zext' 'zext_ln18_18' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1620 [1/1] (1.78ns)   --->   "%add_ln26_18 = add i5 %zext_ln18_18, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1620 'add' 'add_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1621 [1/1] (0.00ns)   --->   "%tmp_261 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_18, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1621 'bitconcatenate' 'tmp_261' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1622 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i10 %tmp_261 to i11" [conv/conv_1.cpp:26]   --->   Operation 1622 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1623 [1/1] (0.00ns)   --->   "%tmp_262 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_18, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1623 'bitconcatenate' 'tmp_262' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1624 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i7 %tmp_262 to i11" [conv/conv_1.cpp:26]   --->   Operation 1624 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1625 [1/1] (1.73ns)   --->   "%sub_ln26_18 = sub i11 %zext_ln26_37, %zext_ln26_38" [conv/conv_1.cpp:26]   --->   Operation 1625 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln18_18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1626 [1/1] (1.63ns)   --->   "%add_ln26_88 = add i11 %sub_ln26_18, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1626 'add' 'add_ln26_88' <Predicate = (!icmp_ln18_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln26_54 = sext i11 %add_ln26_88 to i64" [conv/conv_1.cpp:26]   --->   Operation 1627 'sext' 'sext_ln26_54' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1628 [1/1] (0.00ns)   --->   "%conv_input_addr_54 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 1628 'getelementptr' 'conv_input_addr_54' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1629 [1/1] (1.63ns)   --->   "%add_ln26_89 = add i11 %sub_ln26_18, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1629 'add' 'add_ln26_89' <Predicate = (!icmp_ln18_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 1630 [1/1] (0.00ns)   --->   "%sext_ln26_55 = sext i11 %add_ln26_89 to i64" [conv/conv_1.cpp:26]   --->   Operation 1630 'sext' 'sext_ln26_55' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1631 [1/1] (0.00ns)   --->   "%conv_input_addr_55 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_55" [conv/conv_1.cpp:26]   --->   Operation 1631 'getelementptr' 'conv_input_addr_55' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_183 : Operation 1632 [2/2] (3.25ns)   --->   "%conv_input_load_54 = load float* %conv_input_addr_54, align 4" [conv/conv_1.cpp:26]   --->   Operation 1632 'load' 'conv_input_load_54' <Predicate = (!icmp_ln18_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_183 : Operation 1633 [2/2] (3.25ns)   --->   "%conv_input_load_55 = load float* %conv_input_addr_55, align 4" [conv/conv_1.cpp:26]   --->   Operation 1633 'load' 'conv_input_load_55' <Predicate = (!icmp_ln18_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 184 <SV = 57> <Delay = 15.6>
ST_184 : Operation 1634 [1/1] (1.63ns)   --->   "%add_ln26_90 = add i11 %sub_ln26_18, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1634 'add' 'add_ln26_90' <Predicate = (!icmp_ln18_18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1635 [1/1] (0.00ns)   --->   "%sext_ln26_56 = sext i11 %add_ln26_90 to i64" [conv/conv_1.cpp:26]   --->   Operation 1635 'sext' 'sext_ln26_56' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_184 : Operation 1636 [1/1] (0.00ns)   --->   "%conv_input_addr_56 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_56" [conv/conv_1.cpp:26]   --->   Operation 1636 'getelementptr' 'conv_input_addr_56' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_184 : Operation 1637 [1/1] (1.77ns)   --->   "%tmp_136 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC6A1A6E0000000, float 0xBFAE0C90C0000000, float 0x3FA34DA480000000, i2 %wr_0_18) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1637 'mux' 'tmp_136' <Predicate = (!icmp_ln18_18)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1638 [1/2] (3.25ns)   --->   "%conv_input_load_54 = load float* %conv_input_addr_54, align 4" [conv/conv_1.cpp:26]   --->   Operation 1638 'load' 'conv_input_load_54' <Predicate = (!icmp_ln18_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_184 : Operation 1639 [2/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %tmp_136, %conv_input_load_54" [conv/conv_1.cpp:26]   --->   Operation 1639 'fmul' 'tmp_1_17' <Predicate = (!icmp_ln18_18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1640 [1/2] (3.25ns)   --->   "%conv_input_load_55 = load float* %conv_input_addr_55, align 4" [conv/conv_1.cpp:26]   --->   Operation 1640 'load' 'conv_input_load_55' <Predicate = (!icmp_ln18_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_184 : Operation 1641 [2/2] (3.25ns)   --->   "%conv_input_load_56 = load float* %conv_input_addr_56, align 4" [conv/conv_1.cpp:26]   --->   Operation 1641 'load' 'conv_input_load_56' <Predicate = (!icmp_ln18_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 185 <SV = 58> <Delay = 34.9>
ST_185 : Operation 1642 [1/2] (12.3ns)   --->   "%tmp_1_17 = fmul float %tmp_136, %conv_input_load_54" [conv/conv_1.cpp:26]   --->   Operation 1642 'fmul' 'tmp_1_17' <Predicate = (!icmp_ln18_18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1643 [2/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_0_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 1643 'fadd' 'w_sum_3_17' <Predicate = (!icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1644 [1/1] (1.77ns)   --->   "%tmp_139 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC7C47960000000, float 0xBF9EFC8400000000, float 0x3FC6C8B640000000, i2 %wr_0_18) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1644 'mux' 'tmp_139' <Predicate = (!icmp_ln18_18)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1645 [2/2] (12.3ns)   --->   "%tmp_1_18_1 = fmul float %tmp_139, %conv_input_load_55" [conv/conv_1.cpp:26]   --->   Operation 1645 'fmul' 'tmp_1_18_1' <Predicate = (!icmp_ln18_18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1646 [1/2] (3.25ns)   --->   "%conv_input_load_56 = load float* %conv_input_addr_56, align 4" [conv/conv_1.cpp:26]   --->   Operation 1646 'load' 'conv_input_load_56' <Predicate = (!icmp_ln18_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 186 <SV = 59> <Delay = 22.5>
ST_186 : Operation 1647 [1/2] (22.5ns)   --->   "%w_sum_3_17 = fadd float %w_sum_0_18, %tmp_1_17" [conv/conv_1.cpp:26]   --->   Operation 1647 'fadd' 'w_sum_3_17' <Predicate = (!icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1648 [1/2] (12.3ns)   --->   "%tmp_1_18_1 = fmul float %tmp_139, %conv_input_load_55" [conv/conv_1.cpp:26]   --->   Operation 1648 'fmul' 'tmp_1_18_1' <Predicate = (!icmp_ln18_18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1649 [1/1] (1.77ns)   --->   "%tmp_140 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD9CB9F00000000, float 0x3FB65F1C80000000, float 0x3FCDBE3DE0000000, i2 %wr_0_18) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1649 'mux' 'tmp_140' <Predicate = (!icmp_ln18_18)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1650 [2/2] (12.3ns)   --->   "%tmp_1_18_2 = fmul float %tmp_140, %conv_input_load_56" [conv/conv_1.cpp:26]   --->   Operation 1650 'fmul' 'tmp_1_18_2' <Predicate = (!icmp_ln18_18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 60> <Delay = 22.5>
ST_187 : Operation 1651 [2/2] (22.5ns)   --->   "%w_sum_3_18_1 = fadd float %w_sum_3_17, %tmp_1_18_1" [conv/conv_1.cpp:26]   --->   Operation 1651 'fadd' 'w_sum_3_18_1' <Predicate = (!icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1652 [1/2] (12.3ns)   --->   "%tmp_1_18_2 = fmul float %tmp_140, %conv_input_load_56" [conv/conv_1.cpp:26]   --->   Operation 1652 'fmul' 'tmp_1_18_2' <Predicate = (!icmp_ln18_18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 61> <Delay = 22.5>
ST_188 : Operation 1653 [1/2] (22.5ns)   --->   "%w_sum_3_18_1 = fadd float %w_sum_3_17, %tmp_1_18_1" [conv/conv_1.cpp:26]   --->   Operation 1653 'fadd' 'w_sum_3_18_1' <Predicate = (!icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 62> <Delay = 22.5>
ST_189 : Operation 1654 [2/2] (22.5ns)   --->   "%w_sum_3_18_2 = fadd float %w_sum_3_18_1, %tmp_1_18_2" [conv/conv_1.cpp:26]   --->   Operation 1654 'fadd' 'w_sum_3_18_2' <Predicate = (!icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 63> <Delay = 22.5>
ST_190 : Operation 1655 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1655 'specloopname' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_190 : Operation 1656 [1/1] (0.00ns)   --->   "%tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1656 'specregionbegin' 'tmp_123' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_190 : Operation 1657 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1657 'specpipeline' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_190 : Operation 1658 [1/2] (22.5ns)   --->   "%w_sum_3_18_2 = fadd float %w_sum_3_18_1, %tmp_1_18_2" [conv/conv_1.cpp:26]   --->   Operation 1658 'fadd' 'w_sum_3_18_2' <Predicate = (!icmp_ln18_18)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_190 : Operation 1659 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_123) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1659 'specregionend' 'empty_59' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>
ST_190 : Operation 1660 [1/1] (0.00ns)   --->   "br label %20" [conv/conv_1.cpp:18]   --->   Operation 1660 'br' <Predicate = (!icmp_ln18_18)> <Delay = 0.00>

State 191 <SV = 57> <Delay = 22.5>
ST_191 : Operation 1661 [2/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, 0xBFB4D96080000000" [conv/conv_1.cpp:31]   --->   Operation 1661 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 1662 [1/1] (0.00ns)   --->   "%tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1662 'specregionbegin' 'tmp_122' <Predicate = true> <Delay = 0.00>

State 192 <SV = 58> <Delay = 33.5>
ST_192 : Operation 1663 [1/2] (22.5ns)   --->   "%w_sum_18 = fadd float %w_sum_0_18, 0xBFB4D96080000000" [conv/conv_1.cpp:31]   --->   Operation 1663 'fadd' 'w_sum_18' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1664 [1/1] (0.00ns)   --->   "%bitcast_ln34_18 = bitcast float %w_sum_18 to i32" [conv/conv_1.cpp:34]   --->   Operation 1664 'bitcast' 'bitcast_ln34_18' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_134 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_18, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1665 'partselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1666 [1/1] (0.00ns)   --->   "%trunc_ln34_18 = trunc i32 %bitcast_ln34_18 to i23" [conv/conv_1.cpp:34]   --->   Operation 1666 'trunc' 'trunc_ln34_18' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1667 [1/1] (1.55ns)   --->   "%icmp_ln34_36 = icmp ne i8 %tmp_134, -1" [conv/conv_1.cpp:34]   --->   Operation 1667 'icmp' 'icmp_ln34_36' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1668 [1/1] (2.44ns)   --->   "%icmp_ln34_37 = icmp eq i23 %trunc_ln34_18, 0" [conv/conv_1.cpp:34]   --->   Operation 1668 'icmp' 'icmp_ln34_37' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%or_ln34_18 = or i1 %icmp_ln34_37, %icmp_ln34_36" [conv/conv_1.cpp:34]   --->   Operation 1669 'or' 'or_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1670 [1/1] (6.78ns)   --->   "%tmp_135 = fcmp ogt float %w_sum_18, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1670 'fcmp' 'tmp_135' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1671 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_18)   --->   "%and_ln34_18 = and i1 %or_ln34_18, %tmp_135" [conv/conv_1.cpp:34]   --->   Operation 1671 'and' 'and_ln34_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 1672 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_18 = select i1 %and_ln34_18, float %w_sum_18, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1672 'select' 'select_ln34_18' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_192 : Operation 1673 [1/1] (3.25ns)   --->   "store float %select_ln34_18, float* %conv_out_addr_18, align 4" [conv/conv_1.cpp:35]   --->   Operation 1673 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_192 : Operation 1674 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_117) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1674 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_192 : Operation 1675 [1/1] (1.76ns)   --->   "br label %21" [conv/conv_1.cpp:18]   --->   Operation 1675 'br' <Predicate = true> <Delay = 1.76>

State 193 <SV = 59> <Delay = 8.40>
ST_193 : Operation 1676 [1/1] (0.00ns)   --->   "%wr_0_19 = phi i2 [ 0, %Filter1_Loop18 ], [ %add_ln18_19, %W_Row_Loop19 ]" [conv/conv_1.cpp:18]   --->   Operation 1676 'phi' 'wr_0_19' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1677 [1/1] (0.00ns)   --->   "%w_sum_0_19 = phi float [ 0.000000e+00, %Filter1_Loop18 ], [ %w_sum_3_19_2, %W_Row_Loop19 ]" [conv/conv_1.cpp:26]   --->   Operation 1677 'phi' 'w_sum_0_19' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1678 [1/1] (0.95ns)   --->   "%icmp_ln18_19 = icmp eq i2 %wr_0_19, -1" [conv/conv_1.cpp:18]   --->   Operation 1678 'icmp' 'icmp_ln18_19' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1679 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1679 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1680 [1/1] (1.56ns)   --->   "%add_ln18_19 = add i2 %wr_0_19, 1" [conv/conv_1.cpp:18]   --->   Operation 1680 'add' 'add_ln18_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1681 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_19, label %Filter1_Loop19, label %W_Row_Loop19" [conv/conv_1.cpp:18]   --->   Operation 1681 'br' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 1682 [1/1] (0.00ns)   --->   "%zext_ln18_19 = zext i2 %wr_0_19 to i5" [conv/conv_1.cpp:18]   --->   Operation 1682 'zext' 'zext_ln18_19' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1683 [1/1] (1.78ns)   --->   "%add_ln26_19 = add i5 %zext_ln18_19, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1683 'add' 'add_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1684 [1/1] (0.00ns)   --->   "%tmp_263 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_19, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1684 'bitconcatenate' 'tmp_263' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i10 %tmp_263 to i11" [conv/conv_1.cpp:26]   --->   Operation 1685 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_264 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_19, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1686 'bitconcatenate' 'tmp_264' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i7 %tmp_264 to i11" [conv/conv_1.cpp:26]   --->   Operation 1687 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1688 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i11 %zext_ln26_39, %zext_ln26_40" [conv/conv_1.cpp:26]   --->   Operation 1688 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_19)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1689 [1/1] (1.63ns)   --->   "%add_ln26_91 = add i11 %sub_ln26_19, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1689 'add' 'add_ln26_91' <Predicate = (!icmp_ln18_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln26_57 = sext i11 %add_ln26_91 to i64" [conv/conv_1.cpp:26]   --->   Operation 1690 'sext' 'sext_ln26_57' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1691 [1/1] (0.00ns)   --->   "%conv_input_addr_57 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_57" [conv/conv_1.cpp:26]   --->   Operation 1691 'getelementptr' 'conv_input_addr_57' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1692 [1/1] (1.63ns)   --->   "%add_ln26_92 = add i11 %sub_ln26_19, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1692 'add' 'add_ln26_92' <Predicate = (!icmp_ln18_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln26_58 = sext i11 %add_ln26_92 to i64" [conv/conv_1.cpp:26]   --->   Operation 1693 'sext' 'sext_ln26_58' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1694 [1/1] (0.00ns)   --->   "%conv_input_addr_58 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_58" [conv/conv_1.cpp:26]   --->   Operation 1694 'getelementptr' 'conv_input_addr_58' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_193 : Operation 1695 [2/2] (3.25ns)   --->   "%conv_input_load_57 = load float* %conv_input_addr_57, align 4" [conv/conv_1.cpp:26]   --->   Operation 1695 'load' 'conv_input_load_57' <Predicate = (!icmp_ln18_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_193 : Operation 1696 [2/2] (3.25ns)   --->   "%conv_input_load_58 = load float* %conv_input_addr_58, align 4" [conv/conv_1.cpp:26]   --->   Operation 1696 'load' 'conv_input_load_58' <Predicate = (!icmp_ln18_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 194 <SV = 60> <Delay = 15.6>
ST_194 : Operation 1697 [1/1] (1.63ns)   --->   "%add_ln26_93 = add i11 %sub_ln26_19, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1697 'add' 'add_ln26_93' <Predicate = (!icmp_ln18_19)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln26_59 = sext i11 %add_ln26_93 to i64" [conv/conv_1.cpp:26]   --->   Operation 1698 'sext' 'sext_ln26_59' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_194 : Operation 1699 [1/1] (0.00ns)   --->   "%conv_input_addr_59 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_59" [conv/conv_1.cpp:26]   --->   Operation 1699 'getelementptr' 'conv_input_addr_59' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_194 : Operation 1700 [1/1] (1.77ns)   --->   "%tmp_145 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD4F06D20000000, float 0x3FC85DF060000000, float 0x3FCD72D6C0000000, i2 %wr_0_19) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1700 'mux' 'tmp_145' <Predicate = (!icmp_ln18_19)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1701 [1/2] (3.25ns)   --->   "%conv_input_load_57 = load float* %conv_input_addr_57, align 4" [conv/conv_1.cpp:26]   --->   Operation 1701 'load' 'conv_input_load_57' <Predicate = (!icmp_ln18_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_194 : Operation 1702 [2/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %tmp_145, %conv_input_load_57" [conv/conv_1.cpp:26]   --->   Operation 1702 'fmul' 'tmp_1_18' <Predicate = (!icmp_ln18_19)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1703 [1/2] (3.25ns)   --->   "%conv_input_load_58 = load float* %conv_input_addr_58, align 4" [conv/conv_1.cpp:26]   --->   Operation 1703 'load' 'conv_input_load_58' <Predicate = (!icmp_ln18_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_194 : Operation 1704 [2/2] (3.25ns)   --->   "%conv_input_load_59 = load float* %conv_input_addr_59, align 4" [conv/conv_1.cpp:26]   --->   Operation 1704 'load' 'conv_input_load_59' <Predicate = (!icmp_ln18_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 195 <SV = 61> <Delay = 34.9>
ST_195 : Operation 1705 [1/2] (12.3ns)   --->   "%tmp_1_18 = fmul float %tmp_145, %conv_input_load_57" [conv/conv_1.cpp:26]   --->   Operation 1705 'fmul' 'tmp_1_18' <Predicate = (!icmp_ln18_19)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1706 [2/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_0_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 1706 'fadd' 'w_sum_3_18' <Predicate = (!icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1707 [1/1] (1.77ns)   --->   "%tmp_146 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB2373280000000, float 0x3FD2B78980000000, float 0xBFAF2E6F00000000, i2 %wr_0_19) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1707 'mux' 'tmp_146' <Predicate = (!icmp_ln18_19)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1708 [2/2] (12.3ns)   --->   "%tmp_1_19_1 = fmul float %tmp_146, %conv_input_load_58" [conv/conv_1.cpp:26]   --->   Operation 1708 'fmul' 'tmp_1_19_1' <Predicate = (!icmp_ln18_19)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_195 : Operation 1709 [1/2] (3.25ns)   --->   "%conv_input_load_59 = load float* %conv_input_addr_59, align 4" [conv/conv_1.cpp:26]   --->   Operation 1709 'load' 'conv_input_load_59' <Predicate = (!icmp_ln18_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 196 <SV = 62> <Delay = 22.5>
ST_196 : Operation 1710 [1/2] (22.5ns)   --->   "%w_sum_3_18 = fadd float %w_sum_0_19, %tmp_1_18" [conv/conv_1.cpp:26]   --->   Operation 1710 'fadd' 'w_sum_3_18' <Predicate = (!icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1711 [1/2] (12.3ns)   --->   "%tmp_1_19_1 = fmul float %tmp_146, %conv_input_load_58" [conv/conv_1.cpp:26]   --->   Operation 1711 'fmul' 'tmp_1_19_1' <Predicate = (!icmp_ln18_19)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1712 [1/1] (1.77ns)   --->   "%tmp_149 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC298A920000000, float 0x3F9CE162A0000000, float 0xBFD3CD6900000000, i2 %wr_0_19) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1712 'mux' 'tmp_149' <Predicate = (!icmp_ln18_19)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_196 : Operation 1713 [2/2] (12.3ns)   --->   "%tmp_1_19_2 = fmul float %tmp_149, %conv_input_load_59" [conv/conv_1.cpp:26]   --->   Operation 1713 'fmul' 'tmp_1_19_2' <Predicate = (!icmp_ln18_19)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 63> <Delay = 22.5>
ST_197 : Operation 1714 [2/2] (22.5ns)   --->   "%w_sum_3_19_1 = fadd float %w_sum_3_18, %tmp_1_19_1" [conv/conv_1.cpp:26]   --->   Operation 1714 'fadd' 'w_sum_3_19_1' <Predicate = (!icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1715 [1/2] (12.3ns)   --->   "%tmp_1_19_2 = fmul float %tmp_149, %conv_input_load_59" [conv/conv_1.cpp:26]   --->   Operation 1715 'fmul' 'tmp_1_19_2' <Predicate = (!icmp_ln18_19)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 64> <Delay = 22.5>
ST_198 : Operation 1716 [1/2] (22.5ns)   --->   "%w_sum_3_19_1 = fadd float %w_sum_3_18, %tmp_1_19_1" [conv/conv_1.cpp:26]   --->   Operation 1716 'fadd' 'w_sum_3_19_1' <Predicate = (!icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 65> <Delay = 22.5>
ST_199 : Operation 1717 [2/2] (22.5ns)   --->   "%w_sum_3_19_2 = fadd float %w_sum_3_19_1, %tmp_1_19_2" [conv/conv_1.cpp:26]   --->   Operation 1717 'fadd' 'w_sum_3_19_2' <Predicate = (!icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 66> <Delay = 22.5>
ST_200 : Operation 1718 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1718 'specloopname' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_200 : Operation 1719 [1/1] (0.00ns)   --->   "%tmp_128 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1719 'specregionbegin' 'tmp_128' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_200 : Operation 1720 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1720 'specpipeline' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_200 : Operation 1721 [1/2] (22.5ns)   --->   "%w_sum_3_19_2 = fadd float %w_sum_3_19_1, %tmp_1_19_2" [conv/conv_1.cpp:26]   --->   Operation 1721 'fadd' 'w_sum_3_19_2' <Predicate = (!icmp_ln18_19)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1722 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_128) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1722 'specregionend' 'empty_62' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>
ST_200 : Operation 1723 [1/1] (0.00ns)   --->   "br label %21" [conv/conv_1.cpp:18]   --->   Operation 1723 'br' <Predicate = (!icmp_ln18_19)> <Delay = 0.00>

State 201 <SV = 60> <Delay = 22.5>
ST_201 : Operation 1724 [2/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, 0xBFC17A6680000000" [conv/conv_1.cpp:31]   --->   Operation 1724 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1725 [1/1] (0.00ns)   --->   "%tmp_127 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1725 'specregionbegin' 'tmp_127' <Predicate = true> <Delay = 0.00>

State 202 <SV = 61> <Delay = 33.5>
ST_202 : Operation 1726 [1/2] (22.5ns)   --->   "%w_sum_19 = fadd float %w_sum_0_19, 0xBFC17A6680000000" [conv/conv_1.cpp:31]   --->   Operation 1726 'fadd' 'w_sum_19' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1727 [1/1] (0.00ns)   --->   "%bitcast_ln34_19 = bitcast float %w_sum_19 to i32" [conv/conv_1.cpp:34]   --->   Operation 1727 'bitcast' 'bitcast_ln34_19' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1728 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_19, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1728 'partselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1729 [1/1] (0.00ns)   --->   "%trunc_ln34_19 = trunc i32 %bitcast_ln34_19 to i23" [conv/conv_1.cpp:34]   --->   Operation 1729 'trunc' 'trunc_ln34_19' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1730 [1/1] (1.55ns)   --->   "%icmp_ln34_38 = icmp ne i8 %tmp_141, -1" [conv/conv_1.cpp:34]   --->   Operation 1730 'icmp' 'icmp_ln34_38' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1731 [1/1] (2.44ns)   --->   "%icmp_ln34_39 = icmp eq i23 %trunc_ln34_19, 0" [conv/conv_1.cpp:34]   --->   Operation 1731 'icmp' 'icmp_ln34_39' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1732 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%or_ln34_19 = or i1 %icmp_ln34_39, %icmp_ln34_38" [conv/conv_1.cpp:34]   --->   Operation 1732 'or' 'or_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1733 [1/1] (6.78ns)   --->   "%tmp_144 = fcmp ogt float %w_sum_19, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1733 'fcmp' 'tmp_144' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1734 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_19)   --->   "%and_ln34_19 = and i1 %or_ln34_19, %tmp_144" [conv/conv_1.cpp:34]   --->   Operation 1734 'and' 'and_ln34_19' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_202 : Operation 1735 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_19 = select i1 %and_ln34_19, float %w_sum_19, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1735 'select' 'select_ln34_19' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_202 : Operation 1736 [1/1] (3.25ns)   --->   "store float %select_ln34_19, float* %conv_out_addr_19, align 4" [conv/conv_1.cpp:35]   --->   Operation 1736 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_202 : Operation 1737 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_122) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1737 'specregionend' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_202 : Operation 1738 [1/1] (1.76ns)   --->   "br label %22" [conv/conv_1.cpp:18]   --->   Operation 1738 'br' <Predicate = true> <Delay = 1.76>

State 203 <SV = 62> <Delay = 8.40>
ST_203 : Operation 1739 [1/1] (0.00ns)   --->   "%wr_0_20 = phi i2 [ 0, %Filter1_Loop19 ], [ %add_ln18_20, %W_Row_Loop20 ]" [conv/conv_1.cpp:18]   --->   Operation 1739 'phi' 'wr_0_20' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1740 [1/1] (0.00ns)   --->   "%w_sum_0_20 = phi float [ 0.000000e+00, %Filter1_Loop19 ], [ %w_sum_3_20_2, %W_Row_Loop20 ]" [conv/conv_1.cpp:26]   --->   Operation 1740 'phi' 'w_sum_0_20' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1741 [1/1] (0.95ns)   --->   "%icmp_ln18_20 = icmp eq i2 %wr_0_20, -1" [conv/conv_1.cpp:18]   --->   Operation 1741 'icmp' 'icmp_ln18_20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1742 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1742 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1743 [1/1] (1.56ns)   --->   "%add_ln18_20 = add i2 %wr_0_20, 1" [conv/conv_1.cpp:18]   --->   Operation 1743 'add' 'add_ln18_20' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1744 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_20, label %Filter1_Loop20, label %W_Row_Loop20" [conv/conv_1.cpp:18]   --->   Operation 1744 'br' <Predicate = true> <Delay = 0.00>
ST_203 : Operation 1745 [1/1] (0.00ns)   --->   "%zext_ln18_20 = zext i2 %wr_0_20 to i5" [conv/conv_1.cpp:18]   --->   Operation 1745 'zext' 'zext_ln18_20' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1746 [1/1] (1.78ns)   --->   "%add_ln26_20 = add i5 %zext_ln18_20, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1746 'add' 'add_ln26_20' <Predicate = (!icmp_ln18_20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1747 [1/1] (0.00ns)   --->   "%tmp_265 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_20, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1747 'bitconcatenate' 'tmp_265' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i10 %tmp_265 to i11" [conv/conv_1.cpp:26]   --->   Operation 1748 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1749 [1/1] (0.00ns)   --->   "%tmp_266 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_20, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1749 'bitconcatenate' 'tmp_266' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1750 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i7 %tmp_266 to i11" [conv/conv_1.cpp:26]   --->   Operation 1750 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1751 [1/1] (1.73ns)   --->   "%sub_ln26_20 = sub i11 %zext_ln26_41, %zext_ln26_42" [conv/conv_1.cpp:26]   --->   Operation 1751 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln18_20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1752 [1/1] (1.63ns)   --->   "%add_ln26_94 = add i11 %sub_ln26_20, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1752 'add' 'add_ln26_94' <Predicate = (!icmp_ln18_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln26_60 = sext i11 %add_ln26_94 to i64" [conv/conv_1.cpp:26]   --->   Operation 1753 'sext' 'sext_ln26_60' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1754 [1/1] (0.00ns)   --->   "%conv_input_addr_60 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_60" [conv/conv_1.cpp:26]   --->   Operation 1754 'getelementptr' 'conv_input_addr_60' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1755 [1/1] (1.63ns)   --->   "%add_ln26_95 = add i11 %sub_ln26_20, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1755 'add' 'add_ln26_95' <Predicate = (!icmp_ln18_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_203 : Operation 1756 [1/1] (0.00ns)   --->   "%sext_ln26_61 = sext i11 %add_ln26_95 to i64" [conv/conv_1.cpp:26]   --->   Operation 1756 'sext' 'sext_ln26_61' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1757 [1/1] (0.00ns)   --->   "%conv_input_addr_61 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_61" [conv/conv_1.cpp:26]   --->   Operation 1757 'getelementptr' 'conv_input_addr_61' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_203 : Operation 1758 [2/2] (3.25ns)   --->   "%conv_input_load_60 = load float* %conv_input_addr_60, align 4" [conv/conv_1.cpp:26]   --->   Operation 1758 'load' 'conv_input_load_60' <Predicate = (!icmp_ln18_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_203 : Operation 1759 [2/2] (3.25ns)   --->   "%conv_input_load_61 = load float* %conv_input_addr_61, align 4" [conv/conv_1.cpp:26]   --->   Operation 1759 'load' 'conv_input_load_61' <Predicate = (!icmp_ln18_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 204 <SV = 63> <Delay = 15.6>
ST_204 : Operation 1760 [1/1] (1.63ns)   --->   "%add_ln26_96 = add i11 %sub_ln26_20, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1760 'add' 'add_ln26_96' <Predicate = (!icmp_ln18_20)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln26_62 = sext i11 %add_ln26_96 to i64" [conv/conv_1.cpp:26]   --->   Operation 1761 'sext' 'sext_ln26_62' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_204 : Operation 1762 [1/1] (0.00ns)   --->   "%conv_input_addr_62 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_62" [conv/conv_1.cpp:26]   --->   Operation 1762 'getelementptr' 'conv_input_addr_62' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_204 : Operation 1763 [1/1] (1.77ns)   --->   "%tmp_154 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD145A5A0000000, float 0xBFCF028700000000, float 0xBFD95EDFE0000000, i2 %wr_0_20) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1763 'mux' 'tmp_154' <Predicate = (!icmp_ln18_20)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1764 [1/2] (3.25ns)   --->   "%conv_input_load_60 = load float* %conv_input_addr_60, align 4" [conv/conv_1.cpp:26]   --->   Operation 1764 'load' 'conv_input_load_60' <Predicate = (!icmp_ln18_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_204 : Operation 1765 [2/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %tmp_154, %conv_input_load_60" [conv/conv_1.cpp:26]   --->   Operation 1765 'fmul' 'tmp_1_19' <Predicate = (!icmp_ln18_20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_204 : Operation 1766 [1/2] (3.25ns)   --->   "%conv_input_load_61 = load float* %conv_input_addr_61, align 4" [conv/conv_1.cpp:26]   --->   Operation 1766 'load' 'conv_input_load_61' <Predicate = (!icmp_ln18_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_204 : Operation 1767 [2/2] (3.25ns)   --->   "%conv_input_load_62 = load float* %conv_input_addr_62, align 4" [conv/conv_1.cpp:26]   --->   Operation 1767 'load' 'conv_input_load_62' <Predicate = (!icmp_ln18_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 205 <SV = 64> <Delay = 34.9>
ST_205 : Operation 1768 [1/2] (12.3ns)   --->   "%tmp_1_19 = fmul float %tmp_154, %conv_input_load_60" [conv/conv_1.cpp:26]   --->   Operation 1768 'fmul' 'tmp_1_19' <Predicate = (!icmp_ln18_20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1769 [2/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_0_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 1769 'fadd' 'w_sum_3_19' <Predicate = (!icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1770 [1/1] (1.77ns)   --->   "%tmp_155 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD5B7A340000000, float 0x3FC8420F20000000, float 0xBFD9589200000000, i2 %wr_0_20) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1770 'mux' 'tmp_155' <Predicate = (!icmp_ln18_20)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1771 [2/2] (12.3ns)   --->   "%tmp_1_20_1 = fmul float %tmp_155, %conv_input_load_61" [conv/conv_1.cpp:26]   --->   Operation 1771 'fmul' 'tmp_1_20_1' <Predicate = (!icmp_ln18_20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_205 : Operation 1772 [1/2] (3.25ns)   --->   "%conv_input_load_62 = load float* %conv_input_addr_62, align 4" [conv/conv_1.cpp:26]   --->   Operation 1772 'load' 'conv_input_load_62' <Predicate = (!icmp_ln18_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 206 <SV = 65> <Delay = 22.5>
ST_206 : Operation 1773 [1/2] (22.5ns)   --->   "%w_sum_3_19 = fadd float %w_sum_0_20, %tmp_1_19" [conv/conv_1.cpp:26]   --->   Operation 1773 'fadd' 'w_sum_3_19' <Predicate = (!icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1774 [1/2] (12.3ns)   --->   "%tmp_1_20_1 = fmul float %tmp_155, %conv_input_load_61" [conv/conv_1.cpp:26]   --->   Operation 1774 'fmul' 'tmp_1_20_1' <Predicate = (!icmp_ln18_20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1775 [1/1] (1.77ns)   --->   "%tmp_156 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB36EA920000000, float 0x3FD1E59320000000, float 0xBFAD5C4600000000, i2 %wr_0_20) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1775 'mux' 'tmp_156' <Predicate = (!icmp_ln18_20)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_206 : Operation 1776 [2/2] (12.3ns)   --->   "%tmp_1_20_2 = fmul float %tmp_156, %conv_input_load_62" [conv/conv_1.cpp:26]   --->   Operation 1776 'fmul' 'tmp_1_20_2' <Predicate = (!icmp_ln18_20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 66> <Delay = 22.5>
ST_207 : Operation 1777 [2/2] (22.5ns)   --->   "%w_sum_3_20_1 = fadd float %w_sum_3_19, %tmp_1_20_1" [conv/conv_1.cpp:26]   --->   Operation 1777 'fadd' 'w_sum_3_20_1' <Predicate = (!icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1778 [1/2] (12.3ns)   --->   "%tmp_1_20_2 = fmul float %tmp_156, %conv_input_load_62" [conv/conv_1.cpp:26]   --->   Operation 1778 'fmul' 'tmp_1_20_2' <Predicate = (!icmp_ln18_20)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 67> <Delay = 22.5>
ST_208 : Operation 1779 [1/2] (22.5ns)   --->   "%w_sum_3_20_1 = fadd float %w_sum_3_19, %tmp_1_20_1" [conv/conv_1.cpp:26]   --->   Operation 1779 'fadd' 'w_sum_3_20_1' <Predicate = (!icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 68> <Delay = 22.5>
ST_209 : Operation 1780 [2/2] (22.5ns)   --->   "%w_sum_3_20_2 = fadd float %w_sum_3_20_1, %tmp_1_20_2" [conv/conv_1.cpp:26]   --->   Operation 1780 'fadd' 'w_sum_3_20_2' <Predicate = (!icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 69> <Delay = 22.5>
ST_210 : Operation 1781 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1781 'specloopname' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_210 : Operation 1782 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1782 'specregionbegin' 'tmp_133' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_210 : Operation 1783 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1783 'specpipeline' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_210 : Operation 1784 [1/2] (22.5ns)   --->   "%w_sum_3_20_2 = fadd float %w_sum_3_20_1, %tmp_1_20_2" [conv/conv_1.cpp:26]   --->   Operation 1784 'fadd' 'w_sum_3_20_2' <Predicate = (!icmp_ln18_20)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1785 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_133) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1785 'specregionend' 'empty_65' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>
ST_210 : Operation 1786 [1/1] (0.00ns)   --->   "br label %22" [conv/conv_1.cpp:18]   --->   Operation 1786 'br' <Predicate = (!icmp_ln18_20)> <Delay = 0.00>

State 211 <SV = 63> <Delay = 22.5>
ST_211 : Operation 1787 [2/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, 0xBF8893BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1787 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1788 [1/1] (0.00ns)   --->   "%tmp_132 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1788 'specregionbegin' 'tmp_132' <Predicate = true> <Delay = 0.00>

State 212 <SV = 64> <Delay = 33.5>
ST_212 : Operation 1789 [1/2] (22.5ns)   --->   "%w_sum_20 = fadd float %w_sum_0_20, 0xBF8893BD80000000" [conv/conv_1.cpp:31]   --->   Operation 1789 'fadd' 'w_sum_20' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1790 [1/1] (0.00ns)   --->   "%bitcast_ln34_20 = bitcast float %w_sum_20 to i32" [conv/conv_1.cpp:34]   --->   Operation 1790 'bitcast' 'bitcast_ln34_20' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1791 [1/1] (0.00ns)   --->   "%tmp_150 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_20, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1791 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1792 [1/1] (0.00ns)   --->   "%trunc_ln34_20 = trunc i32 %bitcast_ln34_20 to i23" [conv/conv_1.cpp:34]   --->   Operation 1792 'trunc' 'trunc_ln34_20' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1793 [1/1] (1.55ns)   --->   "%icmp_ln34_40 = icmp ne i8 %tmp_150, -1" [conv/conv_1.cpp:34]   --->   Operation 1793 'icmp' 'icmp_ln34_40' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1794 [1/1] (2.44ns)   --->   "%icmp_ln34_41 = icmp eq i23 %trunc_ln34_20, 0" [conv/conv_1.cpp:34]   --->   Operation 1794 'icmp' 'icmp_ln34_41' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%or_ln34_20 = or i1 %icmp_ln34_41, %icmp_ln34_40" [conv/conv_1.cpp:34]   --->   Operation 1795 'or' 'or_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1796 [1/1] (6.78ns)   --->   "%tmp_151 = fcmp ogt float %w_sum_20, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1796 'fcmp' 'tmp_151' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_20)   --->   "%and_ln34_20 = and i1 %or_ln34_20, %tmp_151" [conv/conv_1.cpp:34]   --->   Operation 1797 'and' 'and_ln34_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_212 : Operation 1798 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_20 = select i1 %and_ln34_20, float %w_sum_20, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1798 'select' 'select_ln34_20' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_212 : Operation 1799 [1/1] (3.25ns)   --->   "store float %select_ln34_20, float* %conv_out_addr_20, align 4" [conv/conv_1.cpp:35]   --->   Operation 1799 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_212 : Operation 1800 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_127) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1800 'specregionend' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_212 : Operation 1801 [1/1] (1.76ns)   --->   "br label %23" [conv/conv_1.cpp:18]   --->   Operation 1801 'br' <Predicate = true> <Delay = 1.76>

State 213 <SV = 65> <Delay = 8.40>
ST_213 : Operation 1802 [1/1] (0.00ns)   --->   "%wr_0_21 = phi i2 [ 0, %Filter1_Loop20 ], [ %add_ln18_21, %W_Row_Loop21 ]" [conv/conv_1.cpp:18]   --->   Operation 1802 'phi' 'wr_0_21' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1803 [1/1] (0.00ns)   --->   "%w_sum_0_21 = phi float [ 0.000000e+00, %Filter1_Loop20 ], [ %w_sum_3_21_2, %W_Row_Loop21 ]" [conv/conv_1.cpp:26]   --->   Operation 1803 'phi' 'w_sum_0_21' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1804 [1/1] (0.95ns)   --->   "%icmp_ln18_21 = icmp eq i2 %wr_0_21, -1" [conv/conv_1.cpp:18]   --->   Operation 1804 'icmp' 'icmp_ln18_21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1805 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1805 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1806 [1/1] (1.56ns)   --->   "%add_ln18_21 = add i2 %wr_0_21, 1" [conv/conv_1.cpp:18]   --->   Operation 1806 'add' 'add_ln18_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1807 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_21, label %Filter1_Loop21, label %W_Row_Loop21" [conv/conv_1.cpp:18]   --->   Operation 1807 'br' <Predicate = true> <Delay = 0.00>
ST_213 : Operation 1808 [1/1] (0.00ns)   --->   "%zext_ln18_21 = zext i2 %wr_0_21 to i5" [conv/conv_1.cpp:18]   --->   Operation 1808 'zext' 'zext_ln18_21' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1809 [1/1] (1.78ns)   --->   "%add_ln26_21 = add i5 %zext_ln18_21, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1809 'add' 'add_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1810 [1/1] (0.00ns)   --->   "%tmp_267 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_21, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1810 'bitconcatenate' 'tmp_267' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1811 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i10 %tmp_267 to i11" [conv/conv_1.cpp:26]   --->   Operation 1811 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1812 [1/1] (0.00ns)   --->   "%tmp_268 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_21, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1812 'bitconcatenate' 'tmp_268' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1813 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i7 %tmp_268 to i11" [conv/conv_1.cpp:26]   --->   Operation 1813 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1814 [1/1] (1.73ns)   --->   "%sub_ln26_21 = sub i11 %zext_ln26_43, %zext_ln26_44" [conv/conv_1.cpp:26]   --->   Operation 1814 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln18_21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1815 [1/1] (1.63ns)   --->   "%add_ln26_97 = add i11 %sub_ln26_21, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1815 'add' 'add_ln26_97' <Predicate = (!icmp_ln18_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1816 [1/1] (0.00ns)   --->   "%sext_ln26_63 = sext i11 %add_ln26_97 to i64" [conv/conv_1.cpp:26]   --->   Operation 1816 'sext' 'sext_ln26_63' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1817 [1/1] (0.00ns)   --->   "%conv_input_addr_63 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_63" [conv/conv_1.cpp:26]   --->   Operation 1817 'getelementptr' 'conv_input_addr_63' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1818 [1/1] (1.63ns)   --->   "%add_ln26_98 = add i11 %sub_ln26_21, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1818 'add' 'add_ln26_98' <Predicate = (!icmp_ln18_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_213 : Operation 1819 [1/1] (0.00ns)   --->   "%sext_ln26_64 = sext i11 %add_ln26_98 to i64" [conv/conv_1.cpp:26]   --->   Operation 1819 'sext' 'sext_ln26_64' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1820 [1/1] (0.00ns)   --->   "%conv_input_addr_64 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_64" [conv/conv_1.cpp:26]   --->   Operation 1820 'getelementptr' 'conv_input_addr_64' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_213 : Operation 1821 [2/2] (3.25ns)   --->   "%conv_input_load_63 = load float* %conv_input_addr_63, align 4" [conv/conv_1.cpp:26]   --->   Operation 1821 'load' 'conv_input_load_63' <Predicate = (!icmp_ln18_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_213 : Operation 1822 [2/2] (3.25ns)   --->   "%conv_input_load_64 = load float* %conv_input_addr_64, align 4" [conv/conv_1.cpp:26]   --->   Operation 1822 'load' 'conv_input_load_64' <Predicate = (!icmp_ln18_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 214 <SV = 66> <Delay = 15.6>
ST_214 : Operation 1823 [1/1] (1.63ns)   --->   "%add_ln26_99 = add i11 %sub_ln26_21, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1823 'add' 'add_ln26_99' <Predicate = (!icmp_ln18_21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1824 [1/1] (0.00ns)   --->   "%sext_ln26_65 = sext i11 %add_ln26_99 to i64" [conv/conv_1.cpp:26]   --->   Operation 1824 'sext' 'sext_ln26_65' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_214 : Operation 1825 [1/1] (0.00ns)   --->   "%conv_input_addr_65 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_65" [conv/conv_1.cpp:26]   --->   Operation 1825 'getelementptr' 'conv_input_addr_65' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_214 : Operation 1826 [1/1] (1.77ns)   --->   "%tmp_161 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FBD6EE660000000, float 0x3FC58B7680000000, float 0xBFCF5E40E0000000, i2 %wr_0_21) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1826 'mux' 'tmp_161' <Predicate = (!icmp_ln18_21)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1827 [1/2] (3.25ns)   --->   "%conv_input_load_63 = load float* %conv_input_addr_63, align 4" [conv/conv_1.cpp:26]   --->   Operation 1827 'load' 'conv_input_load_63' <Predicate = (!icmp_ln18_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_214 : Operation 1828 [2/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %tmp_161, %conv_input_load_63" [conv/conv_1.cpp:26]   --->   Operation 1828 'fmul' 'tmp_1_20' <Predicate = (!icmp_ln18_21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_214 : Operation 1829 [1/2] (3.25ns)   --->   "%conv_input_load_64 = load float* %conv_input_addr_64, align 4" [conv/conv_1.cpp:26]   --->   Operation 1829 'load' 'conv_input_load_64' <Predicate = (!icmp_ln18_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_214 : Operation 1830 [2/2] (3.25ns)   --->   "%conv_input_load_65 = load float* %conv_input_addr_65, align 4" [conv/conv_1.cpp:26]   --->   Operation 1830 'load' 'conv_input_load_65' <Predicate = (!icmp_ln18_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 215 <SV = 67> <Delay = 34.9>
ST_215 : Operation 1831 [1/2] (12.3ns)   --->   "%tmp_1_20 = fmul float %tmp_161, %conv_input_load_63" [conv/conv_1.cpp:26]   --->   Operation 1831 'fmul' 'tmp_1_20' <Predicate = (!icmp_ln18_21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1832 [2/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_0_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 1832 'fadd' 'w_sum_3_20' <Predicate = (!icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1833 [1/1] (1.77ns)   --->   "%tmp_164 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCC4F0E20000000, float 0x3FB5D19AE0000000, float 0xBFD5F6CC00000000, i2 %wr_0_21) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1833 'mux' 'tmp_164' <Predicate = (!icmp_ln18_21)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1834 [2/2] (12.3ns)   --->   "%tmp_1_21_1 = fmul float %tmp_164, %conv_input_load_64" [conv/conv_1.cpp:26]   --->   Operation 1834 'fmul' 'tmp_1_21_1' <Predicate = (!icmp_ln18_21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_215 : Operation 1835 [1/2] (3.25ns)   --->   "%conv_input_load_65 = load float* %conv_input_addr_65, align 4" [conv/conv_1.cpp:26]   --->   Operation 1835 'load' 'conv_input_load_65' <Predicate = (!icmp_ln18_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 216 <SV = 68> <Delay = 22.5>
ST_216 : Operation 1836 [1/2] (22.5ns)   --->   "%w_sum_3_20 = fadd float %w_sum_0_21, %tmp_1_20" [conv/conv_1.cpp:26]   --->   Operation 1836 'fadd' 'w_sum_3_20' <Predicate = (!icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1837 [1/2] (12.3ns)   --->   "%tmp_1_21_1 = fmul float %tmp_164, %conv_input_load_64" [conv/conv_1.cpp:26]   --->   Operation 1837 'fmul' 'tmp_1_21_1' <Predicate = (!icmp_ln18_21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1838 [1/1] (1.77ns)   --->   "%tmp_165 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC61278E0000000, float 0x3F7069AFE0000000, float 0xBFD51CC800000000, i2 %wr_0_21) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1838 'mux' 'tmp_165' <Predicate = (!icmp_ln18_21)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_216 : Operation 1839 [2/2] (12.3ns)   --->   "%tmp_1_21_2 = fmul float %tmp_165, %conv_input_load_65" [conv/conv_1.cpp:26]   --->   Operation 1839 'fmul' 'tmp_1_21_2' <Predicate = (!icmp_ln18_21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 69> <Delay = 22.5>
ST_217 : Operation 1840 [2/2] (22.5ns)   --->   "%w_sum_3_21_1 = fadd float %w_sum_3_20, %tmp_1_21_1" [conv/conv_1.cpp:26]   --->   Operation 1840 'fadd' 'w_sum_3_21_1' <Predicate = (!icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_217 : Operation 1841 [1/2] (12.3ns)   --->   "%tmp_1_21_2 = fmul float %tmp_165, %conv_input_load_65" [conv/conv_1.cpp:26]   --->   Operation 1841 'fmul' 'tmp_1_21_2' <Predicate = (!icmp_ln18_21)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 70> <Delay = 22.5>
ST_218 : Operation 1842 [1/2] (22.5ns)   --->   "%w_sum_3_21_1 = fadd float %w_sum_3_20, %tmp_1_21_1" [conv/conv_1.cpp:26]   --->   Operation 1842 'fadd' 'w_sum_3_21_1' <Predicate = (!icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 71> <Delay = 22.5>
ST_219 : Operation 1843 [2/2] (22.5ns)   --->   "%w_sum_3_21_2 = fadd float %w_sum_3_21_1, %tmp_1_21_2" [conv/conv_1.cpp:26]   --->   Operation 1843 'fadd' 'w_sum_3_21_2' <Predicate = (!icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 72> <Delay = 22.5>
ST_220 : Operation 1844 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1844 'specloopname' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_220 : Operation 1845 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1845 'specregionbegin' 'tmp_138' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_220 : Operation 1846 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1846 'specpipeline' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_220 : Operation 1847 [1/2] (22.5ns)   --->   "%w_sum_3_21_2 = fadd float %w_sum_3_21_1, %tmp_1_21_2" [conv/conv_1.cpp:26]   --->   Operation 1847 'fadd' 'w_sum_3_21_2' <Predicate = (!icmp_ln18_21)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_220 : Operation 1848 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_138) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1848 'specregionend' 'empty_68' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>
ST_220 : Operation 1849 [1/1] (0.00ns)   --->   "br label %23" [conv/conv_1.cpp:18]   --->   Operation 1849 'br' <Predicate = (!icmp_ln18_21)> <Delay = 0.00>

State 221 <SV = 66> <Delay = 22.5>
ST_221 : Operation 1850 [2/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, 0xBF964018E0000000" [conv/conv_1.cpp:31]   --->   Operation 1850 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_221 : Operation 1851 [1/1] (0.00ns)   --->   "%tmp_137 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1851 'specregionbegin' 'tmp_137' <Predicate = true> <Delay = 0.00>

State 222 <SV = 67> <Delay = 33.5>
ST_222 : Operation 1852 [1/2] (22.5ns)   --->   "%w_sum_21 = fadd float %w_sum_0_21, 0xBF964018E0000000" [conv/conv_1.cpp:31]   --->   Operation 1852 'fadd' 'w_sum_21' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1853 [1/1] (0.00ns)   --->   "%bitcast_ln34_21 = bitcast float %w_sum_21 to i32" [conv/conv_1.cpp:34]   --->   Operation 1853 'bitcast' 'bitcast_ln34_21' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1854 [1/1] (0.00ns)   --->   "%tmp_159 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_21, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1854 'partselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln34_21 = trunc i32 %bitcast_ln34_21 to i23" [conv/conv_1.cpp:34]   --->   Operation 1855 'trunc' 'trunc_ln34_21' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1856 [1/1] (1.55ns)   --->   "%icmp_ln34_42 = icmp ne i8 %tmp_159, -1" [conv/conv_1.cpp:34]   --->   Operation 1856 'icmp' 'icmp_ln34_42' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1857 [1/1] (2.44ns)   --->   "%icmp_ln34_43 = icmp eq i23 %trunc_ln34_21, 0" [conv/conv_1.cpp:34]   --->   Operation 1857 'icmp' 'icmp_ln34_43' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1858 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%or_ln34_21 = or i1 %icmp_ln34_43, %icmp_ln34_42" [conv/conv_1.cpp:34]   --->   Operation 1858 'or' 'or_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1859 [1/1] (6.78ns)   --->   "%tmp_160 = fcmp ogt float %w_sum_21, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1859 'fcmp' 'tmp_160' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_21)   --->   "%and_ln34_21 = and i1 %or_ln34_21, %tmp_160" [conv/conv_1.cpp:34]   --->   Operation 1860 'and' 'and_ln34_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_222 : Operation 1861 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_21 = select i1 %and_ln34_21, float %w_sum_21, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1861 'select' 'select_ln34_21' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_222 : Operation 1862 [1/1] (3.25ns)   --->   "store float %select_ln34_21, float* %conv_out_addr_21, align 4" [conv/conv_1.cpp:35]   --->   Operation 1862 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_222 : Operation 1863 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_132) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1863 'specregionend' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_222 : Operation 1864 [1/1] (1.76ns)   --->   "br label %24" [conv/conv_1.cpp:18]   --->   Operation 1864 'br' <Predicate = true> <Delay = 1.76>

State 223 <SV = 68> <Delay = 8.40>
ST_223 : Operation 1865 [1/1] (0.00ns)   --->   "%wr_0_22 = phi i2 [ 0, %Filter1_Loop21 ], [ %add_ln18_22, %W_Row_Loop22 ]" [conv/conv_1.cpp:18]   --->   Operation 1865 'phi' 'wr_0_22' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1866 [1/1] (0.00ns)   --->   "%w_sum_0_22 = phi float [ 0.000000e+00, %Filter1_Loop21 ], [ %w_sum_3_22_2, %W_Row_Loop22 ]" [conv/conv_1.cpp:26]   --->   Operation 1866 'phi' 'w_sum_0_22' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1867 [1/1] (0.95ns)   --->   "%icmp_ln18_22 = icmp eq i2 %wr_0_22, -1" [conv/conv_1.cpp:18]   --->   Operation 1867 'icmp' 'icmp_ln18_22' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1868 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1868 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1869 [1/1] (1.56ns)   --->   "%add_ln18_22 = add i2 %wr_0_22, 1" [conv/conv_1.cpp:18]   --->   Operation 1869 'add' 'add_ln18_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1870 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_22, label %Filter1_Loop22, label %W_Row_Loop22" [conv/conv_1.cpp:18]   --->   Operation 1870 'br' <Predicate = true> <Delay = 0.00>
ST_223 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln18_22 = zext i2 %wr_0_22 to i5" [conv/conv_1.cpp:18]   --->   Operation 1871 'zext' 'zext_ln18_22' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1872 [1/1] (1.78ns)   --->   "%add_ln26_22 = add i5 %zext_ln18_22, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1872 'add' 'add_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1873 [1/1] (0.00ns)   --->   "%tmp_269 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_22, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1873 'bitconcatenate' 'tmp_269' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i10 %tmp_269 to i11" [conv/conv_1.cpp:26]   --->   Operation 1874 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1875 [1/1] (0.00ns)   --->   "%tmp_270 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_22, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1875 'bitconcatenate' 'tmp_270' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i7 %tmp_270 to i11" [conv/conv_1.cpp:26]   --->   Operation 1876 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1877 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i11 %zext_ln26_45, %zext_ln26_46" [conv/conv_1.cpp:26]   --->   Operation 1877 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_22)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1878 [1/1] (1.63ns)   --->   "%add_ln26_100 = add i11 %sub_ln26_22, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1878 'add' 'add_ln26_100' <Predicate = (!icmp_ln18_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln26_66 = sext i11 %add_ln26_100 to i64" [conv/conv_1.cpp:26]   --->   Operation 1879 'sext' 'sext_ln26_66' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1880 [1/1] (0.00ns)   --->   "%conv_input_addr_66 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_66" [conv/conv_1.cpp:26]   --->   Operation 1880 'getelementptr' 'conv_input_addr_66' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1881 [1/1] (1.63ns)   --->   "%add_ln26_101 = add i11 %sub_ln26_22, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1881 'add' 'add_ln26_101' <Predicate = (!icmp_ln18_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_223 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln26_67 = sext i11 %add_ln26_101 to i64" [conv/conv_1.cpp:26]   --->   Operation 1882 'sext' 'sext_ln26_67' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1883 [1/1] (0.00ns)   --->   "%conv_input_addr_67 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_67" [conv/conv_1.cpp:26]   --->   Operation 1883 'getelementptr' 'conv_input_addr_67' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_223 : Operation 1884 [2/2] (3.25ns)   --->   "%conv_input_load_66 = load float* %conv_input_addr_66, align 4" [conv/conv_1.cpp:26]   --->   Operation 1884 'load' 'conv_input_load_66' <Predicate = (!icmp_ln18_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_223 : Operation 1885 [2/2] (3.25ns)   --->   "%conv_input_load_67 = load float* %conv_input_addr_67, align 4" [conv/conv_1.cpp:26]   --->   Operation 1885 'load' 'conv_input_load_67' <Predicate = (!icmp_ln18_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 224 <SV = 69> <Delay = 15.6>
ST_224 : Operation 1886 [1/1] (1.63ns)   --->   "%add_ln26_102 = add i11 %sub_ln26_22, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1886 'add' 'add_ln26_102' <Predicate = (!icmp_ln18_22)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln26_68 = sext i11 %add_ln26_102 to i64" [conv/conv_1.cpp:26]   --->   Operation 1887 'sext' 'sext_ln26_68' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_224 : Operation 1888 [1/1] (0.00ns)   --->   "%conv_input_addr_68 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_68" [conv/conv_1.cpp:26]   --->   Operation 1888 'getelementptr' 'conv_input_addr_68' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_224 : Operation 1889 [1/1] (1.77ns)   --->   "%tmp_170 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F627927A0000000, float 0xBFC87D7240000000, float 0xBFD83A9420000000, i2 %wr_0_22) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1889 'mux' 'tmp_170' <Predicate = (!icmp_ln18_22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1890 [1/2] (3.25ns)   --->   "%conv_input_load_66 = load float* %conv_input_addr_66, align 4" [conv/conv_1.cpp:26]   --->   Operation 1890 'load' 'conv_input_load_66' <Predicate = (!icmp_ln18_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_224 : Operation 1891 [2/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %tmp_170, %conv_input_load_66" [conv/conv_1.cpp:26]   --->   Operation 1891 'fmul' 'tmp_1_21' <Predicate = (!icmp_ln18_22)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_224 : Operation 1892 [1/2] (3.25ns)   --->   "%conv_input_load_67 = load float* %conv_input_addr_67, align 4" [conv/conv_1.cpp:26]   --->   Operation 1892 'load' 'conv_input_load_67' <Predicate = (!icmp_ln18_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_224 : Operation 1893 [2/2] (3.25ns)   --->   "%conv_input_load_68 = load float* %conv_input_addr_68, align 4" [conv/conv_1.cpp:26]   --->   Operation 1893 'load' 'conv_input_load_68' <Predicate = (!icmp_ln18_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 225 <SV = 70> <Delay = 34.9>
ST_225 : Operation 1894 [1/2] (12.3ns)   --->   "%tmp_1_21 = fmul float %tmp_170, %conv_input_load_66" [conv/conv_1.cpp:26]   --->   Operation 1894 'fmul' 'tmp_1_21' <Predicate = (!icmp_ln18_22)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1895 [2/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_0_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 1895 'fadd' 'w_sum_3_21' <Predicate = (!icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1896 [1/1] (1.77ns)   --->   "%tmp_171 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC3902880000000, float 0xBFC0B3C700000000, float 0xBFD89EB380000000, i2 %wr_0_22) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1896 'mux' 'tmp_171' <Predicate = (!icmp_ln18_22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1897 [2/2] (12.3ns)   --->   "%tmp_1_22_1 = fmul float %tmp_171, %conv_input_load_67" [conv/conv_1.cpp:26]   --->   Operation 1897 'fmul' 'tmp_1_22_1' <Predicate = (!icmp_ln18_22)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_225 : Operation 1898 [1/2] (3.25ns)   --->   "%conv_input_load_68 = load float* %conv_input_addr_68, align 4" [conv/conv_1.cpp:26]   --->   Operation 1898 'load' 'conv_input_load_68' <Predicate = (!icmp_ln18_22)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 226 <SV = 71> <Delay = 22.5>
ST_226 : Operation 1899 [1/2] (22.5ns)   --->   "%w_sum_3_21 = fadd float %w_sum_0_22, %tmp_1_21" [conv/conv_1.cpp:26]   --->   Operation 1899 'fadd' 'w_sum_3_21' <Predicate = (!icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1900 [1/2] (12.3ns)   --->   "%tmp_1_22_1 = fmul float %tmp_171, %conv_input_load_67" [conv/conv_1.cpp:26]   --->   Operation 1900 'fmul' 'tmp_1_22_1' <Predicate = (!icmp_ln18_22)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1901 [1/1] (1.77ns)   --->   "%tmp_174 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD5091B40000000, float 0x3FD1468040000000, float 0xBFA35E52A0000000, i2 %wr_0_22) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1901 'mux' 'tmp_174' <Predicate = (!icmp_ln18_22)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_226 : Operation 1902 [2/2] (12.3ns)   --->   "%tmp_1_22_2 = fmul float %tmp_174, %conv_input_load_68" [conv/conv_1.cpp:26]   --->   Operation 1902 'fmul' 'tmp_1_22_2' <Predicate = (!icmp_ln18_22)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 72> <Delay = 22.5>
ST_227 : Operation 1903 [2/2] (22.5ns)   --->   "%w_sum_3_22_1 = fadd float %w_sum_3_21, %tmp_1_22_1" [conv/conv_1.cpp:26]   --->   Operation 1903 'fadd' 'w_sum_3_22_1' <Predicate = (!icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_227 : Operation 1904 [1/2] (12.3ns)   --->   "%tmp_1_22_2 = fmul float %tmp_174, %conv_input_load_68" [conv/conv_1.cpp:26]   --->   Operation 1904 'fmul' 'tmp_1_22_2' <Predicate = (!icmp_ln18_22)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 73> <Delay = 22.5>
ST_228 : Operation 1905 [1/2] (22.5ns)   --->   "%w_sum_3_22_1 = fadd float %w_sum_3_21, %tmp_1_22_1" [conv/conv_1.cpp:26]   --->   Operation 1905 'fadd' 'w_sum_3_22_1' <Predicate = (!icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 74> <Delay = 22.5>
ST_229 : Operation 1906 [2/2] (22.5ns)   --->   "%w_sum_3_22_2 = fadd float %w_sum_3_22_1, %tmp_1_22_2" [conv/conv_1.cpp:26]   --->   Operation 1906 'fadd' 'w_sum_3_22_2' <Predicate = (!icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 230 <SV = 75> <Delay = 22.5>
ST_230 : Operation 1907 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1907 'specloopname' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_230 : Operation 1908 [1/1] (0.00ns)   --->   "%tmp_143 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1908 'specregionbegin' 'tmp_143' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_230 : Operation 1909 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1909 'specpipeline' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_230 : Operation 1910 [1/2] (22.5ns)   --->   "%w_sum_3_22_2 = fadd float %w_sum_3_22_1, %tmp_1_22_2" [conv/conv_1.cpp:26]   --->   Operation 1910 'fadd' 'w_sum_3_22_2' <Predicate = (!icmp_ln18_22)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 1911 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_143) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1911 'specregionend' 'empty_71' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>
ST_230 : Operation 1912 [1/1] (0.00ns)   --->   "br label %24" [conv/conv_1.cpp:18]   --->   Operation 1912 'br' <Predicate = (!icmp_ln18_22)> <Delay = 0.00>

State 231 <SV = 69> <Delay = 22.5>
ST_231 : Operation 1913 [2/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, 0xBF698E4840000000" [conv/conv_1.cpp:31]   --->   Operation 1913 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_231 : Operation 1914 [1/1] (0.00ns)   --->   "%tmp_142 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1914 'specregionbegin' 'tmp_142' <Predicate = true> <Delay = 0.00>

State 232 <SV = 70> <Delay = 33.5>
ST_232 : Operation 1915 [1/2] (22.5ns)   --->   "%w_sum_22 = fadd float %w_sum_0_22, 0xBF698E4840000000" [conv/conv_1.cpp:31]   --->   Operation 1915 'fadd' 'w_sum_22' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1916 [1/1] (0.00ns)   --->   "%bitcast_ln34_22 = bitcast float %w_sum_22 to i32" [conv/conv_1.cpp:34]   --->   Operation 1916 'bitcast' 'bitcast_ln34_22' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1917 [1/1] (0.00ns)   --->   "%tmp_166 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_22, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1917 'partselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1918 [1/1] (0.00ns)   --->   "%trunc_ln34_22 = trunc i32 %bitcast_ln34_22 to i23" [conv/conv_1.cpp:34]   --->   Operation 1918 'trunc' 'trunc_ln34_22' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1919 [1/1] (1.55ns)   --->   "%icmp_ln34_44 = icmp ne i8 %tmp_166, -1" [conv/conv_1.cpp:34]   --->   Operation 1919 'icmp' 'icmp_ln34_44' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1920 [1/1] (2.44ns)   --->   "%icmp_ln34_45 = icmp eq i23 %trunc_ln34_22, 0" [conv/conv_1.cpp:34]   --->   Operation 1920 'icmp' 'icmp_ln34_45' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1921 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%or_ln34_22 = or i1 %icmp_ln34_45, %icmp_ln34_44" [conv/conv_1.cpp:34]   --->   Operation 1921 'or' 'or_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1922 [1/1] (6.78ns)   --->   "%tmp_169 = fcmp ogt float %w_sum_22, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1922 'fcmp' 'tmp_169' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_22)   --->   "%and_ln34_22 = and i1 %or_ln34_22, %tmp_169" [conv/conv_1.cpp:34]   --->   Operation 1923 'and' 'and_ln34_22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_232 : Operation 1924 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_22 = select i1 %and_ln34_22, float %w_sum_22, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1924 'select' 'select_ln34_22' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_232 : Operation 1925 [1/1] (3.25ns)   --->   "store float %select_ln34_22, float* %conv_out_addr_22, align 4" [conv/conv_1.cpp:35]   --->   Operation 1925 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_232 : Operation 1926 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_137) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1926 'specregionend' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_232 : Operation 1927 [1/1] (1.76ns)   --->   "br label %25" [conv/conv_1.cpp:18]   --->   Operation 1927 'br' <Predicate = true> <Delay = 1.76>

State 233 <SV = 71> <Delay = 8.40>
ST_233 : Operation 1928 [1/1] (0.00ns)   --->   "%wr_0_23 = phi i2 [ 0, %Filter1_Loop22 ], [ %add_ln18_23, %W_Row_Loop23 ]" [conv/conv_1.cpp:18]   --->   Operation 1928 'phi' 'wr_0_23' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1929 [1/1] (0.00ns)   --->   "%w_sum_0_23 = phi float [ 0.000000e+00, %Filter1_Loop22 ], [ %w_sum_3_23_2, %W_Row_Loop23 ]" [conv/conv_1.cpp:26]   --->   Operation 1929 'phi' 'w_sum_0_23' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1930 [1/1] (0.95ns)   --->   "%icmp_ln18_23 = icmp eq i2 %wr_0_23, -1" [conv/conv_1.cpp:18]   --->   Operation 1930 'icmp' 'icmp_ln18_23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1931 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1931 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1932 [1/1] (1.56ns)   --->   "%add_ln18_23 = add i2 %wr_0_23, 1" [conv/conv_1.cpp:18]   --->   Operation 1932 'add' 'add_ln18_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1933 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_23, label %Filter1_Loop23, label %W_Row_Loop23" [conv/conv_1.cpp:18]   --->   Operation 1933 'br' <Predicate = true> <Delay = 0.00>
ST_233 : Operation 1934 [1/1] (0.00ns)   --->   "%zext_ln18_23 = zext i2 %wr_0_23 to i5" [conv/conv_1.cpp:18]   --->   Operation 1934 'zext' 'zext_ln18_23' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1935 [1/1] (1.78ns)   --->   "%add_ln26_23 = add i5 %zext_ln18_23, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1935 'add' 'add_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1936 [1/1] (0.00ns)   --->   "%tmp_271 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_23, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1936 'bitconcatenate' 'tmp_271' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i10 %tmp_271 to i11" [conv/conv_1.cpp:26]   --->   Operation 1937 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1938 [1/1] (0.00ns)   --->   "%tmp_272 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_23, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 1938 'bitconcatenate' 'tmp_272' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i7 %tmp_272 to i11" [conv/conv_1.cpp:26]   --->   Operation 1939 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1940 [1/1] (1.73ns)   --->   "%sub_ln26_23 = sub i11 %zext_ln26_47, %zext_ln26_48" [conv/conv_1.cpp:26]   --->   Operation 1940 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln18_23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1941 [1/1] (1.63ns)   --->   "%add_ln26_103 = add i11 %sub_ln26_23, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1941 'add' 'add_ln26_103' <Predicate = (!icmp_ln18_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1942 [1/1] (0.00ns)   --->   "%sext_ln26_69 = sext i11 %add_ln26_103 to i64" [conv/conv_1.cpp:26]   --->   Operation 1942 'sext' 'sext_ln26_69' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1943 [1/1] (0.00ns)   --->   "%conv_input_addr_69 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_69" [conv/conv_1.cpp:26]   --->   Operation 1943 'getelementptr' 'conv_input_addr_69' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1944 [1/1] (1.63ns)   --->   "%add_ln26_104 = add i11 %sub_ln26_23, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 1944 'add' 'add_ln26_104' <Predicate = (!icmp_ln18_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_233 : Operation 1945 [1/1] (0.00ns)   --->   "%sext_ln26_70 = sext i11 %add_ln26_104 to i64" [conv/conv_1.cpp:26]   --->   Operation 1945 'sext' 'sext_ln26_70' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1946 [1/1] (0.00ns)   --->   "%conv_input_addr_70 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_70" [conv/conv_1.cpp:26]   --->   Operation 1946 'getelementptr' 'conv_input_addr_70' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_233 : Operation 1947 [2/2] (3.25ns)   --->   "%conv_input_load_69 = load float* %conv_input_addr_69, align 4" [conv/conv_1.cpp:26]   --->   Operation 1947 'load' 'conv_input_load_69' <Predicate = (!icmp_ln18_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_233 : Operation 1948 [2/2] (3.25ns)   --->   "%conv_input_load_70 = load float* %conv_input_addr_70, align 4" [conv/conv_1.cpp:26]   --->   Operation 1948 'load' 'conv_input_load_70' <Predicate = (!icmp_ln18_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 234 <SV = 72> <Delay = 15.6>
ST_234 : Operation 1949 [1/1] (1.63ns)   --->   "%add_ln26_105 = add i11 %sub_ln26_23, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 1949 'add' 'add_ln26_105' <Predicate = (!icmp_ln18_23)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln26_71 = sext i11 %add_ln26_105 to i64" [conv/conv_1.cpp:26]   --->   Operation 1950 'sext' 'sext_ln26_71' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_234 : Operation 1951 [1/1] (0.00ns)   --->   "%conv_input_addr_71 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_71" [conv/conv_1.cpp:26]   --->   Operation 1951 'getelementptr' 'conv_input_addr_71' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_234 : Operation 1952 [1/1] (1.77ns)   --->   "%tmp_179 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCAC11320000000, float 0x3FBFE6CD40000000, float 0x3FC84668C0000000, i2 %wr_0_23) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1952 'mux' 'tmp_179' <Predicate = (!icmp_ln18_23)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1953 [1/2] (3.25ns)   --->   "%conv_input_load_69 = load float* %conv_input_addr_69, align 4" [conv/conv_1.cpp:26]   --->   Operation 1953 'load' 'conv_input_load_69' <Predicate = (!icmp_ln18_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_234 : Operation 1954 [2/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %tmp_179, %conv_input_load_69" [conv/conv_1.cpp:26]   --->   Operation 1954 'fmul' 'tmp_1_22' <Predicate = (!icmp_ln18_23)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_234 : Operation 1955 [1/2] (3.25ns)   --->   "%conv_input_load_70 = load float* %conv_input_addr_70, align 4" [conv/conv_1.cpp:26]   --->   Operation 1955 'load' 'conv_input_load_70' <Predicate = (!icmp_ln18_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_234 : Operation 1956 [2/2] (3.25ns)   --->   "%conv_input_load_71 = load float* %conv_input_addr_71, align 4" [conv/conv_1.cpp:26]   --->   Operation 1956 'load' 'conv_input_load_71' <Predicate = (!icmp_ln18_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 235 <SV = 73> <Delay = 34.9>
ST_235 : Operation 1957 [1/2] (12.3ns)   --->   "%tmp_1_22 = fmul float %tmp_179, %conv_input_load_69" [conv/conv_1.cpp:26]   --->   Operation 1957 'fmul' 'tmp_1_22' <Predicate = (!icmp_ln18_23)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1958 [2/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_0_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 1958 'fadd' 'w_sum_3_22' <Predicate = (!icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1959 [1/1] (1.77ns)   --->   "%tmp_180 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA973ECC0000000, float 0x3FCB1E8B60000000, float 0xBFC6315600000000, i2 %wr_0_23) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1959 'mux' 'tmp_180' <Predicate = (!icmp_ln18_23)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1960 [2/2] (12.3ns)   --->   "%tmp_1_23_1 = fmul float %tmp_180, %conv_input_load_70" [conv/conv_1.cpp:26]   --->   Operation 1960 'fmul' 'tmp_1_23_1' <Predicate = (!icmp_ln18_23)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_235 : Operation 1961 [1/2] (3.25ns)   --->   "%conv_input_load_71 = load float* %conv_input_addr_71, align 4" [conv/conv_1.cpp:26]   --->   Operation 1961 'load' 'conv_input_load_71' <Predicate = (!icmp_ln18_23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 236 <SV = 74> <Delay = 22.5>
ST_236 : Operation 1962 [1/2] (22.5ns)   --->   "%w_sum_3_22 = fadd float %w_sum_0_23, %tmp_1_22" [conv/conv_1.cpp:26]   --->   Operation 1962 'fadd' 'w_sum_3_22' <Predicate = (!icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1963 [1/2] (12.3ns)   --->   "%tmp_1_23_1 = fmul float %tmp_180, %conv_input_load_70" [conv/conv_1.cpp:26]   --->   Operation 1963 'fmul' 'tmp_1_23_1' <Predicate = (!icmp_ln18_23)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1964 [1/1] (1.77ns)   --->   "%tmp_181 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB8B36020000000, float 0x3FCA5842A0000000, float 0xBFC8D21040000000, i2 %wr_0_23) nounwind" [conv/conv_1.cpp:26]   --->   Operation 1964 'mux' 'tmp_181' <Predicate = (!icmp_ln18_23)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 1965 [2/2] (12.3ns)   --->   "%tmp_1_23_2 = fmul float %tmp_181, %conv_input_load_71" [conv/conv_1.cpp:26]   --->   Operation 1965 'fmul' 'tmp_1_23_2' <Predicate = (!icmp_ln18_23)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 75> <Delay = 22.5>
ST_237 : Operation 1966 [2/2] (22.5ns)   --->   "%w_sum_3_23_1 = fadd float %w_sum_3_22, %tmp_1_23_1" [conv/conv_1.cpp:26]   --->   Operation 1966 'fadd' 'w_sum_3_23_1' <Predicate = (!icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 1967 [1/2] (12.3ns)   --->   "%tmp_1_23_2 = fmul float %tmp_181, %conv_input_load_71" [conv/conv_1.cpp:26]   --->   Operation 1967 'fmul' 'tmp_1_23_2' <Predicate = (!icmp_ln18_23)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 238 <SV = 76> <Delay = 22.5>
ST_238 : Operation 1968 [1/2] (22.5ns)   --->   "%w_sum_3_23_1 = fadd float %w_sum_3_22, %tmp_1_23_1" [conv/conv_1.cpp:26]   --->   Operation 1968 'fadd' 'w_sum_3_23_1' <Predicate = (!icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 239 <SV = 77> <Delay = 22.5>
ST_239 : Operation 1969 [2/2] (22.5ns)   --->   "%w_sum_3_23_2 = fadd float %w_sum_3_23_1, %tmp_1_23_2" [conv/conv_1.cpp:26]   --->   Operation 1969 'fadd' 'w_sum_3_23_2' <Predicate = (!icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 240 <SV = 78> <Delay = 22.5>
ST_240 : Operation 1970 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1970 'specloopname' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_240 : Operation 1971 [1/1] (0.00ns)   --->   "%tmp_148 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 1971 'specregionbegin' 'tmp_148' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_240 : Operation 1972 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 1972 'specpipeline' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_240 : Operation 1973 [1/2] (22.5ns)   --->   "%w_sum_3_23_2 = fadd float %w_sum_3_23_1, %tmp_1_23_2" [conv/conv_1.cpp:26]   --->   Operation 1973 'fadd' 'w_sum_3_23_2' <Predicate = (!icmp_ln18_23)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_240 : Operation 1974 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_148) nounwind" [conv/conv_1.cpp:30]   --->   Operation 1974 'specregionend' 'empty_74' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>
ST_240 : Operation 1975 [1/1] (0.00ns)   --->   "br label %25" [conv/conv_1.cpp:18]   --->   Operation 1975 'br' <Predicate = (!icmp_ln18_23)> <Delay = 0.00>

State 241 <SV = 72> <Delay = 22.5>
ST_241 : Operation 1976 [2/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, 0xBFC60EC2C0000000" [conv/conv_1.cpp:31]   --->   Operation 1976 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_241 : Operation 1977 [1/1] (0.00ns)   --->   "%tmp_147 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 1977 'specregionbegin' 'tmp_147' <Predicate = true> <Delay = 0.00>

State 242 <SV = 73> <Delay = 33.5>
ST_242 : Operation 1978 [1/2] (22.5ns)   --->   "%w_sum_23 = fadd float %w_sum_0_23, 0xBFC60EC2C0000000" [conv/conv_1.cpp:31]   --->   Operation 1978 'fadd' 'w_sum_23' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1979 [1/1] (0.00ns)   --->   "%bitcast_ln34_23 = bitcast float %w_sum_23 to i32" [conv/conv_1.cpp:34]   --->   Operation 1979 'bitcast' 'bitcast_ln34_23' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1980 [1/1] (0.00ns)   --->   "%tmp_175 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_23, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 1980 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1981 [1/1] (0.00ns)   --->   "%trunc_ln34_23 = trunc i32 %bitcast_ln34_23 to i23" [conv/conv_1.cpp:34]   --->   Operation 1981 'trunc' 'trunc_ln34_23' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1982 [1/1] (1.55ns)   --->   "%icmp_ln34_46 = icmp ne i8 %tmp_175, -1" [conv/conv_1.cpp:34]   --->   Operation 1982 'icmp' 'icmp_ln34_46' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1983 [1/1] (2.44ns)   --->   "%icmp_ln34_47 = icmp eq i23 %trunc_ln34_23, 0" [conv/conv_1.cpp:34]   --->   Operation 1983 'icmp' 'icmp_ln34_47' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%or_ln34_23 = or i1 %icmp_ln34_47, %icmp_ln34_46" [conv/conv_1.cpp:34]   --->   Operation 1984 'or' 'or_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1985 [1/1] (6.78ns)   --->   "%tmp_176 = fcmp ogt float %w_sum_23, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1985 'fcmp' 'tmp_176' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1986 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_23)   --->   "%and_ln34_23 = and i1 %or_ln34_23, %tmp_176" [conv/conv_1.cpp:34]   --->   Operation 1986 'and' 'and_ln34_23' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_242 : Operation 1987 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_23 = select i1 %and_ln34_23, float %w_sum_23, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 1987 'select' 'select_ln34_23' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_242 : Operation 1988 [1/1] (3.25ns)   --->   "store float %select_ln34_23, float* %conv_out_addr_23, align 4" [conv/conv_1.cpp:35]   --->   Operation 1988 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_242 : Operation 1989 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_142) nounwind" [conv/conv_1.cpp:39]   --->   Operation 1989 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_242 : Operation 1990 [1/1] (1.76ns)   --->   "br label %26" [conv/conv_1.cpp:18]   --->   Operation 1990 'br' <Predicate = true> <Delay = 1.76>

State 243 <SV = 74> <Delay = 8.40>
ST_243 : Operation 1991 [1/1] (0.00ns)   --->   "%wr_0_24 = phi i2 [ 0, %Filter1_Loop23 ], [ %add_ln18_24, %W_Row_Loop24 ]" [conv/conv_1.cpp:18]   --->   Operation 1991 'phi' 'wr_0_24' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1992 [1/1] (0.00ns)   --->   "%w_sum_0_24 = phi float [ 0.000000e+00, %Filter1_Loop23 ], [ %w_sum_3_24_2, %W_Row_Loop24 ]" [conv/conv_1.cpp:26]   --->   Operation 1992 'phi' 'w_sum_0_24' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1993 [1/1] (0.95ns)   --->   "%icmp_ln18_24 = icmp eq i2 %wr_0_24, -1" [conv/conv_1.cpp:18]   --->   Operation 1993 'icmp' 'icmp_ln18_24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1994 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1994 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1995 [1/1] (1.56ns)   --->   "%add_ln18_24 = add i2 %wr_0_24, 1" [conv/conv_1.cpp:18]   --->   Operation 1995 'add' 'add_ln18_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1996 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_24, label %Filter1_Loop24, label %W_Row_Loop24" [conv/conv_1.cpp:18]   --->   Operation 1996 'br' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 1997 [1/1] (0.00ns)   --->   "%zext_ln18_24 = zext i2 %wr_0_24 to i5" [conv/conv_1.cpp:18]   --->   Operation 1997 'zext' 'zext_ln18_24' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 1998 [1/1] (1.78ns)   --->   "%add_ln26_24 = add i5 %zext_ln18_24, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 1998 'add' 'add_ln26_24' <Predicate = (!icmp_ln18_24)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 1999 [1/1] (0.00ns)   --->   "%tmp_273 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_24, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 1999 'bitconcatenate' 'tmp_273' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2000 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i10 %tmp_273 to i11" [conv/conv_1.cpp:26]   --->   Operation 2000 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2001 [1/1] (0.00ns)   --->   "%tmp_274 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_24, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2001 'bitconcatenate' 'tmp_274' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2002 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i7 %tmp_274 to i11" [conv/conv_1.cpp:26]   --->   Operation 2002 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2003 [1/1] (1.73ns)   --->   "%sub_ln26_24 = sub i11 %zext_ln26_49, %zext_ln26_50" [conv/conv_1.cpp:26]   --->   Operation 2003 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln18_24)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2004 [1/1] (1.63ns)   --->   "%add_ln26_106 = add i11 %sub_ln26_24, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2004 'add' 'add_ln26_106' <Predicate = (!icmp_ln18_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2005 [1/1] (0.00ns)   --->   "%sext_ln26_72 = sext i11 %add_ln26_106 to i64" [conv/conv_1.cpp:26]   --->   Operation 2005 'sext' 'sext_ln26_72' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2006 [1/1] (0.00ns)   --->   "%conv_input_addr_72 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_72" [conv/conv_1.cpp:26]   --->   Operation 2006 'getelementptr' 'conv_input_addr_72' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2007 [1/1] (1.63ns)   --->   "%add_ln26_107 = add i11 %sub_ln26_24, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2007 'add' 'add_ln26_107' <Predicate = (!icmp_ln18_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_243 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln26_73 = sext i11 %add_ln26_107 to i64" [conv/conv_1.cpp:26]   --->   Operation 2008 'sext' 'sext_ln26_73' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2009 [1/1] (0.00ns)   --->   "%conv_input_addr_73 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_73" [conv/conv_1.cpp:26]   --->   Operation 2009 'getelementptr' 'conv_input_addr_73' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_243 : Operation 2010 [2/2] (3.25ns)   --->   "%conv_input_load_72 = load float* %conv_input_addr_72, align 4" [conv/conv_1.cpp:26]   --->   Operation 2010 'load' 'conv_input_load_72' <Predicate = (!icmp_ln18_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_243 : Operation 2011 [2/2] (3.25ns)   --->   "%conv_input_load_73 = load float* %conv_input_addr_73, align 4" [conv/conv_1.cpp:26]   --->   Operation 2011 'load' 'conv_input_load_73' <Predicate = (!icmp_ln18_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 244 <SV = 75> <Delay = 15.6>
ST_244 : Operation 2012 [1/1] (1.63ns)   --->   "%add_ln26_108 = add i11 %sub_ln26_24, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2012 'add' 'add_ln26_108' <Predicate = (!icmp_ln18_24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2013 [1/1] (0.00ns)   --->   "%sext_ln26_74 = sext i11 %add_ln26_108 to i64" [conv/conv_1.cpp:26]   --->   Operation 2013 'sext' 'sext_ln26_74' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_244 : Operation 2014 [1/1] (0.00ns)   --->   "%conv_input_addr_74 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_74" [conv/conv_1.cpp:26]   --->   Operation 2014 'getelementptr' 'conv_input_addr_74' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_244 : Operation 2015 [1/1] (1.77ns)   --->   "%tmp_186 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF8DBF5F60000000, float 0x3FD3DE1C40000000, float 0xBFD5F9F960000000, i2 %wr_0_24) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2015 'mux' 'tmp_186' <Predicate = (!icmp_ln18_24)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2016 [1/2] (3.25ns)   --->   "%conv_input_load_72 = load float* %conv_input_addr_72, align 4" [conv/conv_1.cpp:26]   --->   Operation 2016 'load' 'conv_input_load_72' <Predicate = (!icmp_ln18_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_244 : Operation 2017 [2/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %tmp_186, %conv_input_load_72" [conv/conv_1.cpp:26]   --->   Operation 2017 'fmul' 'tmp_1_23' <Predicate = (!icmp_ln18_24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_244 : Operation 2018 [1/2] (3.25ns)   --->   "%conv_input_load_73 = load float* %conv_input_addr_73, align 4" [conv/conv_1.cpp:26]   --->   Operation 2018 'load' 'conv_input_load_73' <Predicate = (!icmp_ln18_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_244 : Operation 2019 [2/2] (3.25ns)   --->   "%conv_input_load_74 = load float* %conv_input_addr_74, align 4" [conv/conv_1.cpp:26]   --->   Operation 2019 'load' 'conv_input_load_74' <Predicate = (!icmp_ln18_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 245 <SV = 76> <Delay = 34.9>
ST_245 : Operation 2020 [1/2] (12.3ns)   --->   "%tmp_1_23 = fmul float %tmp_186, %conv_input_load_72" [conv/conv_1.cpp:26]   --->   Operation 2020 'fmul' 'tmp_1_23' <Predicate = (!icmp_ln18_24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2021 [2/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_0_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2021 'fadd' 'w_sum_3_23' <Predicate = (!icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2022 [1/1] (1.77ns)   --->   "%tmp_188 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F9311B180000000, float 0x3FC1F26F40000000, float 0xBFD04BCC00000000, i2 %wr_0_24) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2022 'mux' 'tmp_188' <Predicate = (!icmp_ln18_24)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2023 [2/2] (12.3ns)   --->   "%tmp_1_24_1 = fmul float %tmp_188, %conv_input_load_73" [conv/conv_1.cpp:26]   --->   Operation 2023 'fmul' 'tmp_1_24_1' <Predicate = (!icmp_ln18_24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_245 : Operation 2024 [1/2] (3.25ns)   --->   "%conv_input_load_74 = load float* %conv_input_addr_74, align 4" [conv/conv_1.cpp:26]   --->   Operation 2024 'load' 'conv_input_load_74' <Predicate = (!icmp_ln18_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 246 <SV = 77> <Delay = 22.5>
ST_246 : Operation 2025 [1/2] (22.5ns)   --->   "%w_sum_3_23 = fadd float %w_sum_0_24, %tmp_1_23" [conv/conv_1.cpp:26]   --->   Operation 2025 'fadd' 'w_sum_3_23' <Predicate = (!icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2026 [1/2] (12.3ns)   --->   "%tmp_1_24_1 = fmul float %tmp_188, %conv_input_load_73" [conv/conv_1.cpp:26]   --->   Operation 2026 'fmul' 'tmp_1_24_1' <Predicate = (!icmp_ln18_24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2027 [1/1] (1.77ns)   --->   "%tmp_189 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB9224320000000, float 0x3FCBC497A0000000, float 0xBFCDC0B800000000, i2 %wr_0_24) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2027 'mux' 'tmp_189' <Predicate = (!icmp_ln18_24)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_246 : Operation 2028 [2/2] (12.3ns)   --->   "%tmp_1_24_2 = fmul float %tmp_189, %conv_input_load_74" [conv/conv_1.cpp:26]   --->   Operation 2028 'fmul' 'tmp_1_24_2' <Predicate = (!icmp_ln18_24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 247 <SV = 78> <Delay = 22.5>
ST_247 : Operation 2029 [2/2] (22.5ns)   --->   "%w_sum_3_24_1 = fadd float %w_sum_3_23, %tmp_1_24_1" [conv/conv_1.cpp:26]   --->   Operation 2029 'fadd' 'w_sum_3_24_1' <Predicate = (!icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_247 : Operation 2030 [1/2] (12.3ns)   --->   "%tmp_1_24_2 = fmul float %tmp_189, %conv_input_load_74" [conv/conv_1.cpp:26]   --->   Operation 2030 'fmul' 'tmp_1_24_2' <Predicate = (!icmp_ln18_24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 248 <SV = 79> <Delay = 22.5>
ST_248 : Operation 2031 [1/2] (22.5ns)   --->   "%w_sum_3_24_1 = fadd float %w_sum_3_23, %tmp_1_24_1" [conv/conv_1.cpp:26]   --->   Operation 2031 'fadd' 'w_sum_3_24_1' <Predicate = (!icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 249 <SV = 80> <Delay = 22.5>
ST_249 : Operation 2032 [2/2] (22.5ns)   --->   "%w_sum_3_24_2 = fadd float %w_sum_3_24_1, %tmp_1_24_2" [conv/conv_1.cpp:26]   --->   Operation 2032 'fadd' 'w_sum_3_24_2' <Predicate = (!icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 250 <SV = 81> <Delay = 22.5>
ST_250 : Operation 2033 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2033 'specloopname' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_250 : Operation 2034 [1/1] (0.00ns)   --->   "%tmp_153 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2034 'specregionbegin' 'tmp_153' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_250 : Operation 2035 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2035 'specpipeline' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_250 : Operation 2036 [1/2] (22.5ns)   --->   "%w_sum_3_24_2 = fadd float %w_sum_3_24_1, %tmp_1_24_2" [conv/conv_1.cpp:26]   --->   Operation 2036 'fadd' 'w_sum_3_24_2' <Predicate = (!icmp_ln18_24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_250 : Operation 2037 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_153) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2037 'specregionend' 'empty_77' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>
ST_250 : Operation 2038 [1/1] (0.00ns)   --->   "br label %26" [conv/conv_1.cpp:18]   --->   Operation 2038 'br' <Predicate = (!icmp_ln18_24)> <Delay = 0.00>

State 251 <SV = 75> <Delay = 22.5>
ST_251 : Operation 2039 [2/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, 0xBF81E54260000000" [conv/conv_1.cpp:31]   --->   Operation 2039 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_251 : Operation 2040 [1/1] (0.00ns)   --->   "%tmp_152 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2040 'specregionbegin' 'tmp_152' <Predicate = true> <Delay = 0.00>

State 252 <SV = 76> <Delay = 33.5>
ST_252 : Operation 2041 [1/2] (22.5ns)   --->   "%w_sum_24 = fadd float %w_sum_0_24, 0xBF81E54260000000" [conv/conv_1.cpp:31]   --->   Operation 2041 'fadd' 'w_sum_24' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2042 [1/1] (0.00ns)   --->   "%bitcast_ln34_24 = bitcast float %w_sum_24 to i32" [conv/conv_1.cpp:34]   --->   Operation 2042 'bitcast' 'bitcast_ln34_24' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2043 [1/1] (0.00ns)   --->   "%tmp_184 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_24, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2043 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2044 [1/1] (0.00ns)   --->   "%trunc_ln34_24 = trunc i32 %bitcast_ln34_24 to i23" [conv/conv_1.cpp:34]   --->   Operation 2044 'trunc' 'trunc_ln34_24' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2045 [1/1] (1.55ns)   --->   "%icmp_ln34_48 = icmp ne i8 %tmp_184, -1" [conv/conv_1.cpp:34]   --->   Operation 2045 'icmp' 'icmp_ln34_48' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2046 [1/1] (2.44ns)   --->   "%icmp_ln34_49 = icmp eq i23 %trunc_ln34_24, 0" [conv/conv_1.cpp:34]   --->   Operation 2046 'icmp' 'icmp_ln34_49' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2047 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%or_ln34_24 = or i1 %icmp_ln34_49, %icmp_ln34_48" [conv/conv_1.cpp:34]   --->   Operation 2047 'or' 'or_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2048 [1/1] (6.78ns)   --->   "%tmp_185 = fcmp ogt float %w_sum_24, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2048 'fcmp' 'tmp_185' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_24)   --->   "%and_ln34_24 = and i1 %or_ln34_24, %tmp_185" [conv/conv_1.cpp:34]   --->   Operation 2049 'and' 'and_ln34_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_252 : Operation 2050 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_24 = select i1 %and_ln34_24, float %w_sum_24, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2050 'select' 'select_ln34_24' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_252 : Operation 2051 [1/1] (3.25ns)   --->   "store float %select_ln34_24, float* %conv_out_addr_24, align 4" [conv/conv_1.cpp:35]   --->   Operation 2051 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_252 : Operation 2052 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_147) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2052 'specregionend' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_252 : Operation 2053 [1/1] (1.76ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 2053 'br' <Predicate = true> <Delay = 1.76>

State 253 <SV = 77> <Delay = 8.40>
ST_253 : Operation 2054 [1/1] (0.00ns)   --->   "%wr_0_25 = phi i2 [ 0, %Filter1_Loop24 ], [ %add_ln18_25, %W_Row_Loop25 ]" [conv/conv_1.cpp:18]   --->   Operation 2054 'phi' 'wr_0_25' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2055 [1/1] (0.00ns)   --->   "%w_sum_0_25 = phi float [ 0.000000e+00, %Filter1_Loop24 ], [ %w_sum_3_25_2, %W_Row_Loop25 ]" [conv/conv_1.cpp:26]   --->   Operation 2055 'phi' 'w_sum_0_25' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2056 [1/1] (0.95ns)   --->   "%icmp_ln18_25 = icmp eq i2 %wr_0_25, -1" [conv/conv_1.cpp:18]   --->   Operation 2056 'icmp' 'icmp_ln18_25' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2057 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2057 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2058 [1/1] (1.56ns)   --->   "%add_ln18_25 = add i2 %wr_0_25, 1" [conv/conv_1.cpp:18]   --->   Operation 2058 'add' 'add_ln18_25' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2059 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_25, label %Filter1_Loop25, label %W_Row_Loop25" [conv/conv_1.cpp:18]   --->   Operation 2059 'br' <Predicate = true> <Delay = 0.00>
ST_253 : Operation 2060 [1/1] (0.00ns)   --->   "%zext_ln18_25 = zext i2 %wr_0_25 to i5" [conv/conv_1.cpp:18]   --->   Operation 2060 'zext' 'zext_ln18_25' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2061 [1/1] (1.78ns)   --->   "%add_ln26_25 = add i5 %zext_ln18_25, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2061 'add' 'add_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2062 [1/1] (0.00ns)   --->   "%tmp_275 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_25, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2062 'bitconcatenate' 'tmp_275' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2063 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i10 %tmp_275 to i11" [conv/conv_1.cpp:26]   --->   Operation 2063 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2064 [1/1] (0.00ns)   --->   "%tmp_276 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_25, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2064 'bitconcatenate' 'tmp_276' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2065 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i7 %tmp_276 to i11" [conv/conv_1.cpp:26]   --->   Operation 2065 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2066 [1/1] (1.73ns)   --->   "%sub_ln26_25 = sub i11 %zext_ln26_51, %zext_ln26_52" [conv/conv_1.cpp:26]   --->   Operation 2066 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_25)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2067 [1/1] (1.63ns)   --->   "%add_ln26_109 = add i11 %sub_ln26_25, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2067 'add' 'add_ln26_109' <Predicate = (!icmp_ln18_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2068 [1/1] (0.00ns)   --->   "%sext_ln26_75 = sext i11 %add_ln26_109 to i64" [conv/conv_1.cpp:26]   --->   Operation 2068 'sext' 'sext_ln26_75' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2069 [1/1] (0.00ns)   --->   "%conv_input_addr_75 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_75" [conv/conv_1.cpp:26]   --->   Operation 2069 'getelementptr' 'conv_input_addr_75' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2070 [1/1] (1.63ns)   --->   "%add_ln26_110 = add i11 %sub_ln26_25, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2070 'add' 'add_ln26_110' <Predicate = (!icmp_ln18_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_253 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln26_76 = sext i11 %add_ln26_110 to i64" [conv/conv_1.cpp:26]   --->   Operation 2071 'sext' 'sext_ln26_76' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2072 [1/1] (0.00ns)   --->   "%conv_input_addr_76 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_76" [conv/conv_1.cpp:26]   --->   Operation 2072 'getelementptr' 'conv_input_addr_76' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_253 : Operation 2073 [2/2] (3.25ns)   --->   "%conv_input_load_75 = load float* %conv_input_addr_75, align 4" [conv/conv_1.cpp:26]   --->   Operation 2073 'load' 'conv_input_load_75' <Predicate = (!icmp_ln18_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_253 : Operation 2074 [2/2] (3.25ns)   --->   "%conv_input_load_76 = load float* %conv_input_addr_76, align 4" [conv/conv_1.cpp:26]   --->   Operation 2074 'load' 'conv_input_load_76' <Predicate = (!icmp_ln18_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 254 <SV = 78> <Delay = 15.6>
ST_254 : Operation 2075 [1/1] (1.63ns)   --->   "%add_ln26_111 = add i11 %sub_ln26_25, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2075 'add' 'add_ln26_111' <Predicate = (!icmp_ln18_25)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2076 [1/1] (0.00ns)   --->   "%sext_ln26_77 = sext i11 %add_ln26_111 to i64" [conv/conv_1.cpp:26]   --->   Operation 2076 'sext' 'sext_ln26_77' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_254 : Operation 2077 [1/1] (0.00ns)   --->   "%conv_input_addr_77 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_77" [conv/conv_1.cpp:26]   --->   Operation 2077 'getelementptr' 'conv_input_addr_77' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_254 : Operation 2078 [1/1] (1.77ns)   --->   "%tmp_192 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FCC75B040000000, float 0x3FC59942C0000000, float 0x3F94FAD280000000, i2 %wr_0_25) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2078 'mux' 'tmp_192' <Predicate = (!icmp_ln18_25)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2079 [1/2] (3.25ns)   --->   "%conv_input_load_75 = load float* %conv_input_addr_75, align 4" [conv/conv_1.cpp:26]   --->   Operation 2079 'load' 'conv_input_load_75' <Predicate = (!icmp_ln18_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_254 : Operation 2080 [2/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %tmp_192, %conv_input_load_75" [conv/conv_1.cpp:26]   --->   Operation 2080 'fmul' 'tmp_1_24' <Predicate = (!icmp_ln18_25)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_254 : Operation 2081 [1/2] (3.25ns)   --->   "%conv_input_load_76 = load float* %conv_input_addr_76, align 4" [conv/conv_1.cpp:26]   --->   Operation 2081 'load' 'conv_input_load_76' <Predicate = (!icmp_ln18_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_254 : Operation 2082 [2/2] (3.25ns)   --->   "%conv_input_load_77 = load float* %conv_input_addr_77, align 4" [conv/conv_1.cpp:26]   --->   Operation 2082 'load' 'conv_input_load_77' <Predicate = (!icmp_ln18_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 255 <SV = 79> <Delay = 34.9>
ST_255 : Operation 2083 [1/2] (12.3ns)   --->   "%tmp_1_24 = fmul float %tmp_192, %conv_input_load_75" [conv/conv_1.cpp:26]   --->   Operation 2083 'fmul' 'tmp_1_24' <Predicate = (!icmp_ln18_25)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2084 [2/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_0_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2084 'fadd' 'w_sum_3_24' <Predicate = (!icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2085 [1/1] (1.77ns)   --->   "%tmp_193 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCBBE4A60000000, float 0x3FBB190800000000, float 0x3FB74EE260000000, i2 %wr_0_25) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2085 'mux' 'tmp_193' <Predicate = (!icmp_ln18_25)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2086 [2/2] (12.3ns)   --->   "%tmp_1_25_1 = fmul float %tmp_193, %conv_input_load_76" [conv/conv_1.cpp:26]   --->   Operation 2086 'fmul' 'tmp_1_25_1' <Predicate = (!icmp_ln18_25)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_255 : Operation 2087 [1/2] (3.25ns)   --->   "%conv_input_load_77 = load float* %conv_input_addr_77, align 4" [conv/conv_1.cpp:26]   --->   Operation 2087 'load' 'conv_input_load_77' <Predicate = (!icmp_ln18_25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 256 <SV = 80> <Delay = 22.5>
ST_256 : Operation 2088 [1/2] (22.5ns)   --->   "%w_sum_3_24 = fadd float %w_sum_0_25, %tmp_1_24" [conv/conv_1.cpp:26]   --->   Operation 2088 'fadd' 'w_sum_3_24' <Predicate = (!icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2089 [1/2] (12.3ns)   --->   "%tmp_1_25_1 = fmul float %tmp_193, %conv_input_load_76" [conv/conv_1.cpp:26]   --->   Operation 2089 'fmul' 'tmp_1_25_1' <Predicate = (!icmp_ln18_25)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2090 [1/1] (1.77ns)   --->   "%tmp_194 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFD507E420000000, float 0x3FA64BFAA0000000, float 0x3FC9A8A6E0000000, i2 %wr_0_25) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2090 'mux' 'tmp_194' <Predicate = (!icmp_ln18_25)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_256 : Operation 2091 [2/2] (12.3ns)   --->   "%tmp_1_25_2 = fmul float %tmp_194, %conv_input_load_77" [conv/conv_1.cpp:26]   --->   Operation 2091 'fmul' 'tmp_1_25_2' <Predicate = (!icmp_ln18_25)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 257 <SV = 81> <Delay = 22.5>
ST_257 : Operation 2092 [2/2] (22.5ns)   --->   "%w_sum_3_25_1 = fadd float %w_sum_3_24, %tmp_1_25_1" [conv/conv_1.cpp:26]   --->   Operation 2092 'fadd' 'w_sum_3_25_1' <Predicate = (!icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_257 : Operation 2093 [1/2] (12.3ns)   --->   "%tmp_1_25_2 = fmul float %tmp_194, %conv_input_load_77" [conv/conv_1.cpp:26]   --->   Operation 2093 'fmul' 'tmp_1_25_2' <Predicate = (!icmp_ln18_25)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 258 <SV = 82> <Delay = 22.5>
ST_258 : Operation 2094 [1/2] (22.5ns)   --->   "%w_sum_3_25_1 = fadd float %w_sum_3_24, %tmp_1_25_1" [conv/conv_1.cpp:26]   --->   Operation 2094 'fadd' 'w_sum_3_25_1' <Predicate = (!icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 259 <SV = 83> <Delay = 22.5>
ST_259 : Operation 2095 [2/2] (22.5ns)   --->   "%w_sum_3_25_2 = fadd float %w_sum_3_25_1, %tmp_1_25_2" [conv/conv_1.cpp:26]   --->   Operation 2095 'fadd' 'w_sum_3_25_2' <Predicate = (!icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 260 <SV = 84> <Delay = 22.5>
ST_260 : Operation 2096 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2096 'specloopname' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_260 : Operation 2097 [1/1] (0.00ns)   --->   "%tmp_158 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2097 'specregionbegin' 'tmp_158' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_260 : Operation 2098 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2098 'specpipeline' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_260 : Operation 2099 [1/2] (22.5ns)   --->   "%w_sum_3_25_2 = fadd float %w_sum_3_25_1, %tmp_1_25_2" [conv/conv_1.cpp:26]   --->   Operation 2099 'fadd' 'w_sum_3_25_2' <Predicate = (!icmp_ln18_25)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_260 : Operation 2100 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_158) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2100 'specregionend' 'empty_80' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>
ST_260 : Operation 2101 [1/1] (0.00ns)   --->   "br label %27" [conv/conv_1.cpp:18]   --->   Operation 2101 'br' <Predicate = (!icmp_ln18_25)> <Delay = 0.00>

State 261 <SV = 78> <Delay = 22.5>
ST_261 : Operation 2102 [2/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, 0xBFC900FFC0000000" [conv/conv_1.cpp:31]   --->   Operation 2102 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_261 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_157 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2103 'specregionbegin' 'tmp_157' <Predicate = true> <Delay = 0.00>

State 262 <SV = 79> <Delay = 33.5>
ST_262 : Operation 2104 [1/2] (22.5ns)   --->   "%w_sum_25 = fadd float %w_sum_0_25, 0xBFC900FFC0000000" [conv/conv_1.cpp:31]   --->   Operation 2104 'fadd' 'w_sum_25' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2105 [1/1] (0.00ns)   --->   "%bitcast_ln34_25 = bitcast float %w_sum_25 to i32" [conv/conv_1.cpp:34]   --->   Operation 2105 'bitcast' 'bitcast_ln34_25' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2106 [1/1] (0.00ns)   --->   "%tmp_190 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_25, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2106 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln34_25 = trunc i32 %bitcast_ln34_25 to i23" [conv/conv_1.cpp:34]   --->   Operation 2107 'trunc' 'trunc_ln34_25' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2108 [1/1] (1.55ns)   --->   "%icmp_ln34_50 = icmp ne i8 %tmp_190, -1" [conv/conv_1.cpp:34]   --->   Operation 2108 'icmp' 'icmp_ln34_50' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2109 [1/1] (2.44ns)   --->   "%icmp_ln34_51 = icmp eq i23 %trunc_ln34_25, 0" [conv/conv_1.cpp:34]   --->   Operation 2109 'icmp' 'icmp_ln34_51' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%or_ln34_25 = or i1 %icmp_ln34_51, %icmp_ln34_50" [conv/conv_1.cpp:34]   --->   Operation 2110 'or' 'or_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2111 [1/1] (6.78ns)   --->   "%tmp_191 = fcmp ogt float %w_sum_25, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2111 'fcmp' 'tmp_191' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_25)   --->   "%and_ln34_25 = and i1 %or_ln34_25, %tmp_191" [conv/conv_1.cpp:34]   --->   Operation 2112 'and' 'and_ln34_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_262 : Operation 2113 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_25 = select i1 %and_ln34_25, float %w_sum_25, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2113 'select' 'select_ln34_25' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_262 : Operation 2114 [1/1] (3.25ns)   --->   "store float %select_ln34_25, float* %conv_out_addr_25, align 4" [conv/conv_1.cpp:35]   --->   Operation 2114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_262 : Operation 2115 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_152) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2115 'specregionend' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_262 : Operation 2116 [1/1] (1.76ns)   --->   "br label %28" [conv/conv_1.cpp:18]   --->   Operation 2116 'br' <Predicate = true> <Delay = 1.76>

State 263 <SV = 80> <Delay = 8.40>
ST_263 : Operation 2117 [1/1] (0.00ns)   --->   "%wr_0_26 = phi i2 [ 0, %Filter1_Loop25 ], [ %add_ln18_26, %W_Row_Loop26 ]" [conv/conv_1.cpp:18]   --->   Operation 2117 'phi' 'wr_0_26' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2118 [1/1] (0.00ns)   --->   "%w_sum_0_26 = phi float [ 0.000000e+00, %Filter1_Loop25 ], [ %w_sum_3_26_2, %W_Row_Loop26 ]" [conv/conv_1.cpp:26]   --->   Operation 2118 'phi' 'w_sum_0_26' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2119 [1/1] (0.95ns)   --->   "%icmp_ln18_26 = icmp eq i2 %wr_0_26, -1" [conv/conv_1.cpp:18]   --->   Operation 2119 'icmp' 'icmp_ln18_26' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2120 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2120 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2121 [1/1] (1.56ns)   --->   "%add_ln18_26 = add i2 %wr_0_26, 1" [conv/conv_1.cpp:18]   --->   Operation 2121 'add' 'add_ln18_26' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_26, label %Filter1_Loop26, label %W_Row_Loop26" [conv/conv_1.cpp:18]   --->   Operation 2122 'br' <Predicate = true> <Delay = 0.00>
ST_263 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln18_26 = zext i2 %wr_0_26 to i5" [conv/conv_1.cpp:18]   --->   Operation 2123 'zext' 'zext_ln18_26' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2124 [1/1] (1.78ns)   --->   "%add_ln26_26 = add i5 %zext_ln18_26, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2124 'add' 'add_ln26_26' <Predicate = (!icmp_ln18_26)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2125 [1/1] (0.00ns)   --->   "%tmp_277 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_26, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2125 'bitconcatenate' 'tmp_277' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i10 %tmp_277 to i11" [conv/conv_1.cpp:26]   --->   Operation 2126 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2127 [1/1] (0.00ns)   --->   "%tmp_278 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_26, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2127 'bitconcatenate' 'tmp_278' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2128 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i7 %tmp_278 to i11" [conv/conv_1.cpp:26]   --->   Operation 2128 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2129 [1/1] (1.73ns)   --->   "%sub_ln26_26 = sub i11 %zext_ln26_53, %zext_ln26_54" [conv/conv_1.cpp:26]   --->   Operation 2129 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln18_26)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2130 [1/1] (1.63ns)   --->   "%add_ln26_112 = add i11 %sub_ln26_26, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2130 'add' 'add_ln26_112' <Predicate = (!icmp_ln18_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln26_78 = sext i11 %add_ln26_112 to i64" [conv/conv_1.cpp:26]   --->   Operation 2131 'sext' 'sext_ln26_78' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2132 [1/1] (0.00ns)   --->   "%conv_input_addr_78 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_78" [conv/conv_1.cpp:26]   --->   Operation 2132 'getelementptr' 'conv_input_addr_78' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2133 [1/1] (1.63ns)   --->   "%add_ln26_113 = add i11 %sub_ln26_26, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2133 'add' 'add_ln26_113' <Predicate = (!icmp_ln18_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_263 : Operation 2134 [1/1] (0.00ns)   --->   "%sext_ln26_79 = sext i11 %add_ln26_113 to i64" [conv/conv_1.cpp:26]   --->   Operation 2134 'sext' 'sext_ln26_79' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2135 [1/1] (0.00ns)   --->   "%conv_input_addr_79 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_79" [conv/conv_1.cpp:26]   --->   Operation 2135 'getelementptr' 'conv_input_addr_79' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_263 : Operation 2136 [2/2] (3.25ns)   --->   "%conv_input_load_78 = load float* %conv_input_addr_78, align 4" [conv/conv_1.cpp:26]   --->   Operation 2136 'load' 'conv_input_load_78' <Predicate = (!icmp_ln18_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_263 : Operation 2137 [2/2] (3.25ns)   --->   "%conv_input_load_79 = load float* %conv_input_addr_79, align 4" [conv/conv_1.cpp:26]   --->   Operation 2137 'load' 'conv_input_load_79' <Predicate = (!icmp_ln18_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 264 <SV = 81> <Delay = 15.6>
ST_264 : Operation 2138 [1/1] (1.63ns)   --->   "%add_ln26_114 = add i11 %sub_ln26_26, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2138 'add' 'add_ln26_114' <Predicate = (!icmp_ln18_26)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2139 [1/1] (0.00ns)   --->   "%sext_ln26_80 = sext i11 %add_ln26_114 to i64" [conv/conv_1.cpp:26]   --->   Operation 2139 'sext' 'sext_ln26_80' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_264 : Operation 2140 [1/1] (0.00ns)   --->   "%conv_input_addr_80 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_80" [conv/conv_1.cpp:26]   --->   Operation 2140 'getelementptr' 'conv_input_addr_80' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_264 : Operation 2141 [1/1] (1.77ns)   --->   "%tmp_197 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3F6D8A7780000000, float 0x3FCA6E8BE0000000, float 0xBFA6F5F3A0000000, i2 %wr_0_26) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2141 'mux' 'tmp_197' <Predicate = (!icmp_ln18_26)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2142 [1/2] (3.25ns)   --->   "%conv_input_load_78 = load float* %conv_input_addr_78, align 4" [conv/conv_1.cpp:26]   --->   Operation 2142 'load' 'conv_input_load_78' <Predicate = (!icmp_ln18_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_264 : Operation 2143 [2/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %tmp_197, %conv_input_load_78" [conv/conv_1.cpp:26]   --->   Operation 2143 'fmul' 'tmp_1_25' <Predicate = (!icmp_ln18_26)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_264 : Operation 2144 [1/2] (3.25ns)   --->   "%conv_input_load_79 = load float* %conv_input_addr_79, align 4" [conv/conv_1.cpp:26]   --->   Operation 2144 'load' 'conv_input_load_79' <Predicate = (!icmp_ln18_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_264 : Operation 2145 [2/2] (3.25ns)   --->   "%conv_input_load_80 = load float* %conv_input_addr_80, align 4" [conv/conv_1.cpp:26]   --->   Operation 2145 'load' 'conv_input_load_80' <Predicate = (!icmp_ln18_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 265 <SV = 82> <Delay = 34.9>
ST_265 : Operation 2146 [1/2] (12.3ns)   --->   "%tmp_1_25 = fmul float %tmp_197, %conv_input_load_78" [conv/conv_1.cpp:26]   --->   Operation 2146 'fmul' 'tmp_1_25' <Predicate = (!icmp_ln18_26)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2147 [2/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_0_26, %tmp_1_25" [conv/conv_1.cpp:26]   --->   Operation 2147 'fadd' 'w_sum_3_25' <Predicate = (!icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2148 [1/1] (1.77ns)   --->   "%tmp_198 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC7AA9660000000, float 0x3FC7AC7360000000, float 0xBFD64195E0000000, i2 %wr_0_26) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2148 'mux' 'tmp_198' <Predicate = (!icmp_ln18_26)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2149 [2/2] (12.3ns)   --->   "%tmp_1_26_1 = fmul float %tmp_198, %conv_input_load_79" [conv/conv_1.cpp:26]   --->   Operation 2149 'fmul' 'tmp_1_26_1' <Predicate = (!icmp_ln18_26)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_265 : Operation 2150 [1/2] (3.25ns)   --->   "%conv_input_load_80 = load float* %conv_input_addr_80, align 4" [conv/conv_1.cpp:26]   --->   Operation 2150 'load' 'conv_input_load_80' <Predicate = (!icmp_ln18_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 266 <SV = 83> <Delay = 22.5>
ST_266 : Operation 2151 [1/2] (22.5ns)   --->   "%w_sum_3_25 = fadd float %w_sum_0_26, %tmp_1_25" [conv/conv_1.cpp:26]   --->   Operation 2151 'fadd' 'w_sum_3_25' <Predicate = (!icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2152 [1/2] (12.3ns)   --->   "%tmp_1_26_1 = fmul float %tmp_198, %conv_input_load_79" [conv/conv_1.cpp:26]   --->   Operation 2152 'fmul' 'tmp_1_26_1' <Predicate = (!icmp_ln18_26)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2153 [1/1] (1.77ns)   --->   "%tmp_199 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC7571F20000000, float 0xBFCAC49A60000000, float 0xBFC8A95820000000, i2 %wr_0_26) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2153 'mux' 'tmp_199' <Predicate = (!icmp_ln18_26)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_266 : Operation 2154 [2/2] (12.3ns)   --->   "%tmp_1_26_2 = fmul float %tmp_199, %conv_input_load_80" [conv/conv_1.cpp:26]   --->   Operation 2154 'fmul' 'tmp_1_26_2' <Predicate = (!icmp_ln18_26)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 267 <SV = 84> <Delay = 22.5>
ST_267 : Operation 2155 [2/2] (22.5ns)   --->   "%w_sum_3_26_1 = fadd float %w_sum_3_25, %tmp_1_26_1" [conv/conv_1.cpp:26]   --->   Operation 2155 'fadd' 'w_sum_3_26_1' <Predicate = (!icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_267 : Operation 2156 [1/2] (12.3ns)   --->   "%tmp_1_26_2 = fmul float %tmp_199, %conv_input_load_80" [conv/conv_1.cpp:26]   --->   Operation 2156 'fmul' 'tmp_1_26_2' <Predicate = (!icmp_ln18_26)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 268 <SV = 85> <Delay = 22.5>
ST_268 : Operation 2157 [1/2] (22.5ns)   --->   "%w_sum_3_26_1 = fadd float %w_sum_3_25, %tmp_1_26_1" [conv/conv_1.cpp:26]   --->   Operation 2157 'fadd' 'w_sum_3_26_1' <Predicate = (!icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 269 <SV = 86> <Delay = 22.5>
ST_269 : Operation 2158 [2/2] (22.5ns)   --->   "%w_sum_3_26_2 = fadd float %w_sum_3_26_1, %tmp_1_26_2" [conv/conv_1.cpp:26]   --->   Operation 2158 'fadd' 'w_sum_3_26_2' <Predicate = (!icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 270 <SV = 87> <Delay = 22.5>
ST_270 : Operation 2159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2159 'specloopname' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_270 : Operation 2160 [1/1] (0.00ns)   --->   "%tmp_163 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2160 'specregionbegin' 'tmp_163' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_270 : Operation 2161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2161 'specpipeline' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_270 : Operation 2162 [1/2] (22.5ns)   --->   "%w_sum_3_26_2 = fadd float %w_sum_3_26_1, %tmp_1_26_2" [conv/conv_1.cpp:26]   --->   Operation 2162 'fadd' 'w_sum_3_26_2' <Predicate = (!icmp_ln18_26)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_270 : Operation 2163 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_163) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2163 'specregionend' 'empty_83' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>
ST_270 : Operation 2164 [1/1] (0.00ns)   --->   "br label %28" [conv/conv_1.cpp:18]   --->   Operation 2164 'br' <Predicate = (!icmp_ln18_26)> <Delay = 0.00>

State 271 <SV = 81> <Delay = 22.5>
ST_271 : Operation 2165 [2/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_26, 0xBFA4AE7A40000000" [conv/conv_1.cpp:31]   --->   Operation 2165 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_271 : Operation 2166 [1/1] (0.00ns)   --->   "%tmp_162 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2166 'specregionbegin' 'tmp_162' <Predicate = true> <Delay = 0.00>

State 272 <SV = 82> <Delay = 33.5>
ST_272 : Operation 2167 [1/2] (22.5ns)   --->   "%w_sum_26 = fadd float %w_sum_0_26, 0xBFA4AE7A40000000" [conv/conv_1.cpp:31]   --->   Operation 2167 'fadd' 'w_sum_26' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2168 [1/1] (0.00ns)   --->   "%bitcast_ln34_26 = bitcast float %w_sum_26 to i32" [conv/conv_1.cpp:34]   --->   Operation 2168 'bitcast' 'bitcast_ln34_26' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2169 [1/1] (0.00ns)   --->   "%tmp_195 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_26, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2169 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln34_26 = trunc i32 %bitcast_ln34_26 to i23" [conv/conv_1.cpp:34]   --->   Operation 2170 'trunc' 'trunc_ln34_26' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2171 [1/1] (1.55ns)   --->   "%icmp_ln34_52 = icmp ne i8 %tmp_195, -1" [conv/conv_1.cpp:34]   --->   Operation 2171 'icmp' 'icmp_ln34_52' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2172 [1/1] (2.44ns)   --->   "%icmp_ln34_53 = icmp eq i23 %trunc_ln34_26, 0" [conv/conv_1.cpp:34]   --->   Operation 2172 'icmp' 'icmp_ln34_53' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%or_ln34_26 = or i1 %icmp_ln34_53, %icmp_ln34_52" [conv/conv_1.cpp:34]   --->   Operation 2173 'or' 'or_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2174 [1/1] (6.78ns)   --->   "%tmp_196 = fcmp ogt float %w_sum_26, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2174 'fcmp' 'tmp_196' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2175 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_26)   --->   "%and_ln34_26 = and i1 %or_ln34_26, %tmp_196" [conv/conv_1.cpp:34]   --->   Operation 2175 'and' 'and_ln34_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_272 : Operation 2176 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_26 = select i1 %and_ln34_26, float %w_sum_26, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2176 'select' 'select_ln34_26' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_272 : Operation 2177 [1/1] (3.25ns)   --->   "store float %select_ln34_26, float* %conv_out_addr_26, align 4" [conv/conv_1.cpp:35]   --->   Operation 2177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_272 : Operation 2178 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_157) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2178 'specregionend' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_272 : Operation 2179 [1/1] (1.76ns)   --->   "br label %29" [conv/conv_1.cpp:18]   --->   Operation 2179 'br' <Predicate = true> <Delay = 1.76>

State 273 <SV = 83> <Delay = 8.40>
ST_273 : Operation 2180 [1/1] (0.00ns)   --->   "%wr_0_27 = phi i2 [ 0, %Filter1_Loop26 ], [ %add_ln18_27, %W_Row_Loop27 ]" [conv/conv_1.cpp:18]   --->   Operation 2180 'phi' 'wr_0_27' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2181 [1/1] (0.00ns)   --->   "%w_sum_0_27 = phi float [ 0.000000e+00, %Filter1_Loop26 ], [ %w_sum_3_27_2, %W_Row_Loop27 ]" [conv/conv_1.cpp:26]   --->   Operation 2181 'phi' 'w_sum_0_27' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2182 [1/1] (0.95ns)   --->   "%icmp_ln18_27 = icmp eq i2 %wr_0_27, -1" [conv/conv_1.cpp:18]   --->   Operation 2182 'icmp' 'icmp_ln18_27' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2183 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2183 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2184 [1/1] (1.56ns)   --->   "%add_ln18_27 = add i2 %wr_0_27, 1" [conv/conv_1.cpp:18]   --->   Operation 2184 'add' 'add_ln18_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2185 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_27, label %Filter1_Loop27, label %W_Row_Loop27" [conv/conv_1.cpp:18]   --->   Operation 2185 'br' <Predicate = true> <Delay = 0.00>
ST_273 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln18_27 = zext i2 %wr_0_27 to i5" [conv/conv_1.cpp:18]   --->   Operation 2186 'zext' 'zext_ln18_27' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2187 [1/1] (1.78ns)   --->   "%add_ln26_27 = add i5 %zext_ln18_27, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2187 'add' 'add_ln26_27' <Predicate = (!icmp_ln18_27)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2188 [1/1] (0.00ns)   --->   "%tmp_279 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_27, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2188 'bitconcatenate' 'tmp_279' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2189 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i10 %tmp_279 to i11" [conv/conv_1.cpp:26]   --->   Operation 2189 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2190 [1/1] (0.00ns)   --->   "%tmp_280 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_27, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2190 'bitconcatenate' 'tmp_280' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i7 %tmp_280 to i11" [conv/conv_1.cpp:26]   --->   Operation 2191 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2192 [1/1] (1.73ns)   --->   "%sub_ln26_27 = sub i11 %zext_ln26_55, %zext_ln26_56" [conv/conv_1.cpp:26]   --->   Operation 2192 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln18_27)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2193 [1/1] (1.63ns)   --->   "%add_ln26_115 = add i11 %sub_ln26_27, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2193 'add' 'add_ln26_115' <Predicate = (!icmp_ln18_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln26_81 = sext i11 %add_ln26_115 to i64" [conv/conv_1.cpp:26]   --->   Operation 2194 'sext' 'sext_ln26_81' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2195 [1/1] (0.00ns)   --->   "%conv_input_addr_81 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_81" [conv/conv_1.cpp:26]   --->   Operation 2195 'getelementptr' 'conv_input_addr_81' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2196 [1/1] (1.63ns)   --->   "%add_ln26_116 = add i11 %sub_ln26_27, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2196 'add' 'add_ln26_116' <Predicate = (!icmp_ln18_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_273 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln26_82 = sext i11 %add_ln26_116 to i64" [conv/conv_1.cpp:26]   --->   Operation 2197 'sext' 'sext_ln26_82' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2198 [1/1] (0.00ns)   --->   "%conv_input_addr_82 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_82" [conv/conv_1.cpp:26]   --->   Operation 2198 'getelementptr' 'conv_input_addr_82' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_273 : Operation 2199 [2/2] (3.25ns)   --->   "%conv_input_load_81 = load float* %conv_input_addr_81, align 4" [conv/conv_1.cpp:26]   --->   Operation 2199 'load' 'conv_input_load_81' <Predicate = (!icmp_ln18_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_273 : Operation 2200 [2/2] (3.25ns)   --->   "%conv_input_load_82 = load float* %conv_input_addr_82, align 4" [conv/conv_1.cpp:26]   --->   Operation 2200 'load' 'conv_input_load_82' <Predicate = (!icmp_ln18_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 274 <SV = 84> <Delay = 15.6>
ST_274 : Operation 2201 [1/1] (1.63ns)   --->   "%add_ln26_117 = add i11 %sub_ln26_27, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2201 'add' 'add_ln26_117' <Predicate = (!icmp_ln18_27)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2202 [1/1] (0.00ns)   --->   "%sext_ln26_83 = sext i11 %add_ln26_117 to i64" [conv/conv_1.cpp:26]   --->   Operation 2202 'sext' 'sext_ln26_83' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_274 : Operation 2203 [1/1] (0.00ns)   --->   "%conv_input_addr_83 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_83" [conv/conv_1.cpp:26]   --->   Operation 2203 'getelementptr' 'conv_input_addr_83' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_274 : Operation 2204 [1/1] (1.77ns)   --->   "%tmp_202 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD21D7BE0000000, float 0x3FD3FBED00000000, float 0xBFC4687920000000, i2 %wr_0_27) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2204 'mux' 'tmp_202' <Predicate = (!icmp_ln18_27)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2205 [1/2] (3.25ns)   --->   "%conv_input_load_81 = load float* %conv_input_addr_81, align 4" [conv/conv_1.cpp:26]   --->   Operation 2205 'load' 'conv_input_load_81' <Predicate = (!icmp_ln18_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_274 : Operation 2206 [2/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %tmp_202, %conv_input_load_81" [conv/conv_1.cpp:26]   --->   Operation 2206 'fmul' 'tmp_1_26' <Predicate = (!icmp_ln18_27)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_274 : Operation 2207 [1/2] (3.25ns)   --->   "%conv_input_load_82 = load float* %conv_input_addr_82, align 4" [conv/conv_1.cpp:26]   --->   Operation 2207 'load' 'conv_input_load_82' <Predicate = (!icmp_ln18_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_274 : Operation 2208 [2/2] (3.25ns)   --->   "%conv_input_load_83 = load float* %conv_input_addr_83, align 4" [conv/conv_1.cpp:26]   --->   Operation 2208 'load' 'conv_input_load_83' <Predicate = (!icmp_ln18_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 275 <SV = 85> <Delay = 34.9>
ST_275 : Operation 2209 [1/2] (12.3ns)   --->   "%tmp_1_26 = fmul float %tmp_202, %conv_input_load_81" [conv/conv_1.cpp:26]   --->   Operation 2209 'fmul' 'tmp_1_26' <Predicate = (!icmp_ln18_27)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2210 [2/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_0_27, %tmp_1_26" [conv/conv_1.cpp:26]   --->   Operation 2210 'fadd' 'w_sum_3_26' <Predicate = (!icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2211 [1/1] (1.77ns)   --->   "%tmp_203 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFC2EF8B20000000, float 0xBFE95D0D60000000, float 0xBFD7529DC0000000, i2 %wr_0_27) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2211 'mux' 'tmp_203' <Predicate = (!icmp_ln18_27)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2212 [2/2] (12.3ns)   --->   "%tmp_1_27_1 = fmul float %tmp_203, %conv_input_load_82" [conv/conv_1.cpp:26]   --->   Operation 2212 'fmul' 'tmp_1_27_1' <Predicate = (!icmp_ln18_27)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_275 : Operation 2213 [1/2] (3.25ns)   --->   "%conv_input_load_83 = load float* %conv_input_addr_83, align 4" [conv/conv_1.cpp:26]   --->   Operation 2213 'load' 'conv_input_load_83' <Predicate = (!icmp_ln18_27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 276 <SV = 86> <Delay = 22.5>
ST_276 : Operation 2214 [1/2] (22.5ns)   --->   "%w_sum_3_26 = fadd float %w_sum_0_27, %tmp_1_26" [conv/conv_1.cpp:26]   --->   Operation 2214 'fadd' 'w_sum_3_26' <Predicate = (!icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2215 [1/2] (12.3ns)   --->   "%tmp_1_27_1 = fmul float %tmp_203, %conv_input_load_82" [conv/conv_1.cpp:26]   --->   Operation 2215 'fmul' 'tmp_1_27_1' <Predicate = (!icmp_ln18_27)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2216 [1/1] (1.77ns)   --->   "%tmp_204 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCBF7BCA0000000, float 0x3FC7EA2440000000, float 0x3FD861C0C0000000, i2 %wr_0_27) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2216 'mux' 'tmp_204' <Predicate = (!icmp_ln18_27)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_276 : Operation 2217 [2/2] (12.3ns)   --->   "%tmp_1_27_2 = fmul float %tmp_204, %conv_input_load_83" [conv/conv_1.cpp:26]   --->   Operation 2217 'fmul' 'tmp_1_27_2' <Predicate = (!icmp_ln18_27)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 277 <SV = 87> <Delay = 22.5>
ST_277 : Operation 2218 [2/2] (22.5ns)   --->   "%w_sum_3_27_1 = fadd float %w_sum_3_26, %tmp_1_27_1" [conv/conv_1.cpp:26]   --->   Operation 2218 'fadd' 'w_sum_3_27_1' <Predicate = (!icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_277 : Operation 2219 [1/2] (12.3ns)   --->   "%tmp_1_27_2 = fmul float %tmp_204, %conv_input_load_83" [conv/conv_1.cpp:26]   --->   Operation 2219 'fmul' 'tmp_1_27_2' <Predicate = (!icmp_ln18_27)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 278 <SV = 88> <Delay = 22.5>
ST_278 : Operation 2220 [1/2] (22.5ns)   --->   "%w_sum_3_27_1 = fadd float %w_sum_3_26, %tmp_1_27_1" [conv/conv_1.cpp:26]   --->   Operation 2220 'fadd' 'w_sum_3_27_1' <Predicate = (!icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 279 <SV = 89> <Delay = 22.5>
ST_279 : Operation 2221 [2/2] (22.5ns)   --->   "%w_sum_3_27_2 = fadd float %w_sum_3_27_1, %tmp_1_27_2" [conv/conv_1.cpp:26]   --->   Operation 2221 'fadd' 'w_sum_3_27_2' <Predicate = (!icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 280 <SV = 90> <Delay = 22.5>
ST_280 : Operation 2222 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2222 'specloopname' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_280 : Operation 2223 [1/1] (0.00ns)   --->   "%tmp_168 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2223 'specregionbegin' 'tmp_168' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_280 : Operation 2224 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2224 'specpipeline' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_280 : Operation 2225 [1/2] (22.5ns)   --->   "%w_sum_3_27_2 = fadd float %w_sum_3_27_1, %tmp_1_27_2" [conv/conv_1.cpp:26]   --->   Operation 2225 'fadd' 'w_sum_3_27_2' <Predicate = (!icmp_ln18_27)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_280 : Operation 2226 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_168) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2226 'specregionend' 'empty_86' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>
ST_280 : Operation 2227 [1/1] (0.00ns)   --->   "br label %29" [conv/conv_1.cpp:18]   --->   Operation 2227 'br' <Predicate = (!icmp_ln18_27)> <Delay = 0.00>

State 281 <SV = 84> <Delay = 22.5>
ST_281 : Operation 2228 [2/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_0_27, 0x3FA5545520000000" [conv/conv_1.cpp:31]   --->   Operation 2228 'fadd' 'w_sum_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_281 : Operation 2229 [1/1] (0.00ns)   --->   "%tmp_167 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2229 'specregionbegin' 'tmp_167' <Predicate = true> <Delay = 0.00>

State 282 <SV = 85> <Delay = 33.5>
ST_282 : Operation 2230 [1/2] (22.5ns)   --->   "%w_sum_27 = fadd float %w_sum_0_27, 0x3FA5545520000000" [conv/conv_1.cpp:31]   --->   Operation 2230 'fadd' 'w_sum_27' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2231 [1/1] (0.00ns)   --->   "%bitcast_ln34_27 = bitcast float %w_sum_27 to i32" [conv/conv_1.cpp:34]   --->   Operation 2231 'bitcast' 'bitcast_ln34_27' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2232 [1/1] (0.00ns)   --->   "%tmp_200 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_27, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2232 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2233 [1/1] (0.00ns)   --->   "%trunc_ln34_27 = trunc i32 %bitcast_ln34_27 to i23" [conv/conv_1.cpp:34]   --->   Operation 2233 'trunc' 'trunc_ln34_27' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2234 [1/1] (1.55ns)   --->   "%icmp_ln34_54 = icmp ne i8 %tmp_200, -1" [conv/conv_1.cpp:34]   --->   Operation 2234 'icmp' 'icmp_ln34_54' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2235 [1/1] (2.44ns)   --->   "%icmp_ln34_55 = icmp eq i23 %trunc_ln34_27, 0" [conv/conv_1.cpp:34]   --->   Operation 2235 'icmp' 'icmp_ln34_55' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%or_ln34_27 = or i1 %icmp_ln34_55, %icmp_ln34_54" [conv/conv_1.cpp:34]   --->   Operation 2236 'or' 'or_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2237 [1/1] (6.78ns)   --->   "%tmp_201 = fcmp ogt float %w_sum_27, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2237 'fcmp' 'tmp_201' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_27)   --->   "%and_ln34_27 = and i1 %or_ln34_27, %tmp_201" [conv/conv_1.cpp:34]   --->   Operation 2238 'and' 'and_ln34_27' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_282 : Operation 2239 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_27 = select i1 %and_ln34_27, float %w_sum_27, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2239 'select' 'select_ln34_27' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_282 : Operation 2240 [1/1] (3.25ns)   --->   "store float %select_ln34_27, float* %conv_out_addr_27, align 4" [conv/conv_1.cpp:35]   --->   Operation 2240 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_282 : Operation 2241 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_162) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2241 'specregionend' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_282 : Operation 2242 [1/1] (1.76ns)   --->   "br label %30" [conv/conv_1.cpp:18]   --->   Operation 2242 'br' <Predicate = true> <Delay = 1.76>

State 283 <SV = 86> <Delay = 8.40>
ST_283 : Operation 2243 [1/1] (0.00ns)   --->   "%wr_0_28 = phi i2 [ 0, %Filter1_Loop27 ], [ %add_ln18_28, %W_Row_Loop28 ]" [conv/conv_1.cpp:18]   --->   Operation 2243 'phi' 'wr_0_28' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2244 [1/1] (0.00ns)   --->   "%w_sum_0_28 = phi float [ 0.000000e+00, %Filter1_Loop27 ], [ %w_sum_3_28_2, %W_Row_Loop28 ]" [conv/conv_1.cpp:26]   --->   Operation 2244 'phi' 'w_sum_0_28' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2245 [1/1] (0.95ns)   --->   "%icmp_ln18_28 = icmp eq i2 %wr_0_28, -1" [conv/conv_1.cpp:18]   --->   Operation 2245 'icmp' 'icmp_ln18_28' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2246 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2246 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2247 [1/1] (1.56ns)   --->   "%add_ln18_28 = add i2 %wr_0_28, 1" [conv/conv_1.cpp:18]   --->   Operation 2247 'add' 'add_ln18_28' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_28, label %Filter1_Loop28, label %W_Row_Loop28" [conv/conv_1.cpp:18]   --->   Operation 2248 'br' <Predicate = true> <Delay = 0.00>
ST_283 : Operation 2249 [1/1] (0.00ns)   --->   "%zext_ln18_28 = zext i2 %wr_0_28 to i5" [conv/conv_1.cpp:18]   --->   Operation 2249 'zext' 'zext_ln18_28' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2250 [1/1] (1.78ns)   --->   "%add_ln26_28 = add i5 %zext_ln18_28, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2250 'add' 'add_ln26_28' <Predicate = (!icmp_ln18_28)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2251 [1/1] (0.00ns)   --->   "%tmp_281 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_28, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2251 'bitconcatenate' 'tmp_281' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2252 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i10 %tmp_281 to i11" [conv/conv_1.cpp:26]   --->   Operation 2252 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2253 [1/1] (0.00ns)   --->   "%tmp_282 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_28, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2253 'bitconcatenate' 'tmp_282' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2254 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i7 %tmp_282 to i11" [conv/conv_1.cpp:26]   --->   Operation 2254 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2255 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i11 %zext_ln26_57, %zext_ln26_58" [conv/conv_1.cpp:26]   --->   Operation 2255 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_28)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2256 [1/1] (1.63ns)   --->   "%add_ln26_118 = add i11 %sub_ln26_28, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2256 'add' 'add_ln26_118' <Predicate = (!icmp_ln18_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2257 [1/1] (0.00ns)   --->   "%sext_ln26_84 = sext i11 %add_ln26_118 to i64" [conv/conv_1.cpp:26]   --->   Operation 2257 'sext' 'sext_ln26_84' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2258 [1/1] (0.00ns)   --->   "%conv_input_addr_84 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_84" [conv/conv_1.cpp:26]   --->   Operation 2258 'getelementptr' 'conv_input_addr_84' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2259 [1/1] (1.63ns)   --->   "%add_ln26_119 = add i11 %sub_ln26_28, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2259 'add' 'add_ln26_119' <Predicate = (!icmp_ln18_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_283 : Operation 2260 [1/1] (0.00ns)   --->   "%sext_ln26_85 = sext i11 %add_ln26_119 to i64" [conv/conv_1.cpp:26]   --->   Operation 2260 'sext' 'sext_ln26_85' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2261 [1/1] (0.00ns)   --->   "%conv_input_addr_85 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_85" [conv/conv_1.cpp:26]   --->   Operation 2261 'getelementptr' 'conv_input_addr_85' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_283 : Operation 2262 [2/2] (3.25ns)   --->   "%conv_input_load_84 = load float* %conv_input_addr_84, align 4" [conv/conv_1.cpp:26]   --->   Operation 2262 'load' 'conv_input_load_84' <Predicate = (!icmp_ln18_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_283 : Operation 2263 [2/2] (3.25ns)   --->   "%conv_input_load_85 = load float* %conv_input_addr_85, align 4" [conv/conv_1.cpp:26]   --->   Operation 2263 'load' 'conv_input_load_85' <Predicate = (!icmp_ln18_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 284 <SV = 87> <Delay = 15.6>
ST_284 : Operation 2264 [1/1] (1.63ns)   --->   "%add_ln26_120 = add i11 %sub_ln26_28, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2264 'add' 'add_ln26_120' <Predicate = (!icmp_ln18_28)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln26_86 = sext i11 %add_ln26_120 to i64" [conv/conv_1.cpp:26]   --->   Operation 2265 'sext' 'sext_ln26_86' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_284 : Operation 2266 [1/1] (0.00ns)   --->   "%conv_input_addr_86 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_86" [conv/conv_1.cpp:26]   --->   Operation 2266 'getelementptr' 'conv_input_addr_86' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_284 : Operation 2267 [1/1] (1.77ns)   --->   "%tmp_207 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FA2E00B20000000, float 0x3FA27A6160000000, float 0xBFB9295700000000, i2 %wr_0_28) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2267 'mux' 'tmp_207' <Predicate = (!icmp_ln18_28)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2268 [1/2] (3.25ns)   --->   "%conv_input_load_84 = load float* %conv_input_addr_84, align 4" [conv/conv_1.cpp:26]   --->   Operation 2268 'load' 'conv_input_load_84' <Predicate = (!icmp_ln18_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_284 : Operation 2269 [2/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %tmp_207, %conv_input_load_84" [conv/conv_1.cpp:26]   --->   Operation 2269 'fmul' 'tmp_1_27' <Predicate = (!icmp_ln18_28)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_284 : Operation 2270 [1/2] (3.25ns)   --->   "%conv_input_load_85 = load float* %conv_input_addr_85, align 4" [conv/conv_1.cpp:26]   --->   Operation 2270 'load' 'conv_input_load_85' <Predicate = (!icmp_ln18_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_284 : Operation 2271 [2/2] (3.25ns)   --->   "%conv_input_load_86 = load float* %conv_input_addr_86, align 4" [conv/conv_1.cpp:26]   --->   Operation 2271 'load' 'conv_input_load_86' <Predicate = (!icmp_ln18_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 285 <SV = 88> <Delay = 34.9>
ST_285 : Operation 2272 [1/2] (12.3ns)   --->   "%tmp_1_27 = fmul float %tmp_207, %conv_input_load_84" [conv/conv_1.cpp:26]   --->   Operation 2272 'fmul' 'tmp_1_27' <Predicate = (!icmp_ln18_28)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2273 [2/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_0_28, %tmp_1_27" [conv/conv_1.cpp:26]   --->   Operation 2273 'fadd' 'w_sum_3_27' <Predicate = (!icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2274 [1/1] (1.77ns)   --->   "%tmp_208 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FB45B04E0000000, float 0x3FA7E1DF60000000, float 0x3FC1DBB900000000, i2 %wr_0_28) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2274 'mux' 'tmp_208' <Predicate = (!icmp_ln18_28)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2275 [2/2] (12.3ns)   --->   "%tmp_1_28_1 = fmul float %tmp_208, %conv_input_load_85" [conv/conv_1.cpp:26]   --->   Operation 2275 'fmul' 'tmp_1_28_1' <Predicate = (!icmp_ln18_28)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_285 : Operation 2276 [1/2] (3.25ns)   --->   "%conv_input_load_86 = load float* %conv_input_addr_86, align 4" [conv/conv_1.cpp:26]   --->   Operation 2276 'load' 'conv_input_load_86' <Predicate = (!icmp_ln18_28)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 286 <SV = 89> <Delay = 22.5>
ST_286 : Operation 2277 [1/2] (22.5ns)   --->   "%w_sum_3_27 = fadd float %w_sum_0_28, %tmp_1_27" [conv/conv_1.cpp:26]   --->   Operation 2277 'fadd' 'w_sum_3_27' <Predicate = (!icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2278 [1/2] (12.3ns)   --->   "%tmp_1_28_1 = fmul float %tmp_208, %conv_input_load_85" [conv/conv_1.cpp:26]   --->   Operation 2278 'fmul' 'tmp_1_28_1' <Predicate = (!icmp_ln18_28)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2279 [1/1] (1.77ns)   --->   "%tmp_209 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBF90098C20000000, float 0x3FAF4723C0000000, float 0xBF918756E0000000, i2 %wr_0_28) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2279 'mux' 'tmp_209' <Predicate = (!icmp_ln18_28)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_286 : Operation 2280 [2/2] (12.3ns)   --->   "%tmp_1_28_2 = fmul float %tmp_209, %conv_input_load_86" [conv/conv_1.cpp:26]   --->   Operation 2280 'fmul' 'tmp_1_28_2' <Predicate = (!icmp_ln18_28)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 287 <SV = 90> <Delay = 22.5>
ST_287 : Operation 2281 [2/2] (22.5ns)   --->   "%w_sum_3_28_1 = fadd float %w_sum_3_27, %tmp_1_28_1" [conv/conv_1.cpp:26]   --->   Operation 2281 'fadd' 'w_sum_3_28_1' <Predicate = (!icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_287 : Operation 2282 [1/2] (12.3ns)   --->   "%tmp_1_28_2 = fmul float %tmp_209, %conv_input_load_86" [conv/conv_1.cpp:26]   --->   Operation 2282 'fmul' 'tmp_1_28_2' <Predicate = (!icmp_ln18_28)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 288 <SV = 91> <Delay = 22.5>
ST_288 : Operation 2283 [1/2] (22.5ns)   --->   "%w_sum_3_28_1 = fadd float %w_sum_3_27, %tmp_1_28_1" [conv/conv_1.cpp:26]   --->   Operation 2283 'fadd' 'w_sum_3_28_1' <Predicate = (!icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 289 <SV = 92> <Delay = 22.5>
ST_289 : Operation 2284 [2/2] (22.5ns)   --->   "%w_sum_3_28_2 = fadd float %w_sum_3_28_1, %tmp_1_28_2" [conv/conv_1.cpp:26]   --->   Operation 2284 'fadd' 'w_sum_3_28_2' <Predicate = (!icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 290 <SV = 93> <Delay = 22.5>
ST_290 : Operation 2285 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2285 'specloopname' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_290 : Operation 2286 [1/1] (0.00ns)   --->   "%tmp_173 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2286 'specregionbegin' 'tmp_173' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_290 : Operation 2287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2287 'specpipeline' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_290 : Operation 2288 [1/2] (22.5ns)   --->   "%w_sum_3_28_2 = fadd float %w_sum_3_28_1, %tmp_1_28_2" [conv/conv_1.cpp:26]   --->   Operation 2288 'fadd' 'w_sum_3_28_2' <Predicate = (!icmp_ln18_28)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_290 : Operation 2289 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_173) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2289 'specregionend' 'empty_89' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>
ST_290 : Operation 2290 [1/1] (0.00ns)   --->   "br label %30" [conv/conv_1.cpp:18]   --->   Operation 2290 'br' <Predicate = (!icmp_ln18_28)> <Delay = 0.00>

State 291 <SV = 87> <Delay = 22.5>
ST_291 : Operation 2291 [2/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_0_28, 0xBFBF1FEEA0000000" [conv/conv_1.cpp:31]   --->   Operation 2291 'fadd' 'w_sum_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_291 : Operation 2292 [1/1] (0.00ns)   --->   "%tmp_172 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2292 'specregionbegin' 'tmp_172' <Predicate = true> <Delay = 0.00>

State 292 <SV = 88> <Delay = 33.5>
ST_292 : Operation 2293 [1/2] (22.5ns)   --->   "%w_sum_28 = fadd float %w_sum_0_28, 0xBFBF1FEEA0000000" [conv/conv_1.cpp:31]   --->   Operation 2293 'fadd' 'w_sum_28' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2294 [1/1] (0.00ns)   --->   "%bitcast_ln34_28 = bitcast float %w_sum_28 to i32" [conv/conv_1.cpp:34]   --->   Operation 2294 'bitcast' 'bitcast_ln34_28' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2295 [1/1] (0.00ns)   --->   "%tmp_205 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_28, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2295 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln34_28 = trunc i32 %bitcast_ln34_28 to i23" [conv/conv_1.cpp:34]   --->   Operation 2296 'trunc' 'trunc_ln34_28' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2297 [1/1] (1.55ns)   --->   "%icmp_ln34_56 = icmp ne i8 %tmp_205, -1" [conv/conv_1.cpp:34]   --->   Operation 2297 'icmp' 'icmp_ln34_56' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2298 [1/1] (2.44ns)   --->   "%icmp_ln34_57 = icmp eq i23 %trunc_ln34_28, 0" [conv/conv_1.cpp:34]   --->   Operation 2298 'icmp' 'icmp_ln34_57' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%or_ln34_28 = or i1 %icmp_ln34_57, %icmp_ln34_56" [conv/conv_1.cpp:34]   --->   Operation 2299 'or' 'or_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2300 [1/1] (6.78ns)   --->   "%tmp_206 = fcmp ogt float %w_sum_28, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2300 'fcmp' 'tmp_206' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_28)   --->   "%and_ln34_28 = and i1 %or_ln34_28, %tmp_206" [conv/conv_1.cpp:34]   --->   Operation 2301 'and' 'and_ln34_28' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_292 : Operation 2302 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_28 = select i1 %and_ln34_28, float %w_sum_28, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2302 'select' 'select_ln34_28' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_292 : Operation 2303 [1/1] (3.25ns)   --->   "store float %select_ln34_28, float* %conv_out_addr_28, align 4" [conv/conv_1.cpp:35]   --->   Operation 2303 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_292 : Operation 2304 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_167) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2304 'specregionend' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_292 : Operation 2305 [1/1] (1.76ns)   --->   "br label %31" [conv/conv_1.cpp:18]   --->   Operation 2305 'br' <Predicate = true> <Delay = 1.76>

State 293 <SV = 89> <Delay = 8.40>
ST_293 : Operation 2306 [1/1] (0.00ns)   --->   "%wr_0_29 = phi i2 [ 0, %Filter1_Loop28 ], [ %add_ln18_29, %W_Row_Loop29 ]" [conv/conv_1.cpp:18]   --->   Operation 2306 'phi' 'wr_0_29' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2307 [1/1] (0.00ns)   --->   "%w_sum_0_29 = phi float [ 0.000000e+00, %Filter1_Loop28 ], [ %w_sum_3_29_2, %W_Row_Loop29 ]" [conv/conv_1.cpp:26]   --->   Operation 2307 'phi' 'w_sum_0_29' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2308 [1/1] (0.95ns)   --->   "%icmp_ln18_29 = icmp eq i2 %wr_0_29, -1" [conv/conv_1.cpp:18]   --->   Operation 2308 'icmp' 'icmp_ln18_29' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2309 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2309 'speclooptripcount' 'empty_91' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2310 [1/1] (1.56ns)   --->   "%add_ln18_29 = add i2 %wr_0_29, 1" [conv/conv_1.cpp:18]   --->   Operation 2310 'add' 'add_ln18_29' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2311 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_29, label %Filter1_Loop29, label %W_Row_Loop29" [conv/conv_1.cpp:18]   --->   Operation 2311 'br' <Predicate = true> <Delay = 0.00>
ST_293 : Operation 2312 [1/1] (0.00ns)   --->   "%zext_ln18_29 = zext i2 %wr_0_29 to i5" [conv/conv_1.cpp:18]   --->   Operation 2312 'zext' 'zext_ln18_29' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2313 [1/1] (1.78ns)   --->   "%add_ln26_29 = add i5 %zext_ln18_29, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2313 'add' 'add_ln26_29' <Predicate = (!icmp_ln18_29)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2314 [1/1] (0.00ns)   --->   "%tmp_283 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_29, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2314 'bitconcatenate' 'tmp_283' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2315 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i10 %tmp_283 to i11" [conv/conv_1.cpp:26]   --->   Operation 2315 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2316 [1/1] (0.00ns)   --->   "%tmp_284 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_29, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2316 'bitconcatenate' 'tmp_284' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2317 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i7 %tmp_284 to i11" [conv/conv_1.cpp:26]   --->   Operation 2317 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2318 [1/1] (1.73ns)   --->   "%sub_ln26_29 = sub i11 %zext_ln26_59, %zext_ln26_60" [conv/conv_1.cpp:26]   --->   Operation 2318 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln18_29)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2319 [1/1] (1.63ns)   --->   "%add_ln26_121 = add i11 %sub_ln26_29, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2319 'add' 'add_ln26_121' <Predicate = (!icmp_ln18_29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln26_87 = sext i11 %add_ln26_121 to i64" [conv/conv_1.cpp:26]   --->   Operation 2320 'sext' 'sext_ln26_87' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2321 [1/1] (0.00ns)   --->   "%conv_input_addr_87 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_87" [conv/conv_1.cpp:26]   --->   Operation 2321 'getelementptr' 'conv_input_addr_87' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2322 [1/1] (1.63ns)   --->   "%add_ln26_122 = add i11 %sub_ln26_29, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2322 'add' 'add_ln26_122' <Predicate = (!icmp_ln18_29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_293 : Operation 2323 [1/1] (0.00ns)   --->   "%sext_ln26_88 = sext i11 %add_ln26_122 to i64" [conv/conv_1.cpp:26]   --->   Operation 2323 'sext' 'sext_ln26_88' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2324 [1/1] (0.00ns)   --->   "%conv_input_addr_88 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_88" [conv/conv_1.cpp:26]   --->   Operation 2324 'getelementptr' 'conv_input_addr_88' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_293 : Operation 2325 [2/2] (3.25ns)   --->   "%conv_input_load_87 = load float* %conv_input_addr_87, align 4" [conv/conv_1.cpp:26]   --->   Operation 2325 'load' 'conv_input_load_87' <Predicate = (!icmp_ln18_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_293 : Operation 2326 [2/2] (3.25ns)   --->   "%conv_input_load_88 = load float* %conv_input_addr_88, align 4" [conv/conv_1.cpp:26]   --->   Operation 2326 'load' 'conv_input_load_88' <Predicate = (!icmp_ln18_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 294 <SV = 90> <Delay = 15.6>
ST_294 : Operation 2327 [1/1] (1.63ns)   --->   "%add_ln26_123 = add i11 %sub_ln26_29, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2327 'add' 'add_ln26_123' <Predicate = (!icmp_ln18_29)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2328 [1/1] (0.00ns)   --->   "%sext_ln26_89 = sext i11 %add_ln26_123 to i64" [conv/conv_1.cpp:26]   --->   Operation 2328 'sext' 'sext_ln26_89' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_294 : Operation 2329 [1/1] (0.00ns)   --->   "%conv_input_addr_89 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_89" [conv/conv_1.cpp:26]   --->   Operation 2329 'getelementptr' 'conv_input_addr_89' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_294 : Operation 2330 [1/1] (1.77ns)   --->   "%tmp_212 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC8BF49C0000000, float 0x3FC2187C20000000, float 0x3FAA923F40000000, i2 %wr_0_29) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2330 'mux' 'tmp_212' <Predicate = (!icmp_ln18_29)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2331 [1/2] (3.25ns)   --->   "%conv_input_load_87 = load float* %conv_input_addr_87, align 4" [conv/conv_1.cpp:26]   --->   Operation 2331 'load' 'conv_input_load_87' <Predicate = (!icmp_ln18_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_294 : Operation 2332 [2/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %tmp_212, %conv_input_load_87" [conv/conv_1.cpp:26]   --->   Operation 2332 'fmul' 'tmp_1_28' <Predicate = (!icmp_ln18_29)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_294 : Operation 2333 [1/2] (3.25ns)   --->   "%conv_input_load_88 = load float* %conv_input_addr_88, align 4" [conv/conv_1.cpp:26]   --->   Operation 2333 'load' 'conv_input_load_88' <Predicate = (!icmp_ln18_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_294 : Operation 2334 [2/2] (3.25ns)   --->   "%conv_input_load_89 = load float* %conv_input_addr_89, align 4" [conv/conv_1.cpp:26]   --->   Operation 2334 'load' 'conv_input_load_89' <Predicate = (!icmp_ln18_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 295 <SV = 91> <Delay = 34.9>
ST_295 : Operation 2335 [1/2] (12.3ns)   --->   "%tmp_1_28 = fmul float %tmp_212, %conv_input_load_87" [conv/conv_1.cpp:26]   --->   Operation 2335 'fmul' 'tmp_1_28' <Predicate = (!icmp_ln18_29)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2336 [2/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_0_29, %tmp_1_28" [conv/conv_1.cpp:26]   --->   Operation 2336 'fadd' 'w_sum_3_28' <Predicate = (!icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2337 [1/1] (1.77ns)   --->   "%tmp_213 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA53FD6E0000000, float 0xBFAD277860000000, float 0x3FCF388860000000, i2 %wr_0_29) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2337 'mux' 'tmp_213' <Predicate = (!icmp_ln18_29)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2338 [2/2] (12.3ns)   --->   "%tmp_1_29_1 = fmul float %tmp_213, %conv_input_load_88" [conv/conv_1.cpp:26]   --->   Operation 2338 'fmul' 'tmp_1_29_1' <Predicate = (!icmp_ln18_29)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_295 : Operation 2339 [1/2] (3.25ns)   --->   "%conv_input_load_89 = load float* %conv_input_addr_89, align 4" [conv/conv_1.cpp:26]   --->   Operation 2339 'load' 'conv_input_load_89' <Predicate = (!icmp_ln18_29)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 296 <SV = 92> <Delay = 22.5>
ST_296 : Operation 2340 [1/2] (22.5ns)   --->   "%w_sum_3_28 = fadd float %w_sum_0_29, %tmp_1_28" [conv/conv_1.cpp:26]   --->   Operation 2340 'fadd' 'w_sum_3_28' <Predicate = (!icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2341 [1/2] (12.3ns)   --->   "%tmp_1_29_1 = fmul float %tmp_213, %conv_input_load_88" [conv/conv_1.cpp:26]   --->   Operation 2341 'fmul' 'tmp_1_29_1' <Predicate = (!icmp_ln18_29)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2342 [1/1] (1.77ns)   --->   "%tmp_214 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCB4A1920000000, float 0x3FBC34CE60000000, float 0xBFA4CCC600000000, i2 %wr_0_29) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2342 'mux' 'tmp_214' <Predicate = (!icmp_ln18_29)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_296 : Operation 2343 [2/2] (12.3ns)   --->   "%tmp_1_29_2 = fmul float %tmp_214, %conv_input_load_89" [conv/conv_1.cpp:26]   --->   Operation 2343 'fmul' 'tmp_1_29_2' <Predicate = (!icmp_ln18_29)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 297 <SV = 93> <Delay = 22.5>
ST_297 : Operation 2344 [2/2] (22.5ns)   --->   "%w_sum_3_29_1 = fadd float %w_sum_3_28, %tmp_1_29_1" [conv/conv_1.cpp:26]   --->   Operation 2344 'fadd' 'w_sum_3_29_1' <Predicate = (!icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_297 : Operation 2345 [1/2] (12.3ns)   --->   "%tmp_1_29_2 = fmul float %tmp_214, %conv_input_load_89" [conv/conv_1.cpp:26]   --->   Operation 2345 'fmul' 'tmp_1_29_2' <Predicate = (!icmp_ln18_29)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 298 <SV = 94> <Delay = 22.5>
ST_298 : Operation 2346 [1/2] (22.5ns)   --->   "%w_sum_3_29_1 = fadd float %w_sum_3_28, %tmp_1_29_1" [conv/conv_1.cpp:26]   --->   Operation 2346 'fadd' 'w_sum_3_29_1' <Predicate = (!icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 299 <SV = 95> <Delay = 22.5>
ST_299 : Operation 2347 [2/2] (22.5ns)   --->   "%w_sum_3_29_2 = fadd float %w_sum_3_29_1, %tmp_1_29_2" [conv/conv_1.cpp:26]   --->   Operation 2347 'fadd' 'w_sum_3_29_2' <Predicate = (!icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 300 <SV = 96> <Delay = 22.5>
ST_300 : Operation 2348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2348 'specloopname' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_300 : Operation 2349 [1/1] (0.00ns)   --->   "%tmp_178 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2349 'specregionbegin' 'tmp_178' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_300 : Operation 2350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2350 'specpipeline' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_300 : Operation 2351 [1/2] (22.5ns)   --->   "%w_sum_3_29_2 = fadd float %w_sum_3_29_1, %tmp_1_29_2" [conv/conv_1.cpp:26]   --->   Operation 2351 'fadd' 'w_sum_3_29_2' <Predicate = (!icmp_ln18_29)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_300 : Operation 2352 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_178) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2352 'specregionend' 'empty_92' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>
ST_300 : Operation 2353 [1/1] (0.00ns)   --->   "br label %31" [conv/conv_1.cpp:18]   --->   Operation 2353 'br' <Predicate = (!icmp_ln18_29)> <Delay = 0.00>

State 301 <SV = 90> <Delay = 22.5>
ST_301 : Operation 2354 [2/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_0_29, 0xBFC7F8BD80000000" [conv/conv_1.cpp:31]   --->   Operation 2354 'fadd' 'w_sum_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_301 : Operation 2355 [1/1] (0.00ns)   --->   "%tmp_177 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2355 'specregionbegin' 'tmp_177' <Predicate = true> <Delay = 0.00>

State 302 <SV = 91> <Delay = 33.5>
ST_302 : Operation 2356 [1/2] (22.5ns)   --->   "%w_sum_29 = fadd float %w_sum_0_29, 0xBFC7F8BD80000000" [conv/conv_1.cpp:31]   --->   Operation 2356 'fadd' 'w_sum_29' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2357 [1/1] (0.00ns)   --->   "%bitcast_ln34_29 = bitcast float %w_sum_29 to i32" [conv/conv_1.cpp:34]   --->   Operation 2357 'bitcast' 'bitcast_ln34_29' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2358 [1/1] (0.00ns)   --->   "%tmp_210 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_29, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2358 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2359 [1/1] (0.00ns)   --->   "%trunc_ln34_29 = trunc i32 %bitcast_ln34_29 to i23" [conv/conv_1.cpp:34]   --->   Operation 2359 'trunc' 'trunc_ln34_29' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2360 [1/1] (1.55ns)   --->   "%icmp_ln34_58 = icmp ne i8 %tmp_210, -1" [conv/conv_1.cpp:34]   --->   Operation 2360 'icmp' 'icmp_ln34_58' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2361 [1/1] (2.44ns)   --->   "%icmp_ln34_59 = icmp eq i23 %trunc_ln34_29, 0" [conv/conv_1.cpp:34]   --->   Operation 2361 'icmp' 'icmp_ln34_59' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2362 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%or_ln34_29 = or i1 %icmp_ln34_59, %icmp_ln34_58" [conv/conv_1.cpp:34]   --->   Operation 2362 'or' 'or_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2363 [1/1] (6.78ns)   --->   "%tmp_211 = fcmp ogt float %w_sum_29, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2363 'fcmp' 'tmp_211' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_29)   --->   "%and_ln34_29 = and i1 %or_ln34_29, %tmp_211" [conv/conv_1.cpp:34]   --->   Operation 2364 'and' 'and_ln34_29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_302 : Operation 2365 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_29 = select i1 %and_ln34_29, float %w_sum_29, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2365 'select' 'select_ln34_29' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_302 : Operation 2366 [1/1] (3.25ns)   --->   "store float %select_ln34_29, float* %conv_out_addr_29, align 4" [conv/conv_1.cpp:35]   --->   Operation 2366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_302 : Operation 2367 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_172) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2367 'specregionend' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_302 : Operation 2368 [1/1] (1.76ns)   --->   "br label %32" [conv/conv_1.cpp:18]   --->   Operation 2368 'br' <Predicate = true> <Delay = 1.76>

State 303 <SV = 92> <Delay = 8.40>
ST_303 : Operation 2369 [1/1] (0.00ns)   --->   "%wr_0_30 = phi i2 [ 0, %Filter1_Loop29 ], [ %add_ln18_30, %W_Row_Loop30 ]" [conv/conv_1.cpp:18]   --->   Operation 2369 'phi' 'wr_0_30' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2370 [1/1] (0.00ns)   --->   "%w_sum_0_30 = phi float [ 0.000000e+00, %Filter1_Loop29 ], [ %w_sum_3_30_2, %W_Row_Loop30 ]" [conv/conv_1.cpp:26]   --->   Operation 2370 'phi' 'w_sum_0_30' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2371 [1/1] (0.95ns)   --->   "%icmp_ln18_30 = icmp eq i2 %wr_0_30, -1" [conv/conv_1.cpp:18]   --->   Operation 2371 'icmp' 'icmp_ln18_30' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2372 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2372 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2373 [1/1] (1.56ns)   --->   "%add_ln18_30 = add i2 %wr_0_30, 1" [conv/conv_1.cpp:18]   --->   Operation 2373 'add' 'add_ln18_30' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2374 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_30, label %Filter1_Loop30, label %W_Row_Loop30" [conv/conv_1.cpp:18]   --->   Operation 2374 'br' <Predicate = true> <Delay = 0.00>
ST_303 : Operation 2375 [1/1] (0.00ns)   --->   "%zext_ln18_30 = zext i2 %wr_0_30 to i5" [conv/conv_1.cpp:18]   --->   Operation 2375 'zext' 'zext_ln18_30' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2376 [1/1] (1.78ns)   --->   "%add_ln26_30 = add i5 %zext_ln18_30, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2376 'add' 'add_ln26_30' <Predicate = (!icmp_ln18_30)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2377 [1/1] (0.00ns)   --->   "%tmp_285 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_30, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2377 'bitconcatenate' 'tmp_285' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2378 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i10 %tmp_285 to i11" [conv/conv_1.cpp:26]   --->   Operation 2378 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2379 [1/1] (0.00ns)   --->   "%tmp_286 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_30, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2379 'bitconcatenate' 'tmp_286' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2380 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i7 %tmp_286 to i11" [conv/conv_1.cpp:26]   --->   Operation 2380 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2381 [1/1] (1.73ns)   --->   "%sub_ln26_30 = sub i11 %zext_ln26_61, %zext_ln26_62" [conv/conv_1.cpp:26]   --->   Operation 2381 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln18_30)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2382 [1/1] (1.63ns)   --->   "%add_ln26_124 = add i11 %sub_ln26_30, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2382 'add' 'add_ln26_124' <Predicate = (!icmp_ln18_30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2383 [1/1] (0.00ns)   --->   "%sext_ln26_90 = sext i11 %add_ln26_124 to i64" [conv/conv_1.cpp:26]   --->   Operation 2383 'sext' 'sext_ln26_90' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2384 [1/1] (0.00ns)   --->   "%conv_input_addr_90 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_90" [conv/conv_1.cpp:26]   --->   Operation 2384 'getelementptr' 'conv_input_addr_90' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2385 [1/1] (1.63ns)   --->   "%add_ln26_125 = add i11 %sub_ln26_30, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2385 'add' 'add_ln26_125' <Predicate = (!icmp_ln18_30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_303 : Operation 2386 [1/1] (0.00ns)   --->   "%sext_ln26_91 = sext i11 %add_ln26_125 to i64" [conv/conv_1.cpp:26]   --->   Operation 2386 'sext' 'sext_ln26_91' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2387 [1/1] (0.00ns)   --->   "%conv_input_addr_91 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_91" [conv/conv_1.cpp:26]   --->   Operation 2387 'getelementptr' 'conv_input_addr_91' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_303 : Operation 2388 [2/2] (3.25ns)   --->   "%conv_input_load_90 = load float* %conv_input_addr_90, align 4" [conv/conv_1.cpp:26]   --->   Operation 2388 'load' 'conv_input_load_90' <Predicate = (!icmp_ln18_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_303 : Operation 2389 [2/2] (3.25ns)   --->   "%conv_input_load_91 = load float* %conv_input_addr_91, align 4" [conv/conv_1.cpp:26]   --->   Operation 2389 'load' 'conv_input_load_91' <Predicate = (!icmp_ln18_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 304 <SV = 93> <Delay = 15.6>
ST_304 : Operation 2390 [1/1] (1.63ns)   --->   "%add_ln26_126 = add i11 %sub_ln26_30, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2390 'add' 'add_ln26_126' <Predicate = (!icmp_ln18_30)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 2391 [1/1] (0.00ns)   --->   "%sext_ln26_92 = sext i11 %add_ln26_126 to i64" [conv/conv_1.cpp:26]   --->   Operation 2391 'sext' 'sext_ln26_92' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_304 : Operation 2392 [1/1] (0.00ns)   --->   "%conv_input_addr_92 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_92" [conv/conv_1.cpp:26]   --->   Operation 2392 'getelementptr' 'conv_input_addr_92' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_304 : Operation 2393 [1/1] (1.77ns)   --->   "%tmp_217 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFCCF17560000000, float 0xBFDEB42C80000000, float 0xBFE0471140000000, i2 %wr_0_30) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2393 'mux' 'tmp_217' <Predicate = (!icmp_ln18_30)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 2394 [1/2] (3.25ns)   --->   "%conv_input_load_90 = load float* %conv_input_addr_90, align 4" [conv/conv_1.cpp:26]   --->   Operation 2394 'load' 'conv_input_load_90' <Predicate = (!icmp_ln18_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_304 : Operation 2395 [2/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %tmp_217, %conv_input_load_90" [conv/conv_1.cpp:26]   --->   Operation 2395 'fmul' 'tmp_1_29' <Predicate = (!icmp_ln18_30)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_304 : Operation 2396 [1/2] (3.25ns)   --->   "%conv_input_load_91 = load float* %conv_input_addr_91, align 4" [conv/conv_1.cpp:26]   --->   Operation 2396 'load' 'conv_input_load_91' <Predicate = (!icmp_ln18_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_304 : Operation 2397 [2/2] (3.25ns)   --->   "%conv_input_load_92 = load float* %conv_input_addr_92, align 4" [conv/conv_1.cpp:26]   --->   Operation 2397 'load' 'conv_input_load_92' <Predicate = (!icmp_ln18_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 305 <SV = 94> <Delay = 34.9>
ST_305 : Operation 2398 [1/2] (12.3ns)   --->   "%tmp_1_29 = fmul float %tmp_217, %conv_input_load_90" [conv/conv_1.cpp:26]   --->   Operation 2398 'fmul' 'tmp_1_29' <Predicate = (!icmp_ln18_30)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2399 [2/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_0_30, %tmp_1_29" [conv/conv_1.cpp:26]   --->   Operation 2399 'fadd' 'w_sum_3_29' <Predicate = (!icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2400 [1/1] (1.77ns)   --->   "%tmp_218 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC9434420000000, float 0xBFAD2D3880000000, float 0x3FA2AC2CA0000000, i2 %wr_0_30) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2400 'mux' 'tmp_218' <Predicate = (!icmp_ln18_30)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2401 [2/2] (12.3ns)   --->   "%tmp_1_30_1 = fmul float %tmp_218, %conv_input_load_91" [conv/conv_1.cpp:26]   --->   Operation 2401 'fmul' 'tmp_1_30_1' <Predicate = (!icmp_ln18_30)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_305 : Operation 2402 [1/2] (3.25ns)   --->   "%conv_input_load_92 = load float* %conv_input_addr_92, align 4" [conv/conv_1.cpp:26]   --->   Operation 2402 'load' 'conv_input_load_92' <Predicate = (!icmp_ln18_30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 306 <SV = 95> <Delay = 22.5>
ST_306 : Operation 2403 [1/2] (22.5ns)   --->   "%w_sum_3_29 = fadd float %w_sum_0_30, %tmp_1_29" [conv/conv_1.cpp:26]   --->   Operation 2403 'fadd' 'w_sum_3_29' <Predicate = (!icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 2404 [1/2] (12.3ns)   --->   "%tmp_1_30_1 = fmul float %tmp_218, %conv_input_load_91" [conv/conv_1.cpp:26]   --->   Operation 2404 'fmul' 'tmp_1_30_1' <Predicate = (!icmp_ln18_30)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 2405 [1/1] (1.77ns)   --->   "%tmp_219 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FD6375AE0000000, float 0x3FD4D1D640000000, float 0x3FC1C04DA0000000, i2 %wr_0_30) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2405 'mux' 'tmp_219' <Predicate = (!icmp_ln18_30)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_306 : Operation 2406 [2/2] (12.3ns)   --->   "%tmp_1_30_2 = fmul float %tmp_219, %conv_input_load_92" [conv/conv_1.cpp:26]   --->   Operation 2406 'fmul' 'tmp_1_30_2' <Predicate = (!icmp_ln18_30)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 307 <SV = 96> <Delay = 22.5>
ST_307 : Operation 2407 [2/2] (22.5ns)   --->   "%w_sum_3_30_1 = fadd float %w_sum_3_29, %tmp_1_30_1" [conv/conv_1.cpp:26]   --->   Operation 2407 'fadd' 'w_sum_3_30_1' <Predicate = (!icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_307 : Operation 2408 [1/2] (12.3ns)   --->   "%tmp_1_30_2 = fmul float %tmp_219, %conv_input_load_92" [conv/conv_1.cpp:26]   --->   Operation 2408 'fmul' 'tmp_1_30_2' <Predicate = (!icmp_ln18_30)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 308 <SV = 97> <Delay = 22.5>
ST_308 : Operation 2409 [1/2] (22.5ns)   --->   "%w_sum_3_30_1 = fadd float %w_sum_3_29, %tmp_1_30_1" [conv/conv_1.cpp:26]   --->   Operation 2409 'fadd' 'w_sum_3_30_1' <Predicate = (!icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 309 <SV = 98> <Delay = 22.5>
ST_309 : Operation 2410 [2/2] (22.5ns)   --->   "%w_sum_3_30_2 = fadd float %w_sum_3_30_1, %tmp_1_30_2" [conv/conv_1.cpp:26]   --->   Operation 2410 'fadd' 'w_sum_3_30_2' <Predicate = (!icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 310 <SV = 99> <Delay = 22.5>
ST_310 : Operation 2411 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2411 'specloopname' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_310 : Operation 2412 [1/1] (0.00ns)   --->   "%tmp_183 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2412 'specregionbegin' 'tmp_183' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_310 : Operation 2413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2413 'specpipeline' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_310 : Operation 2414 [1/2] (22.5ns)   --->   "%w_sum_3_30_2 = fadd float %w_sum_3_30_1, %tmp_1_30_2" [conv/conv_1.cpp:26]   --->   Operation 2414 'fadd' 'w_sum_3_30_2' <Predicate = (!icmp_ln18_30)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_310 : Operation 2415 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_183) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2415 'specregionend' 'empty_95' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>
ST_310 : Operation 2416 [1/1] (0.00ns)   --->   "br label %32" [conv/conv_1.cpp:18]   --->   Operation 2416 'br' <Predicate = (!icmp_ln18_30)> <Delay = 0.00>

State 311 <SV = 93> <Delay = 22.5>
ST_311 : Operation 2417 [2/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_0_30, 0xBF76F70C80000000" [conv/conv_1.cpp:31]   --->   Operation 2417 'fadd' 'w_sum_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_311 : Operation 2418 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv_1.cpp:15]   --->   Operation 2418 'specregionbegin' 'tmp_182' <Predicate = true> <Delay = 0.00>

State 312 <SV = 94> <Delay = 33.5>
ST_312 : Operation 2419 [1/2] (22.5ns)   --->   "%w_sum_30 = fadd float %w_sum_0_30, 0xBF76F70C80000000" [conv/conv_1.cpp:31]   --->   Operation 2419 'fadd' 'w_sum_30' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2420 [1/1] (0.00ns)   --->   "%bitcast_ln34_30 = bitcast float %w_sum_30 to i32" [conv/conv_1.cpp:34]   --->   Operation 2420 'bitcast' 'bitcast_ln34_30' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2421 [1/1] (0.00ns)   --->   "%tmp_215 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_30, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2421 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2422 [1/1] (0.00ns)   --->   "%trunc_ln34_30 = trunc i32 %bitcast_ln34_30 to i23" [conv/conv_1.cpp:34]   --->   Operation 2422 'trunc' 'trunc_ln34_30' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2423 [1/1] (1.55ns)   --->   "%icmp_ln34_60 = icmp ne i8 %tmp_215, -1" [conv/conv_1.cpp:34]   --->   Operation 2423 'icmp' 'icmp_ln34_60' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2424 [1/1] (2.44ns)   --->   "%icmp_ln34_61 = icmp eq i23 %trunc_ln34_30, 0" [conv/conv_1.cpp:34]   --->   Operation 2424 'icmp' 'icmp_ln34_61' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%or_ln34_30 = or i1 %icmp_ln34_61, %icmp_ln34_60" [conv/conv_1.cpp:34]   --->   Operation 2425 'or' 'or_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2426 [1/1] (6.78ns)   --->   "%tmp_216 = fcmp ogt float %w_sum_30, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2426 'fcmp' 'tmp_216' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2427 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_30)   --->   "%and_ln34_30 = and i1 %or_ln34_30, %tmp_216" [conv/conv_1.cpp:34]   --->   Operation 2427 'and' 'and_ln34_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_312 : Operation 2428 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_30 = select i1 %and_ln34_30, float %w_sum_30, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2428 'select' 'select_ln34_30' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_312 : Operation 2429 [1/1] (3.25ns)   --->   "store float %select_ln34_30, float* %conv_out_addr_30, align 4" [conv/conv_1.cpp:35]   --->   Operation 2429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_312 : Operation 2430 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_177) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2430 'specregionend' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_312 : Operation 2431 [1/1] (1.76ns)   --->   "br label %33" [conv/conv_1.cpp:18]   --->   Operation 2431 'br' <Predicate = true> <Delay = 1.76>

State 313 <SV = 95> <Delay = 8.40>
ST_313 : Operation 2432 [1/1] (0.00ns)   --->   "%wr_0_31 = phi i2 [ 0, %Filter1_Loop30 ], [ %add_ln18_31, %W_Row_Loop31 ]" [conv/conv_1.cpp:18]   --->   Operation 2432 'phi' 'wr_0_31' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2433 [1/1] (0.00ns)   --->   "%w_sum_0_31 = phi float [ 0.000000e+00, %Filter1_Loop30 ], [ %w_sum_3_31_2, %W_Row_Loop31 ]" [conv/conv_1.cpp:26]   --->   Operation 2433 'phi' 'w_sum_0_31' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2434 [1/1] (0.95ns)   --->   "%icmp_ln18_31 = icmp eq i2 %wr_0_31, -1" [conv/conv_1.cpp:18]   --->   Operation 2434 'icmp' 'icmp_ln18_31' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2435 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 2435 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2436 [1/1] (1.56ns)   --->   "%add_ln18_31 = add i2 %wr_0_31, 1" [conv/conv_1.cpp:18]   --->   Operation 2436 'add' 'add_ln18_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2437 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_31, label %Filter1_Loop_end, label %W_Row_Loop31" [conv/conv_1.cpp:18]   --->   Operation 2437 'br' <Predicate = true> <Delay = 0.00>
ST_313 : Operation 2438 [1/1] (0.00ns)   --->   "%zext_ln18_31 = zext i2 %wr_0_31 to i5" [conv/conv_1.cpp:18]   --->   Operation 2438 'zext' 'zext_ln18_31' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2439 [1/1] (1.78ns)   --->   "%add_ln26_31 = add i5 %zext_ln18_31, %select_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2439 'add' 'add_ln26_31' <Predicate = (!icmp_ln18_31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2440 [1/1] (0.00ns)   --->   "%tmp_287 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_31, i5 0)" [conv/conv_1.cpp:26]   --->   Operation 2440 'bitconcatenate' 'tmp_287' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2441 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i10 %tmp_287 to i11" [conv/conv_1.cpp:26]   --->   Operation 2441 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2442 [1/1] (0.00ns)   --->   "%tmp_288 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26_31, i2 0)" [conv/conv_1.cpp:26]   --->   Operation 2442 'bitconcatenate' 'tmp_288' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2443 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i7 %tmp_288 to i11" [conv/conv_1.cpp:26]   --->   Operation 2443 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2444 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i11 %zext_ln26_63, %zext_ln26_64" [conv/conv_1.cpp:26]   --->   Operation 2444 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2445 [1/1] (1.63ns)   --->   "%add_ln26_127 = add i11 %sub_ln26_31, %zext_ln35_1" [conv/conv_1.cpp:26]   --->   Operation 2445 'add' 'add_ln26_127' <Predicate = (!icmp_ln18_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2446 [1/1] (0.00ns)   --->   "%sext_ln26_93 = sext i11 %add_ln26_127 to i64" [conv/conv_1.cpp:26]   --->   Operation 2446 'sext' 'sext_ln26_93' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2447 [1/1] (0.00ns)   --->   "%conv_input_addr_93 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_93" [conv/conv_1.cpp:26]   --->   Operation 2447 'getelementptr' 'conv_input_addr_93' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2448 [1/1] (1.63ns)   --->   "%add_ln26_128 = add i11 %sub_ln26_31, %zext_ln26" [conv/conv_1.cpp:26]   --->   Operation 2448 'add' 'add_ln26_128' <Predicate = (!icmp_ln18_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln26_94 = sext i11 %add_ln26_128 to i64" [conv/conv_1.cpp:26]   --->   Operation 2449 'sext' 'sext_ln26_94' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2450 [1/1] (0.00ns)   --->   "%conv_input_addr_94 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_94" [conv/conv_1.cpp:26]   --->   Operation 2450 'getelementptr' 'conv_input_addr_94' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_313 : Operation 2451 [1/1] (1.63ns)   --->   "%add_ln26_129 = add i11 %sub_ln26_31, %zext_ln18_32" [conv/conv_1.cpp:26]   --->   Operation 2451 'add' 'add_ln26_129' <Predicate = (!icmp_ln18_31)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_313 : Operation 2452 [2/2] (3.25ns)   --->   "%conv_input_load_93 = load float* %conv_input_addr_93, align 4" [conv/conv_1.cpp:26]   --->   Operation 2452 'load' 'conv_input_load_93' <Predicate = (!icmp_ln18_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_313 : Operation 2453 [2/2] (3.25ns)   --->   "%conv_input_load_94 = load float* %conv_input_addr_94, align 4" [conv/conv_1.cpp:26]   --->   Operation 2453 'load' 'conv_input_load_94' <Predicate = (!icmp_ln18_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 314 <SV = 96> <Delay = 15.6>
ST_314 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln26_95 = sext i11 %add_ln26_129 to i64" [conv/conv_1.cpp:26]   --->   Operation 2454 'sext' 'sext_ln26_95' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_314 : Operation 2455 [1/1] (0.00ns)   --->   "%conv_input_addr_95 = getelementptr [784 x float]* %conv_input, i64 0, i64 %sext_ln26_95" [conv/conv_1.cpp:26]   --->   Operation 2455 'getelementptr' 'conv_input_addr_95' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_314 : Operation 2456 [1/1] (1.77ns)   --->   "%tmp_222 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFDE6E7E20000000, float 0xBFD3253660000000, float 0xBFCA724BC0000000, i2 %wr_0_31) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2456 'mux' 'tmp_222' <Predicate = (!icmp_ln18_31)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2457 [1/2] (3.25ns)   --->   "%conv_input_load_93 = load float* %conv_input_addr_93, align 4" [conv/conv_1.cpp:26]   --->   Operation 2457 'load' 'conv_input_load_93' <Predicate = (!icmp_ln18_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_314 : Operation 2458 [2/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %tmp_222, %conv_input_load_93" [conv/conv_1.cpp:26]   --->   Operation 2458 'fmul' 'tmp_1_30' <Predicate = (!icmp_ln18_31)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_314 : Operation 2459 [1/2] (3.25ns)   --->   "%conv_input_load_94 = load float* %conv_input_addr_94, align 4" [conv/conv_1.cpp:26]   --->   Operation 2459 'load' 'conv_input_load_94' <Predicate = (!icmp_ln18_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_314 : Operation 2460 [2/2] (3.25ns)   --->   "%conv_input_load_95 = load float* %conv_input_addr_95, align 4" [conv/conv_1.cpp:26]   --->   Operation 2460 'load' 'conv_input_load_95' <Predicate = (!icmp_ln18_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 315 <SV = 97> <Delay = 34.9>
ST_315 : Operation 2461 [1/2] (12.3ns)   --->   "%tmp_1_30 = fmul float %tmp_222, %conv_input_load_93" [conv/conv_1.cpp:26]   --->   Operation 2461 'fmul' 'tmp_1_30' <Predicate = (!icmp_ln18_31)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2462 [2/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_0_31, %tmp_1_30" [conv/conv_1.cpp:26]   --->   Operation 2462 'fadd' 'w_sum_3_30' <Predicate = (!icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2463 [1/1] (1.77ns)   --->   "%tmp_223 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0xBFA27962C0000000, float 0xBFB2B66B20000000, float 0x3FBE560DA0000000, i2 %wr_0_31) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2463 'mux' 'tmp_223' <Predicate = (!icmp_ln18_31)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2464 [2/2] (12.3ns)   --->   "%tmp_1_31_1 = fmul float %tmp_223, %conv_input_load_94" [conv/conv_1.cpp:26]   --->   Operation 2464 'fmul' 'tmp_1_31_1' <Predicate = (!icmp_ln18_31)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_315 : Operation 2465 [1/2] (3.25ns)   --->   "%conv_input_load_95 = load float* %conv_input_addr_95, align 4" [conv/conv_1.cpp:26]   --->   Operation 2465 'load' 'conv_input_load_95' <Predicate = (!icmp_ln18_31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 316 <SV = 98> <Delay = 22.5>
ST_316 : Operation 2466 [1/2] (22.5ns)   --->   "%w_sum_3_30 = fadd float %w_sum_0_31, %tmp_1_30" [conv/conv_1.cpp:26]   --->   Operation 2466 'fadd' 'w_sum_3_30' <Predicate = (!icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2467 [1/2] (12.3ns)   --->   "%tmp_1_31_1 = fmul float %tmp_223, %conv_input_load_94" [conv/conv_1.cpp:26]   --->   Operation 2467 'fmul' 'tmp_1_31_1' <Predicate = (!icmp_ln18_31)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2468 [1/1] (1.77ns)   --->   "%tmp_224 = call float @_ssdm_op_Mux.ap_auto.3float.i2(float 0x3FC6B20F40000000, float 0x3FC5009720000000, float 0x3FD3EFC540000000, i2 %wr_0_31) nounwind" [conv/conv_1.cpp:26]   --->   Operation 2468 'mux' 'tmp_224' <Predicate = (!icmp_ln18_31)> <Delay = 1.77> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_316 : Operation 2469 [2/2] (12.3ns)   --->   "%tmp_1_31_2 = fmul float %tmp_224, %conv_input_load_95" [conv/conv_1.cpp:26]   --->   Operation 2469 'fmul' 'tmp_1_31_2' <Predicate = (!icmp_ln18_31)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 317 <SV = 99> <Delay = 22.5>
ST_317 : Operation 2470 [2/2] (22.5ns)   --->   "%w_sum_3_31_1 = fadd float %w_sum_3_30, %tmp_1_31_1" [conv/conv_1.cpp:26]   --->   Operation 2470 'fadd' 'w_sum_3_31_1' <Predicate = (!icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_317 : Operation 2471 [1/2] (12.3ns)   --->   "%tmp_1_31_2 = fmul float %tmp_224, %conv_input_load_95" [conv/conv_1.cpp:26]   --->   Operation 2471 'fmul' 'tmp_1_31_2' <Predicate = (!icmp_ln18_31)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 318 <SV = 100> <Delay = 22.5>
ST_318 : Operation 2472 [1/2] (22.5ns)   --->   "%w_sum_3_31_1 = fadd float %w_sum_3_30, %tmp_1_31_1" [conv/conv_1.cpp:26]   --->   Operation 2472 'fadd' 'w_sum_3_31_1' <Predicate = (!icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 319 <SV = 101> <Delay = 22.5>
ST_319 : Operation 2473 [2/2] (22.5ns)   --->   "%w_sum_3_31_2 = fadd float %w_sum_3_31_1, %tmp_1_31_2" [conv/conv_1.cpp:26]   --->   Operation 2473 'fadd' 'w_sum_3_31_2' <Predicate = (!icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 320 <SV = 102> <Delay = 22.5>
ST_320 : Operation 2474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2474 'specloopname' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_320 : Operation 2475 [1/1] (0.00ns)   --->   "%tmp_187 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv_1.cpp:19]   --->   Operation 2475 'specregionbegin' 'tmp_187' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_320 : Operation 2476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [conv/conv_1.cpp:20]   --->   Operation 2476 'specpipeline' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_320 : Operation 2477 [1/2] (22.5ns)   --->   "%w_sum_3_31_2 = fadd float %w_sum_3_31_1, %tmp_1_31_2" [conv/conv_1.cpp:26]   --->   Operation 2477 'fadd' 'w_sum_3_31_2' <Predicate = (!icmp_ln18_31)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_320 : Operation 2478 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_187) nounwind" [conv/conv_1.cpp:30]   --->   Operation 2478 'specregionend' 'empty_98' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>
ST_320 : Operation 2479 [1/1] (0.00ns)   --->   "br label %33" [conv/conv_1.cpp:18]   --->   Operation 2479 'br' <Predicate = (!icmp_ln18_31)> <Delay = 0.00>

State 321 <SV = 96> <Delay = 22.5>
ST_321 : Operation 2480 [2/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_0_31, 0xBF70B89220000000" [conv/conv_1.cpp:31]   --->   Operation 2480 'fadd' 'w_sum_31' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 322 <SV = 97> <Delay = 33.5>
ST_322 : Operation 2481 [1/2] (22.5ns)   --->   "%w_sum_31 = fadd float %w_sum_0_31, 0xBF70B89220000000" [conv/conv_1.cpp:31]   --->   Operation 2481 'fadd' 'w_sum_31' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2482 [1/1] (0.00ns)   --->   "%bitcast_ln34_31 = bitcast float %w_sum_31 to i32" [conv/conv_1.cpp:34]   --->   Operation 2482 'bitcast' 'bitcast_ln34_31' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2483 [1/1] (0.00ns)   --->   "%tmp_220 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_31, i32 23, i32 30)" [conv/conv_1.cpp:34]   --->   Operation 2483 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2484 [1/1] (0.00ns)   --->   "%trunc_ln34_31 = trunc i32 %bitcast_ln34_31 to i23" [conv/conv_1.cpp:34]   --->   Operation 2484 'trunc' 'trunc_ln34_31' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2485 [1/1] (1.55ns)   --->   "%icmp_ln34_62 = icmp ne i8 %tmp_220, -1" [conv/conv_1.cpp:34]   --->   Operation 2485 'icmp' 'icmp_ln34_62' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2486 [1/1] (2.44ns)   --->   "%icmp_ln34_63 = icmp eq i23 %trunc_ln34_31, 0" [conv/conv_1.cpp:34]   --->   Operation 2486 'icmp' 'icmp_ln34_63' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%or_ln34_31 = or i1 %icmp_ln34_63, %icmp_ln34_62" [conv/conv_1.cpp:34]   --->   Operation 2487 'or' 'or_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2488 [1/1] (6.78ns)   --->   "%tmp_221 = fcmp ogt float %w_sum_31, 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2488 'fcmp' 'tmp_221' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2489 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_31)   --->   "%and_ln34_31 = and i1 %or_ln34_31, %tmp_221" [conv/conv_1.cpp:34]   --->   Operation 2489 'and' 'and_ln34_31' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_322 : Operation 2490 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_31 = select i1 %and_ln34_31, float %w_sum_31, float 0.000000e+00" [conv/conv_1.cpp:34]   --->   Operation 2490 'select' 'select_ln34_31' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_322 : Operation 2491 [1/1] (3.25ns)   --->   "store float %select_ln34_31, float* %conv_out_addr_31, align 4" [conv/conv_1.cpp:35]   --->   Operation 2491 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_322 : Operation 2492 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_182) nounwind" [conv/conv_1.cpp:39]   --->   Operation 2492 'specregionend' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_322 : Operation 2493 [1/1] (0.00ns)   --->   "br label %1" [conv/conv_1.cpp:11]   --->   Operation 2493 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', conv/conv_1.cpp:8) with incoming values : ('add_ln8', conv/conv_1.cpp:8) [8]  (1.77 ns)

 <State 2>: 9.38ns
The critical path consists of the following:
	'phi' operation ('r_0', conv/conv_1.cpp:35) with incoming values : ('select_ln35_1', conv/conv_1.cpp:35) [9]  (0 ns)
	'add' operation ('r', conv/conv_1.cpp:8) [15]  (1.78 ns)
	'select' operation ('select_ln35_1', conv/conv_1.cpp:35) [20]  (1.22 ns)
	'mul' operation of DSP[26] ('mul_ln35', conv/conv_1.cpp:35) [22]  (3.36 ns)
	'add' operation of DSP[26] ('add_ln35', conv/conv_1.cpp:35) [26]  (3.02 ns)

 <State 3>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_0', conv/conv_1.cpp:18) with incoming values : ('add_ln18', conv/conv_1.cpp:18) [161]  (0 ns)
	'add' operation ('add_ln26', conv/conv_1.cpp:26) [172]  (1.78 ns)
	'sub' operation ('sub_ln26', conv/conv_1.cpp:26) [177]  (1.73 ns)
	'add' operation ('add_ln26_34', conv/conv_1.cpp:26) [178]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr', conv/conv_1.cpp:26) [180]  (0 ns)
	'load' operation ('conv_input_load', conv/conv_1.cpp:26) on array 'conv_input' [188]  (3.25 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load', conv/conv_1.cpp:26) on array 'conv_input' [188]  (3.25 ns)
	'fmul' operation ('tmp_11', conv/conv_1.cpp:26) [189]  (12.4 ns)

 <State 5>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', conv/conv_1.cpp:26) [189]  (12.4 ns)
	'fadd' operation ('w_sum_32', conv/conv_1.cpp:26) [190]  (22.6 ns)

 <State 6>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_32', conv/conv_1.cpp:26) [190]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [194]  (22.6 ns)

 <State 8>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_1', conv/conv_1.cpp:26) [194]  (22.6 ns)

 <State 9>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [198]  (22.6 ns)

 <State 10>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_0_2', conv/conv_1.cpp:26) [198]  (22.6 ns)

 <State 11>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [202]  (22.6 ns)

 <State 12>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv_1.cpp:31) [202]  (22.6 ns)
	'fcmp' operation ('tmp_3', conv/conv_1.cpp:34) [209]  (6.79 ns)
	'and' operation ('and_ln34', conv/conv_1.cpp:34) [210]  (0 ns)
	'select' operation ('select_ln34', conv/conv_1.cpp:34) [211]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34', conv/conv_1.cpp:34 on array 'conv_out' [212]  (3.25 ns)

 <State 13>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_1', conv/conv_1.cpp:18) with incoming values : ('add_ln18_1', conv/conv_1.cpp:18) [217]  (0 ns)
	'add' operation ('add_ln26_33', conv/conv_1.cpp:26) [228]  (1.78 ns)
	'sub' operation ('sub_ln26_1', conv/conv_1.cpp:26) [233]  (1.73 ns)
	'add' operation ('add_ln26_37', conv/conv_1.cpp:26) [234]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_3', conv/conv_1.cpp:26) [236]  (0 ns)
	'load' operation ('conv_input_load_3', conv/conv_1.cpp:26) on array 'conv_input' [244]  (3.25 ns)

 <State 14>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_3', conv/conv_1.cpp:26) on array 'conv_input' [244]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [245]  (12.4 ns)

 <State 15>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv_1.cpp:26) [245]  (12.4 ns)
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [246]  (22.6 ns)

 <State 16>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv_1.cpp:26) [246]  (22.6 ns)

 <State 17>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [250]  (22.6 ns)

 <State 18>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_1', conv/conv_1.cpp:26) [250]  (22.6 ns)

 <State 19>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [254]  (22.6 ns)

 <State 20>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1_2', conv/conv_1.cpp:26) [254]  (22.6 ns)

 <State 21>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [258]  (22.6 ns)

 <State 22>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv_1.cpp:31) [258]  (22.6 ns)
	'fcmp' operation ('tmp_9', conv/conv_1.cpp:34) [265]  (6.79 ns)
	'and' operation ('and_ln34_1', conv/conv_1.cpp:34) [266]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv_1.cpp:34) [267]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_1', conv/conv_1.cpp:34 on array 'conv_out' [268]  (3.25 ns)

 <State 23>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_2', conv/conv_1.cpp:18) with incoming values : ('add_ln18_2', conv/conv_1.cpp:18) [273]  (0 ns)
	'add' operation ('add_ln26_2', conv/conv_1.cpp:26) [284]  (1.78 ns)
	'sub' operation ('sub_ln26_2', conv/conv_1.cpp:26) [289]  (1.73 ns)
	'add' operation ('add_ln26_40', conv/conv_1.cpp:26) [290]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_6', conv/conv_1.cpp:26) [292]  (0 ns)
	'load' operation ('conv_input_load_6', conv/conv_1.cpp:26) on array 'conv_input' [300]  (3.25 ns)

 <State 24>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_6', conv/conv_1.cpp:26) on array 'conv_input' [300]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [301]  (12.4 ns)

 <State 25>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv_1.cpp:26) [301]  (12.4 ns)
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [302]  (22.6 ns)

 <State 26>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv_1.cpp:26) [302]  (22.6 ns)

 <State 27>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [306]  (22.6 ns)

 <State 28>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_1', conv/conv_1.cpp:26) [306]  (22.6 ns)

 <State 29>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [310]  (22.6 ns)

 <State 30>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2_2', conv/conv_1.cpp:26) [310]  (22.6 ns)

 <State 31>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [314]  (22.6 ns)

 <State 32>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv_1.cpp:31) [314]  (22.6 ns)
	'fcmp' operation ('tmp_17', conv/conv_1.cpp:34) [321]  (6.79 ns)
	'and' operation ('and_ln34_2', conv/conv_1.cpp:34) [322]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv_1.cpp:34) [323]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_2', conv/conv_1.cpp:34 on array 'conv_out' [324]  (3.25 ns)

 <State 33>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_3', conv/conv_1.cpp:18) with incoming values : ('add_ln18_3', conv/conv_1.cpp:18) [329]  (0 ns)
	'add' operation ('add_ln26_3', conv/conv_1.cpp:26) [340]  (1.78 ns)
	'sub' operation ('sub_ln26_3', conv/conv_1.cpp:26) [345]  (1.73 ns)
	'add' operation ('add_ln26_43', conv/conv_1.cpp:26) [346]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_9', conv/conv_1.cpp:26) [348]  (0 ns)
	'load' operation ('conv_input_load_9', conv/conv_1.cpp:26) on array 'conv_input' [356]  (3.25 ns)

 <State 34>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_9', conv/conv_1.cpp:26) on array 'conv_input' [356]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [357]  (12.4 ns)

 <State 35>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv_1.cpp:26) [357]  (12.4 ns)
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [358]  (22.6 ns)

 <State 36>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv_1.cpp:26) [358]  (22.6 ns)

 <State 37>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3_1', conv/conv_1.cpp:26) [362]  (22.6 ns)

 <State 38>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3_1', conv/conv_1.cpp:26) [362]  (22.6 ns)

 <State 39>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3_2', conv/conv_1.cpp:26) [366]  (22.6 ns)

 <State 40>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3_2', conv/conv_1.cpp:26) [366]  (22.6 ns)

 <State 41>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [370]  (22.6 ns)

 <State 42>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv_1.cpp:31) [370]  (22.6 ns)
	'fcmp' operation ('tmp_24', conv/conv_1.cpp:34) [377]  (6.79 ns)
	'and' operation ('and_ln34_3', conv/conv_1.cpp:34) [378]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv_1.cpp:34) [379]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_3', conv/conv_1.cpp:34 on array 'conv_out' [380]  (3.25 ns)

 <State 43>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_4', conv/conv_1.cpp:18) with incoming values : ('add_ln18_4', conv/conv_1.cpp:18) [385]  (0 ns)
	'add' operation ('add_ln26_4', conv/conv_1.cpp:26) [396]  (1.78 ns)
	'sub' operation ('sub_ln26_4', conv/conv_1.cpp:26) [401]  (1.73 ns)
	'add' operation ('add_ln26_46', conv/conv_1.cpp:26) [402]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_12', conv/conv_1.cpp:26) [404]  (0 ns)
	'load' operation ('conv_input_load_12', conv/conv_1.cpp:26) on array 'conv_input' [412]  (3.25 ns)

 <State 44>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_12', conv/conv_1.cpp:26) on array 'conv_input' [412]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [413]  (12.4 ns)

 <State 45>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv_1.cpp:26) [413]  (12.4 ns)
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [414]  (22.6 ns)

 <State 46>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv_1.cpp:26) [414]  (22.6 ns)

 <State 47>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4_1', conv/conv_1.cpp:26) [418]  (22.6 ns)

 <State 48>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4_1', conv/conv_1.cpp:26) [418]  (22.6 ns)

 <State 49>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4_2', conv/conv_1.cpp:26) [422]  (22.6 ns)

 <State 50>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4_2', conv/conv_1.cpp:26) [422]  (22.6 ns)

 <State 51>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [426]  (22.6 ns)

 <State 52>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv_1.cpp:31) [426]  (22.6 ns)
	'fcmp' operation ('tmp_31', conv/conv_1.cpp:34) [433]  (6.79 ns)
	'and' operation ('and_ln34_4', conv/conv_1.cpp:34) [434]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv_1.cpp:34) [435]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_4', conv/conv_1.cpp:34 on array 'conv_out' [436]  (3.25 ns)

 <State 53>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_5', conv/conv_1.cpp:18) with incoming values : ('add_ln18_5', conv/conv_1.cpp:18) [441]  (0 ns)
	'add' operation ('add_ln26_5', conv/conv_1.cpp:26) [452]  (1.78 ns)
	'sub' operation ('sub_ln26_5', conv/conv_1.cpp:26) [457]  (1.73 ns)
	'add' operation ('add_ln26_49', conv/conv_1.cpp:26) [458]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_15', conv/conv_1.cpp:26) [460]  (0 ns)
	'load' operation ('conv_input_load_15', conv/conv_1.cpp:26) on array 'conv_input' [468]  (3.25 ns)

 <State 54>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_15', conv/conv_1.cpp:26) on array 'conv_input' [468]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [469]  (12.4 ns)

 <State 55>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv_1.cpp:26) [469]  (12.4 ns)
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [470]  (22.6 ns)

 <State 56>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv_1.cpp:26) [470]  (22.6 ns)

 <State 57>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5_1', conv/conv_1.cpp:26) [474]  (22.6 ns)

 <State 58>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5_1', conv/conv_1.cpp:26) [474]  (22.6 ns)

 <State 59>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5_2', conv/conv_1.cpp:26) [478]  (22.6 ns)

 <State 60>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5_2', conv/conv_1.cpp:26) [478]  (22.6 ns)

 <State 61>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [482]  (22.6 ns)

 <State 62>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv_1.cpp:31) [482]  (22.6 ns)
	'fcmp' operation ('tmp_38', conv/conv_1.cpp:34) [489]  (6.79 ns)
	'and' operation ('and_ln34_5', conv/conv_1.cpp:34) [490]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv_1.cpp:34) [491]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_5', conv/conv_1.cpp:34 on array 'conv_out' [492]  (3.25 ns)

 <State 63>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_6', conv/conv_1.cpp:18) with incoming values : ('add_ln18_6', conv/conv_1.cpp:18) [497]  (0 ns)
	'add' operation ('add_ln26_6', conv/conv_1.cpp:26) [508]  (1.78 ns)
	'sub' operation ('sub_ln26_6', conv/conv_1.cpp:26) [513]  (1.73 ns)
	'add' operation ('add_ln26_52', conv/conv_1.cpp:26) [514]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_18', conv/conv_1.cpp:26) [516]  (0 ns)
	'load' operation ('conv_input_load_18', conv/conv_1.cpp:26) on array 'conv_input' [524]  (3.25 ns)

 <State 64>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_18', conv/conv_1.cpp:26) on array 'conv_input' [524]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [525]  (12.4 ns)

 <State 65>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv_1.cpp:26) [525]  (12.4 ns)
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [526]  (22.6 ns)

 <State 66>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv_1.cpp:26) [526]  (22.6 ns)

 <State 67>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6_1', conv/conv_1.cpp:26) [530]  (22.6 ns)

 <State 68>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6_1', conv/conv_1.cpp:26) [530]  (22.6 ns)

 <State 69>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6_2', conv/conv_1.cpp:26) [534]  (22.6 ns)

 <State 70>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6_2', conv/conv_1.cpp:26) [534]  (22.6 ns)

 <State 71>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [538]  (22.6 ns)

 <State 72>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv_1.cpp:31) [538]  (22.6 ns)
	'fcmp' operation ('tmp_45', conv/conv_1.cpp:34) [545]  (6.79 ns)
	'and' operation ('and_ln34_6', conv/conv_1.cpp:34) [546]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv_1.cpp:34) [547]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_6', conv/conv_1.cpp:34 on array 'conv_out' [548]  (3.25 ns)

 <State 73>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_7', conv/conv_1.cpp:18) with incoming values : ('add_ln18_7', conv/conv_1.cpp:18) [553]  (0 ns)
	'add' operation ('add_ln26_7', conv/conv_1.cpp:26) [564]  (1.78 ns)
	'sub' operation ('sub_ln26_7', conv/conv_1.cpp:26) [569]  (1.73 ns)
	'add' operation ('add_ln26_55', conv/conv_1.cpp:26) [570]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_21', conv/conv_1.cpp:26) [572]  (0 ns)
	'load' operation ('conv_input_load_21', conv/conv_1.cpp:26) on array 'conv_input' [580]  (3.25 ns)

 <State 74>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_21', conv/conv_1.cpp:26) on array 'conv_input' [580]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [581]  (12.4 ns)

 <State 75>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv_1.cpp:26) [581]  (12.4 ns)
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [582]  (22.6 ns)

 <State 76>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv_1.cpp:26) [582]  (22.6 ns)

 <State 77>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7_1', conv/conv_1.cpp:26) [586]  (22.6 ns)

 <State 78>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7_1', conv/conv_1.cpp:26) [586]  (22.6 ns)

 <State 79>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7_2', conv/conv_1.cpp:26) [590]  (22.6 ns)

 <State 80>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7_2', conv/conv_1.cpp:26) [590]  (22.6 ns)

 <State 81>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [594]  (22.6 ns)

 <State 82>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv_1.cpp:31) [594]  (22.6 ns)
	'fcmp' operation ('tmp_52', conv/conv_1.cpp:34) [601]  (6.79 ns)
	'and' operation ('and_ln34_7', conv/conv_1.cpp:34) [602]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv_1.cpp:34) [603]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_7', conv/conv_1.cpp:34 on array 'conv_out' [604]  (3.25 ns)

 <State 83>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_8', conv/conv_1.cpp:18) with incoming values : ('add_ln18_8', conv/conv_1.cpp:18) [609]  (0 ns)
	'add' operation ('add_ln26_8', conv/conv_1.cpp:26) [620]  (1.78 ns)
	'sub' operation ('sub_ln26_8', conv/conv_1.cpp:26) [625]  (1.73 ns)
	'add' operation ('add_ln26_58', conv/conv_1.cpp:26) [626]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_24', conv/conv_1.cpp:26) [628]  (0 ns)
	'load' operation ('conv_input_load_24', conv/conv_1.cpp:26) on array 'conv_input' [636]  (3.25 ns)

 <State 84>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_24', conv/conv_1.cpp:26) on array 'conv_input' [636]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [637]  (12.4 ns)

 <State 85>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv_1.cpp:26) [637]  (12.4 ns)
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [638]  (22.6 ns)

 <State 86>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv_1.cpp:26) [638]  (22.6 ns)

 <State 87>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8_1', conv/conv_1.cpp:26) [642]  (22.6 ns)

 <State 88>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8_1', conv/conv_1.cpp:26) [642]  (22.6 ns)

 <State 89>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8_2', conv/conv_1.cpp:26) [646]  (22.6 ns)

 <State 90>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8_2', conv/conv_1.cpp:26) [646]  (22.6 ns)

 <State 91>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [650]  (22.6 ns)

 <State 92>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv_1.cpp:31) [650]  (22.6 ns)
	'fcmp' operation ('tmp_59', conv/conv_1.cpp:34) [657]  (6.79 ns)
	'and' operation ('and_ln34_8', conv/conv_1.cpp:34) [658]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv_1.cpp:34) [659]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_8', conv/conv_1.cpp:34 on array 'conv_out' [660]  (3.25 ns)

 <State 93>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_9', conv/conv_1.cpp:18) with incoming values : ('add_ln18_9', conv/conv_1.cpp:18) [665]  (0 ns)
	'add' operation ('add_ln26_9', conv/conv_1.cpp:26) [676]  (1.78 ns)
	'sub' operation ('sub_ln26_9', conv/conv_1.cpp:26) [681]  (1.73 ns)
	'add' operation ('add_ln26_61', conv/conv_1.cpp:26) [682]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_27', conv/conv_1.cpp:26) [684]  (0 ns)
	'load' operation ('conv_input_load_27', conv/conv_1.cpp:26) on array 'conv_input' [692]  (3.25 ns)

 <State 94>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_27', conv/conv_1.cpp:26) on array 'conv_input' [692]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [693]  (12.4 ns)

 <State 95>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv_1.cpp:26) [693]  (12.4 ns)
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [694]  (22.6 ns)

 <State 96>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv_1.cpp:26) [694]  (22.6 ns)

 <State 97>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9_1', conv/conv_1.cpp:26) [698]  (22.6 ns)

 <State 98>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9_1', conv/conv_1.cpp:26) [698]  (22.6 ns)

 <State 99>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9_2', conv/conv_1.cpp:26) [702]  (22.6 ns)

 <State 100>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9_2', conv/conv_1.cpp:26) [702]  (22.6 ns)

 <State 101>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [706]  (22.6 ns)

 <State 102>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv_1.cpp:31) [706]  (22.6 ns)
	'fcmp' operation ('tmp_66', conv/conv_1.cpp:34) [713]  (6.79 ns)
	'and' operation ('and_ln34_9', conv/conv_1.cpp:34) [714]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv_1.cpp:34) [715]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_9', conv/conv_1.cpp:34 on array 'conv_out' [716]  (3.25 ns)

 <State 103>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_10', conv/conv_1.cpp:18) with incoming values : ('add_ln18_10', conv/conv_1.cpp:18) [721]  (0 ns)
	'add' operation ('add_ln26_10', conv/conv_1.cpp:26) [732]  (1.78 ns)
	'sub' operation ('sub_ln26_10', conv/conv_1.cpp:26) [737]  (1.73 ns)
	'add' operation ('add_ln26_64', conv/conv_1.cpp:26) [738]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_30', conv/conv_1.cpp:26) [740]  (0 ns)
	'load' operation ('conv_input_load_30', conv/conv_1.cpp:26) on array 'conv_input' [748]  (3.25 ns)

 <State 104>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_30', conv/conv_1.cpp:26) on array 'conv_input' [748]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [749]  (12.4 ns)

 <State 105>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv_1.cpp:26) [749]  (12.4 ns)
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [750]  (22.6 ns)

 <State 106>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv_1.cpp:26) [750]  (22.6 ns)

 <State 107>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10_1', conv/conv_1.cpp:26) [754]  (22.6 ns)

 <State 108>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10_1', conv/conv_1.cpp:26) [754]  (22.6 ns)

 <State 109>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10_2', conv/conv_1.cpp:26) [758]  (22.6 ns)

 <State 110>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10_2', conv/conv_1.cpp:26) [758]  (22.6 ns)

 <State 111>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [762]  (22.6 ns)

 <State 112>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv_1.cpp:31) [762]  (22.6 ns)
	'fcmp' operation ('tmp_73', conv/conv_1.cpp:34) [769]  (6.79 ns)
	'and' operation ('and_ln34_10', conv/conv_1.cpp:34) [770]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv_1.cpp:34) [771]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_10', conv/conv_1.cpp:34 on array 'conv_out' [772]  (3.25 ns)

 <State 113>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_11', conv/conv_1.cpp:18) with incoming values : ('add_ln18_11', conv/conv_1.cpp:18) [777]  (0 ns)
	'add' operation ('add_ln26_11', conv/conv_1.cpp:26) [788]  (1.78 ns)
	'sub' operation ('sub_ln26_11', conv/conv_1.cpp:26) [793]  (1.73 ns)
	'add' operation ('add_ln26_67', conv/conv_1.cpp:26) [794]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_33', conv/conv_1.cpp:26) [796]  (0 ns)
	'load' operation ('conv_input_load_33', conv/conv_1.cpp:26) on array 'conv_input' [804]  (3.25 ns)

 <State 114>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_33', conv/conv_1.cpp:26) on array 'conv_input' [804]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [805]  (12.4 ns)

 <State 115>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv/conv_1.cpp:26) [805]  (12.4 ns)
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [806]  (22.6 ns)

 <State 116>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv_1.cpp:26) [806]  (22.6 ns)

 <State 117>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11_1', conv/conv_1.cpp:26) [810]  (22.6 ns)

 <State 118>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11_1', conv/conv_1.cpp:26) [810]  (22.6 ns)

 <State 119>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11_2', conv/conv_1.cpp:26) [814]  (22.6 ns)

 <State 120>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11_2', conv/conv_1.cpp:26) [814]  (22.6 ns)

 <State 121>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [818]  (22.6 ns)

 <State 122>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv_1.cpp:31) [818]  (22.6 ns)
	'fcmp' operation ('tmp_80', conv/conv_1.cpp:34) [825]  (6.79 ns)
	'and' operation ('and_ln34_11', conv/conv_1.cpp:34) [826]  (0 ns)
	'select' operation ('select_ln34_11', conv/conv_1.cpp:34) [827]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_11', conv/conv_1.cpp:34 on array 'conv_out' [828]  (3.25 ns)

 <State 123>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_12', conv/conv_1.cpp:18) with incoming values : ('add_ln18_12', conv/conv_1.cpp:18) [833]  (0 ns)
	'add' operation ('add_ln26_12', conv/conv_1.cpp:26) [844]  (1.78 ns)
	'sub' operation ('sub_ln26_12', conv/conv_1.cpp:26) [849]  (1.73 ns)
	'add' operation ('add_ln26_70', conv/conv_1.cpp:26) [850]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_36', conv/conv_1.cpp:26) [852]  (0 ns)
	'load' operation ('conv_input_load_36', conv/conv_1.cpp:26) on array 'conv_input' [860]  (3.25 ns)

 <State 124>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_36', conv/conv_1.cpp:26) on array 'conv_input' [860]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [861]  (12.4 ns)

 <State 125>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv/conv_1.cpp:26) [861]  (12.4 ns)
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [862]  (22.6 ns)

 <State 126>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv_1.cpp:26) [862]  (22.6 ns)

 <State 127>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12_1', conv/conv_1.cpp:26) [866]  (22.6 ns)

 <State 128>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12_1', conv/conv_1.cpp:26) [866]  (22.6 ns)

 <State 129>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12_2', conv/conv_1.cpp:26) [870]  (22.6 ns)

 <State 130>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12_2', conv/conv_1.cpp:26) [870]  (22.6 ns)

 <State 131>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [874]  (22.6 ns)

 <State 132>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv_1.cpp:31) [874]  (22.6 ns)
	'fcmp' operation ('tmp_87', conv/conv_1.cpp:34) [881]  (6.79 ns)
	'and' operation ('and_ln34_12', conv/conv_1.cpp:34) [882]  (0 ns)
	'select' operation ('select_ln34_12', conv/conv_1.cpp:34) [883]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_12', conv/conv_1.cpp:34 on array 'conv_out' [884]  (3.25 ns)

 <State 133>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_13', conv/conv_1.cpp:18) with incoming values : ('add_ln18_13', conv/conv_1.cpp:18) [889]  (0 ns)
	'add' operation ('add_ln26_13', conv/conv_1.cpp:26) [900]  (1.78 ns)
	'sub' operation ('sub_ln26_13', conv/conv_1.cpp:26) [905]  (1.73 ns)
	'add' operation ('add_ln26_73', conv/conv_1.cpp:26) [906]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_39', conv/conv_1.cpp:26) [908]  (0 ns)
	'load' operation ('conv_input_load_39', conv/conv_1.cpp:26) on array 'conv_input' [916]  (3.25 ns)

 <State 134>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_39', conv/conv_1.cpp:26) on array 'conv_input' [916]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [917]  (12.4 ns)

 <State 135>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv/conv_1.cpp:26) [917]  (12.4 ns)
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [918]  (22.6 ns)

 <State 136>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv_1.cpp:26) [918]  (22.6 ns)

 <State 137>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13_1', conv/conv_1.cpp:26) [922]  (22.6 ns)

 <State 138>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13_1', conv/conv_1.cpp:26) [922]  (22.6 ns)

 <State 139>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13_2', conv/conv_1.cpp:26) [926]  (22.6 ns)

 <State 140>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13_2', conv/conv_1.cpp:26) [926]  (22.6 ns)

 <State 141>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [930]  (22.6 ns)

 <State 142>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv_1.cpp:31) [930]  (22.6 ns)
	'fcmp' operation ('tmp_94', conv/conv_1.cpp:34) [937]  (6.79 ns)
	'and' operation ('and_ln34_13', conv/conv_1.cpp:34) [938]  (0 ns)
	'select' operation ('select_ln34_13', conv/conv_1.cpp:34) [939]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_13', conv/conv_1.cpp:34 on array 'conv_out' [940]  (3.25 ns)

 <State 143>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_14', conv/conv_1.cpp:18) with incoming values : ('add_ln18_14', conv/conv_1.cpp:18) [945]  (0 ns)
	'add' operation ('add_ln26_14', conv/conv_1.cpp:26) [956]  (1.78 ns)
	'sub' operation ('sub_ln26_14', conv/conv_1.cpp:26) [961]  (1.73 ns)
	'add' operation ('add_ln26_76', conv/conv_1.cpp:26) [962]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_42', conv/conv_1.cpp:26) [964]  (0 ns)
	'load' operation ('conv_input_load_42', conv/conv_1.cpp:26) on array 'conv_input' [972]  (3.25 ns)

 <State 144>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_42', conv/conv_1.cpp:26) on array 'conv_input' [972]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [973]  (12.4 ns)

 <State 145>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv/conv_1.cpp:26) [973]  (12.4 ns)
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [974]  (22.6 ns)

 <State 146>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv_1.cpp:26) [974]  (22.6 ns)

 <State 147>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14_1', conv/conv_1.cpp:26) [978]  (22.6 ns)

 <State 148>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14_1', conv/conv_1.cpp:26) [978]  (22.6 ns)

 <State 149>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14_2', conv/conv_1.cpp:26) [982]  (22.6 ns)

 <State 150>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14_2', conv/conv_1.cpp:26) [982]  (22.6 ns)

 <State 151>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [986]  (22.6 ns)

 <State 152>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv_1.cpp:31) [986]  (22.6 ns)
	'fcmp' operation ('tmp_101', conv/conv_1.cpp:34) [993]  (6.79 ns)
	'and' operation ('and_ln34_14', conv/conv_1.cpp:34) [994]  (0 ns)
	'select' operation ('select_ln34_14', conv/conv_1.cpp:34) [995]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_14', conv/conv_1.cpp:34 on array 'conv_out' [996]  (3.25 ns)

 <State 153>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_15', conv/conv_1.cpp:18) with incoming values : ('add_ln18_15', conv/conv_1.cpp:18) [1001]  (0 ns)
	'add' operation ('add_ln26_15', conv/conv_1.cpp:26) [1012]  (1.78 ns)
	'sub' operation ('sub_ln26_15', conv/conv_1.cpp:26) [1017]  (1.73 ns)
	'add' operation ('add_ln26_79', conv/conv_1.cpp:26) [1018]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_45', conv/conv_1.cpp:26) [1020]  (0 ns)
	'load' operation ('conv_input_load_45', conv/conv_1.cpp:26) on array 'conv_input' [1028]  (3.25 ns)

 <State 154>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_45', conv/conv_1.cpp:26) on array 'conv_input' [1028]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1029]  (12.4 ns)

 <State 155>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv/conv_1.cpp:26) [1029]  (12.4 ns)
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1030]  (22.6 ns)

 <State 156>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv_1.cpp:26) [1030]  (22.6 ns)

 <State 157>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15_1', conv/conv_1.cpp:26) [1034]  (22.6 ns)

 <State 158>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15_1', conv/conv_1.cpp:26) [1034]  (22.6 ns)

 <State 159>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15_2', conv/conv_1.cpp:26) [1038]  (22.6 ns)

 <State 160>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15_2', conv/conv_1.cpp:26) [1038]  (22.6 ns)

 <State 161>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1042]  (22.6 ns)

 <State 162>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv_1.cpp:31) [1042]  (22.6 ns)
	'fcmp' operation ('tmp_110', conv/conv_1.cpp:34) [1049]  (6.79 ns)
	'and' operation ('and_ln34_15', conv/conv_1.cpp:34) [1050]  (0 ns)
	'select' operation ('select_ln34_15', conv/conv_1.cpp:34) [1051]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_15', conv/conv_1.cpp:34 on array 'conv_out' [1052]  (3.25 ns)

 <State 163>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_16', conv/conv_1.cpp:18) with incoming values : ('add_ln18_16', conv/conv_1.cpp:18) [1057]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv_1.cpp:26) [1068]  (1.78 ns)
	'sub' operation ('sub_ln26_16', conv/conv_1.cpp:26) [1073]  (1.73 ns)
	'add' operation ('add_ln26_82', conv/conv_1.cpp:26) [1074]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_48', conv/conv_1.cpp:26) [1076]  (0 ns)
	'load' operation ('conv_input_load_48', conv/conv_1.cpp:26) on array 'conv_input' [1084]  (3.25 ns)

 <State 164>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_48', conv/conv_1.cpp:26) on array 'conv_input' [1084]  (3.25 ns)
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1085]  (12.4 ns)

 <State 165>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_15', conv/conv_1.cpp:26) [1085]  (12.4 ns)
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1086]  (22.6 ns)

 <State 166>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_15', conv/conv_1.cpp:26) [1086]  (22.6 ns)

 <State 167>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16_1', conv/conv_1.cpp:26) [1090]  (22.6 ns)

 <State 168>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16_1', conv/conv_1.cpp:26) [1090]  (22.6 ns)

 <State 169>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16_2', conv/conv_1.cpp:26) [1094]  (22.6 ns)

 <State 170>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16_2', conv/conv_1.cpp:26) [1094]  (22.6 ns)

 <State 171>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1098]  (22.6 ns)

 <State 172>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv_1.cpp:31) [1098]  (22.6 ns)
	'fcmp' operation ('tmp_119', conv/conv_1.cpp:34) [1105]  (6.79 ns)
	'and' operation ('and_ln34_16', conv/conv_1.cpp:34) [1106]  (0 ns)
	'select' operation ('select_ln34_16', conv/conv_1.cpp:34) [1107]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_16', conv/conv_1.cpp:34 on array 'conv_out' [1108]  (3.25 ns)

 <State 173>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_17', conv/conv_1.cpp:18) with incoming values : ('add_ln18_17', conv/conv_1.cpp:18) [1113]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv_1.cpp:26) [1124]  (1.78 ns)
	'sub' operation ('sub_ln26_17', conv/conv_1.cpp:26) [1129]  (1.73 ns)
	'add' operation ('add_ln26_85', conv/conv_1.cpp:26) [1130]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_51', conv/conv_1.cpp:26) [1132]  (0 ns)
	'load' operation ('conv_input_load_51', conv/conv_1.cpp:26) on array 'conv_input' [1140]  (3.25 ns)

 <State 174>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_51', conv/conv_1.cpp:26) on array 'conv_input' [1140]  (3.25 ns)
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1141]  (12.4 ns)

 <State 175>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_16', conv/conv_1.cpp:26) [1141]  (12.4 ns)
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1142]  (22.6 ns)

 <State 176>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_16', conv/conv_1.cpp:26) [1142]  (22.6 ns)

 <State 177>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17_1', conv/conv_1.cpp:26) [1146]  (22.6 ns)

 <State 178>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17_1', conv/conv_1.cpp:26) [1146]  (22.6 ns)

 <State 179>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17_2', conv/conv_1.cpp:26) [1150]  (22.6 ns)

 <State 180>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17_2', conv/conv_1.cpp:26) [1150]  (22.6 ns)

 <State 181>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1154]  (22.6 ns)

 <State 182>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_17', conv/conv_1.cpp:31) [1154]  (22.6 ns)
	'fcmp' operation ('tmp_126', conv/conv_1.cpp:34) [1161]  (6.79 ns)
	'and' operation ('and_ln34_17', conv/conv_1.cpp:34) [1162]  (0 ns)
	'select' operation ('select_ln34_17', conv/conv_1.cpp:34) [1163]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_17', conv/conv_1.cpp:34 on array 'conv_out' [1164]  (3.25 ns)

 <State 183>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_18', conv/conv_1.cpp:18) with incoming values : ('add_ln18_18', conv/conv_1.cpp:18) [1169]  (0 ns)
	'add' operation ('add_ln26_18', conv/conv_1.cpp:26) [1180]  (1.78 ns)
	'sub' operation ('sub_ln26_18', conv/conv_1.cpp:26) [1185]  (1.73 ns)
	'add' operation ('add_ln26_88', conv/conv_1.cpp:26) [1186]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_54', conv/conv_1.cpp:26) [1188]  (0 ns)
	'load' operation ('conv_input_load_54', conv/conv_1.cpp:26) on array 'conv_input' [1196]  (3.25 ns)

 <State 184>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_54', conv/conv_1.cpp:26) on array 'conv_input' [1196]  (3.25 ns)
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1197]  (12.4 ns)

 <State 185>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_17', conv/conv_1.cpp:26) [1197]  (12.4 ns)
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1198]  (22.6 ns)

 <State 186>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_17', conv/conv_1.cpp:26) [1198]  (22.6 ns)

 <State 187>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18_1', conv/conv_1.cpp:26) [1202]  (22.6 ns)

 <State 188>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18_1', conv/conv_1.cpp:26) [1202]  (22.6 ns)

 <State 189>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18_2', conv/conv_1.cpp:26) [1206]  (22.6 ns)

 <State 190>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18_2', conv/conv_1.cpp:26) [1206]  (22.6 ns)

 <State 191>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1210]  (22.6 ns)

 <State 192>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_18', conv/conv_1.cpp:31) [1210]  (22.6 ns)
	'fcmp' operation ('tmp_135', conv/conv_1.cpp:34) [1217]  (6.79 ns)
	'and' operation ('and_ln34_18', conv/conv_1.cpp:34) [1218]  (0 ns)
	'select' operation ('select_ln34_18', conv/conv_1.cpp:34) [1219]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_18', conv/conv_1.cpp:34 on array 'conv_out' [1220]  (3.25 ns)

 <State 193>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_19', conv/conv_1.cpp:18) with incoming values : ('add_ln18_19', conv/conv_1.cpp:18) [1225]  (0 ns)
	'add' operation ('add_ln26_19', conv/conv_1.cpp:26) [1236]  (1.78 ns)
	'sub' operation ('sub_ln26_19', conv/conv_1.cpp:26) [1241]  (1.73 ns)
	'add' operation ('add_ln26_91', conv/conv_1.cpp:26) [1242]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_57', conv/conv_1.cpp:26) [1244]  (0 ns)
	'load' operation ('conv_input_load_57', conv/conv_1.cpp:26) on array 'conv_input' [1252]  (3.25 ns)

 <State 194>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_57', conv/conv_1.cpp:26) on array 'conv_input' [1252]  (3.25 ns)
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1253]  (12.4 ns)

 <State 195>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_18', conv/conv_1.cpp:26) [1253]  (12.4 ns)
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1254]  (22.6 ns)

 <State 196>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_18', conv/conv_1.cpp:26) [1254]  (22.6 ns)

 <State 197>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19_1', conv/conv_1.cpp:26) [1258]  (22.6 ns)

 <State 198>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19_1', conv/conv_1.cpp:26) [1258]  (22.6 ns)

 <State 199>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19_2', conv/conv_1.cpp:26) [1262]  (22.6 ns)

 <State 200>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19_2', conv/conv_1.cpp:26) [1262]  (22.6 ns)

 <State 201>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1266]  (22.6 ns)

 <State 202>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_19', conv/conv_1.cpp:31) [1266]  (22.6 ns)
	'fcmp' operation ('tmp_144', conv/conv_1.cpp:34) [1273]  (6.79 ns)
	'and' operation ('and_ln34_19', conv/conv_1.cpp:34) [1274]  (0 ns)
	'select' operation ('select_ln34_19', conv/conv_1.cpp:34) [1275]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_19', conv/conv_1.cpp:34 on array 'conv_out' [1276]  (3.25 ns)

 <State 203>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_20', conv/conv_1.cpp:18) with incoming values : ('add_ln18_20', conv/conv_1.cpp:18) [1281]  (0 ns)
	'add' operation ('add_ln26_20', conv/conv_1.cpp:26) [1292]  (1.78 ns)
	'sub' operation ('sub_ln26_20', conv/conv_1.cpp:26) [1297]  (1.73 ns)
	'add' operation ('add_ln26_94', conv/conv_1.cpp:26) [1298]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_60', conv/conv_1.cpp:26) [1300]  (0 ns)
	'load' operation ('conv_input_load_60', conv/conv_1.cpp:26) on array 'conv_input' [1308]  (3.25 ns)

 <State 204>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_60', conv/conv_1.cpp:26) on array 'conv_input' [1308]  (3.25 ns)
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1309]  (12.4 ns)

 <State 205>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_19', conv/conv_1.cpp:26) [1309]  (12.4 ns)
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1310]  (22.6 ns)

 <State 206>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_19', conv/conv_1.cpp:26) [1310]  (22.6 ns)

 <State 207>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20_1', conv/conv_1.cpp:26) [1314]  (22.6 ns)

 <State 208>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20_1', conv/conv_1.cpp:26) [1314]  (22.6 ns)

 <State 209>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20_2', conv/conv_1.cpp:26) [1318]  (22.6 ns)

 <State 210>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20_2', conv/conv_1.cpp:26) [1318]  (22.6 ns)

 <State 211>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1322]  (22.6 ns)

 <State 212>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_20', conv/conv_1.cpp:31) [1322]  (22.6 ns)
	'fcmp' operation ('tmp_151', conv/conv_1.cpp:34) [1329]  (6.79 ns)
	'and' operation ('and_ln34_20', conv/conv_1.cpp:34) [1330]  (0 ns)
	'select' operation ('select_ln34_20', conv/conv_1.cpp:34) [1331]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_20', conv/conv_1.cpp:34 on array 'conv_out' [1332]  (3.25 ns)

 <State 213>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_21', conv/conv_1.cpp:18) with incoming values : ('add_ln18_21', conv/conv_1.cpp:18) [1337]  (0 ns)
	'add' operation ('add_ln26_21', conv/conv_1.cpp:26) [1348]  (1.78 ns)
	'sub' operation ('sub_ln26_21', conv/conv_1.cpp:26) [1353]  (1.73 ns)
	'add' operation ('add_ln26_97', conv/conv_1.cpp:26) [1354]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_63', conv/conv_1.cpp:26) [1356]  (0 ns)
	'load' operation ('conv_input_load_63', conv/conv_1.cpp:26) on array 'conv_input' [1364]  (3.25 ns)

 <State 214>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_63', conv/conv_1.cpp:26) on array 'conv_input' [1364]  (3.25 ns)
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1365]  (12.4 ns)

 <State 215>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_20', conv/conv_1.cpp:26) [1365]  (12.4 ns)
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1366]  (22.6 ns)

 <State 216>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_20', conv/conv_1.cpp:26) [1366]  (22.6 ns)

 <State 217>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21_1', conv/conv_1.cpp:26) [1370]  (22.6 ns)

 <State 218>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21_1', conv/conv_1.cpp:26) [1370]  (22.6 ns)

 <State 219>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21_2', conv/conv_1.cpp:26) [1374]  (22.6 ns)

 <State 220>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21_2', conv/conv_1.cpp:26) [1374]  (22.6 ns)

 <State 221>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1378]  (22.6 ns)

 <State 222>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_21', conv/conv_1.cpp:31) [1378]  (22.6 ns)
	'fcmp' operation ('tmp_160', conv/conv_1.cpp:34) [1385]  (6.79 ns)
	'and' operation ('and_ln34_21', conv/conv_1.cpp:34) [1386]  (0 ns)
	'select' operation ('select_ln34_21', conv/conv_1.cpp:34) [1387]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_21', conv/conv_1.cpp:34 on array 'conv_out' [1388]  (3.25 ns)

 <State 223>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_22', conv/conv_1.cpp:18) with incoming values : ('add_ln18_22', conv/conv_1.cpp:18) [1393]  (0 ns)
	'add' operation ('add_ln26_22', conv/conv_1.cpp:26) [1404]  (1.78 ns)
	'sub' operation ('sub_ln26_22', conv/conv_1.cpp:26) [1409]  (1.73 ns)
	'add' operation ('add_ln26_100', conv/conv_1.cpp:26) [1410]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_66', conv/conv_1.cpp:26) [1412]  (0 ns)
	'load' operation ('conv_input_load_66', conv/conv_1.cpp:26) on array 'conv_input' [1420]  (3.25 ns)

 <State 224>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_66', conv/conv_1.cpp:26) on array 'conv_input' [1420]  (3.25 ns)
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [1421]  (12.4 ns)

 <State 225>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_21', conv/conv_1.cpp:26) [1421]  (12.4 ns)
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [1422]  (22.6 ns)

 <State 226>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_21', conv/conv_1.cpp:26) [1422]  (22.6 ns)

 <State 227>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22_1', conv/conv_1.cpp:26) [1426]  (22.6 ns)

 <State 228>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22_1', conv/conv_1.cpp:26) [1426]  (22.6 ns)

 <State 229>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22_2', conv/conv_1.cpp:26) [1430]  (22.6 ns)

 <State 230>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22_2', conv/conv_1.cpp:26) [1430]  (22.6 ns)

 <State 231>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [1434]  (22.6 ns)

 <State 232>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_22', conv/conv_1.cpp:31) [1434]  (22.6 ns)
	'fcmp' operation ('tmp_169', conv/conv_1.cpp:34) [1441]  (6.79 ns)
	'and' operation ('and_ln34_22', conv/conv_1.cpp:34) [1442]  (0 ns)
	'select' operation ('select_ln34_22', conv/conv_1.cpp:34) [1443]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_22', conv/conv_1.cpp:34 on array 'conv_out' [1444]  (3.25 ns)

 <State 233>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_23', conv/conv_1.cpp:18) with incoming values : ('add_ln18_23', conv/conv_1.cpp:18) [1449]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv_1.cpp:26) [1460]  (1.78 ns)
	'sub' operation ('sub_ln26_23', conv/conv_1.cpp:26) [1465]  (1.73 ns)
	'add' operation ('add_ln26_103', conv/conv_1.cpp:26) [1466]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_69', conv/conv_1.cpp:26) [1468]  (0 ns)
	'load' operation ('conv_input_load_69', conv/conv_1.cpp:26) on array 'conv_input' [1476]  (3.25 ns)

 <State 234>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_69', conv/conv_1.cpp:26) on array 'conv_input' [1476]  (3.25 ns)
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [1477]  (12.4 ns)

 <State 235>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_22', conv/conv_1.cpp:26) [1477]  (12.4 ns)
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [1478]  (22.6 ns)

 <State 236>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_22', conv/conv_1.cpp:26) [1478]  (22.6 ns)

 <State 237>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23_1', conv/conv_1.cpp:26) [1482]  (22.6 ns)

 <State 238>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23_1', conv/conv_1.cpp:26) [1482]  (22.6 ns)

 <State 239>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23_2', conv/conv_1.cpp:26) [1486]  (22.6 ns)

 <State 240>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23_2', conv/conv_1.cpp:26) [1486]  (22.6 ns)

 <State 241>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [1490]  (22.6 ns)

 <State 242>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_23', conv/conv_1.cpp:31) [1490]  (22.6 ns)
	'fcmp' operation ('tmp_176', conv/conv_1.cpp:34) [1497]  (6.79 ns)
	'and' operation ('and_ln34_23', conv/conv_1.cpp:34) [1498]  (0 ns)
	'select' operation ('select_ln34_23', conv/conv_1.cpp:34) [1499]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_23', conv/conv_1.cpp:34 on array 'conv_out' [1500]  (3.25 ns)

 <State 243>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_24', conv/conv_1.cpp:18) with incoming values : ('add_ln18_24', conv/conv_1.cpp:18) [1505]  (0 ns)
	'add' operation ('add_ln26_24', conv/conv_1.cpp:26) [1516]  (1.78 ns)
	'sub' operation ('sub_ln26_24', conv/conv_1.cpp:26) [1521]  (1.73 ns)
	'add' operation ('add_ln26_106', conv/conv_1.cpp:26) [1522]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_72', conv/conv_1.cpp:26) [1524]  (0 ns)
	'load' operation ('conv_input_load_72', conv/conv_1.cpp:26) on array 'conv_input' [1532]  (3.25 ns)

 <State 244>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_72', conv/conv_1.cpp:26) on array 'conv_input' [1532]  (3.25 ns)
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [1533]  (12.4 ns)

 <State 245>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_23', conv/conv_1.cpp:26) [1533]  (12.4 ns)
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [1534]  (22.6 ns)

 <State 246>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_23', conv/conv_1.cpp:26) [1534]  (22.6 ns)

 <State 247>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24_1', conv/conv_1.cpp:26) [1538]  (22.6 ns)

 <State 248>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24_1', conv/conv_1.cpp:26) [1538]  (22.6 ns)

 <State 249>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24_2', conv/conv_1.cpp:26) [1542]  (22.6 ns)

 <State 250>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24_2', conv/conv_1.cpp:26) [1542]  (22.6 ns)

 <State 251>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [1546]  (22.6 ns)

 <State 252>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_24', conv/conv_1.cpp:31) [1546]  (22.6 ns)
	'fcmp' operation ('tmp_185', conv/conv_1.cpp:34) [1553]  (6.79 ns)
	'and' operation ('and_ln34_24', conv/conv_1.cpp:34) [1554]  (0 ns)
	'select' operation ('select_ln34_24', conv/conv_1.cpp:34) [1555]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_24', conv/conv_1.cpp:34 on array 'conv_out' [1556]  (3.25 ns)

 <State 253>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_25', conv/conv_1.cpp:18) with incoming values : ('add_ln18_25', conv/conv_1.cpp:18) [1561]  (0 ns)
	'add' operation ('add_ln26_25', conv/conv_1.cpp:26) [1572]  (1.78 ns)
	'sub' operation ('sub_ln26_25', conv/conv_1.cpp:26) [1577]  (1.73 ns)
	'add' operation ('add_ln26_109', conv/conv_1.cpp:26) [1578]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_75', conv/conv_1.cpp:26) [1580]  (0 ns)
	'load' operation ('conv_input_load_75', conv/conv_1.cpp:26) on array 'conv_input' [1588]  (3.25 ns)

 <State 254>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_75', conv/conv_1.cpp:26) on array 'conv_input' [1588]  (3.25 ns)
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [1589]  (12.4 ns)

 <State 255>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_24', conv/conv_1.cpp:26) [1589]  (12.4 ns)
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [1590]  (22.6 ns)

 <State 256>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_24', conv/conv_1.cpp:26) [1590]  (22.6 ns)

 <State 257>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25_1', conv/conv_1.cpp:26) [1594]  (22.6 ns)

 <State 258>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25_1', conv/conv_1.cpp:26) [1594]  (22.6 ns)

 <State 259>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25_2', conv/conv_1.cpp:26) [1598]  (22.6 ns)

 <State 260>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25_2', conv/conv_1.cpp:26) [1598]  (22.6 ns)

 <State 261>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [1602]  (22.6 ns)

 <State 262>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_25', conv/conv_1.cpp:31) [1602]  (22.6 ns)
	'fcmp' operation ('tmp_191', conv/conv_1.cpp:34) [1609]  (6.79 ns)
	'and' operation ('and_ln34_25', conv/conv_1.cpp:34) [1610]  (0 ns)
	'select' operation ('select_ln34_25', conv/conv_1.cpp:34) [1611]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_25', conv/conv_1.cpp:34 on array 'conv_out' [1612]  (3.25 ns)

 <State 263>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_26', conv/conv_1.cpp:18) with incoming values : ('add_ln18_26', conv/conv_1.cpp:18) [1617]  (0 ns)
	'add' operation ('add_ln26_26', conv/conv_1.cpp:26) [1628]  (1.78 ns)
	'sub' operation ('sub_ln26_26', conv/conv_1.cpp:26) [1633]  (1.73 ns)
	'add' operation ('add_ln26_112', conv/conv_1.cpp:26) [1634]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_78', conv/conv_1.cpp:26) [1636]  (0 ns)
	'load' operation ('conv_input_load_78', conv/conv_1.cpp:26) on array 'conv_input' [1644]  (3.25 ns)

 <State 264>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_78', conv/conv_1.cpp:26) on array 'conv_input' [1644]  (3.25 ns)
	'fmul' operation ('tmp_1_25', conv/conv_1.cpp:26) [1645]  (12.4 ns)

 <State 265>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_25', conv/conv_1.cpp:26) [1645]  (12.4 ns)
	'fadd' operation ('w_sum_3_25', conv/conv_1.cpp:26) [1646]  (22.6 ns)

 <State 266>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_25', conv/conv_1.cpp:26) [1646]  (22.6 ns)

 <State 267>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26_1', conv/conv_1.cpp:26) [1650]  (22.6 ns)

 <State 268>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26_1', conv/conv_1.cpp:26) [1650]  (22.6 ns)

 <State 269>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26_2', conv/conv_1.cpp:26) [1654]  (22.6 ns)

 <State 270>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26_2', conv/conv_1.cpp:26) [1654]  (22.6 ns)

 <State 271>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:31) [1658]  (22.6 ns)

 <State 272>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_26', conv/conv_1.cpp:31) [1658]  (22.6 ns)
	'fcmp' operation ('tmp_196', conv/conv_1.cpp:34) [1665]  (6.79 ns)
	'and' operation ('and_ln34_26', conv/conv_1.cpp:34) [1666]  (0 ns)
	'select' operation ('select_ln34_26', conv/conv_1.cpp:34) [1667]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_26', conv/conv_1.cpp:34 on array 'conv_out' [1668]  (3.25 ns)

 <State 273>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_27', conv/conv_1.cpp:18) with incoming values : ('add_ln18_27', conv/conv_1.cpp:18) [1673]  (0 ns)
	'add' operation ('add_ln26_27', conv/conv_1.cpp:26) [1684]  (1.78 ns)
	'sub' operation ('sub_ln26_27', conv/conv_1.cpp:26) [1689]  (1.73 ns)
	'add' operation ('add_ln26_115', conv/conv_1.cpp:26) [1690]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_81', conv/conv_1.cpp:26) [1692]  (0 ns)
	'load' operation ('conv_input_load_81', conv/conv_1.cpp:26) on array 'conv_input' [1700]  (3.25 ns)

 <State 274>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_81', conv/conv_1.cpp:26) on array 'conv_input' [1700]  (3.25 ns)
	'fmul' operation ('tmp_1_26', conv/conv_1.cpp:26) [1701]  (12.4 ns)

 <State 275>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_26', conv/conv_1.cpp:26) [1701]  (12.4 ns)
	'fadd' operation ('w_sum_3_26', conv/conv_1.cpp:26) [1702]  (22.6 ns)

 <State 276>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_26', conv/conv_1.cpp:26) [1702]  (22.6 ns)

 <State 277>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27_1', conv/conv_1.cpp:26) [1706]  (22.6 ns)

 <State 278>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27_1', conv/conv_1.cpp:26) [1706]  (22.6 ns)

 <State 279>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27_2', conv/conv_1.cpp:26) [1710]  (22.6 ns)

 <State 280>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27_2', conv/conv_1.cpp:26) [1710]  (22.6 ns)

 <State 281>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_27', conv/conv_1.cpp:31) [1714]  (22.6 ns)

 <State 282>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_27', conv/conv_1.cpp:31) [1714]  (22.6 ns)
	'fcmp' operation ('tmp_201', conv/conv_1.cpp:34) [1721]  (6.79 ns)
	'and' operation ('and_ln34_27', conv/conv_1.cpp:34) [1722]  (0 ns)
	'select' operation ('select_ln34_27', conv/conv_1.cpp:34) [1723]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_27', conv/conv_1.cpp:34 on array 'conv_out' [1724]  (3.25 ns)

 <State 283>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_28', conv/conv_1.cpp:18) with incoming values : ('add_ln18_28', conv/conv_1.cpp:18) [1729]  (0 ns)
	'add' operation ('add_ln26_28', conv/conv_1.cpp:26) [1740]  (1.78 ns)
	'sub' operation ('sub_ln26_28', conv/conv_1.cpp:26) [1745]  (1.73 ns)
	'add' operation ('add_ln26_118', conv/conv_1.cpp:26) [1746]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_84', conv/conv_1.cpp:26) [1748]  (0 ns)
	'load' operation ('conv_input_load_84', conv/conv_1.cpp:26) on array 'conv_input' [1756]  (3.25 ns)

 <State 284>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_84', conv/conv_1.cpp:26) on array 'conv_input' [1756]  (3.25 ns)
	'fmul' operation ('tmp_1_27', conv/conv_1.cpp:26) [1757]  (12.4 ns)

 <State 285>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_27', conv/conv_1.cpp:26) [1757]  (12.4 ns)
	'fadd' operation ('w_sum_3_27', conv/conv_1.cpp:26) [1758]  (22.6 ns)

 <State 286>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_27', conv/conv_1.cpp:26) [1758]  (22.6 ns)

 <State 287>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28_1', conv/conv_1.cpp:26) [1762]  (22.6 ns)

 <State 288>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28_1', conv/conv_1.cpp:26) [1762]  (22.6 ns)

 <State 289>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28_2', conv/conv_1.cpp:26) [1766]  (22.6 ns)

 <State 290>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28_2', conv/conv_1.cpp:26) [1766]  (22.6 ns)

 <State 291>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_28', conv/conv_1.cpp:31) [1770]  (22.6 ns)

 <State 292>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_28', conv/conv_1.cpp:31) [1770]  (22.6 ns)
	'fcmp' operation ('tmp_206', conv/conv_1.cpp:34) [1777]  (6.79 ns)
	'and' operation ('and_ln34_28', conv/conv_1.cpp:34) [1778]  (0 ns)
	'select' operation ('select_ln34_28', conv/conv_1.cpp:34) [1779]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_28', conv/conv_1.cpp:34 on array 'conv_out' [1780]  (3.25 ns)

 <State 293>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_29', conv/conv_1.cpp:18) with incoming values : ('add_ln18_29', conv/conv_1.cpp:18) [1785]  (0 ns)
	'add' operation ('add_ln26_29', conv/conv_1.cpp:26) [1796]  (1.78 ns)
	'sub' operation ('sub_ln26_29', conv/conv_1.cpp:26) [1801]  (1.73 ns)
	'add' operation ('add_ln26_121', conv/conv_1.cpp:26) [1802]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_87', conv/conv_1.cpp:26) [1804]  (0 ns)
	'load' operation ('conv_input_load_87', conv/conv_1.cpp:26) on array 'conv_input' [1812]  (3.25 ns)

 <State 294>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_87', conv/conv_1.cpp:26) on array 'conv_input' [1812]  (3.25 ns)
	'fmul' operation ('tmp_1_28', conv/conv_1.cpp:26) [1813]  (12.4 ns)

 <State 295>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_28', conv/conv_1.cpp:26) [1813]  (12.4 ns)
	'fadd' operation ('w_sum_3_28', conv/conv_1.cpp:26) [1814]  (22.6 ns)

 <State 296>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_28', conv/conv_1.cpp:26) [1814]  (22.6 ns)

 <State 297>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29_1', conv/conv_1.cpp:26) [1818]  (22.6 ns)

 <State 298>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29_1', conv/conv_1.cpp:26) [1818]  (22.6 ns)

 <State 299>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29_2', conv/conv_1.cpp:26) [1822]  (22.6 ns)

 <State 300>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29_2', conv/conv_1.cpp:26) [1822]  (22.6 ns)

 <State 301>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_29', conv/conv_1.cpp:31) [1826]  (22.6 ns)

 <State 302>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_29', conv/conv_1.cpp:31) [1826]  (22.6 ns)
	'fcmp' operation ('tmp_211', conv/conv_1.cpp:34) [1833]  (6.79 ns)
	'and' operation ('and_ln34_29', conv/conv_1.cpp:34) [1834]  (0 ns)
	'select' operation ('select_ln34_29', conv/conv_1.cpp:34) [1835]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_29', conv/conv_1.cpp:34 on array 'conv_out' [1836]  (3.25 ns)

 <State 303>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_30', conv/conv_1.cpp:18) with incoming values : ('add_ln18_30', conv/conv_1.cpp:18) [1841]  (0 ns)
	'add' operation ('add_ln26_30', conv/conv_1.cpp:26) [1852]  (1.78 ns)
	'sub' operation ('sub_ln26_30', conv/conv_1.cpp:26) [1857]  (1.73 ns)
	'add' operation ('add_ln26_124', conv/conv_1.cpp:26) [1858]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_90', conv/conv_1.cpp:26) [1860]  (0 ns)
	'load' operation ('conv_input_load_90', conv/conv_1.cpp:26) on array 'conv_input' [1868]  (3.25 ns)

 <State 304>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_90', conv/conv_1.cpp:26) on array 'conv_input' [1868]  (3.25 ns)
	'fmul' operation ('tmp_1_29', conv/conv_1.cpp:26) [1869]  (12.4 ns)

 <State 305>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_29', conv/conv_1.cpp:26) [1869]  (12.4 ns)
	'fadd' operation ('w_sum_3_29', conv/conv_1.cpp:26) [1870]  (22.6 ns)

 <State 306>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_29', conv/conv_1.cpp:26) [1870]  (22.6 ns)

 <State 307>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30_1', conv/conv_1.cpp:26) [1874]  (22.6 ns)

 <State 308>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30_1', conv/conv_1.cpp:26) [1874]  (22.6 ns)

 <State 309>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30_2', conv/conv_1.cpp:26) [1878]  (22.6 ns)

 <State 310>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30_2', conv/conv_1.cpp:26) [1878]  (22.6 ns)

 <State 311>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_30', conv/conv_1.cpp:31) [1882]  (22.6 ns)

 <State 312>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_30', conv/conv_1.cpp:31) [1882]  (22.6 ns)
	'fcmp' operation ('tmp_216', conv/conv_1.cpp:34) [1889]  (6.79 ns)
	'and' operation ('and_ln34_30', conv/conv_1.cpp:34) [1890]  (0 ns)
	'select' operation ('select_ln34_30', conv/conv_1.cpp:34) [1891]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_30', conv/conv_1.cpp:34 on array 'conv_out' [1892]  (3.25 ns)

 <State 313>: 8.4ns
The critical path consists of the following:
	'phi' operation ('wr_0_31', conv/conv_1.cpp:18) with incoming values : ('add_ln18_31', conv/conv_1.cpp:18) [1897]  (0 ns)
	'add' operation ('add_ln26_31', conv/conv_1.cpp:26) [1908]  (1.78 ns)
	'sub' operation ('sub_ln26_31', conv/conv_1.cpp:26) [1913]  (1.73 ns)
	'add' operation ('add_ln26_127', conv/conv_1.cpp:26) [1914]  (1.64 ns)
	'getelementptr' operation ('conv_input_addr_93', conv/conv_1.cpp:26) [1916]  (0 ns)
	'load' operation ('conv_input_load_93', conv/conv_1.cpp:26) on array 'conv_input' [1924]  (3.25 ns)

 <State 314>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_input_load_93', conv/conv_1.cpp:26) on array 'conv_input' [1924]  (3.25 ns)
	'fmul' operation ('tmp_1_30', conv/conv_1.cpp:26) [1925]  (12.4 ns)

 <State 315>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_30', conv/conv_1.cpp:26) [1925]  (12.4 ns)
	'fadd' operation ('w_sum_3_30', conv/conv_1.cpp:26) [1926]  (22.6 ns)

 <State 316>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_30', conv/conv_1.cpp:26) [1926]  (22.6 ns)

 <State 317>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_31_1', conv/conv_1.cpp:26) [1930]  (22.6 ns)

 <State 318>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_31_1', conv/conv_1.cpp:26) [1930]  (22.6 ns)

 <State 319>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_31_2', conv/conv_1.cpp:26) [1934]  (22.6 ns)

 <State 320>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_31_2', conv/conv_1.cpp:26) [1934]  (22.6 ns)

 <State 321>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_31', conv/conv_1.cpp:31) [1938]  (22.6 ns)

 <State 322>: 33.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum_31', conv/conv_1.cpp:31) [1938]  (22.6 ns)
	'fcmp' operation ('tmp_221', conv/conv_1.cpp:34) [1945]  (6.79 ns)
	'and' operation ('and_ln34_31', conv/conv_1.cpp:34) [1946]  (0 ns)
	'select' operation ('select_ln34_31', conv/conv_1.cpp:34) [1947]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv_1.cpp:35) of variable 'select_ln34_31', conv/conv_1.cpp:34 on array 'conv_out' [1948]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255
	State 256
	State 257
	State 258
	State 259
	State 260
	State 261
	State 262
	State 263
	State 264
	State 265
	State 266
	State 267
	State 268
	State 269
	State 270
	State 271
	State 272
	State 273
	State 274
	State 275
	State 276
	State 277
	State 278
	State 279
	State 280
	State 281
	State 282
	State 283
	State 284
	State 285
	State 286
	State 287
	State 288
	State 289
	State 290
	State 291
	State 292
	State 293
	State 294
	State 295
	State 296
	State 297
	State 298
	State 299
	State 300
	State 301
	State 302
	State 303
	State 304
	State 305
	State 306
	State 307
	State 308
	State 309
	State 310
	State 311
	State 312
	State 313
	State 314
	State 315
	State 316
	State 317
	State 318
	State 319
	State 320
	State 321
	State 322


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
