// Seed: 2822961013
module module_0 ();
  logic id_1;
  ;
  assign module_2._id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd4,
    parameter id_5 = 32'd3
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire _id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  logic [1 : id_5] id_8[-1 'b0 +  id_2 : 1];
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd29
) (
    input  tri0 _id_0,
    output wire id_1,
    input  tri1 id_2
);
  wire [-1 : id_0] id_4;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
