{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 05:52:50 2013 " "Info: Processing started: Wed Nov 27 05:52:50 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "98 100 " "Warning: No exact pin location assignment(s) for 98 pins of 100 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[0\] " "Info: Pin output\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[0] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[1\] " "Info: Pin output\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[1] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[2\] " "Info: Pin output\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[2] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[3\] " "Info: Pin output\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[3] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[4\] " "Info: Pin output\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[4] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[5\] " "Info: Pin output\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[5] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[6\] " "Info: Pin output\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[6] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[7\] " "Info: Pin output\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[7] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[8\] " "Info: Pin output\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[8] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[9\] " "Info: Pin output\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[9] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[10\] " "Info: Pin output\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[10] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[11\] " "Info: Pin output\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[11] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[12\] " "Info: Pin output\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[12] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[13\] " "Info: Pin output\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[13] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[14\] " "Info: Pin output\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[14] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[15\] " "Info: Pin output\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[15] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[16\] " "Info: Pin output\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[16] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[17\] " "Info: Pin output\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[17] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[18\] " "Info: Pin output\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[18] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[19\] " "Info: Pin output\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[19] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[20\] " "Info: Pin output\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[20] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[21\] " "Info: Pin output\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[21] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[22\] " "Info: Pin output\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[22] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[23\] " "Info: Pin output\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[23] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[24\] " "Info: Pin output\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[24] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[25\] " "Info: Pin output\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[25] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[26\] " "Info: Pin output\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[26] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[27\] " "Info: Pin output\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[27] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[28\] " "Info: Pin output\[28\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[28] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[29\] " "Info: Pin output\[29\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[29] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[30\] " "Info: Pin output\[30\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[30] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output\[31\] " "Info: Pin output\[31\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { output[31] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 9 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { output[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[0\] " "Info: Pin shadow_out\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[0] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[1\] " "Info: Pin shadow_out\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[1] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[2\] " "Info: Pin shadow_out\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[2] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[3\] " "Info: Pin shadow_out\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[3] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[4\] " "Info: Pin shadow_out\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[4] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[5\] " "Info: Pin shadow_out\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[5] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[6\] " "Info: Pin shadow_out\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[6] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[7\] " "Info: Pin shadow_out\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[7] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[8\] " "Info: Pin shadow_out\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[8] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[9\] " "Info: Pin shadow_out\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[9] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[10\] " "Info: Pin shadow_out\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[10] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[11\] " "Info: Pin shadow_out\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[11] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[12\] " "Info: Pin shadow_out\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[12] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[13\] " "Info: Pin shadow_out\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[13] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[14\] " "Info: Pin shadow_out\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[14] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[15\] " "Info: Pin shadow_out\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[15] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[16\] " "Info: Pin shadow_out\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[16] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[17\] " "Info: Pin shadow_out\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[17] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[18\] " "Info: Pin shadow_out\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[18] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[19\] " "Info: Pin shadow_out\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[19] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[20\] " "Info: Pin shadow_out\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[20] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[21\] " "Info: Pin shadow_out\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[21] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[22\] " "Info: Pin shadow_out\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[22] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[23\] " "Info: Pin shadow_out\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[23] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[24\] " "Info: Pin shadow_out\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[24] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[25\] " "Info: Pin shadow_out\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[25] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[26\] " "Info: Pin shadow_out\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[26] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[27\] " "Info: Pin shadow_out\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[27] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[28\] " "Info: Pin shadow_out\[28\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[28] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[29\] " "Info: Pin shadow_out\[29\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[29] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[30\] " "Info: Pin shadow_out\[30\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[30] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "shadow_out\[31\] " "Info: Pin shadow_out\[31\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { shadow_out[31] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 10 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { shadow_out[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "restore " "Info: Pin restore not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { restore } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 11 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { restore } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[0\] " "Info: Pin input\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[0] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write_enable " "Info: Pin write_enable not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { write_enable } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[1\] " "Info: Pin input\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[1] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[2\] " "Info: Pin input\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[2] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[3\] " "Info: Pin input\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[3] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[4\] " "Info: Pin input\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[4] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[5\] " "Info: Pin input\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[5] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[6\] " "Info: Pin input\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[6] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[7\] " "Info: Pin input\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[7] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[8\] " "Info: Pin input\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[8] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[9\] " "Info: Pin input\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[9] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[10\] " "Info: Pin input\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[10] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[11\] " "Info: Pin input\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[11] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[12\] " "Info: Pin input\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[12] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[13\] " "Info: Pin input\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[13] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[14\] " "Info: Pin input\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[14] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[15\] " "Info: Pin input\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[15] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[16\] " "Info: Pin input\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[16] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[17\] " "Info: Pin input\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[17] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[18\] " "Info: Pin input\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[18] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[19\] " "Info: Pin input\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[19] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[20\] " "Info: Pin input\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[20] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[21\] " "Info: Pin input\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[21] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[22\] " "Info: Pin input\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[22] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[23\] " "Info: Pin input\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[23] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[24\] " "Info: Pin input\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[24] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[25\] " "Info: Pin input\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[25] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[26\] " "Info: Pin input\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[26] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[27\] " "Info: Pin input\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[27] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[28\] " "Info: Pin input\[28\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[28] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[29\] " "Info: Pin input\[29\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[29] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[30\] " "Info: Pin input\[30\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[30] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input\[31\] " "Info: Pin input\[31\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { input[31] } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 5 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { input[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 8 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "98 unused 3.3V 33 65 0 " "Info: Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 33 input, 65 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 64 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 57 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyboard_in\[0\] " "Warning: Node \"keyboard_in\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_in\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyboard_in\[1\] " "Warning: Node \"keyboard_in\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_in\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyboard_in\[2\] " "Warning: Node \"keyboard_in\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_in\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "keyboard_in\[3\] " "Warning: Node \"keyboard_in\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboard_in\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[10\] " "Warning: Node \"led_14\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[11\] " "Warning: Node \"led_14\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[12\] " "Warning: Node \"led_14\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[13\] " "Warning: Node \"led_14\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[14\] " "Warning: Node \"led_14\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[1\] " "Warning: Node \"led_14\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[2\] " "Warning: Node \"led_14\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[3\] " "Warning: Node \"led_14\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[4\] " "Warning: Node \"led_14\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[5\] " "Warning: Node \"led_14\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[6\] " "Warning: Node \"led_14\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[7\] " "Warning: Node \"led_14\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[8\] " "Warning: Node \"led_14\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led_14\[9\] " "Warning: Node \"led_14\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_14\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "25.850 ns register register " "Info: Estimated most critical path is register to register delay of 25.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns razor_dflipflop:\\G1:12:d31_1\|output 1 REG LAB_X48_Y17 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X48_Y17; Fanout = 7; REG Node = 'razor_dflipflop:\\G1:12:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { razor_dflipflop:\G1:12:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.521 ns) 1.291 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~1 2 COMB LAB_X46_Y17 1 " "Info: 2: + IC(0.770 ns) + CELL(0.521 ns) = 1.291 ns; Loc. = LAB_X46_Y17; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { razor_dflipflop:\G1:12:d31_1|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.177 ns) 2.550 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~2 3 COMB LAB_X47_Y19 2 " "Info: 3: + IC(1.082 ns) + CELL(0.177 ns) = 2.550 ns; Loc. = LAB_X47_Y19; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:30:IFF3:12:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 3.810 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:12:G2:halfadder3\|sum~2 4 COMB LAB_X47_Y17 11 " "Info: 4: + IC(0.938 ns) + CELL(0.322 ns) = 3.810 ns; Loc. = LAB_X47_Y17; Fanout = 11; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:12:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.521 ns) 5.039 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~1 5 COMB LAB_X45_Y17 1 " "Info: 5: + IC(0.708 ns) + CELL(0.521 ns) = 5.039 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 5.716 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~2 6 COMB LAB_X45_Y17 1 " "Info: 6: + IC(0.499 ns) + CELL(0.178 ns) = 5.716 ns; Loc. = LAB_X45_Y17; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.052 ns) + CELL(0.178 ns) 6.946 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~3 7 COMB LAB_X47_Y17 2 " "Info: 7: + IC(1.052 ns) + CELL(0.178 ns) = 6.946 ns; Loc. = LAB_X47_Y17; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.461 ns) 7.562 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~4 8 COMB LAB_X47_Y17 4 " "Info: 8: + IC(0.155 ns) + CELL(0.461 ns) = 7.562 ns; Loc. = LAB_X47_Y17; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:10:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.715 ns) + CELL(0.544 ns) 8.821 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:10:G2:halfadder3\|carryout~2 9 COMB LAB_X46_Y19 5 " "Info: 9: + IC(0.715 ns) + CELL(0.544 ns) = 8.821 ns; Loc. = LAB_X46_Y19; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:10:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.178 ns) 10.403 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|sum~3 10 COMB LAB_X48_Y17 1 " "Info: 10: + IC(1.404 ns) + CELL(0.178 ns) = 10.403 ns; Loc. = LAB_X48_Y17; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.404 ns) + CELL(0.178 ns) 11.985 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|sum~4 11 COMB LAB_X46_Y19 5 " "Info: 11: + IC(1.404 ns) + CELL(0.178 ns) = 11.985 ns; Loc. = LAB_X46_Y19; Fanout = 5; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:9:G2:halfadder3\|sum~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|sum~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.944 ns) + CELL(0.322 ns) 13.251 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:7:G2:halfadder3\|carryout~1 12 COMB LAB_X47_Y15 4 " "Info: 12: + IC(0.944 ns) + CELL(0.322 ns) = 13.251 ns; Loc. = LAB_X47_Y15; Fanout = 4; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:7:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|sum~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.544 ns) 14.832 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4 13 COMB LAB_X49_Y17 3 " "Info: 13: + IC(1.037 ns) + CELL(0.544 ns) = 14.832 ns; Loc. = LAB_X49_Y17; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.461 ns) 16.041 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~5 14 COMB LAB_X48_Y15 2 " "Info: 14: + IC(0.748 ns) + CELL(0.461 ns) = 16.041 ns; Loc. = LAB_X48_Y15; Fanout = 2; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:6:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 16.718 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~2 15 COMB LAB_X48_Y15 1 " "Info: 15: + IC(0.132 ns) + CELL(0.545 ns) = 16.718 ns; Loc. = LAB_X48_Y15; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 17.395 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~3 16 COMB LAB_X48_Y15 7 " "Info: 16: + IC(0.499 ns) + CELL(0.178 ns) = 17.395 ns; Loc. = LAB_X48_Y15; Fanout = 7; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:6:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 18.660 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~3 17 COMB LAB_X48_Y18 1 " "Info: 17: + IC(0.943 ns) + CELL(0.322 ns) = 18.660 ns; Loc. = LAB_X48_Y18; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 19.337 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~4 18 COMB LAB_X48_Y18 3 " "Info: 18: + IC(0.499 ns) + CELL(0.178 ns) = 19.337 ns; Loc. = LAB_X48_Y18; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:3:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 20.013 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum~3 19 COMB LAB_X48_Y18 1 " "Info: 19: + IC(0.132 ns) + CELL(0.544 ns) = 20.013 ns; Loc. = LAB_X48_Y18; Fanout = 1; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 20.690 ns comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum~4 20 COMB LAB_X48_Y18 3 " "Info: 20: + IC(0.499 ns) + CELL(0.178 ns) = 20.690 ns; Loc. = LAB_X48_Y18; Fanout = 3; COMB Node = 'comparator_32:comparator\|carrysaveadder:subtraction\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.545 ns) 21.955 ns comparator_32:comparator\|not_equal~15 21 COMB LAB_X49_Y15 1 " "Info: 21: + IC(0.720 ns) + CELL(0.545 ns) = 21.955 ns; Loc. = LAB_X49_Y15; Fanout = 1; COMB Node = 'comparator_32:comparator\|not_equal~15'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum~4 comparator_32:comparator|not_equal~15 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.278 ns) 22.588 ns comparator_32:comparator\|not_equal~17 22 COMB LAB_X49_Y15 1 " "Info: 22: + IC(0.355 ns) + CELL(0.278 ns) = 22.588 ns; Loc. = LAB_X49_Y15; Fanout = 1; COMB Node = 'comparator_32:comparator\|not_equal~17'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { comparator_32:comparator|not_equal~15 comparator_32:comparator|not_equal~17 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.322 ns) 23.862 ns enable_comb\[0\]~0 23 COMB LAB_X48_Y18 33 " "Info: 23: + IC(0.952 ns) + CELL(0.322 ns) = 23.862 ns; Loc. = LAB_X48_Y18; Fanout = 33; COMB Node = 'enable_comb\[0\]~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { comparator_32:comparator|not_equal~17 enable_comb[0]~0 } "NODE_NAME" } } { "razor_latch.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_latch.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.178 ns) 25.754 ns razor_dflipflop:\\G1:6:d31_1\|output~2 24 COMB LAB_X43_Y17 1 " "Info: 24: + IC(1.714 ns) + CELL(0.178 ns) = 25.754 ns; Loc. = LAB_X43_Y17; Fanout = 1; COMB Node = 'razor_dflipflop:\\G1:6:d31_1\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { enable_comb[0]~0 razor_dflipflop:\G1:6:d31_1|output~2 } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 25.850 ns razor_dflipflop:\\G1:6:d31_1\|output 25 REG LAB_X43_Y17 10 " "Info: 25: + IC(0.000 ns) + CELL(0.096 ns) = 25.850 ns; Loc. = LAB_X43_Y17; Fanout = 10; REG Node = 'razor_dflipflop:\\G1:6:d31_1\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { razor_dflipflop:\G1:6:d31_1|output~2 razor_dflipflop:\G1:6:d31_1|output } "NODE_NAME" } } { "razor_dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/razor_dflipflop.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.949 ns ( 30.75 % ) " "Info: Total cell delay = 7.949 ns ( 30.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.901 ns ( 69.25 % ) " "Info: Total interconnect delay = 17.901 ns ( 69.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.850 ns" { razor_dflipflop:\G1:12:d31_1|output comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:12:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:12:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:10:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:10:G2:halfadder3|carryout~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:9:G2:halfadder3|sum~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:7:G2:halfadder3|carryout~1 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:6:G2:halfadder3|carryout~5 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~2 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:6:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:3:G2:halfadder3|carryout~4 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum~3 comparator_32:comparator|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum~4 comparator_32:comparator|not_equal~15 comparator_32:comparator|not_equal~17 enable_comb[0]~0 razor_dflipflop:\G1:6:d31_1|output~2 razor_dflipflop:\G1:6:d31_1|output } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 7% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "65 " "Warning: Found 65 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[0\] 0 " "Info: Pin \"output\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[1\] 0 " "Info: Pin \"output\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[2\] 0 " "Info: Pin \"output\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[3\] 0 " "Info: Pin \"output\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[4\] 0 " "Info: Pin \"output\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[5\] 0 " "Info: Pin \"output\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[6\] 0 " "Info: Pin \"output\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[7\] 0 " "Info: Pin \"output\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[8\] 0 " "Info: Pin \"output\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[9\] 0 " "Info: Pin \"output\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[10\] 0 " "Info: Pin \"output\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[11\] 0 " "Info: Pin \"output\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[12\] 0 " "Info: Pin \"output\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[13\] 0 " "Info: Pin \"output\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[14\] 0 " "Info: Pin \"output\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[15\] 0 " "Info: Pin \"output\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[16\] 0 " "Info: Pin \"output\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[17\] 0 " "Info: Pin \"output\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[18\] 0 " "Info: Pin \"output\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[19\] 0 " "Info: Pin \"output\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[20\] 0 " "Info: Pin \"output\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[21\] 0 " "Info: Pin \"output\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[22\] 0 " "Info: Pin \"output\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[23\] 0 " "Info: Pin \"output\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[24\] 0 " "Info: Pin \"output\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[25\] 0 " "Info: Pin \"output\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[26\] 0 " "Info: Pin \"output\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[27\] 0 " "Info: Pin \"output\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[28\] 0 " "Info: Pin \"output\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[29\] 0 " "Info: Pin \"output\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[30\] 0 " "Info: Pin \"output\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output\[31\] 0 " "Info: Pin \"output\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[0\] 0 " "Info: Pin \"shadow_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[1\] 0 " "Info: Pin \"shadow_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[2\] 0 " "Info: Pin \"shadow_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[3\] 0 " "Info: Pin \"shadow_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[4\] 0 " "Info: Pin \"shadow_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[5\] 0 " "Info: Pin \"shadow_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[6\] 0 " "Info: Pin \"shadow_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[7\] 0 " "Info: Pin \"shadow_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[8\] 0 " "Info: Pin \"shadow_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[9\] 0 " "Info: Pin \"shadow_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[10\] 0 " "Info: Pin \"shadow_out\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[11\] 0 " "Info: Pin \"shadow_out\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[12\] 0 " "Info: Pin \"shadow_out\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[13\] 0 " "Info: Pin \"shadow_out\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[14\] 0 " "Info: Pin \"shadow_out\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[15\] 0 " "Info: Pin \"shadow_out\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[16\] 0 " "Info: Pin \"shadow_out\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[17\] 0 " "Info: Pin \"shadow_out\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[18\] 0 " "Info: Pin \"shadow_out\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[19\] 0 " "Info: Pin \"shadow_out\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[20\] 0 " "Info: Pin \"shadow_out\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[21\] 0 " "Info: Pin \"shadow_out\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[22\] 0 " "Info: Pin \"shadow_out\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[23\] 0 " "Info: Pin \"shadow_out\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[24\] 0 " "Info: Pin \"shadow_out\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[25\] 0 " "Info: Pin \"shadow_out\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[26\] 0 " "Info: Pin \"shadow_out\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[27\] 0 " "Info: Pin \"shadow_out\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[28\] 0 " "Info: Pin \"shadow_out\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[29\] 0 " "Info: Pin \"shadow_out\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[30\] 0 " "Info: Pin \"shadow_out\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "shadow_out\[31\] 0 " "Info: Pin \"shadow_out\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "restore 0 " "Info: Pin \"restore\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Info: Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 05:52:58 2013 " "Info: Processing ended: Wed Nov 27 05:52:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
