# Memory and bus architecture details

**Source**: Page 123, Chunk 866  
**Category**: Memory and bus architecture details  
**Chunk Index**: 866

---

RM0433 Memory and bus architecture
AXI_TARG2_
FN_MOD_
0x3008 ISS_BM
RM0433 Rev 8 123/3353
128
.seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR .seR
Reset value 0 0
0x300C - Reserved

---

**AI Reasoning**: The content chunk discusses memory and bus architecture, which fits well under the 'specifications' category. The filename 'memory_bus_architecture.md' captures the essence of the content, making it easily discoverable. This organization maintains a shallow directory structure, aligning with the guidelines.
