

================================================================
== Vitis HLS Report for 'load_weight_S0_Pipeline_VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS'
================================================================
* Date:           Thu May 22 18:55:41 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn.prj
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   102403|   102403|  0.410 ms|  0.410 ms|  102403|  102403|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                                       |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                               Loop Name                               |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4  |   102401|   102401|         3|          1|          1|  102400|       yes|
        +-----------------------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1" [cnn.cpp:184]   --->   Operation 6 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1" [cnn.cpp:183]   --->   Operation 7 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1" [cnn.cpp:182]   --->   Operation 9 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i0 = alloca i32 1" [cnn.cpp:181]   --->   Operation 11 'alloca' 'i0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln181_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln181"   --->   Operation 13 'read' 'sext_ln181_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln181_cast = sext i62 %sext_ln181_read"   --->   Operation 14 'sext' 'sext_ln181_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_15, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten34"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln181 = store i5 0, i5 %i0" [cnn.cpp:181]   --->   Operation 17 'store' 'store_ln181' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten12"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln182 = store i9 0, i9 %i1" [cnn.cpp:182]   --->   Operation 19 'store' 'store_ln182' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln183 = store i3 0, i3 %i2" [cnn.cpp:183]   --->   Operation 21 'store' 'store_ln183' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 0, i3 %i3" [cnn.cpp:184]   --->   Operation 22 'store' 'store_ln184' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i14 %indvar_flatten12" [cnn.cpp:182]   --->   Operation 24 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i17 %indvar_flatten34" [cnn.cpp:181]   --->   Operation 25 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln181 = icmp_eq  i17 %indvar_flatten34_load, i17 102400" [cnn.cpp:181]   --->   Operation 26 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%add_ln181 = add i17 %indvar_flatten34_load, i17 1" [cnn.cpp:181]   --->   Operation 27 'add' 'add_ln181' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.inc34, void %for.end36.exitStub" [cnn.cpp:181]   --->   Operation 28 'br' 'br_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.76ns)   --->   "%icmp_ln182 = icmp_eq  i14 %indvar_flatten12_load, i14 6400" [cnn.cpp:182]   --->   Operation 29 'icmp' 'icmp_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.76ns)   --->   "%add_ln182_1 = add i14 %indvar_flatten12_load, i14 1" [cnn.cpp:182]   --->   Operation 30 'add' 'add_ln182_1' <Predicate = (!icmp_ln181)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.34ns)   --->   "%select_ln182_2 = select i1 %icmp_ln182, i14 1, i14 %add_ln182_1" [cnn.cpp:182]   --->   Operation 31 'select' 'select_ln182_2' <Predicate = (!icmp_ln181)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln181 = store i17 %add_ln181, i17 %indvar_flatten34" [cnn.cpp:181]   --->   Operation 32 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln182 = store i14 %select_ln182_2, i14 %indvar_flatten12" [cnn.cpp:182]   --->   Operation 33 'store' 'store_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [cnn.cpp:183]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i3_load = load i3 %i3" [cnn.cpp:183]   --->   Operation 35 'load' 'i3_load' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i2_load = load i3 %i2" [cnn.cpp:182]   --->   Operation 36 'load' 'i2_load' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i1_load = load i9 %i1" [cnn.cpp:181]   --->   Operation 37 'load' 'i1_load' <Predicate = (!icmp_ln181 & !icmp_ln182)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i0_load = load i5 %i0" [cnn.cpp:181]   --->   Operation 38 'load' 'i0_load' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_weight_addr = getelementptr i32 %kernel_weight, i64 %sext_ln181_cast" [cnn.cpp:181]   --->   Operation 39 'getelementptr' 'kernel_weight_addr' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln181_1 = add i5 %i0_load, i5 1" [cnn.cpp:181]   --->   Operation 40 'add' 'add_ln181_1' <Predicate = (!icmp_ln181 & icmp_ln182)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.30ns)   --->   "%select_ln181 = select i1 %icmp_ln182, i9 0, i9 %i1_load" [cnn.cpp:181]   --->   Operation 41 'select' 'select_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.12ns)   --->   "%xor_ln181 = xor i1 %icmp_ln182, i1 1" [cnn.cpp:181]   --->   Operation 42 'xor' 'xor_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.57ns)   --->   "%icmp_ln184 = icmp_eq  i3 %i3_load, i3 5" [cnn.cpp:184]   --->   Operation 43 'icmp' 'icmp_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%icmp_ln183 = icmp_eq  i6 %indvar_flatten_load, i6 25" [cnn.cpp:183]   --->   Operation 44 'icmp' 'icmp_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.12ns)   --->   "%and_ln181_1 = and i1 %icmp_ln183, i1 %xor_ln181" [cnn.cpp:181]   --->   Operation 45 'and' 'and_ln181_1' <Predicate = (!icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln181_1 = select i1 %icmp_ln182, i5 %add_ln181_1, i5 %i0_load" [cnn.cpp:181]   --->   Operation 46 'select' 'select_ln181_1' <Predicate = (!icmp_ln181)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i5 %select_ln181_1" [cnn.cpp:182]   --->   Operation 47 'trunc' 'trunc_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.71ns)   --->   "%add_ln182 = add i9 %select_ln181, i9 1" [cnn.cpp:182]   --->   Operation 48 'add' 'add_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.12ns)   --->   "%or_ln182 = or i1 %and_ln181_1, i1 %icmp_ln182" [cnn.cpp:182]   --->   Operation 49 'or' 'or_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln182 = select i1 %or_ln182, i3 0, i3 %i2_load" [cnn.cpp:182]   --->   Operation 50 'select' 'select_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln182)   --->   "%xor_ln182 = xor i1 %icmp_ln183, i1 1" [cnn.cpp:182]   --->   Operation 51 'xor' 'xor_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln182)   --->   "%or_ln182_1 = or i1 %icmp_ln182, i1 %xor_ln182" [cnn.cpp:182]   --->   Operation 52 'or' 'or_ln182_1' <Predicate = (!icmp_ln181)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln182)   --->   "%and_ln181 = and i1 %or_ln182_1, i1 %xor_ln181" [cnn.cpp:181]   --->   Operation 53 'and' 'and_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln182 = and i1 %and_ln181, i1 %icmp_ln184" [cnn.cpp:182]   --->   Operation 54 'and' 'and_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.30ns)   --->   "%select_ln182_1 = select i1 %and_ln181_1, i9 %add_ln182, i9 %select_ln181" [cnn.cpp:182]   --->   Operation 55 'select' 'select_ln182_1' <Predicate = (!icmp_ln181)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.57ns)   --->   "%add_ln183 = add i3 %select_ln182, i3 1" [cnn.cpp:183]   --->   Operation 56 'add' 'add_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln183)   --->   "%or_ln183 = or i1 %and_ln182, i1 %and_ln181_1" [cnn.cpp:183]   --->   Operation 57 'or' 'or_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln183)   --->   "%or_ln183_1 = or i1 %or_ln183, i1 %icmp_ln182" [cnn.cpp:183]   --->   Operation 58 'or' 'or_ln183_1' <Predicate = (!icmp_ln181)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln183 = select i1 %or_ln183_1, i3 0, i3 %i3_load" [cnn.cpp:183]   --->   Operation 59 'select' 'select_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.27ns)   --->   "%select_ln183_1 = select i1 %and_ln182, i3 %add_ln183, i3 %select_ln182" [cnn.cpp:183]   --->   Operation 60 'select' 'select_ln183_1' <Predicate = (!icmp_ln181)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln182, i8 0" [cnn.cpp:182]   --->   Operation 61 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%select_ln182_1_cast = zext i9 %select_ln182_1" [cnn.cpp:182]   --->   Operation 62 'zext' 'select_ln182_1_cast' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.74ns)   --->   "%empty = add i12 %tmp, i12 %select_ln182_1_cast" [cnn.cpp:182]   --->   Operation 63 'add' 'empty' <Predicate = (!icmp_ln181)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (2.92ns)   --->   "%kernel_weight_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %kernel_weight_addr" [cnn.cpp:198]   --->   Operation 64 'read' 'kernel_weight_addr_read' <Predicate = (!icmp_ln181)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln198 = bitcast i32 %kernel_weight_addr_read" [cnn.cpp:198]   --->   Operation 65 'bitcast' 'bitcast_ln198' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.67ns)   --->   "%switch_ln204 = switch i3 %select_ln183_1, void %arrayidx2631.case.4, i3 0, void %arrayidx2631.case.0, i3 1, void %arrayidx2631.case.1, i3 2, void %arrayidx2631.case.2, i3 3, void %arrayidx2631.case.3" [cnn.cpp:204]   --->   Operation 66 'switch' 'switch_ln204' <Predicate = (!icmp_ln181)> <Delay = 0.67>
ST_2 : Operation 67 [1/1] (0.67ns)   --->   "%switch_ln204 = switch i3 %select_ln183, void %arrayidx2631.case.428, i3 0, void %arrayidx2631.case.024, i3 1, void %arrayidx2631.case.125, i3 2, void %arrayidx2631.case.226, i3 3, void %arrayidx2631.case.327" [cnn.cpp:204]   --->   Operation 67 'switch' 'switch_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 3)> <Delay = 0.67>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit" [cnn.cpp:204]   --->   Operation 68 'br' 'br_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 3)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.67ns)   --->   "%switch_ln204 = switch i3 %select_ln183, void %arrayidx2631.case.421, i3 0, void %arrayidx2631.case.017, i3 1, void %arrayidx2631.case.118, i3 2, void %arrayidx2631.case.219, i3 3, void %arrayidx2631.case.320" [cnn.cpp:204]   --->   Operation 69 'switch' 'switch_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 2)> <Delay = 0.67>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit" [cnn.cpp:204]   --->   Operation 70 'br' 'br_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 2)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.67ns)   --->   "%switch_ln204 = switch i3 %select_ln183, void %arrayidx2631.case.414, i3 0, void %arrayidx2631.case.010, i3 1, void %arrayidx2631.case.111, i3 2, void %arrayidx2631.case.212, i3 3, void %arrayidx2631.case.313" [cnn.cpp:204]   --->   Operation 71 'switch' 'switch_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 1)> <Delay = 0.67>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit" [cnn.cpp:204]   --->   Operation 72 'br' 'br_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.67ns)   --->   "%switch_ln204 = switch i3 %select_ln183, void %arrayidx2631.case.47, i3 0, void %arrayidx2631.case.03, i3 1, void %arrayidx2631.case.14, i3 2, void %arrayidx2631.case.25, i3 3, void %arrayidx2631.case.36" [cnn.cpp:204]   --->   Operation 73 'switch' 'switch_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 0)> <Delay = 0.67>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit" [cnn.cpp:204]   --->   Operation 74 'br' 'br_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%switch_ln204 = switch i3 %select_ln183, void %arrayidx2631.case.435, i3 0, void %arrayidx2631.case.031, i3 1, void %arrayidx2631.case.132, i3 2, void %arrayidx2631.case.233, i3 3, void %arrayidx2631.case.334" [cnn.cpp:204]   --->   Operation 75 'switch' 'switch_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3)> <Delay = 0.67>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit" [cnn.cpp:204]   --->   Operation 76 'br' 'br_ln204' <Predicate = (!icmp_ln181 & select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.57ns)   --->   "%add_ln184 = add i3 %select_ln183, i3 1" [cnn.cpp:184]   --->   Operation 77 'add' 'add_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln183_1 = add i6 %indvar_flatten_load, i6 1" [cnn.cpp:183]   --->   Operation 78 'add' 'add_ln183_1' <Predicate = (!icmp_ln181)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.29ns)   --->   "%select_ln183_2 = select i1 %or_ln182, i6 1, i6 %add_ln183_1" [cnn.cpp:183]   --->   Operation 79 'select' 'select_ln183_2' <Predicate = (!icmp_ln181)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.38ns)   --->   "%store_ln181 = store i5 %select_ln181_1, i5 %i0" [cnn.cpp:181]   --->   Operation 80 'store' 'store_ln181' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_2 : Operation 81 [1/1] (0.38ns)   --->   "%store_ln182 = store i9 %select_ln182_1, i9 %i1" [cnn.cpp:182]   --->   Operation 81 'store' 'store_ln182' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_2 : Operation 82 [1/1] (0.38ns)   --->   "%store_ln183 = store i6 %select_ln183_2, i6 %indvar_flatten" [cnn.cpp:183]   --->   Operation 82 'store' 'store_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_2 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln183 = store i3 %select_ln183_1, i3 %i2" [cnn.cpp:183]   --->   Operation 83 'store' 'store_ln183' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_2 : Operation 84 [1/1] (0.38ns)   --->   "%store_ln184 = store i3 %add_ln184, i3 %i3" [cnn.cpp:184]   --->   Operation 84 'store' 'store_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.38>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc" [cnn.cpp:184]   --->   Operation 85 'br' 'br_ln184' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln181)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_181_1_VITIS_LOOP_182_2_VITIS_LOOP_183_3_VITIS_LOOP_184_4_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 102400, i64 102400, i64 102400"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty" [cnn.cpp:182]   --->   Operation 88 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%weight_0_0_addr = getelementptr i32 %weight_0_0, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 89 'getelementptr' 'weight_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%weight_0_1_addr = getelementptr i32 %weight_0_1, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 90 'getelementptr' 'weight_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%weight_0_2_addr = getelementptr i32 %weight_0_2, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 91 'getelementptr' 'weight_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%weight_0_3_addr = getelementptr i32 %weight_0_3, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 92 'getelementptr' 'weight_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%weight_0_4_addr = getelementptr i32 %weight_0_4, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 93 'getelementptr' 'weight_0_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%weight_1_0_addr = getelementptr i32 %weight_1_0, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 94 'getelementptr' 'weight_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%weight_1_1_addr = getelementptr i32 %weight_1_1, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 95 'getelementptr' 'weight_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%weight_1_2_addr = getelementptr i32 %weight_1_2, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 96 'getelementptr' 'weight_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%weight_1_3_addr = getelementptr i32 %weight_1_3, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 97 'getelementptr' 'weight_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%weight_1_4_addr = getelementptr i32 %weight_1_4, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 98 'getelementptr' 'weight_1_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%weight_2_0_addr = getelementptr i32 %weight_2_0, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 99 'getelementptr' 'weight_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%weight_2_1_addr = getelementptr i32 %weight_2_1, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 100 'getelementptr' 'weight_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%weight_2_2_addr = getelementptr i32 %weight_2_2, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 101 'getelementptr' 'weight_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%weight_2_3_addr = getelementptr i32 %weight_2_3, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 102 'getelementptr' 'weight_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%weight_2_4_addr = getelementptr i32 %weight_2_4, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 103 'getelementptr' 'weight_2_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%weight_3_0_addr = getelementptr i32 %weight_3_0, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 104 'getelementptr' 'weight_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%weight_3_1_addr = getelementptr i32 %weight_3_1, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 105 'getelementptr' 'weight_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%weight_3_2_addr = getelementptr i32 %weight_3_2, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 106 'getelementptr' 'weight_3_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%weight_3_3_addr = getelementptr i32 %weight_3_3, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 107 'getelementptr' 'weight_3_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%weight_3_4_addr = getelementptr i32 %weight_3_4, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 108 'getelementptr' 'weight_3_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%weight_4_0_addr = getelementptr i32 %weight_4_0, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 109 'getelementptr' 'weight_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%weight_4_1_addr = getelementptr i32 %weight_4_1, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 110 'getelementptr' 'weight_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%weight_4_2_addr = getelementptr i32 %weight_4_2, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 111 'getelementptr' 'weight_4_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%weight_4_3_addr = getelementptr i32 %weight_4_3, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 112 'getelementptr' 'weight_4_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%weight_4_4_addr = getelementptr i32 %weight_4_4, i64 0, i64 %p_cast" [cnn.cpp:182]   --->   Operation 113 'getelementptr' 'weight_4_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln190 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [cnn.cpp:190]   --->   Operation 114 'specpipeline' 'specpipeline_ln190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_3_3_addr" [cnn.cpp:204]   --->   Operation 115 'store' 'store_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit23" [cnn.cpp:204]   --->   Operation 116 'br' 'br_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 3)> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_3_2_addr" [cnn.cpp:204]   --->   Operation 117 'store' 'store_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit23" [cnn.cpp:204]   --->   Operation 118 'br' 'br_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 2)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_3_1_addr" [cnn.cpp:204]   --->   Operation 119 'store' 'store_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit23" [cnn.cpp:204]   --->   Operation 120 'br' 'br_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 1)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_3_0_addr" [cnn.cpp:204]   --->   Operation 121 'store' 'store_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit23" [cnn.cpp:204]   --->   Operation 122 'br' 'br_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 == 0)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_3_4_addr" [cnn.cpp:204]   --->   Operation 123 'store' 'store_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit23" [cnn.cpp:204]   --->   Operation 124 'br' 'br_ln204' <Predicate = (select_ln183_1 == 3 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_2_3_addr" [cnn.cpp:204]   --->   Operation 125 'store' 'store_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit16" [cnn.cpp:204]   --->   Operation 126 'br' 'br_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 3)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_2_2_addr" [cnn.cpp:204]   --->   Operation 127 'store' 'store_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit16" [cnn.cpp:204]   --->   Operation 128 'br' 'br_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 2)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_2_1_addr" [cnn.cpp:204]   --->   Operation 129 'store' 'store_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit16" [cnn.cpp:204]   --->   Operation 130 'br' 'br_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 1)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_2_0_addr" [cnn.cpp:204]   --->   Operation 131 'store' 'store_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit16" [cnn.cpp:204]   --->   Operation 132 'br' 'br_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 == 0)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_2_4_addr" [cnn.cpp:204]   --->   Operation 133 'store' 'store_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit16" [cnn.cpp:204]   --->   Operation 134 'br' 'br_ln204' <Predicate = (select_ln183_1 == 2 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_1_3_addr" [cnn.cpp:204]   --->   Operation 135 'store' 'store_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit9" [cnn.cpp:204]   --->   Operation 136 'br' 'br_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 3)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_1_2_addr" [cnn.cpp:204]   --->   Operation 137 'store' 'store_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit9" [cnn.cpp:204]   --->   Operation 138 'br' 'br_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 2)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_1_1_addr" [cnn.cpp:204]   --->   Operation 139 'store' 'store_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit9" [cnn.cpp:204]   --->   Operation 140 'br' 'br_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 1)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_1_0_addr" [cnn.cpp:204]   --->   Operation 141 'store' 'store_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit9" [cnn.cpp:204]   --->   Operation 142 'br' 'br_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 == 0)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_1_4_addr" [cnn.cpp:204]   --->   Operation 143 'store' 'store_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit9" [cnn.cpp:204]   --->   Operation 144 'br' 'br_ln204' <Predicate = (select_ln183_1 == 1 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_0_3_addr" [cnn.cpp:204]   --->   Operation 145 'store' 'store_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit2" [cnn.cpp:204]   --->   Operation 146 'br' 'br_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 3)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_0_2_addr" [cnn.cpp:204]   --->   Operation 147 'store' 'store_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit2" [cnn.cpp:204]   --->   Operation 148 'br' 'br_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 2)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_0_1_addr" [cnn.cpp:204]   --->   Operation 149 'store' 'store_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit2" [cnn.cpp:204]   --->   Operation 150 'br' 'br_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 1)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_0_0_addr" [cnn.cpp:204]   --->   Operation 151 'store' 'store_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit2" [cnn.cpp:204]   --->   Operation 152 'br' 'br_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 == 0)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_0_4_addr" [cnn.cpp:204]   --->   Operation 153 'store' 'store_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit2" [cnn.cpp:204]   --->   Operation 154 'br' 'br_ln204' <Predicate = (select_ln183_1 == 0 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_4_3_addr" [cnn.cpp:204]   --->   Operation 155 'store' 'store_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit30" [cnn.cpp:204]   --->   Operation 156 'br' 'br_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 3)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_4_2_addr" [cnn.cpp:204]   --->   Operation 157 'store' 'store_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 2)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit30" [cnn.cpp:204]   --->   Operation 158 'br' 'br_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 2)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_4_1_addr" [cnn.cpp:204]   --->   Operation 159 'store' 'store_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 1)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit30" [cnn.cpp:204]   --->   Operation 160 'br' 'br_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 1)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_4_0_addr" [cnn.cpp:204]   --->   Operation 161 'store' 'store_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 0)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit30" [cnn.cpp:204]   --->   Operation 162 'br' 'br_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 == 0)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (1.64ns)   --->   "%store_ln204 = store i32 %bitcast_ln198, i12 %weight_4_4_addr" [cnn.cpp:204]   --->   Operation 163 'store' 'store_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln204 = br void %arrayidx2631.exit30" [cnn.cpp:204]   --->   Operation 164 'br' 'br_ln204' <Predicate = (select_ln183_1 != 0 & select_ln183_1 != 1 & select_ln183_1 != 2 & select_ln183_1 != 3 & select_ln183 != 0 & select_ln183 != 1 & select_ln183 != 2 & select_ln183 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.000ns, clock uncertainty: 1.080ns.

 <State 1>: 1.881ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten12' [40]  (0.387 ns)
	'load' operation 14 bit ('indvar_flatten12_load', cnn.cpp:182) on local variable 'indvar_flatten12' [48]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln182', cnn.cpp:182) [62]  (0.765 ns)
	'select' operation 14 bit ('select_ln182_2', cnn.cpp:182) [216]  (0.342 ns)
	'store' operation 0 bit ('store_ln182', cnn.cpp:182) of variable 'select_ln182_2', cnn.cpp:182 on local variable 'indvar_flatten12' [219]  (0.387 ns)

 <State 2>: 2.920ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('kernel_weight_addr', cnn.cpp:181) [58]  (0.000 ns)
	bus read operation ('kernel_weight_addr_read', cnn.cpp:198) on port 'kernel_weight' (cnn.cpp:198) [113]  (2.920 ns)

 <State 3>: 1.645ns
The critical path consists of the following:
	'getelementptr' operation 12 bit ('weight_4_0_addr', cnn.cpp:182) [107]  (0.000 ns)
	'store' operation 0 bit ('store_ln204', cnn.cpp:204) of variable 'bitcast_ln198', cnn.cpp:198 on array 'weight_4_0' [204]  (1.645 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
