<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2022.2.0.10</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Sun Nov 26 17:44:16 2023
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>MPFS_ICICLE_KIT_BASE_DESIGN</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS250T_ES</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCVG484</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>1.0185 - 1.0815 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>STD</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>6.061</td>
                <td>164.989</td>
                <td>0.221</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>REF_CLK_50MHz</td>
                <td>20.000</td>
                <td>50.000</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a1[8]:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:D</td>
                <td>5.592</td>
                <td>0.221</td>
                <td>12.326</td>
                <td>12.547</td>
                <td>0.000</td>
                <td>5.705</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a1[8]:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[2]:D</td>
                <td>5.554</td>
                <td>0.259</td>
                <td>12.288</td>
                <td>12.547</td>
                <td>0.000</td>
                <td>5.667</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/pm_b0[8]:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:D</td>
                <td>5.537</td>
                <td>0.276</td>
                <td>12.271</td>
                <td>12.547</td>
                <td>0.000</td>
                <td>5.650</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__0_:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:D</td>
                <td>5.528</td>
                <td>0.287</td>
                <td>12.260</td>
                <td>12.547</td>
                <td>0.000</td>
                <td>5.639</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/address_generator_0/delay_3/gen_delay_3_.level_buf_4__1__fast:CLK</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t4[0]:D</td>
                <td>5.520</td>
                <td>0.295</td>
                <td>12.254</td>
                <td>12.549</td>
                <td>0.000</td>
                <td>5.631</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a1[8]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.547</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>12.326</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.221</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.511</td>
                <td>4.511</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.854</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.642</td>
                <td>5.496</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.173</td>
                <td>5.669</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.442</td>
                <td>6.111</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.167</td>
                <td>1191</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a1[8]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.567</td>
                <td>6.734</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a1[8]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.206</td>
                <td>6.940</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/bf3_a[8]:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/pm_a1_Z[8]</td>
                <td/>
                <td>+</td>
                <td>0.582</td>
                <td>7.522</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/bf3_a[8]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.235</td>
                <td>7.757</td>
                <td>6</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/ar3_dina_1[8]:C</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/bf3_a_Z[8]</td>
                <td/>
                <td>+</td>
                <td>0.663</td>
                <td>8.420</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/ar3_dina_1[8]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.473</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/ar3_dina_2[8]:C</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/N_1542</td>
                <td/>
                <td>+</td>
                <td>0.291</td>
                <td>8.764</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/ar3_dina_2[8]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>8.817</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum0_cry_8_0:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/N_1555</td>
                <td/>
                <td>+</td>
                <td>0.483</td>
                <td>9.300</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum0_cry_8_0:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.261</td>
                <td>9.561</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum0_cry_0_0_CC_1:P[5]</td>
                <td>net</td>
                <td>NET_CC_CONFIG3947</td>
                <td/>
                <td>+</td>
                <td>0.016</td>
                <td>9.577</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum0_cry_0_0_CC_1:CC[6]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.235</td>
                <td>9.812</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum0_cry_9_0:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG3954</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>9.812</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum0_cry_9_0:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.063</td>
                <td>9.875</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_cry_9:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/sum0_0[9]</td>
                <td/>
                <td>+</td>
                <td>0.434</td>
                <td>10.309</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_cry_9:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.095</td>
                <td>10.404</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_cry_0_CC_1:P[6]</td>
                <td>net</td>
                <td>NET_CC_CONFIG426</td>
                <td/>
                <td>+</td>
                <td>0.015</td>
                <td>10.419</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_cry_0_CC_1:CC[9]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.312</td>
                <td>10.731</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_s_12:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG441</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.731</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_s_12:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.063</td>
                <td>10.794</td>
                <td>35</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_cry_6_RNISCF41:C</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/sum1_1[12]</td>
                <td/>
                <td>+</td>
                <td>0.279</td>
                <td>11.073</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/add_rd_3/sum1_cry_6_RNISCF41:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>11.126</td>
                <td>3</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12_RNO_0[6]:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/ar3_dout[6]</td>
                <td/>
                <td>+</td>
                <td>0.944</td>
                <td>12.070</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12_RNO_0[6]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.123</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12_RNO[6]:B</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/N_819_2</td>
                <td/>
                <td>+</td>
                <td>0.126</td>
                <td>12.249</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12_RNO[6]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.053</td>
                <td>12.302</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:D</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12_8[6]</td>
                <td/>
                <td>+</td>
                <td>0.024</td>
                <td>12.326</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.326</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.061</td>
                <td>6.061</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.061</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.072</td>
                <td>10.133</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>10.318</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>10.440</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.584</td>
                <td>11.024</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>11.182</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.396</td>
                <td>11.578</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>11.628</td>
                <td>216</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.500</td>
                <td>12.128</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>12.682</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>12.547</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/Core_Poly_0/poly_mul_0/t12[6]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>12.547</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.547</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Skew (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21]:ALn</td>
                <td>3.706</td>
                <td>1.882</td>
                <td>10.429</td>
                <td>12.311</td>
                <td>0.214</td>
                <td>4.044</td>
                <td>0.124</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[14]:ALn</td>
                <td>3.706</td>
                <td>1.882</td>
                <td>10.429</td>
                <td>12.311</td>
                <td>0.214</td>
                <td>4.044</td>
                <td>0.124</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[69]:ALn</td>
                <td>3.707</td>
                <td>1.882</td>
                <td>10.430</td>
                <td>12.312</td>
                <td>0.214</td>
                <td>4.044</td>
                <td>0.123</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[72]:ALn</td>
                <td>3.707</td>
                <td>1.882</td>
                <td>10.430</td>
                <td>12.312</td>
                <td>0.214</td>
                <td>4.044</td>
                <td>0.123</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[69]:ALn</td>
                <td>3.707</td>
                <td>1.882</td>
                <td>10.430</td>
                <td>12.312</td>
                <td>0.214</td>
                <td>4.044</td>
                <td>0.123</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.311</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>10.429</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>1.882</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.511</td>
                <td>4.511</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.203</td>
                <td>4.714</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.140</td>
                <td>4.854</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.642</td>
                <td>5.496</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.173</td>
                <td>5.669</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>6.107</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>6.163</td>
                <td>216</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB3_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.560</td>
                <td>6.723</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.206</td>
                <td>6.929</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/sysReset</td>
                <td/>
                <td>+</td>
                <td>2.312</td>
                <td>9.241</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.125</td>
                <td>9.366</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.445</td>
                <td>9.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.056</td>
                <td>9.867</td>
                <td>731</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21]:ALn</td>
                <td>net</td>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/arst_aclk_sync/sysReset_RNISJ65/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.562</td>
                <td>10.429</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>10.429</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>6.061</td>
                <td>6.061</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0:OUT0</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>6.061</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td/>
                <td>Clock generation</td>
                <td/>
                <td/>
                <td>+</td>
                <td>4.072</td>
                <td>10.133</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0_clkint_0</td>
                <td/>
                <td>+</td>
                <td>0.185</td>
                <td>10.318</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>10.440</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0_NET</td>
                <td/>
                <td>+</td>
                <td>0.584</td>
                <td>11.024</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.158</td>
                <td>11.182</td>
                <td>5</td>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.400</td>
                <td>11.582</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.050</td>
                <td>11.632</td>
                <td>1191</td>
                <td>f</td>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21]:CLK</td>
                <td>net</td>
                <td>CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/clkint_0/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.474</td>
                <td>12.106</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.554</td>
                <td>12.660</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>clock jitter</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td>0.135</td>
                <td>12.525</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>FIC_0_PERIPHERALS_1/FIC0_INITIATOR_inst_0/FIC0_INITIATOR_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.214</td>
                <td>12.311</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.311</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain MSS_WRAPPER_1/ICICLE_MSS_inst_0/I_MSS:QSPI_CLK_M2F</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain REF_CLK_50MHz</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <p>No Path</p>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <p>No Path</p>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
