 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
****************************************
Report : clock qor
        -type summary
Design : fifo1_sram
Version: P-2019.03-SP1-VAL
Date   : Mon Jun 15 23:36:49 2020
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner slow ====
===========================================

================================================== Summary Table for Corner slow ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_slow
wclk                                    M,D        52      3        3     20.59  12020.59      0.54      0.06         0         0
rclk                                    M,D        52      3        3     25.16  12025.16      0.57      0.06         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        104      3        6     45.75  24045.75      0.57      0.06         0         0


1
