<?xml version="1.0" ?>
<HDLGen>
	<hdlDesign>
		<mainPackage>
			<array>
				<name>reg4x4_Array</name>
				<depth>4</depth>
				<width>4</width>
				<signalType>std_logic_vector</signalType>
			</array>
			<array>
				<name>reg4x32_Array</name>
				<depth>4</depth>
				<width>32</width>
				<signalType>std_logic_vector</signalType>
			</array>
			<array>
				<name>reg32x32_Array</name>
				<depth>32</depth>
				<width>32</width>
				<signalType>std_logic_vector</signalType>
			</array>
		</mainPackage>
		<components>
			<component>
				<model>mux21_4</model>
				<dir>C:/Users/User/HDLGen/User_Projects/combinational/mux21_4/VHDL/model/mux21_4.vhd</dir>
				<port>mux21_4_In1,in,std_logic_vector(3 downto 0)</port>
				<port>mux21_4_In0,in,std_logic_vector(3 downto 0)</port>
				<port>sel,in,std_logic</port>
				<port>mux21_4_Out,out,std_logic_vector(3 downto 0)</port>
			</component>
			<component>
				<model>reg4x4</model>
				<dir>C:/Users/User/HDLGen/User_Projects/reg4x4/VHDL/model/reg4x4.vhd</dir>
				<port>clk,in,std_logic</port>
				<port>rst,in,std_logic</port>
				<port>ce,in,std_logic</port>
				<port>we,in,std_logic</port>
				<port>add,in,std_logic_vector(1 downto 0)</port>
				<port>dIn,in,std_logic_vector(3 downto 0)</port>
				<port>dOut,out,std_logic_vector(3 downto 0)</port>
			</component>
			<component>
				<model>mux21_1</model>
				<dir>C:/Users/User/HDLGen/User_Projects/combinational/mux21_1/VHDL/model/mux21_1.vhd</dir>
				<port>sel,in,std_logic</port>
				<port>muxIn1,in,std_logic</port>
				<port>muxIn0,in,std_logic</port>
				<port>muxOut,out,std_logic</port>
			</component>
			<component>
				<model>CB4CLED</model>
				<dir>C:/Users/User/HDLGen/User_Projects/CB4CLED/VHDL/model/CB4CLED.vhd</dir>
				<port>load,in,std_logic</port>
				<port>loadDat,in,std_logic_vector(3 downto 0)</port>
				<port>ce,in,std_logic</port>
				<port>up,in,std_logic</port>
				<port>count,out,std_logic_vector(3 downto 0)</port>
				<port>TC,out,std_logic</port>
				<port>ceo,out,std_logic</port>
				<port>clk,in,std_logic</port>
				<port>rst,in,std_logic</port>
			</component>
			<component>
				<model>ADD2</model>
				<dir>C:/Users/User/HDLGen/User_Projects/combinational/ADD2/VHDL/model/ADD2.vhd</dir>
				<port>addIn1,in,std_logic_vector(1 downto 0)</port>
				<port>addIn0,in,std_logic_vector(1 downto 0)</port>
				<port>sum,out,std_logic_vector(1 downto 0)</port>
			</component>
			<component>
				<model>memorySys</model>
				<dir>C:/Users/User/HDLGen/User_Projects/multiComponent/memorySys/VHDL/model/memorySys.vhd</dir>
				<port>clk,in,std_logic</port>
				<port>rst,in,std_logic</port>
				<port>selMemBankToBeWritten,in,std_logic</port>
				<port>we,in,std_logic</port>
				<port>add,in,std_logic_vector(1 downto 0)</port>
				<port>dIn,in,std_logic_vector(3 downto 0)</port>
				<port>dOut,out,std_logic_vector(3 downto 0)</port>
				<port>ce,in,std_logic</port>
				<port>selMemBankToBeRead,in,std_logic</port>
			</component>
		</components>
	</hdlDesign>
</HDLGen>