// Seed: 4236401125
module module_0 (
    output tri1  id_0,
    input  tri   id_1,
    input  wire  id_2,
    output uwire id_3
);
  id_5(
      .id_0(id_0), .id_1(id_0), .id_2(1), .id_3(id_2), .id_4(1)
  );
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    output wor id_6,
    output wand id_7,
    input wor id_8,
    input supply1 id_9,
    inout uwire id_10,
    output supply1 id_11,
    input tri id_12
);
  assign id_10 = 1 * id_1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3
  );
  assign id_11 = 1 == id_10;
  xor primCall (id_3, id_4, id_12, id_1, id_8, id_10, id_2, id_9);
endmodule
