Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  5 11:20:41 2022
| Host         : DESKTOP-ENDDUI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: aud0/sclk_reg/Q (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: clk6p25m/clk_out_reg/Q (HIGH)

 There are 162 register/latch pins with no clock driven by root clock pin: clk_20kHz/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu0/clk0/clk_out_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: menu_button0/clk0/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 778 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.803        0.000                      0                  291        0.198        0.000                      0                  291        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.803        0.000                      0                  291        0.198        0.000                      0                  291        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 aud0/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aud0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.430ns (27.694%)  route 3.734ns (72.306%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.548     5.069    aud0/BASYS_CLK_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  aud0/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y64         FDRE (Prop_fdre_C_Q)         0.456     5.525 f  aud0/count2_reg[0]/Q
                         net (fo=9, routed)           1.131     6.656    aud0/count2_reg[0]
    SLICE_X32Y67         LUT5 (Prop_lut5_I3_O)        0.152     6.808 r  aud0/sclk_i_38/O
                         net (fo=1, routed)           0.934     7.742    aud0/sclk_i_38_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I0_O)        0.326     8.068 r  aud0/sclk_i_37/O
                         net (fo=1, routed)           0.394     8.462    aud0/sclk_i_37_n_0
    SLICE_X33Y64         LUT6 (Prop_lut6_I5_O)        0.124     8.586 r  aud0/sclk_i_35/O
                         net (fo=1, routed)           0.404     8.990    aud0/sclk_i_35_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.114 r  aud0/sclk_i_21/O
                         net (fo=1, routed)           0.433     9.547    aud0/sclk_i_21_n_0
    SLICE_X33Y65         LUT6 (Prop_lut6_I1_O)        0.124     9.671 r  aud0/sclk_i_5/O
                         net (fo=1, routed)           0.437    10.108    aud0/sclk_i_5_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I4_O)        0.124    10.232 r  aud0/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.232    aud0/sclk_i_1_n_0
    SLICE_X33Y66         FDRE                                         r  aud0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.428    14.769    aud0/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y66         FDRE                                         r  aud0/sclk_reg/C
                         clock pessimism              0.273    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X33Y66         FDRE (Setup_fdre_C_D)        0.029    15.036    aud0/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.472ns (36.651%)  route 2.544ns (63.349%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.101    clk_20kHz/clear
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443    14.784    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.431    clk_20kHz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.472ns (36.651%)  route 2.544ns (63.349%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.101    clk_20kHz/clear
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443    14.784    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.431    clk_20kHz/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.472ns (36.651%)  route 2.544ns (63.349%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.101    clk_20kHz/clear
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443    14.784    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.431    clk_20kHz/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.472ns (36.651%)  route 2.544ns (63.349%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.363     9.101    clk_20kHz/clear
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443    14.784    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.618    14.431    clk_20kHz/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.431    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.472ns (37.983%)  route 2.403ns (62.017%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.223     8.960    clk_20kHz/clear
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444    14.785    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_20kHz/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.472ns (37.983%)  route 2.403ns (62.017%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.223     8.960    clk_20kHz/clear
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444    14.785    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_20kHz/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.472ns (37.983%)  route 2.403ns (62.017%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.223     8.960    clk_20kHz/clear
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444    14.785    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[6]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_20kHz/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.472ns (37.983%)  route 2.403ns (62.017%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.223     8.960    clk_20kHz/clear
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444    14.785    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[7]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y41         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_20kHz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.960    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 clk_20kHz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.472ns (39.521%)  route 2.253ns (60.479%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.563     5.084    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_20kHz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  clk_20kHz/count_reg[3]/Q
                         net (fo=3, routed)           1.181     6.721    clk_20kHz/count_reg[3]
    SLICE_X32Y44         LUT3 (Prop_lut3_I2_O)        0.124     6.845 r  clk_20kHz/count[0]_i_15__0/O
                         net (fo=1, routed)           0.000     6.845    clk_20kHz/count[0]_i_15__0_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.395 r  clk_20kHz/count_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.395    clk_20kHz/count_reg[0]_i_8_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  clk_20kHz/count_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.509    clk_20kHz/count_reg[0]_i_3_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.737 r  clk_20kHz/count_reg[0]_i_1/CO[2]
                         net (fo=32, routed)          1.072     8.809    clk_20kHz/clear
    SLICE_X33Y42         FDRE                                         r  clk_20kHz/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444    14.785    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_20kHz/count_reg[10]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X33Y42         FDRE (Setup_fdre_C_R)       -0.618    14.407    clk_20kHz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 detect_input_c/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detect_input_c/d2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.368%)  route 0.145ns (50.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    detect_input_c/d1/BASYS_CLK_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  detect_input_c/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  detect_input_c/d1/Q_reg/Q
                         net (fo=3, routed)           0.145     1.728    detect_input_c/d2/Q1
    SLICE_X28Y15         FDRE                                         r  detect_input_c/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    detect_input_c/d2/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  detect_input_c/d2/Q_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.075     1.530    detect_input_c/d2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 detect_input_c/d2/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            set_c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    detect_input_c/d2/BASYS_CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  detect_input_c/d2/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y15         FDRE (Prop_fdre_C_Q)         0.128     1.570 f  detect_input_c/d2/Q_reg/Q
                         net (fo=2, routed)           0.076     1.646    detect_input_r/d1/Q2
    SLICE_X28Y15         LUT5 (Prop_lut5_I3_O)        0.099     1.745 r  detect_input_r/d1/set_c_i_1/O
                         net (fo=1, routed)           0.000     1.745    detect_input_r_n_0
    SLICE_X28Y15         FDRE                                         r  set_c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    BASYS_CLK_IBUF_BUFG
    SLICE_X28Y15         FDRE                                         r  set_c_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.091     1.533    set_c_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 detect_input_r/d0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            detect_input_r/d1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.137%)  route 0.163ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.562     1.445    detect_input_r/d0/BASYS_CLK_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  detect_input_r/d0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  detect_input_r/d0/Q_reg/Q
                         net (fo=1, routed)           0.163     1.772    detect_input_r/d1/Q
    SLICE_X14Y15         FDRE                                         r  detect_input_r/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.957    detect_input_r/d1/BASYS_CLK_IBUF_BUFG
    SLICE_X14Y15         FDRE                                         r  detect_input_r/d1/Q_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X14Y15         FDRE (Hold_fdre_C_D)         0.090     1.535    detect_input_r/d1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 menu_button0/clk0/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu_button0/clk0/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    menu_button0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  menu_button0/clk0/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  menu_button0/clk0/count_reg[31]/Q
                         net (fo=3, routed)           0.118     1.701    menu_button0/clk0/count_reg[31]
    SLICE_X15Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  menu_button0/clk0/count_reg[28]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.809    menu_button0/clk0/count_reg[28]_i_1__1_n_4
    SLICE_X15Y18         FDRE                                         r  menu_button0/clk0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.827     1.954    menu_button0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X15Y18         FDRE                                         r  menu_button0/clk0/count_reg[31]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X15Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    menu_button0/clk0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu0/clk0/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu0/clk0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    menu0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  menu0/clk0/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  menu0/clk0/clk_out_reg/Q
                         net (fo=17, routed)          0.175     1.785    menu0/clk0/CLK
    SLICE_X46Y40         LUT3 (Prop_lut3_I2_O)        0.045     1.830 r  menu0/clk0/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.830    menu0/clk0/clk_out_i_1_n_0
    SLICE_X46Y40         FDRE                                         r  menu0/clk0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.833     1.960    menu0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X46Y40         FDRE                                         r  menu0/clk0/clk_out_reg/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.120     1.566    menu0/clk0/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.562     1.445    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_20kHz/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.706    clk_20kHz/count_reg[7]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_20kHz/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_20kHz/count_reg[4]_i_1_n_4
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.831     1.958    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  clk_20kHz/count_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_20kHz/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 menu0/clk0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            menu0/clk0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.560     1.443    menu0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  menu0/clk0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  menu0/clk0/count_reg[7]/Q
                         net (fo=3, routed)           0.120     1.704    menu0/clk0/count_reg[7]
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  menu0/clk0/count_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.812    menu0/clk0/count_reg[4]_i_1__3_n_4
    SLICE_X45Y35         FDRE                                         r  menu0/clk0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.829     1.956    menu0/clk0/BASYS_CLK_IBUF_BUFG
    SLICE_X45Y35         FDRE                                         r  menu0/clk0/count_reg[7]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X45Y35         FDRE (Hold_fdre_C_D)         0.105     1.548    menu0/clk0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk6p25m/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk6p25m/count_reg[23]/Q
                         net (fo=3, routed)           0.120     1.707    clk6p25m/count_reg[23]
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk6p25m/count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk6p25m/count_reg[20]_i_1__0_n_4
    SLICE_X31Y44         FDRE                                         r  clk6p25m/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk6p25m/count_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clk6p25m/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk6p25m/count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk6p25m/count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk6p25m/count_reg[31]/Q
                         net (fo=3, routed)           0.120     1.707    clk6p25m/count_reg[31]
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk6p25m/count_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk6p25m/count_reg[28]_i_1__0_n_4
    SLICE_X31Y46         FDRE                                         r  clk6p25m/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk6p25m/BASYS_CLK_IBUF_BUFG
    SLICE_X31Y46         FDRE                                         r  clk6p25m/count_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clk6p25m/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_20kHz/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20kHz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.562     1.445    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_20kHz/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk_20kHz/count_reg[11]/Q
                         net (fo=3, routed)           0.120     1.706    clk_20kHz/count_reg[11]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_20kHz/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_20kHz/count_reg[8]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  clk_20kHz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  BASYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    BASYS_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  BASYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    BASYS_CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  BASYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.831     1.958    clk_20kHz/BASYS_CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  clk_20kHz/count_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk_20kHz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BASYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  BASYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64   aud0/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y66   aud0/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y66   aud0/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64   aud0/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64   aud0/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y64   aud0/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y65   aud0/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y41   clk6p25m/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   clk_20kHz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_20kHz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_20kHz/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_20kHz/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   clk_20kHz/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk_20kHz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk_20kHz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk_20kHz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk_20kHz/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk_20kHz/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk_20kHz/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66   aud0/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66   aud0/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65   aud0/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65   aud0/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65   aud0/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y65   aud0/count2_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66   aud0/count2_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y66   aud0/count2_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   menu0/clk0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y34   menu0/clk0/count_reg[0]/C



