

================================================================
== Vivado HLS Report for 'lec8Ex1'
================================================================
* Date:           Tue May  9 14:44:57 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hw4_arrpartblock
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.130 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181| 1.810 us | 1.810 us |  181|  181|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- for_Loop  |      180|      180|         3|          -|          -|    60|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      5|       0|     272|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      48|    -|
|Register         |        -|      -|     179|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     179|     320|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln24_fu_266_p2     |     *    |      2|  0|  21|          16|          32|
    |res_fu_189_p2          |     *    |      3|  0|  21|          32|          32|
    |add_ln17_1_fu_290_p2   |     +    |      0|  0|  15|           6|           1|
    |add_ln19_fu_223_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln24_1_fu_195_p2   |     +    |      0|  0|  24|          17|           6|
    |add_ln24_fu_271_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln26_fu_243_p2     |     +    |      0|  0|  20|          13|           7|
    |i_fu_211_p2            |     +    |      0|  0|  15|           6|           1|
    |y_fu_275_p2            |     +    |      0|  0|  32|          32|          32|
    |icmp_ln17_1_fu_296_p2  |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln17_fu_205_p2    |   icmp   |      0|  0|  11|           6|           4|
    |icmp_ln19_fu_217_p2    |   icmp   |      0|  0|  11|           6|           5|
    |select_ln17_fu_302_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln19_fu_229_p3  |  select  |      0|  0|   6|           1|           6|
    |x_fu_259_p3            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      5|  0| 272|         181|         207|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  21|          5|    1|          5|
    |i_0_reg_147       |   9|          2|    6|         12|
    |phi_mul_reg_158   |   9|          2|   13|         26|
    |phi_urem_reg_169  |   9|          2|    6|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  48|         11|   26|         55|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln26_reg_348     |  13|   0|   13|          0|
    |ap_CS_fsm            |   4|   0|    4|          0|
    |i_0_reg_147          |   6|   0|    6|          0|
    |i_reg_328            |   6|   0|    6|          0|
    |icmp_ln19_reg_333    |   1|   0|    1|          0|
    |mul_ln24_reg_357     |  32|   0|   32|          0|
    |phi_mul_reg_158      |  13|   0|   13|          0|
    |phi_urem_reg_169     |   6|   0|    6|          0|
    |res_reg_315          |  32|   0|   32|          0|
    |sext_ln24_1_reg_320  |  32|   0|   32|          0|
    |sext_ln24_reg_310    |  32|   0|   32|          0|
    |tmp_reg_353          |   2|   0|    2|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 179|   0|  179|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    lec8Ex1   | return value |
|in_0_address0   | out |    5|  ap_memory |     in_0     |     array    |
|in_0_ce0        | out |    1|  ap_memory |     in_0     |     array    |
|in_0_q0         |  in |   32|  ap_memory |     in_0     |     array    |
|in_1_address0   | out |    5|  ap_memory |     in_1     |     array    |
|in_1_ce0        | out |    1|  ap_memory |     in_1     |     array    |
|in_1_q0         |  in |   32|  ap_memory |     in_1     |     array    |
|a               |  in |   16|   ap_none  |       a      |    scalar    |
|b               |  in |   16|   ap_none  |       b      |    scalar    |
|c               |  in |   32|   ap_none  |       c      |    scalar    |
|out_0_address0  | out |    5|  ap_memory |     out_0    |     array    |
|out_0_ce0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_we0       | out |    1|  ap_memory |     out_0    |     array    |
|out_0_d0        | out |   32|  ap_memory |     out_0    |     array    |
|out_1_address0  | out |    5|  ap_memory |     out_1    |     array    |
|out_1_ce0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_we0       | out |    1|  ap_memory |     out_1    |     array    |
|out_1_d0        | out |   32|  ap_memory |     out_1    |     array    |
|out_2_address0  | out |    5|  ap_memory |     out_2    |     array    |
|out_2_ce0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_we0       | out |    1|  ap_memory |     out_2    |     array    |
|out_2_d0        | out |   32|  ap_memory |     out_2    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.49>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %out_2), !map !19"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %out_1), !map !25"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i32]* %out_0), !map !31"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %in_1), !map !37"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([30 x i32]* %in_0), !map !43"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %a) nounwind, !map !49"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %b) nounwind, !map !55"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %c) nounwind, !map !59"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @lec8Ex1_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c)" [arrpartblock_lec8Ex1.c:4]   --->   Operation 14 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b)" [arrpartblock_lec8Ex1.c:4]   --->   Operation 15 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%a_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %a)" [arrpartblock_lec8Ex1.c:4]   --->   Operation 16 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %a_read to i32" [arrpartblock_lec8Ex1.c:24]   --->   Operation 17 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %b_read to i17" [arrpartblock_lec8Ex1.c:34->arrpartblock_lec8Ex1.c:24]   --->   Operation 18 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (5.49ns)   --->   "%res = mul i32 %c_read, %c_read" [arrpartblock_lec8Ex1.c:34->arrpartblock_lec8Ex1.c:24]   --->   Operation 19 'mul' 'res' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.34ns)   --->   "%add_ln24_1 = add i17 %sext_ln34, 39" [arrpartblock_lec8Ex1.c:24]   --->   Operation 20 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i17 %add_ln24_1 to i32" [arrpartblock_lec8Ex1.c:24]   --->   Operation 21 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "br label %1" [arrpartblock_lec8Ex1.c:17]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %0 ], [ %add_ln26, %2 ]" [arrpartblock_lec8Ex1.c:26]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_urem = phi i6 [ 0, %0 ], [ %select_ln17, %2 ]" [arrpartblock_lec8Ex1.c:17]   --->   Operation 25 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.90ns)   --->   "%icmp_ln17 = icmp eq i6 %i_0, -4" [arrpartblock_lec8Ex1.c:17]   --->   Operation 26 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.18ns)   --->   "%i = add i6 %i_0, 1" [arrpartblock_lec8Ex1.c:17]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %3, label %_ifconv" [arrpartblock_lec8Ex1.c:17]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.90ns)   --->   "%icmp_ln19 = icmp ult i6 %i_0, 30" [arrpartblock_lec8Ex1.c:19]   --->   Operation 30 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.18ns)   --->   "%add_ln19 = add i6 %i_0, -30" [arrpartblock_lec8Ex1.c:19]   --->   Operation 31 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.52ns)   --->   "%select_ln19 = select i1 %icmp_ln19, i6 %i_0, i6 %add_ln19" [arrpartblock_lec8Ex1.c:19]   --->   Operation 32 'select' 'select_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i6 %select_ln19 to i64" [arrpartblock_lec8Ex1.c:19]   --->   Operation 33 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%in_0_addr = getelementptr [30 x i32]* %in_0, i64 0, i64 %zext_ln19" [arrpartblock_lec8Ex1.c:19]   --->   Operation 34 'getelementptr' 'in_0_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%in_1_addr = getelementptr [30 x i32]* %in_1, i64 0, i64 %zext_ln19" [arrpartblock_lec8Ex1.c:19]   --->   Operation 35 'getelementptr' 'in_1_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.14ns)   --->   "%in_0_load = load i32* %in_0_addr, align 4" [arrpartblock_lec8Ex1.c:19]   --->   Operation 36 'load' 'in_0_load' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 37 [2/2] (1.14ns)   --->   "%in_1_load = load i32* %in_1_addr, align 4" [arrpartblock_lec8Ex1.c:19]   --->   Operation 37 'load' 'in_1_load' <Predicate = (!icmp_ln17)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 38 [1/1] (1.35ns)   --->   "%add_ln26 = add i13 %phi_mul, 103" [arrpartblock_lec8Ex1.c:26]   --->   Operation 38 'add' 'add_ln26' <Predicate = (!icmp_ln17)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i13.i32.i32(i13 %phi_mul, i32 11, i32 12)" [arrpartblock_lec8Ex1.c:26]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [arrpartblock_lec8Ex1.c:28]   --->   Operation 40 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.13>
ST_3 : Operation 41 [1/2] (1.14ns)   --->   "%in_0_load = load i32* %in_0_addr, align 4" [arrpartblock_lec8Ex1.c:19]   --->   Operation 41 'load' 'in_0_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 42 [1/2] (1.14ns)   --->   "%in_1_load = load i32* %in_1_addr, align 4" [arrpartblock_lec8Ex1.c:19]   --->   Operation 42 'load' 'in_1_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_3 : Operation 43 [1/1] (0.49ns)   --->   "%x = select i1 %icmp_ln19, i32 %in_0_load, i32 %in_1_load" [arrpartblock_lec8Ex1.c:19]   --->   Operation 43 'select' 'x' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (5.49ns)   --->   "%mul_ln24 = mul i32 %sext_ln24, %x" [arrpartblock_lec8Ex1.c:24]   --->   Operation 44 'mul' 'mul_ln24' <Predicate = true> <Delay = 5.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.40>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [arrpartblock_lec8Ex1.c:17]   --->   Operation 45 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24 = add i32 %mul_ln24, %res" [arrpartblock_lec8Ex1.c:24]   --->   Operation 46 'add' 'add_ln24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (2.25ns) (root node of TernaryAdder)   --->   "%y = add i32 %add_ln24, %sext_ln24_1" [arrpartblock_lec8Ex1.c:24]   --->   Operation 47 'add' 'y' <Predicate = true> <Delay = 2.25> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %phi_urem to i64" [arrpartblock_lec8Ex1.c:26]   --->   Operation 48 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr [20 x i32]* %out_0, i64 0, i64 %zext_ln26" [arrpartblock_lec8Ex1.c:26]   --->   Operation 49 'getelementptr' 'out_0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%out_1_addr = getelementptr [20 x i32]* %out_1, i64 0, i64 %zext_ln26" [arrpartblock_lec8Ex1.c:26]   --->   Operation 50 'getelementptr' 'out_1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%out_2_addr = getelementptr [20 x i32]* %out_2, i64 0, i64 %zext_ln26" [arrpartblock_lec8Ex1.c:26]   --->   Operation 51 'getelementptr' 'out_2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.68ns)   --->   "switch i2 %tmp, label %branch2 [
    i2 0, label %branch07
    i2 1, label %branch18
  ]" [arrpartblock_lec8Ex1.c:26]   --->   Operation 52 'switch' <Predicate = true> <Delay = 0.68>
ST_4 : Operation 53 [1/1] (1.14ns)   --->   "store i32 %y, i32* %out_1_addr, align 4" [arrpartblock_lec8Ex1.c:26]   --->   Operation 53 'store' <Predicate = (tmp == 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "br label %2" [arrpartblock_lec8Ex1.c:26]   --->   Operation 54 'br' <Predicate = (tmp == 1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.14ns)   --->   "store i32 %y, i32* %out_0_addr, align 4" [arrpartblock_lec8Ex1.c:26]   --->   Operation 55 'store' <Predicate = (tmp == 0)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %2" [arrpartblock_lec8Ex1.c:26]   --->   Operation 56 'br' <Predicate = (tmp == 0)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.14ns)   --->   "store i32 %y, i32* %out_2_addr, align 4" [arrpartblock_lec8Ex1.c:26]   --->   Operation 57 'store' <Predicate = (tmp != 0 & tmp != 1)> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [arrpartblock_lec8Ex1.c:26]   --->   Operation 58 'br' <Predicate = (tmp != 0 & tmp != 1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.18ns)   --->   "%add_ln17_1 = add i6 %phi_urem, 1" [arrpartblock_lec8Ex1.c:17]   --->   Operation 59 'add' 'add_ln17_1' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.90ns)   --->   "%icmp_ln17_1 = icmp ult i6 %add_ln17_1, 20" [arrpartblock_lec8Ex1.c:17]   --->   Operation 60 'icmp' 'icmp_ln17_1' <Predicate = true> <Delay = 0.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.52ns)   --->   "%select_ln17 = select i1 %icmp_ln17_1, i6 %add_ln17_1, i6 0" [arrpartblock_lec8Ex1.c:17]   --->   Operation 61 'select' 'select_ln17' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %1" [arrpartblock_lec8Ex1.c:17]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
c_read            (read             ) [ 00000]
b_read            (read             ) [ 00000]
a_read            (read             ) [ 00000]
sext_ln24         (sext             ) [ 00111]
sext_ln34         (sext             ) [ 00000]
res               (mul              ) [ 00111]
add_ln24_1        (add              ) [ 00000]
sext_ln24_1       (sext             ) [ 00111]
br_ln17           (br               ) [ 01111]
i_0               (phi              ) [ 00100]
phi_mul           (phi              ) [ 00100]
phi_urem          (phi              ) [ 00111]
icmp_ln17         (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln17           (br               ) [ 00000]
icmp_ln19         (icmp             ) [ 00010]
add_ln19          (add              ) [ 00000]
select_ln19       (select           ) [ 00000]
zext_ln19         (zext             ) [ 00000]
in_0_addr         (getelementptr    ) [ 00010]
in_1_addr         (getelementptr    ) [ 00010]
add_ln26          (add              ) [ 01111]
tmp               (partselect       ) [ 00011]
ret_ln28          (ret              ) [ 00000]
in_0_load         (load             ) [ 00000]
in_1_load         (load             ) [ 00000]
x                 (select           ) [ 00000]
mul_ln24          (mul              ) [ 00001]
specloopname_ln17 (specloopname     ) [ 00000]
add_ln24          (add              ) [ 00000]
y                 (add              ) [ 00000]
zext_ln26         (zext             ) [ 00000]
out_0_addr        (getelementptr    ) [ 00000]
out_1_addr        (getelementptr    ) [ 00000]
out_2_addr        (getelementptr    ) [ 00000]
switch_ln26       (switch           ) [ 00000]
store_ln26        (store            ) [ 00000]
br_ln26           (br               ) [ 00000]
store_ln26        (store            ) [ 00000]
br_ln26           (br               ) [ 00000]
store_ln26        (store            ) [ 00000]
br_ln26           (br               ) [ 00000]
add_ln17_1        (add              ) [ 00000]
icmp_ln17_1       (icmp             ) [ 00000]
select_ln17       (select           ) [ 01111]
br_ln17           (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lec8Ex1_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="c_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="a_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="6" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_0_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="in_1_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="6" slack="0"/>
<pin id="93" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_1_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="5" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_0_load/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_1_load/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="out_0_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="6" slack="0"/>
<pin id="112" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_0_addr/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="out_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_1_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_2_addr/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln26_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln26_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln26_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="5" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/4 "/>
</bind>
</comp>

<comp id="147" class="1005" name="i_0_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="1"/>
<pin id="149" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_0_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="6" slack="0"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="158" class="1005" name="phi_mul_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="13" slack="1"/>
<pin id="160" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="phi_mul_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="13" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="phi_urem_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="1"/>
<pin id="171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="phi_urem_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="6" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sext_ln24_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln34_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="res_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="res/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln24_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln24_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="17" slack="0"/>
<pin id="203" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln17_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln19_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="6" slack="0"/>
<pin id="219" dir="0" index="1" bw="6" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln19_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="6" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln19_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="6" slack="0"/>
<pin id="232" dir="0" index="2" bw="6" slack="0"/>
<pin id="233" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln19_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln26_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="13" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="13" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="x_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mul_ln24_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="2"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln24/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln24_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="y_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="17" slack="3"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln26_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="2"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln17_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="2"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln17_1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="6" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17_1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln17_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="0"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/4 "/>
</bind>
</comp>

<comp id="310" class="1005" name="sext_ln24_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="2"/>
<pin id="312" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

<comp id="315" class="1005" name="res_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="3"/>
<pin id="317" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="res "/>
</bind>
</comp>

<comp id="320" class="1005" name="sext_ln24_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="3"/>
<pin id="322" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln24_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln19_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="338" class="1005" name="in_0_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="1"/>
<pin id="340" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_0_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="in_1_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="1"/>
<pin id="345" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_1_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="add_ln26_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="353" class="1005" name="tmp_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="2" slack="2"/>
<pin id="355" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="357" class="1005" name="mul_ln24_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln24 "/>
</bind>
</comp>

<comp id="362" class="1005" name="select_ln17_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="6" slack="1"/>
<pin id="364" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="44" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="44" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="89" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="44" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="44" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="115" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="108" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="122" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="30" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="173" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="184"><net_src comp="76" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="70" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="64" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="64" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="185" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="151" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="151" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="38" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="151" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="40" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="151" pin="4"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="42" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="217" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="151" pin="4"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="223" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="229" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="247"><net_src comp="162" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="46" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="48" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="162" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="264"><net_src comp="96" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="102" pin="3"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="279"><net_src comp="271" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="275" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="281"><net_src comp="275" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="282"><net_src comp="275" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="286"><net_src comp="169" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="294"><net_src comp="169" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="290" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="181" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="318"><net_src comp="189" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="323"><net_src comp="201" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="331"><net_src comp="211" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="336"><net_src comp="217" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="341"><net_src comp="82" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="346"><net_src comp="89" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="351"><net_src comp="243" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="356"><net_src comp="249" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="266" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="365"><net_src comp="302" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="173" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0 | {4 }
	Port: out_1 | {4 }
	Port: out_2 | {4 }
 - Input state : 
	Port: lec8Ex1 : in_0 | {2 3 }
	Port: lec8Ex1 : in_1 | {2 3 }
	Port: lec8Ex1 : a | {1 }
	Port: lec8Ex1 : b | {1 }
	Port: lec8Ex1 : c | {1 }
  - Chain level:
	State 1
		add_ln24_1 : 1
		sext_ln24_1 : 2
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		icmp_ln19 : 1
		add_ln19 : 1
		select_ln19 : 2
		zext_ln19 : 3
		in_0_addr : 4
		in_1_addr : 4
		in_0_load : 5
		in_1_load : 5
		add_ln26 : 1
		tmp : 1
	State 3
		x : 1
		mul_ln24 : 2
	State 4
		y : 1
		out_0_addr : 1
		out_1_addr : 1
		out_2_addr : 1
		store_ln26 : 2
		store_ln26 : 2
		store_ln26 : 2
		icmp_ln17_1 : 1
		select_ln17 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |  add_ln24_1_fu_195 |    0    |    0    |    23   |
|          |      i_fu_211      |    0    |    0    |    15   |
|          |   add_ln19_fu_223  |    0    |    0    |    15   |
|    add   |   add_ln26_fu_243  |    0    |    0    |    20   |
|          |   add_ln24_fu_271  |    0    |    0    |    32   |
|          |      y_fu_275      |    0    |    0    |    32   |
|          |  add_ln17_1_fu_290 |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|    mul   |     res_fu_189     |    3    |    0    |    21   |
|          |   mul_ln24_fu_266  |    2    |    0    |    21   |
|----------|--------------------|---------|---------|---------|
|          | select_ln19_fu_229 |    0    |    0    |    6    |
|  select  |      x_fu_259      |    0    |    0    |    32   |
|          | select_ln17_fu_302 |    0    |    0    |    6    |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln17_fu_205  |    0    |    0    |    11   |
|   icmp   |  icmp_ln19_fu_217  |    0    |    0    |    11   |
|          | icmp_ln17_1_fu_296 |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|          |  c_read_read_fu_64 |    0    |    0    |    0    |
|   read   |  b_read_read_fu_70 |    0    |    0    |    0    |
|          |  a_read_read_fu_76 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln24_fu_181  |    0    |    0    |    0    |
|   sext   |  sext_ln34_fu_185  |    0    |    0    |    0    |
|          | sext_ln24_1_fu_201 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln19_fu_237  |    0    |    0    |    0    |
|          |  zext_ln26_fu_283  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_249     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |    0    |   271   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  add_ln26_reg_348 |   13   |
|    i_0_reg_147    |    6   |
|     i_reg_328     |    6   |
| icmp_ln19_reg_333 |    1   |
| in_0_addr_reg_338 |    5   |
| in_1_addr_reg_343 |    5   |
|  mul_ln24_reg_357 |   32   |
|  phi_mul_reg_158  |   13   |
|  phi_urem_reg_169 |    6   |
|    res_reg_315    |   32   |
|select_ln17_reg_362|    6   |
|sext_ln24_1_reg_320|   32   |
| sext_ln24_reg_310 |   32   |
|    tmp_reg_353    |    2   |
+-------------------+--------+
|       Total       |   191  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_urem_reg_169 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   32   ||  2.616  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   271  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   191  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   191  |   298  |
+-----------+--------+--------+--------+--------+
