# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../TP1_EJ3.srcs/sources_1/new/diff_ecuation.vhd" \
"../../../../TP1_EJ3.srcs/sources_1/new/ff_module.vhd" \
"../../../../TP1_EJ3.srcs/sim_1/new/tb_diff_ecuation.vhd" \

# Do not sort compile order
nosort
