# MIPS  

MIPS RISC CPU on FPGA (Verilog)  

MIPS Instruction Set:  
R-type: add, sub, and, or, slt  
I-type: lw, sw  

Compatibility with more instructions is being added  
